###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID eecs2420p06.engin.umich.edu)
#  Generated on:      Sun Mar 26 20:38:18 2023
#  Design:            PE_POOL_top
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin clk_r_REG425_S1/CK 
Endpoint:   clk_r_REG425_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__3_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.192
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__2__3_ v |           |       |   0.106 |    0.019 | 
     | U1824           | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.192 |    0.106 | 
     | clk_r_REG425_S1 | D v                 | DFFQX1TR  | 0.000 |   0.192 |    0.106 | 
     +--------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin clk_r_REG413_S1/CK 
Endpoint:   clk_r_REG413_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.193
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__1__5_ v |           |       |   0.106 |    0.019 | 
     | U1818           | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.193 |    0.106 | 
     | clk_r_REG413_S1 | D v                 | DFFQX1TR  | 0.000 |   0.193 |    0.106 | 
     +--------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin clk_r_REG447_S1/CK 
Endpoint:   clk_r_REG447_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__6_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.193
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__3__6_ v |           |       |   0.106 |    0.019 | 
     | U1835           | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.193 |    0.106 | 
     | clk_r_REG447_S1 | D v                 | DFFQX1TR  | 0.000 |   0.193 |    0.106 | 
     +--------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin clk_r_REG417_S1/CK 
Endpoint:   clk_r_REG417_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__7_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.193
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__1__7_ v |           |       |   0.106 |    0.019 | 
     | U1820           | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.193 |    0.106 | 
     | clk_r_REG417_S1 | D v                 | DFFQX1TR  | 0.000 |   0.193 |    0.106 | 
     +--------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin clk_r_REG415_S1/CK 
Endpoint:   clk_r_REG415_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__6_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.193
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__1__6_ v |           |       |   0.106 |    0.019 | 
     | U1819           | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.193 |    0.106 | 
     | clk_r_REG415_S1 | D v                 | DFFQX1TR  | 0.000 |   0.193 |    0.106 | 
     +--------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin clk_r_REG410_S1/CK 
Endpoint:   clk_r_REG410_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__3_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.193
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__1__3_ v |           |       |   0.106 |    0.019 | 
     | U1816           | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.193 |    0.106 | 
     | clk_r_REG410_S1 | D v                 | DFFQX1TR  | 0.000 |   0.193 |    0.106 | 
     +--------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin clk_r_REG419_S1/CK 
Endpoint:   clk_r_REG419_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.193
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__2__0_ v |           |       |   0.106 |    0.018 | 
     | U1821           | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.193 |    0.105 | 
     | clk_r_REG419_S1 | D v                 | DFFQX1TR  | 0.000 |   0.193 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin clk_r_REG421_S1/CK 
Endpoint:   clk_r_REG421_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.193
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__2__1_ v |           |       |   0.106 |    0.018 | 
     | U1822           | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.193 |    0.105 | 
     | clk_r_REG421_S1 | D v                 | DFFQX1TR  | 0.000 |   0.193 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin clk_r_REG412_S1/CK 
Endpoint:   clk_r_REG412_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__4_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.194
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__1__4_ v |           |       |   0.106 |    0.018 | 
     | U1817           | AN v -> Y v         | NOR2BX1TR | 0.088 |   0.194 |    0.106 | 
     | clk_r_REG412_S1 | D v                 | DFFQX1TR  | 0.000 |   0.194 |    0.106 | 
     +--------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin clk_r_REG445_S1/CK 
Endpoint:   clk_r_REG445_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.194
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__3__5_ v |           |       |   0.106 |    0.017 | 
     | U1834           | AN v -> Y v         | NOR2BX1TR | 0.088 |   0.194 |    0.105 | 
     | clk_r_REG445_S1 | D v                 | DFFQX1TR  | 0.000 |   0.194 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin clk_r_REG423_S1/CK 
Endpoint:   clk_r_REG423_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.194
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__2__2_ v |           |       |   0.106 |    0.016 | 
     | U1823           | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.194 |    0.105 | 
     | clk_r_REG423_S1 | D v                 | DFFQX1TR  | 0.000 |   0.194 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin clk_r_REG427_S1/CK 
Endpoint:   clk_r_REG427_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__4_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.195
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__2__4_ v |           |       |   0.106 |    0.016 | 
     | U1825           | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.195 |    0.105 | 
     | clk_r_REG427_S1 | D v                 | DFFQX1TR  | 0.000 |   0.195 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin clk_r_REG441_S1/CK 
Endpoint:   clk_r_REG441_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__3_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.195
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__3__3_ v |           |       |   0.107 |    0.017 | 
     | U1832           | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.195 |    0.105 | 
     | clk_r_REG441_S1 | D v                 | DFFQX1TR  | 0.000 |   0.195 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin clk_r_REG429_S1/CK 
Endpoint:   clk_r_REG429_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.196
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__2__5_ v |           |       |   0.107 |    0.016 | 
     | U1826           | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.196 |    0.105 | 
     | clk_r_REG429_S1 | D v                 | DFFQX1TR  | 0.000 |   0.196 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin clk_r_REG404_S1/CK 
Endpoint:   clk_r_REG404_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.197
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__1__0_ v |           |       |   0.108 |    0.017 | 
     | U1813           | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.197 |    0.106 | 
     | clk_r_REG404_S1 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.106 | 
     +--------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin clk_r_REG437_S1/CK 
Endpoint:   clk_r_REG437_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.196
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__3__1_ v |           |       |   0.107 |    0.016 | 
     | U1830           | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.196 |    0.105 | 
     | clk_r_REG437_S1 | D v                 | DFFQX1TR  | 0.000 |   0.196 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin clk_r_REG406_S1/CK 
Endpoint:   clk_r_REG406_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.197
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__1__1_ v |           |       |   0.107 |    0.016 | 
     | U1814           | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.197 |    0.105 | 
     | clk_r_REG406_S1 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin clk_r_REG431_S1/CK 
Endpoint:   clk_r_REG431_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__6_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.197
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__2__6_ v |           |       |   0.107 |    0.015 | 
     | U1827           | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.197 |    0.105 | 
     | clk_r_REG431_S1 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin clk_r_REG408_S1/CK 
Endpoint:   clk_r_REG408_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.197
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__1__2_ v |           |       |   0.108 |    0.016 | 
     | U1815           | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.197 |    0.105 | 
     | clk_r_REG408_S1 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin clk_r_REG439_S1/CK 
Endpoint:   clk_r_REG439_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.197
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__3__2_ v |           |       |   0.107 |    0.015 | 
     | U1831           | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.197 |    0.105 | 
     | clk_r_REG439_S1 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin clk_r_REG443_S1/CK 
Endpoint:   clk_r_REG443_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__4_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.197
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__3__4_ v |           |       |   0.106 |    0.014 | 
     | U1833           | AN v -> Y v         | NOR2BX1TR | 0.091 |   0.197 |    0.105 | 
     | clk_r_REG443_S1 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin clk_r_REG433_S1/CK 
Endpoint:   clk_r_REG433_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__7_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.198
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__2__7_ v |           |       |   0.108 |    0.015 | 
     | U1828           | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.198 |    0.105 | 
     | clk_r_REG433_S1 | D v                 | DFFQX1TR  | 0.000 |   0.198 |    0.105 | 
     +--------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin clk_r_REG435_S1/CK 
Endpoint:   clk_r_REG435_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.199
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__3__0_ v |           |       |   0.109 |    0.016 | 
     | U1829           | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.199 |    0.106 | 
     | clk_r_REG435_S1 | D v                 | DFFQX1TR  | 0.000 |   0.199 |    0.106 | 
     +--------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin clk_r_REG375_S1/CK 
Endpoint:   clk_r_REG375_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_PE_state__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.201
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.112
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_PE_state__1_ v |           |       |   0.112 |    0.018 | 
     | U1792           | AN v -> Y v             | NOR2BX1TR | 0.089 |   0.201 |    0.107 | 
     | clk_r_REG375_S1 | D v                     | DFFQX1TR  | 0.000 |   0.201 |    0.107 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin clk_r_REG391_S1/CK 
Endpoint:   clk_r_REG391_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.195
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__0__1_ v |           |       |   0.107 |    0.013 | 
     | U1806           | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.195 |    0.101 | 
     | clk_r_REG391_S1 | D v                 | DFFQX1TR  | 0.000 |   0.195 |    0.101 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin clk_r_REG389_S1/CK 
Endpoint:   clk_r_REG389_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.195
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__0__0_ v |           |       |   0.106 |    0.012 | 
     | U1805           | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.195 |    0.101 | 
     | clk_r_REG389_S1 | D v                 | DFFQX1TR  | 0.000 |   0.195 |    0.101 | 
     +--------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin clk_r_REG397_S1/CK 
Endpoint:   clk_r_REG397_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__4_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.196
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__0__4_ v |           |       |   0.107 |    0.013 | 
     | U1809           | AN v -> Y v         | NOR2BX1TR | 0.088 |   0.196 |    0.101 | 
     | clk_r_REG397_S1 | D v                 | DFFQX1TR  | 0.000 |   0.196 |    0.101 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin clk_r_REG393_S1/CK 
Endpoint:   clk_r_REG393_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.196
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__0__2_ v |           |       |   0.106 |    0.011 | 
     | U1807           | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.196 |    0.101 | 
     | clk_r_REG393_S1 | D v                 | DFFQX1TR  | 0.000 |   0.196 |    0.101 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin clk_r_REG399_S1/CK 
Endpoint:   clk_r_REG399_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.197
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__0__5_ v |           |       |   0.106 |    0.010 | 
     | U1810           | AN v -> Y v         | NOR2BX1TR | 0.091 |   0.197 |    0.101 | 
     | clk_r_REG399_S1 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.101 | 
     +--------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin clk_r_REG395_S1/CK 
Endpoint:   clk_r_REG395_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__3_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.197
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__0__3_ v |           |       |   0.107 |    0.010 | 
     | U1808           | AN v -> Y v         | NOR2BX1TR | 0.091 |   0.197 |    0.101 | 
     | clk_r_REG395_S1 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.101 | 
     +--------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin clk_r_REG401_S1/CK 
Endpoint:   clk_r_REG401_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__6_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.199
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__0__6_ v |           |       |   0.109 |    0.011 | 
     | U1811           | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.199 |    0.101 | 
     | clk_r_REG401_S1 | D v                 | DFFQX1TR  | 0.000 |   0.199 |    0.101 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin clk_r_REG381_S1/CK 
Endpoint:   clk_r_REG381_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_PE_state__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.205
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.112
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_PE_state__0_ v |           |       |   0.112 |    0.012 | 
     | U1793           | AN v -> Y v             | NOR2BX1TR | 0.093 |   0.205 |    0.106 | 
     | clk_r_REG381_S1 | D v                     | DFFQX1TR  | 0.000 |   0.205 |    0.106 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin clk_r_REG369_S1/CK 
Endpoint:   clk_r_REG369_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_PE_state__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.205
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_PE_state__2_ v |           |       |   0.110 |    0.009 | 
     | U1791           | AN v -> Y v             | NOR2BX1TR | 0.096 |   0.205 |    0.105 | 
     | clk_r_REG369_S1 | D v                     | DFFQX1TR  | 0.000 |   0.205 |    0.105 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin clk_r_REG403_S1/CK 
Endpoint:   clk_r_REG403_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__7_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.204
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__0__7_ v |           |       |   0.110 |    0.005 | 
     | U1812           | AN v -> Y v         | NOR2BX1TR | 0.095 |   0.204 |    0.100 | 
     | clk_r_REG403_S1 | D v                 | DFFQX1TR  | 0.000 |   0.204 |    0.100 | 
     +--------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin clk_r_REG455_S1/CK 
Endpoint:   clk_r_REG455_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__7_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.226
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.111
     +--------------------------------------------------------------------------------+ 
     |    Instance     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                 |                     |           |       |  Time   |   Time   | 
     |-----------------+---------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_A__3__7_ v |           |       |   0.111 |   -0.017 | 
     | U1836           | AN v -> Y v         | NOR2BX1TR | 0.115 |   0.226 |    0.098 | 
     | clk_r_REG455_S1 | D v                 | DFFQX1TR  | 0.000 |   0.226 |    0.098 | 
     +--------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin clk_r_REG193_S4/CK 
Endpoint:   clk_r_REG193_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG191_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.252
  Slack Time                    0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG191_S3 | CK ^        |          |       |   0.012 |   -0.148 | 
     | clk_r_REG191_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.239 |   0.252 |    0.091 | 
     | clk_r_REG193_S4 | D ^         | DFFQX1TR | 0.000 |   0.252 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin clk_r_REG22_S4/CK 
Endpoint:   clk_r_REG22_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG20_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.251
  Slack Time                    0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG20_S3 | CK ^        |          |       |   0.011 |   -0.150 | 
     | clk_r_REG20_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.240 |   0.251 |    0.090 | 
     | clk_r_REG22_S4 | D ^         | DFFQX1TR | 0.000 |   0.251 |    0.090 | 
     +----------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin clk_r_REG25_S4/CK 
Endpoint:   clk_r_REG25_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.251
  Slack Time                    0.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |          |       |   0.011 |   -0.150 | 
     | clk_r_REG23_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.240 |   0.251 |    0.090 | 
     | clk_r_REG25_S4 | D ^         | DFFQX1TR | 0.000 |   0.251 |    0.090 | 
     +----------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin clk_r_REG19_S4/CK 
Endpoint:   clk_r_REG19_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG17_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.252
  Slack Time                    0.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG17_S3 | CK ^        |          |       |   0.011 |   -0.151 | 
     | clk_r_REG17_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.241 |   0.252 |    0.089 | 
     | clk_r_REG19_S4 | D ^         | DFFQX1TR | 0.000 |   0.252 |    0.089 | 
     +----------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin clk_r_REG132_S4/CK 
Endpoint:   clk_r_REG132_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG130_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.256
  Slack Time                    0.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG130_S3 | CK ^        |          |       |   0.012 |   -0.154 | 
     | clk_r_REG130_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.244 |   0.256 |    0.090 | 
     | clk_r_REG132_S4 | D ^         | DFFQX1TR | 0.000 |   0.256 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin clk_r_REG26_S4/CK 
Endpoint:   clk_r_REG26_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG9_S3/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.257
  Slack Time                    0.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG9_S3  | CK ^        |          |       |   0.012 |   -0.154 | 
     | clk_r_REG9_S3  | CK ^ -> Q ^ | DFFQX1TR | 0.244 |   0.257 |    0.090 | 
     | clk_r_REG26_S4 | D ^         | DFFQX1TR | 0.000 |   0.257 |    0.090 | 
     +----------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin clk_r_REG16_S4/CK 
Endpoint:   clk_r_REG16_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG14_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.259
  Slack Time                    0.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG14_S3 | CK ^        |          |       |   0.011 |   -0.158 | 
     | clk_r_REG14_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.247 |   0.259 |    0.089 | 
     | clk_r_REG16_S4 | D ^         | DFFQX1TR | 0.000 |   0.259 |    0.089 | 
     +----------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin clk_r_REG278_S2/CK 
Endpoint:   clk_r_REG278_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG275_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.265
  Slack Time                    0.177
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG275_S1 | CK ^        |          |       |   0.012 |   -0.166 | 
     | clk_r_REG275_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.253 |   0.265 |    0.088 | 
     | clk_r_REG278_S2 | D ^         | DFFQX1TR | 0.000 |   0.265 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin clk_r_REG499_S2/CK 
Endpoint:   clk_r_REG499_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG496_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.265
  Slack Time                    0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG496_S1 | CK ^        |          |       |   0.012 |   -0.166 | 
     | clk_r_REG496_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.253 |   0.265 |    0.087 | 
     | clk_r_REG499_S2 | D ^         | DFFQX1TR | 0.000 |   0.265 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin clk_r_REG124_S2/CK 
Endpoint:   clk_r_REG124_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG110_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.265
  Slack Time                    0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG110_S1 | CK ^        |          |       |   0.012 |   -0.166 | 
     | clk_r_REG110_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.253 |   0.265 |    0.087 | 
     | clk_r_REG124_S2 | D ^         | DFFQX1TR | 0.000 |   0.265 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin clk_r_REG112_S2/CK 
Endpoint:   clk_r_REG112_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG111_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.259
  Slack Time                    0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG111_S1 | CK ^        |          |       |   0.006 |   -0.172 | 
     | clk_r_REG111_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.253 |   0.259 |    0.081 | 
     | clk_r_REG112_S2 | D ^         | DFFQX1TR | 0.000 |   0.259 |    0.081 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin clk_r_REG187_S2/CK 
Endpoint:   clk_r_REG187_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG186_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.265
  Slack Time                    0.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG186_S1 | CK ^        |          |       |   0.011 |   -0.168 | 
     | clk_r_REG186_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.254 |   0.265 |    0.086 | 
     | clk_r_REG187_S2 | D ^         | DFFQX1TR | 0.000 |   0.265 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin clk_r_REG321_S2/CK 
Endpoint:   clk_r_REG321_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG320_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.262
  Slack Time                    0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG320_S1 | CK ^        |          |       |   0.006 |   -0.174 | 
     | clk_r_REG320_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.256 |   0.262 |    0.082 | 
     | clk_r_REG321_S2 | D ^         | DFFQX1TR | 0.000 |   0.262 |    0.082 | 
     +-----------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin clk_r_REG543_S2/CK 
Endpoint:   clk_r_REG543_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG540_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.269
  Slack Time                    0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG540_S1 | CK ^        |          |       |   0.012 |   -0.169 | 
     | clk_r_REG540_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.269 |    0.088 | 
     | clk_r_REG543_S2 | D ^         | DFFQX1TR | 0.000 |   0.269 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin clk_r_REG366_S2/CK 
Endpoint:   clk_r_REG366_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG363_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.269
  Slack Time                    0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG363_S1 | CK ^        |          |       |   0.012 |   -0.170 | 
     | clk_r_REG363_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.269 |    0.087 | 
     | clk_r_REG366_S2 | D ^         | DFFQX1TR | 0.000 |   0.269 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 51: MET Hold Check with Pin clk_r_REG479_S2/CK 
Endpoint:   clk_r_REG479_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG478_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.269
  Slack Time                    0.182
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG478_S1 | CK ^        |          |       |   0.012 |   -0.171 | 
     | clk_r_REG478_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.269 |    0.086 | 
     | clk_r_REG479_S2 | D ^         | DFFQX1TR | 0.000 |   0.269 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 52: MET Hold Check with Pin clk_r_REG138_S2/CK 
Endpoint:   clk_r_REG138_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG137_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.269
  Slack Time                    0.183
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG137_S1 | CK ^        |          |       |   0.010 |   -0.173 | 
     | clk_r_REG137_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.269 |    0.086 | 
     | clk_r_REG138_S2 | D ^         | DFFQX1TR | 0.000 |   0.269 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 53: MET Hold Check with Pin clk_r_REG234_S2/CK 
Endpoint:   clk_r_REG234_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG230_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.272
  Slack Time                    0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG230_S1 | CK ^        |          |       |   0.012 |   -0.173 | 
     | clk_r_REG230_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.272 |    0.087 | 
     | clk_r_REG234_S2 | D ^         | DFFQX1TR | 0.000 |   0.272 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 54: MET Hold Check with Pin clk_r_REG505_S2/CK 
Endpoint:   clk_r_REG505_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG504_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.270
  Slack Time                    0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG504_S1 | CK ^        |          |       |   0.010 |   -0.175 | 
     | clk_r_REG504_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.270 |    0.084 | 
     | clk_r_REG505_S2 | D ^         | DFFQX1TR | 0.000 |   0.270 |    0.084 | 
     +-----------------------------------------------------------------------+ 
Path 55: MET Hold Check with Pin clk_r_REG284_S2/CK 
Endpoint:   clk_r_REG284_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG283_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.270
  Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG283_S1 | CK ^        |          |       |   0.010 |   -0.176 | 
     | clk_r_REG283_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.270 |    0.084 | 
     | clk_r_REG284_S2 | D ^         | DFFQX1TR | 0.000 |   0.270 |    0.084 | 
     +-----------------------------------------------------------------------+ 
Path 56: MET Hold Check with Pin clk_r_REG542_S2/CK 
Endpoint:   clk_r_REG542_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG541_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.266
  Slack Time                    0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG541_S1 | CK ^        |          |       |   0.006 |   -0.181 | 
     | clk_r_REG541_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.266 |    0.079 | 
     | clk_r_REG542_S2 | D ^         | DFFQX1TR | 0.000 |   0.266 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 57: MET Hold Check with Pin clk_r_REG322_S2/CK 
Endpoint:   clk_r_REG322_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG319_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.274
  Slack Time                    0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG319_S1 | CK ^        |          |       |   0.012 |   -0.175 | 
     | clk_r_REG319_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.274 |    0.087 | 
     | clk_r_REG322_S2 | D ^         | DFFQX1TR | 0.000 |   0.274 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 58: MET Hold Check with Pin clk_r_REG328_S2/CK 
Endpoint:   clk_r_REG328_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG327_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.271
  Slack Time                    0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG327_S1 | CK ^        |          |       |   0.010 |   -0.178 | 
     | clk_r_REG327_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.271 |    0.084 | 
     | clk_r_REG328_S2 | D ^         | DFFQX1TR | 0.000 |   0.271 |    0.084 | 
     +-----------------------------------------------------------------------+ 
Path 59: MET Hold Check with Pin clk_r_REG365_S2/CK 
Endpoint:   clk_r_REG365_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG364_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.268
  Slack Time                    0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG364_S1 | CK ^        |          |       |   0.006 |   -0.181 | 
     | clk_r_REG364_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.268 |    0.081 | 
     | clk_r_REG365_S2 | D ^         | DFFQX1TR | 0.000 |   0.268 |    0.081 | 
     +-----------------------------------------------------------------------+ 
Path 60: MET Hold Check with Pin clk_r_REG211_S2/CK 
Endpoint:   clk_r_REG211_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG210_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.273
  Slack Time                    0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG210_S1 | CK ^        |          |       |   0.011 |   -0.178 | 
     | clk_r_REG210_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.273 |    0.085 | 
     | clk_r_REG211_S2 | D ^         | DFFQX1TR | 0.000 |   0.273 |    0.085 | 
     +-----------------------------------------------------------------------+ 
Path 61: MET Hold Check with Pin clk_r_REG5_S2/CK 
Endpoint:   clk_r_REG5_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG4_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.273
  Slack Time                    0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG4_S1 | CK ^        |          |       |   0.010 |   -0.178 | 
     | clk_r_REG4_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.273 |    0.084 | 
     | clk_r_REG5_S2 | D ^         | DFFQX1TR | 0.000 |   0.273 |    0.084 | 
     +---------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin clk_r_REG181_S2/CK 
Endpoint:   clk_r_REG181_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG176_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.275
  Slack Time                    0.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG176_S1 | CK ^        |          |       |   0.012 |   -0.177 | 
     | clk_r_REG176_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.275 |    0.086 | 
     | clk_r_REG181_S2 | D ^         | DFFQX1TR | 0.000 |   0.275 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 63: MET Hold Check with Pin clk_r_REG277_S2/CK 
Endpoint:   clk_r_REG277_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG276_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.269
  Slack Time                    0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG276_S1 | CK ^        |          |       |   0.006 |   -0.184 | 
     | clk_r_REG276_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.269 |    0.080 | 
     | clk_r_REG277_S2 | D ^         | DFFQX1TR | 0.000 |   0.269 |    0.080 | 
     +-----------------------------------------------------------------------+ 
Path 64: MET Hold Check with Pin clk_r_REG240_S2/CK 
Endpoint:   clk_r_REG240_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG239_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.274
  Slack Time                    0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG239_S1 | CK ^        |          |       |   0.010 |   -0.181 | 
     | clk_r_REG239_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.274 |    0.084 | 
     | clk_r_REG240_S2 | D ^         | DFFQX1TR | 0.000 |   0.274 |    0.084 | 
     +-----------------------------------------------------------------------+ 
Path 65: MET Hold Check with Pin clk_r_REG178_S2/CK 
Endpoint:   clk_r_REG178_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG177_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.271
  Slack Time                    0.191
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG177_S1 | CK ^        |          |       |   0.006 |   -0.185 | 
     | clk_r_REG177_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.271 |    0.080 | 
     | clk_r_REG178_S2 | D ^         | DFFQX1TR | 0.000 |   0.271 |    0.080 | 
     +-----------------------------------------------------------------------+ 
Path 66: MET Hold Check with Pin clk_r_REG523_S2/CK 
Endpoint:   clk_r_REG523_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG522_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.277
  Slack Time                    0.191
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG522_S1 | CK ^        |          |       |   0.011 |   -0.180 | 
     | clk_r_REG522_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |    0.086 | 
     | clk_r_REG523_S2 | D ^         | DFFQX1TR | 0.000 |   0.277 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 67: MET Hold Check with Pin clk_r_REG69_S2/CK 
Endpoint:   clk_r_REG69_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG68_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.277
  Slack Time                    0.192
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG68_S1 | CK ^        |          |       |   0.011 |   -0.181 | 
     | clk_r_REG68_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |    0.085 | 
     | clk_r_REG69_S2 | D ^         | DFFQX1TR | 0.000 |   0.277 |    0.085 | 
     +----------------------------------------------------------------------+ 
Path 68: MET Hold Check with Pin clk_r_REG232_S2/CK 
Endpoint:   clk_r_REG232_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG231_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.273
  Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG231_S1 | CK ^        |          |       |   0.006 |   -0.188 | 
     | clk_r_REG231_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.273 |    0.080 | 
     | clk_r_REG232_S2 | D ^         | DFFQX1TR | 0.000 |   0.273 |    0.080 | 
     +-----------------------------------------------------------------------+ 
Path 69: MET Hold Check with Pin clk_r_REG156_S2/CK 
Endpoint:   clk_r_REG156_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG155_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.283
  Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG155_S1 | CK ^        |          |       |   0.011 |   -0.183 | 
     | clk_r_REG155_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.283 |    0.089 | 
     | clk_r_REG156_S2 | D ^         | DFFQX1TR | 0.000 |   0.283 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin clk_r_REG258_S2/CK 
Endpoint:   clk_r_REG258_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG257_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.280
  Slack Time                    0.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG257_S1 | CK ^        |          |       |   0.012 |   -0.184 | 
     | clk_r_REG257_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.280 |    0.084 | 
     | clk_r_REG258_S2 | D ^         | DFFQX1TR | 0.000 |   0.280 |    0.084 | 
     +-----------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin clk_r_REG346_S2/CK 
Endpoint:   clk_r_REG346_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG345_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.282
  Slack Time                    0.197
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG345_S1 | CK ^        |          |       |   0.011 |   -0.186 | 
     | clk_r_REG345_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.282 |    0.085 | 
     | clk_r_REG346_S2 | D ^         | DFFQX1TR | 0.000 |   0.282 |    0.085 | 
     +-----------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin clk_r_REG498_S2/CK 
Endpoint:   clk_r_REG498_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG497_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.276
  Slack Time                    0.198
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG497_S1 | CK ^        |          |       |   0.006 |   -0.192 | 
     | clk_r_REG497_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.276 |    0.078 | 
     | clk_r_REG498_S2 | D ^         | DFFQX1TR | 0.000 |   0.276 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 73: MET Hold Check with Pin clk_r_REG13_S4/CK 
Endpoint:   clk_r_REG13_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG11_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.307
  Slack Time                    0.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG11_S3 | CK ^        |          |       |   0.011 |   -0.189 | 
     | clk_r_REG11_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.258 |   0.269 |    0.069 | 
     | U1801          | B ^ -> Y v  | NOR2X1TR | 0.038 |   0.307 |    0.107 | 
     | clk_r_REG13_S4 | D v         | DFFQX1TR | 0.000 |   0.307 |    0.107 | 
     +----------------------------------------------------------------------+ 
Path 74: MET Hold Check with Pin clk_r_REG302_S2/CK 
Endpoint:   clk_r_REG302_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG301_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.286
  Slack Time                    0.202
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG301_S1 | CK ^        |          |       |   0.011 |   -0.190 | 
     | clk_r_REG301_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.286 |    0.084 | 
     | clk_r_REG302_S2 | D ^         | DFFQX1TR | 0.000 |   0.286 |    0.084 | 
     +-----------------------------------------------------------------------+ 
Path 75: MET Hold Check with Pin clk_r_REG461_S2/CK 
Endpoint:   clk_r_REG461_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG460_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.286
  Slack Time                    0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG460_S1 | CK ^        |          |       |   0.010 |   -0.194 | 
     | clk_r_REG460_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.286 |    0.082 | 
     | clk_r_REG461_S2 | D ^         | DFFQX1TR | 0.000 |   0.286 |    0.082 | 
     +-----------------------------------------------------------------------+ 
Path 76: MET Hold Check with Pin clk_r_REG376_S1/CK 
Endpoint:   clk_r_REG376_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.335
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.094 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.023 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^ | CLKINVX4TR | 0.095 |   0.299 |    0.071 | 
     | U1795                 | B ^ -> Y v | NOR2BX1TR  | 0.036 |   0.335 |    0.108 | 
     | clk_r_REG376_S1       | D v        | DFFQX1TR   | 0.000 |   0.335 |    0.108 | 
     +------------------------------------------------------------------------------+ 
Path 77: MET Hold Check with Pin clk_r_REG129_S2/CK 
Endpoint:   clk_r_REG129_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG128_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.327
  Slack Time                    0.234
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG128_S1 | CK ^        |          |       |   0.011 |   -0.223 | 
     | clk_r_REG128_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.248 |   0.260 |    0.025 | 
     | U592            | A ^ -> Y ^  | AND2X2TR | 0.067 |   0.327 |    0.092 | 
     | clk_r_REG129_S2 | D ^         | DFFQX1TR | 0.000 |   0.327 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 78: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG415_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.330
  Slack Time                    0.243
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG415_S1                                  | CK ^        |           |       |   0.010 |   -0.232 | 
     | clk_r_REG415_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.239 |   0.249 |    0.007 | 
     | U1620                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.080 |   0.330 |    0.087 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2 | D ^         | DFFQX1TR  | 0.000 |   0.330 |    0.087 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG424_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG424_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG423_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.334
  Slack Time                    0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG423_S1                                  | CK ^        |           |       |   0.010 |   -0.237 | 
     | clk_r_REG423_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.242 |   0.252 |    0.005 | 
     | U1616                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.082 |   0.334 |    0.087 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG424_S2 | D ^         | DFFQX1TR  | 0.000 |   0.334 |    0.087 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG418_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG418_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG417_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.333
  Slack Time                    0.249
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG417_S1                                  | CK ^        |           |       |   0.010 |   -0.239 | 
     | clk_r_REG417_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.241 |   0.251 |    0.002 | 
     | U1619                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.082 |   0.333 |    0.084 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG418_S2 | D ^         | DFFQX2TR  | 0.000 |   0.333 |    0.084 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG434_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG434_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG433_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.337
  Slack Time                    0.250
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG433_S1                                  | CK ^        |           |       |   0.010 |   -0.240 | 
     | clk_r_REG433_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.245 |   0.255 |    0.005 | 
     | U1611                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.082 |   0.337 |    0.087 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG434_S2 | D ^         | DFFQX1TR  | 0.000 |   0.337 |    0.087 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 82: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG428_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG428_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG427_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.337
  Slack Time                    0.250
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG427_S1                                  | CK ^        |           |       |   0.010 |   -0.240 | 
     | clk_r_REG427_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.245 |   0.255 |    0.005 | 
     | U1614                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.082 |   0.337 |    0.087 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG428_S2 | D ^         | DFFQX1TR  | 0.000 |   0.337 |    0.087 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 83: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG420_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG420_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG419_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.337
  Slack Time                    0.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG419_S1                                  | CK ^        |           |       |   0.010 |   -0.242 | 
     | clk_r_REG419_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.243 |   0.253 |    0.002 | 
     | U1618                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.085 |   0.337 |    0.086 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG420_S2 | D ^         | DFFQX1TR  | 0.000 |   0.337 |    0.086 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 84: MET Hold Check with Pin clk_r_REG452_S1/CK 
Endpoint:   clk_r_REG452_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.324
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |   -0.137 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |   -0.070 | 
     | PLACEDFE_OFC172_reset | A ^ -> Y v | CLKINVX2TR | 0.142 |   0.324 |    0.072 | 
     | clk_r_REG452_S1       | D v        | DFFQX1TR   | 0.000 |   0.324 |    0.073 | 
     +------------------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG409_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG409_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG408_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.339
  Slack Time                    0.252
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG408_S1                                  | CK ^        |           |       |   0.010 |   -0.242 | 
     | clk_r_REG408_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.244 |   0.255 |    0.003 | 
     | U1624                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.084 |   0.339 |    0.087 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG409_S2 | D ^         | DFFQX1TR  | 0.000 |   0.339 |    0.087 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG429_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.337
  Slack Time                    0.253
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG429_S1                                  | CK ^        |           |       |   0.010 |   -0.242 | 
     | clk_r_REG429_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.244 |   0.255 |    0.002 | 
     | U1613                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.082 |   0.337 |    0.084 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2 | D ^         | DFFQX2TR  | 0.000 |   0.337 |    0.084 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 87: MET Hold Check with Pin clk_r_REG370_S1/CK 
Endpoint:   clk_r_REG370_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG369_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.341
  Slack Time                    0.253
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG369_S1 | CK ^        |           |       |   0.012 |   -0.241 | 
     | clk_r_REG369_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.240 |   0.252 |   -0.001 | 
     | U1794           | AN ^ -> Y ^ | NOR2BX1TR | 0.089 |   0.341 |    0.088 | 
     | clk_r_REG370_S1 | D ^         | DFFQX1TR  | 0.000 |   0.341 |    0.088 | 
     +------------------------------------------------------------------------+ 
Path 88: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG448_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG448_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG447_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.340
  Slack Time                    0.254
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG447_S1                                  | CK ^        |           |       |   0.010 |   -0.244 | 
     | clk_r_REG447_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.241 |   0.251 |   -0.003 | 
     | U1604                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.089 |   0.340 |    0.086 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG448_S2 | D ^         | DFFQX1TR  | 0.000 |   0.340 |    0.086 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG436_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG436_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG435_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.341
  Slack Time                    0.255
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG435_S1                                  | CK ^        |           |       |   0.010 |   -0.245 | 
     | clk_r_REG435_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.241 |   0.251 |   -0.004 | 
     | U1610                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.090 |   0.341 |    0.086 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG436_S2 | D ^         | DFFQX1TR  | 0.000 |   0.341 |    0.086 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG432_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG432_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG431_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.341
  Slack Time                    0.255
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG431_S1                                  | CK ^        |           |       |   0.010 |   -0.245 | 
     | clk_r_REG431_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.242 |   0.252 |   -0.003 | 
     | U1612                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.089 |   0.341 |    0.086 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG432_S2 | D ^         | DFFQX1TR  | 0.000 |   0.341 |    0.086 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG390_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG390_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG389_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.338
  Slack Time                    0.256
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG389_S1                                  | CK ^        |           |       |   0.007 |   -0.249 | 
     | clk_r_REG389_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.244 |   0.251 |   -0.004 | 
     | U1602                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.087 |   0.338 |    0.083 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG390_S2 | D ^         | DFFQX1TR  | 0.000 |   0.338 |    0.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 92: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG422_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG422_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG421_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.340
  Slack Time                    0.257
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG421_S1                                  | CK ^        |           |       |   0.010 |   -0.247 | 
     | clk_r_REG421_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.244 |   0.253 |   -0.003 | 
     | U1617                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.087 |   0.340 |    0.083 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG422_S2 | D ^         | DFFQX4TR  | 0.000 |   0.340 |    0.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 93: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG405_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG405_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG404_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.340
  Slack Time                    0.257
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG404_S1                                  | CK ^        |           |       |   0.010 |   -0.247 | 
     | clk_r_REG404_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.245 |   0.255 |   -0.002 | 
     | U1626                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.085 |   0.340 |    0.083 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG405_S2 | D ^         | DFFQX1TR  | 0.000 |   0.340 |    0.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG425_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.341
  Slack Time                    0.258
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG425_S1                                  | CK ^        |           |       |   0.010 |   -0.248 | 
     | clk_r_REG425_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.242 |   0.252 |   -0.006 | 
     | U1615                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.089 |   0.341 |    0.083 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | D ^         | DFFQX4TR  | 0.000 |   0.341 |    0.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG441_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.343
  Slack Time                    0.259
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG441_S1                                  | CK ^        |           |       |   0.010 |   -0.249 | 
     | clk_r_REG441_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.246 |   0.256 |   -0.003 | 
     | U1607                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.087 |   0.343 |    0.084 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2 | D ^         | DFFQX4TR  | 0.000 |   0.343 |    0.084 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG126_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG126_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG412_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.346
  Slack Time                    0.259
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG412_S1                                  | CK ^        |           |       |   0.010 |   -0.249 | 
     | clk_r_REG412_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.252 |   0.262 |    0.003 | 
     | U1622                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.084 |   0.346 |    0.087 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG126_S1 | D ^         | DFFQX1TR  | 0.000 |   0.346 |    0.087 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin clk_r_REG529_S1/CK 
Endpoint:   clk_r_REG529_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__6_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.366
  Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__6_ v |           |       |   0.110 |   -0.150 | 
     | U234            | AN v -> Y v             | NOR2BX2TR | 0.098 |   0.208 |   -0.052 | 
     | U1219           | A1 v -> Y v             | AO22X1TR  | 0.158 |   0.366 |    0.106 | 
     | clk_r_REG529_S1 | D v                     | DFFQX1TR  | 0.000 |   0.366 |    0.106 | 
     +------------------------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin clk_r_REG382_S1/CK 
Endpoint:   clk_r_REG382_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG381_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.347
  Slack Time                    0.260
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG381_S1 | CK ^        |           |       |   0.012 |   -0.248 | 
     | clk_r_REG381_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.242 |   0.254 |   -0.006 | 
     | U1796           | AN ^ -> Y ^ | NOR2BX1TR | 0.093 |   0.347 |    0.087 | 
     | clk_r_REG382_S1 | D ^         | DFFQX1TR  | 0.000 |   0.347 |    0.087 | 
     +------------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG407_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG407_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG406_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.344
  Slack Time                    0.260
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG406_S1                                  | CK ^        |           |       |   0.010 |   -0.250 | 
     | clk_r_REG406_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.246 |   0.256 |   -0.004 | 
     | U1625                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.088 |   0.344 |    0.084 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG407_S2 | D ^         | DFFQX4TR  | 0.000 |   0.344 |    0.084 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG414_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG414_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG413_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.345
  Slack Time                    0.262
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG413_S1                                  | CK ^        |           |       |   0.010 |   -0.252 | 
     | clk_r_REG413_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.246 |   0.257 |   -0.006 | 
     | U1621                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.089 |   0.345 |    0.083 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG414_S2 | D ^         | DFFQX4TR  | 0.000 |   0.345 |    0.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 101: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG440_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG440_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG439_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.348
  Slack Time                    0.262
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG439_S1                                  | CK ^        |           |       |   0.010 |   -0.252 | 
     | clk_r_REG439_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.245 |   0.255 |   -0.007 | 
     | U1608                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.093 |   0.348 |    0.086 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG440_S2 | D ^         | DFFQX1TR  | 0.000 |   0.348 |    0.086 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 102: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG437_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.345
  Slack Time                    0.262
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG437_S1                                  | CK ^        |           |       |   0.010 |   -0.252 | 
     | clk_r_REG437_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.244 |   0.254 |   -0.008 | 
     | U1609                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.091 |   0.345 |    0.083 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2 | D ^         | DFFQX4TR  | 0.000 |   0.345 |    0.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 103: MET Hold Check with Pin clk_r_REG528_S1/CK 
Endpoint:   clk_r_REG528_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__6_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.368
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__6_ v |           |       |   0.110 |   -0.153 | 
     | U234            | AN v -> Y v             | NOR2BX2TR | 0.098 |   0.208 |   -0.055 | 
     | U1218           | A1 v -> Y v             | AO22X1TR  | 0.160 |   0.368 |    0.106 | 
     | clk_r_REG528_S1 | D v                     | DFFQX1TR  | 0.000 |   0.368 |    0.106 | 
     +------------------------------------------------------------------------------------+ 
Path 104: MET Hold Check with Pin clk_r_REG537_S1/CK 
Endpoint:   clk_r_REG537_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__6_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.369
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__6_ v |           |       |   0.110 |   -0.154 | 
     | U234            | AN v -> Y v             | NOR2BX2TR | 0.098 |   0.208 |   -0.055 | 
     | U1227           | A1 v -> Y v             | AO22X1TR  | 0.161 |   0.369 |    0.106 | 
     | clk_r_REG537_S1 | D v                     | DFFQX1TR  | 0.000 |   0.369 |    0.106 | 
     +------------------------------------------------------------------------------------+ 
Path 105: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG394_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG394_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG393_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.344
  Slack Time                    0.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG393_S1                                  | CK ^        |           |       |   0.007 |   -0.256 | 
     | clk_r_REG393_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.245 |   0.252 |   -0.011 | 
     | U1600                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.093 |   0.344 |    0.081 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG394_S2 | D ^         | DFFQX1TR  | 0.000 |   0.344 |    0.081 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 106: MET Hold Check with Pin clk_r_REG378_S2/CK 
Endpoint:   clk_r_REG378_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG377_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.353
  Slack Time                    0.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG377_S1 | CK ^        |          |       |   0.012 |   -0.251 | 
     | clk_r_REG377_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.254 |   0.266 |    0.003 | 
     | U588            | A ^ -> Y ^  | AND2X1TR | 0.087 |   0.353 |    0.090 | 
     | clk_r_REG378_S2 | D ^         | DFFQX1TR | 0.000 |   0.353 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 107: MET Hold Check with Pin clk_r_REG547_S1/CK 
Endpoint:   clk_r_REG547_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG560_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.355
  Slack Time                    0.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG560_S1 | CK ^        |           |       |   0.011 |   -0.253 | 
     | clk_r_REG560_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.255 |   0.265 |    0.002 | 
     | U1744           | AN ^ -> Y ^ | NOR2BX1TR | 0.089 |   0.355 |    0.091 | 
     | clk_r_REG547_S1 | D ^         | DFFHQX2TR | 0.000 |   0.355 |    0.091 | 
     +------------------------------------------------------------------------+ 
Path 108: MET Hold Check with Pin clk_r_REG28_S2/CK 
Endpoint:   clk_r_REG28_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG42_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.369
  Slack Time                    0.264
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG42_S1 | CK ^        |           |       |   0.016 |   -0.248 | 
     | clk_r_REG42_S1 | CK ^ -> Q ^ | DFFHQX1TR | 0.147 |   0.163 |   -0.100 | 
     | U1115          | B ^ -> Y v  | XNOR2X1TR | 0.077 |   0.240 |   -0.024 | 
     | U1116          | AN v -> Y v | NOR2BX1TR | 0.129 |   0.369 |    0.106 | 
     | clk_r_REG28_S2 | D v         | DFFQX1TR  | 0.000 |   0.369 |    0.106 | 
     +-----------------------------------------------------------------------+ 
Path 109: MET Hold Check with Pin clk_r_REG384_S3/CK 
Endpoint:   clk_r_REG384_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG383_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.355
  Slack Time                    0.265
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG383_S2 | CK ^        |          |       |   0.012 |   -0.252 | 
     | clk_r_REG383_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.252 |   0.265 |    0.000 | 
     | U603            | A ^ -> Y ^  | AND2X1TR | 0.090 |   0.355 |    0.090 | 
     | clk_r_REG384_S3 | D ^         | DFFQX1TR | 0.000 |   0.355 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 110: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG410_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.349
  Slack Time                    0.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG410_S1                                  | CK ^        |           |       |   0.010 |   -0.256 | 
     | clk_r_REG410_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.247 |   0.258 |   -0.009 | 
     | U1623                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.092 |   0.349 |    0.083 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2 | D ^         | DFFQX4TR  | 0.000 |   0.349 |    0.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 111: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG398_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG398_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG397_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.348
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG397_S1                                  | CK ^        |           |       |   0.007 |   -0.260 | 
     | clk_r_REG397_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.247 |   0.254 |   -0.013 | 
     | U1598                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.095 |   0.348 |    0.081 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG398_S2 | D ^         | DFFQX1TR  | 0.000 |   0.348 |    0.081 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 112: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG392_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG392_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG391_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.346
  Slack Time                    0.268
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG391_S1                                  | CK ^        |           |       |   0.007 |   -0.261 | 
     | clk_r_REG391_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.244 |   0.251 |   -0.016 | 
     | U1601                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.095 |   0.346 |    0.079 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG392_S2 | D ^         | DFFQX4TR  | 0.000 |   0.346 |    0.079 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 113: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG399_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.348
  Slack Time                    0.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG399_S1                                  | CK ^        |           |       |   0.007 |   -0.263 | 
     | clk_r_REG399_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.249 |   0.256 |   -0.014 | 
     | U1597                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.092 |   0.348 |    0.078 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | D ^         | DFFQX4TR  | 0.000 |   0.348 |    0.078 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 114: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG445_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.353
  Slack Time                    0.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG445_S1                                  | CK ^        |           |       |   0.010 |   -0.260 | 
     | clk_r_REG445_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.249 |   0.259 |   -0.012 | 
     | U1605                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.094 |   0.353 |    0.083 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | D ^         | DFFQX4TR  | 0.000 |   0.353 |    0.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 115: MET Hold Check with Pin clk_r_REG536_S1/CK 
Endpoint:   clk_r_REG536_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__6_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.376
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__6_ v |           |       |   0.110 |   -0.162 | 
     | U234            | AN v -> Y v             | NOR2BX2TR | 0.098 |   0.208 |   -0.063 | 
     | U1226           | A1 v -> Y v             | AO22X1TR  | 0.168 |   0.376 |    0.105 | 
     | clk_r_REG536_S1 | D v                     | DFFQX1TR  | 0.000 |   0.376 |    0.105 | 
     +------------------------------------------------------------------------------------+ 
Path 116: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG368_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG368_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG403_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.352
  Slack Time                    0.273
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG403_S1                                  | CK ^        |           |       |   0.007 |   -0.266 | 
     | clk_r_REG403_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.242 |   0.249 |   -0.024 | 
     | U1594                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.104 |   0.352 |    0.079 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG368_S1 | D ^         | DFFQX1TR  | 0.000 |   0.352 |    0.079 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 117: MET Hold Check with Pin clk_r_REG372_S2/CK 
Endpoint:   clk_r_REG372_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG371_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.362
  Slack Time                    0.273
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG371_S1 | CK ^        |          |       |   0.012 |   -0.261 | 
     | clk_r_REG371_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.270 |   -0.004 | 
     | U589            | A ^ -> Y ^  | AND2X1TR | 0.093 |   0.362 |    0.089 | 
     | clk_r_REG372_S2 | D ^         | DFFQX1TR | 0.000 |   0.362 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 118: MET Hold Check with Pin clk_r_REG545_S1/CK 
Endpoint:   clk_r_REG545_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG567_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.365
  Slack Time                    0.275
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG567_S1 | CK ^        |           |       |   0.011 |   -0.265 | 
     | clk_r_REG567_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.258 |   0.268 |   -0.007 | 
     | U1662           | AN ^ -> Y ^ | NOR2BX1TR | 0.096 |   0.365 |    0.089 | 
     | clk_r_REG545_S1 | D ^         | DFFHQX2TR | 0.000 |   0.365 |    0.089 | 
     +------------------------------------------------------------------------+ 
Path 119: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG402_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG402_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG401_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.356
  Slack Time                    0.276
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG401_S1                                  | CK ^        |           |       |   0.007 |   -0.269 | 
     | clk_r_REG401_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.246 |   0.253 |   -0.023 | 
     | U1596                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.103 |   0.356 |    0.080 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG402_S2 | D ^         | DFFQX1TR  | 0.000 |   0.356 |    0.080 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 120: MET Hold Check with Pin clk_r_REG373_S3/CK 
Endpoint:   clk_r_REG373_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG372_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.367
  Slack Time                    0.278
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG372_S2 | CK ^        |          |       |   0.011 |   -0.266 | 
     | clk_r_REG372_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |   -0.000 | 
     | U1120           | A ^ -> Y ^  | AND2X1TR | 0.090 |   0.367 |    0.090 | 
     | clk_r_REG373_S3 | D ^         | DFFQX1TR | 0.000 |   0.367 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 121: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG395_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.355
  Slack Time                    0.278
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG395_S1                                  | CK ^        |           |       |   0.007 |   -0.272 | 
     | clk_r_REG395_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.242 |   0.249 |   -0.030 | 
     | U1599                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.106 |   0.355 |    0.077 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2 | D ^         | DFFQX4TR  | 0.000 |   0.355 |    0.077 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 122: MET Hold Check with Pin clk_r_REG453_S1/CK 
Endpoint:   clk_r_REG453_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__3_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.113
  Arrival Time                  0.393
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.158
     +-----------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell   | Delay | Arrival | Required | 
     |                 |                         |          |       |  Time   |   Time   | 
     |-----------------+-------------------------+----------+-------+---------+----------| 
     |                 | pe_in_pk_rdb_addr__3_ ^ |          |       |   0.158 |   -0.123 | 
     | U1525           | B ^ -> Y v              | NOR2X1TR | 0.117 |   0.275 |   -0.005 | 
     | U1551           | A v -> Y v              | AND2X2TR | 0.118 |   0.393 |    0.113 | 
     | clk_r_REG453_S1 | D v                     | DFFQX4TR | 0.000 |   0.393 |    0.113 | 
     +-----------------------------------------------------------------------------------+ 
Path 123: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG444_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG444_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG443_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.364
  Slack Time                    0.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG443_S1                                  | CK ^        |           |       |   0.010 |   -0.270 | 
     | clk_r_REG443_S1                                  | CK ^ -> Q ^ | DFFQX1TR  | 0.245 |   0.255 |   -0.025 | 
     | U1606                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.108 |   0.364 |    0.083 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG444_S2 | D ^         | DFFQX1TR  | 0.000 |   0.364 |    0.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 124: MET Hold Check with Pin clk_r_REG454_S1/CK 
Endpoint:   clk_r_REG454_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__3_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.389
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.158
     +-----------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell   | Delay | Arrival | Required | 
     |                 |                         |          |       |  Time   |   Time   | 
     |-----------------+-------------------------+----------+-------+---------+----------| 
     |                 | pe_in_pk_rdb_addr__3_ ^ |          |       |   0.158 |   -0.124 | 
     | U1525           | B ^ -> Y v              | NOR2X1TR | 0.117 |   0.275 |   -0.007 | 
     | U1542           | A v -> Y v              | AND2X2TR | 0.114 |   0.389 |    0.108 | 
     | clk_r_REG454_S1 | D v                     | DFFQX4TR | 0.000 |   0.389 |    0.108 | 
     +-----------------------------------------------------------------------------------+ 
Path 125: MET Hold Check with Pin clk_r_REG275_S1/CK 
Endpoint:   clk_r_REG275_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG275_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.372
  Slack Time                    0.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG275_S1 | CK ^        |          |       |   0.012 |   -0.270 | 
     | clk_r_REG275_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.253 |   0.265 |   -0.017 | 
     | U1380           | B1 ^ -> Y ^ | AO22X1TR | 0.106 |   0.372 |    0.090 | 
     | clk_r_REG275_S1 | D ^         | DFFQX1TR | 0.000 |   0.372 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 126: MET Hold Check with Pin clk_r_REG272_S1/CK 
Endpoint:   clk_r_REG272_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG272_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.376
  Slack Time                    0.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG272_S1 | CK ^        |          |       |   0.013 |   -0.270 | 
     | clk_r_REG272_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.282 |   -0.002 | 
     | U1376           | B1 ^ -> Y ^ | AO22X2TR | 0.094 |   0.376 |    0.093 | 
     | clk_r_REG272_S1 | D ^         | DFFQX1TR | 0.000 |   0.376 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 127: MET Hold Check with Pin clk_r_REG540_S1/CK 
Endpoint:   clk_r_REG540_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG540_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.376
  Slack Time                    0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG540_S1 | CK ^        |          |       |   0.012 |   -0.275 | 
     | clk_r_REG540_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.269 |   -0.018 | 
     | U1230           | B1 ^ -> Y ^ | AO22X1TR | 0.107 |   0.376 |    0.089 | 
     | clk_r_REG540_S1 | D ^         | DFFQX1TR | 0.000 |   0.376 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 128: MET Hold Check with Pin clk_r_REG496_S1/CK 
Endpoint:   clk_r_REG496_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG496_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.375
  Slack Time                    0.287
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG496_S1 | CK ^        |          |       |   0.012 |   -0.275 | 
     | clk_r_REG496_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.253 |   0.265 |   -0.021 | 
     | U1166           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.375 |    0.089 | 
     | clk_r_REG496_S1 | D ^         | DFFQX1TR | 0.000 |   0.375 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 129: MET Hold Check with Pin clk_r_REG111_S1/CK 
Endpoint:   clk_r_REG111_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG111_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.370
  Slack Time                    0.287
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG111_S1 | CK ^        |          |       |   0.006 |   -0.281 | 
     | clk_r_REG111_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.253 |   0.259 |   -0.028 | 
     | U1268           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.370 |    0.083 | 
     | clk_r_REG111_S1 | D ^         | DFFQX1TR | 0.000 |   0.370 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 130: MET Hold Check with Pin clk_r_REG478_S1/CK 
Endpoint:   clk_r_REG478_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG478_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.377
  Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG478_S1 | CK ^        |          |       |   0.012 |   -0.276 | 
     | clk_r_REG478_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.269 |   -0.019 | 
     | U1204           | B1 ^ -> Y ^ | AO22X1TR | 0.108 |   0.377 |    0.090 | 
     | clk_r_REG478_S1 | D ^         | DFFQX1TR | 0.000 |   0.377 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 131: MET Hold Check with Pin clk_r_REG12_S3/CK 
Endpoint:   clk_r_REG12_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG12_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.375
  Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG12_S3 | CK ^        |           |       |   0.011 |   -0.277 | 
     | clk_r_REG12_S3 | CK ^ -> Q ^ | DFFQX1TR  | 0.278 |   0.289 |    0.001 | 
     | U605           | B ^ -> Y v  | NAND2X1TR | 0.040 |   0.329 |    0.042 | 
     | U389           | B0 v -> Y ^ | OAI21X1TR | 0.046 |   0.375 |    0.087 | 
     | clk_r_REG12_S3 | D ^         | DFFQX1TR  | 0.000 |   0.375 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 132: MET Hold Check with Pin clk_r_REG386_S5/CK 
Endpoint:   clk_r_REG386_S5/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG385_S4/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.397
  Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG385_S4 | CK ^        |           |       |   0.011 |   -0.277 | 
     | clk_r_REG385_S4 | CK ^ -> Q v | DFFQX1TR  | 0.274 |   0.285 |   -0.003 | 
     | U1802           | AN v -> Y v | NOR2BX1TR | 0.112 |   0.397 |    0.109 | 
     | clk_r_REG386_S5 | D v         | DFFQX1TR  | 0.000 |   0.397 |    0.109 | 
     +------------------------------------------------------------------------+ 
Path 133: MET Hold Check with Pin clk_r_REG560_S1/CK 
Endpoint:   clk_r_REG560_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG560_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.376
  Slack Time                    0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG560_S1 | CK ^        |          |       |   0.011 |   -0.278 | 
     | clk_r_REG560_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.255 |   0.265 |   -0.023 | 
     | U1497           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.376 |    0.088 | 
     | clk_r_REG560_S1 | D ^         | DFFQX1TR | 0.000 |   0.376 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 134: MET Hold Check with Pin clk_r_REG110_S1/CK 
Endpoint:   clk_r_REG110_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG110_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.378
  Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG110_S1 | CK ^        |          |       |   0.012 |   -0.278 | 
     | clk_r_REG110_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.253 |   0.265 |   -0.025 | 
     | U1267           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.378 |    0.089 | 
     | clk_r_REG110_S1 | D ^         | DFFQX1TR | 0.000 |   0.378 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 135: MET Hold Check with Pin clk_r_REG363_S1/CK 
Endpoint:   clk_r_REG363_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG363_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.379
  Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG363_S1 | CK ^        |          |       |   0.012 |   -0.278 | 
     | clk_r_REG363_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.269 |   -0.021 | 
     | U1456           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.379 |    0.089 | 
     | clk_r_REG363_S1 | D ^         | DFFQX1TR | 0.000 |   0.379 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 136: MET Hold Check with Pin clk_r_REG379_S3/CK 
Endpoint:   clk_r_REG379_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG378_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.380
  Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG378_S2 | CK ^        |          |       |   0.011 |   -0.279 | 
     | clk_r_REG378_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.284 |   -0.007 | 
     | U1119           | A ^ -> Y ^  | AND2X1TR | 0.096 |   0.380 |    0.089 | 
     | clk_r_REG379_S3 | D ^         | DFFQX1TR | 0.000 |   0.380 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 137: MET Hold Check with Pin clk_r_REG582_S1/CK 
Endpoint:   clk_r_REG582_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG582_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.374
  Slack Time                    0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG582_S1 | CK ^        |          |       |   0.006 |   -0.285 | 
     | clk_r_REG582_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.265 |   -0.026 | 
     | U1509           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.374 |    0.083 | 
     | clk_r_REG582_S1 | D ^         | DFFQX1TR | 0.000 |   0.374 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 138: MET Hold Check with Pin clk_r_REG320_S1/CK 
Endpoint:   clk_r_REG320_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG320_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.374
  Slack Time                    0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG320_S1 | CK ^        |          |       |   0.006 |   -0.285 | 
     | clk_r_REG320_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.256 |   0.262 |   -0.029 | 
     | U1419           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.374 |    0.083 | 
     | clk_r_REG320_S1 | D ^         | DFFQX1TR | 0.000 |   0.374 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 139: MET Hold Check with Pin clk_r_REG137_S1/CK 
Endpoint:   clk_r_REG137_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG137_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.380
  Slack Time                    0.292
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG137_S1 | CK ^        |          |       |   0.010 |   -0.281 | 
     | clk_r_REG137_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.269 |   -0.022 | 
     | U1325           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.380 |    0.088 | 
     | clk_r_REG137_S1 | D ^         | DFFQX1TR | 0.000 |   0.380 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 140: MET Hold Check with Pin clk_r_REG172_S1/CK 
Endpoint:   clk_r_REG172_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG172_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.380
  Slack Time                    0.292
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG172_S1 | CK ^        |          |       |   0.014 |   -0.279 | 
     | clk_r_REG172_S1 | CK ^ -> Q ^ | DFFQX2TR | 0.256 |   0.270 |   -0.023 | 
     | U1300           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.380 |    0.087 | 
     | clk_r_REG172_S1 | D ^         | DFFQX2TR | 0.000 |   0.380 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 141: MET Hold Check with Pin clk_r_REG579_S1/CK 
Endpoint:   clk_r_REG579_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG579_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.387
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG579_S1 | CK ^        |          |       |   0.015 |   -0.278 | 
     | clk_r_REG579_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.278 |   -0.015 | 
     | U1506           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.387 |    0.094 | 
     | clk_r_REG579_S1 | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 142: MET Hold Check with Pin clk_r_REG271_S1/CK 
Endpoint:   clk_r_REG271_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG271_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.386
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG271_S1 | CK ^        |          |       |   0.013 |   -0.281 | 
     | clk_r_REG271_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.280 |   -0.014 | 
     | U1375           | B1 ^ -> Y ^ | AO22X1TR | 0.106 |   0.386 |    0.092 | 
     | clk_r_REG271_S1 | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 143: MET Hold Check with Pin clk_r_REG99_S1/CK 
Endpoint:   clk_r_REG99_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG99_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.386
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG99_S1 | CK ^        |          |       |   0.014 |   -0.281 | 
     | clk_r_REG99_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.277 |   -0.017 | 
     | U1255          | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.386 |    0.091 | 
     | clk_r_REG99_S1 | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.091 | 
     +----------------------------------------------------------------------+ 
Path 144: MET Hold Check with Pin clk_r_REG350_S1/CK 
Endpoint:   clk_r_REG350_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG350_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.386
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG350_S1 | CK ^        |          |       |   0.013 |   -0.282 | 
     | clk_r_REG350_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.279 |   -0.015 | 
     | U1442           | B1 ^ -> Y ^ | AO22X1TR | 0.107 |   0.386 |    0.091 | 
     | clk_r_REG350_S1 | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 145: MET Hold Check with Pin clk_r_REG264_S1/CK 
Endpoint:   clk_r_REG264_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG264_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.386
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG264_S1 | CK ^        |          |       |   0.013 |   -0.281 | 
     | clk_r_REG264_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.277 |   -0.018 | 
     | U1368           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.386 |    0.091 | 
     | clk_r_REG264_S1 | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 146: MET Hold Check with Pin clk_r_REG319_S1/CK 
Endpoint:   clk_r_REG319_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG319_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.384
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG319_S1 | CK ^        |          |       |   0.012 |   -0.283 | 
     | clk_r_REG319_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.274 |   -0.021 | 
     | U1418           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.384 |    0.089 | 
     | clk_r_REG319_S1 | D ^         | DFFQX1TR | 0.000 |   0.384 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 147: MET Hold Check with Pin clk_r_REG186_S1/CK 
Endpoint:   clk_r_REG186_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG186_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.383
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG186_S1 | CK ^        |          |       |   0.011 |   -0.284 | 
     | clk_r_REG186_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.254 |   0.265 |   -0.030 | 
     | U1362           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.383 |    0.088 | 
     | clk_r_REG186_S1 | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 148: MET Hold Check with Pin clk_r_REG103_S1/CK 
Endpoint:   clk_r_REG103_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG103_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.391
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG103_S1 | CK ^        |          |       |   0.017 |   -0.279 | 
     | clk_r_REG103_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.280 |   -0.016 | 
     | U1259           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.391 |    0.095 | 
     | clk_r_REG103_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 149: MET Hold Check with Pin clk_r_REG141_S1/CK 
Endpoint:   clk_r_REG141_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG141_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.390
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG141_S1 | CK ^        |          |       |   0.016 |   -0.280 | 
     | clk_r_REG141_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.284 |   -0.012 | 
     | U249            | B1 ^ -> Y ^ | AO22X1TR | 0.106 |   0.390 |    0.094 | 
     | clk_r_REG141_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 150: MET Hold Check with Pin clk_r_REG488_S1/CK 
Endpoint:   clk_r_REG488_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG488_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.391
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG488_S1 | CK ^        |          |       |   0.017 |   -0.279 | 
     | clk_r_REG488_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.279 |   -0.017 | 
     | U1147           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.391 |    0.095 | 
     | clk_r_REG488_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 151: MET Hold Check with Pin clk_r_REG548_S1/CK 
Endpoint:   clk_r_REG548_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG582_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.368
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG582_S1 | CK ^        |           |       |   0.006 |   -0.291 | 
     | clk_r_REG582_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.259 |   0.265 |   -0.031 | 
     | U1785           | AN ^ -> Y ^ | NOR2BX1TR | 0.103 |   0.368 |    0.071 | 
     | clk_r_REG548_S1 | D ^         | DFFHQX1TR | 0.000 |   0.368 |    0.071 | 
     +------------------------------------------------------------------------+ 
Path 152: MET Hold Check with Pin clk_r_REG283_S1/CK 
Endpoint:   clk_r_REG283_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG283_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.384
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG283_S1 | CK ^        |          |       |   0.010 |   -0.287 | 
     | clk_r_REG283_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.270 |   -0.027 | 
     | U1438           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.384 |    0.087 | 
     | clk_r_REG283_S1 | D ^         | DFFQX1TR | 0.000 |   0.384 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 153: MET Hold Check with Pin clk_r_REG60_S1/CK 
Endpoint:   clk_r_REG60_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG60_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.386
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG60_S1 | CK ^        |          |       |   0.015 |   -0.281 | 
     | clk_r_REG60_S1 | CK ^ -> Q ^ | DFFQX2TR | 0.262 |   0.277 |   -0.019 | 
     | U1275          | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.386 |    0.090 | 
     | clk_r_REG60_S1 | D ^         | DFFQX2TR | 0.000 |   0.386 |    0.090 | 
     +----------------------------------------------------------------------+ 
Path 154: MET Hold Check with Pin clk_r_REG315_S1/CK 
Endpoint:   clk_r_REG315_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG315_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.387
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG315_S1 | CK ^        |          |       |   0.013 |   -0.284 | 
     | clk_r_REG315_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.277 |   -0.019 | 
     | U1413           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.387 |    0.090 | 
     | clk_r_REG315_S1 | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 155: MET Hold Check with Pin clk_r_REG485_S1/CK 
Endpoint:   clk_r_REG485_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG485_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.388
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG485_S1 | CK ^        |          |       |   0.013 |   -0.283 | 
     | clk_r_REG485_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.279 |   -0.017 | 
     | U1142           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.388 |    0.091 | 
     | clk_r_REG485_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 156: MET Hold Check with Pin clk_r_REG98_S1/CK 
Endpoint:   clk_r_REG98_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.402
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-----------------------------------------------------------------------------------+ 
     |    Instance    |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                |                         |           |       |  Time   |   Time   | 
     |----------------+-------------------------+-----------+-------+---------+----------| 
     |                | pe_in_pk_wrb_data__5_ v |           |       |   0.108 |   -0.189 | 
     | U1250          | AN v -> Y v             | NOR2BX1TR | 0.128 |   0.235 |   -0.061 | 
     | U1254          | A1 v -> Y v             | AO22X1TR  | 0.167 |   0.402 |    0.105 | 
     | clk_r_REG98_S1 | D v                     | DFFQX1TR  | 0.000 |   0.402 |    0.105 | 
     +-----------------------------------------------------------------------------------+ 
Path 157: MET Hold Check with Pin clk_r_REG176_S1/CK 
Endpoint:   clk_r_REG176_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG176_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.387
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG176_S1 | CK ^        |          |       |   0.012 |   -0.284 | 
     | clk_r_REG176_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.275 |   -0.022 | 
     | U1305           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.387 |    0.090 | 
     | clk_r_REG176_S1 | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 158: MET Hold Check with Pin clk_r_REG219_S1/CK 
Endpoint:   clk_r_REG219_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG219_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.389
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG219_S1 | CK ^        |          |       |   0.013 |   -0.283 | 
     | clk_r_REG219_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.281 |   -0.016 | 
     | U1331           | B1 ^ -> Y ^ | AO22X1TR | 0.107 |   0.389 |    0.092 | 
     | clk_r_REG219_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 159: MET Hold Check with Pin clk_r_REG364_S1/CK 
Endpoint:   clk_r_REG364_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG364_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.380
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG364_S1 | CK ^        |          |       |   0.006 |   -0.291 | 
     | clk_r_REG364_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.268 |   -0.029 | 
     | U1457           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.380 |    0.083 | 
     | clk_r_REG364_S1 | D ^         | DFFQX1TR | 0.000 |   0.380 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 160: MET Hold Check with Pin clk_r_REG201_S1/CK 
Endpoint:   clk_r_REG201_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG201_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.386
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG201_S1 | CK ^        |          |       |   0.011 |   -0.287 | 
     | clk_r_REG201_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.278 |   -0.019 | 
     | U1349           | B1 ^ -> Y ^ | AO22X1TR | 0.108 |   0.386 |    0.089 | 
     | clk_r_REG201_S1 | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 161: MET Hold Check with Pin clk_r_REG165_S1/CK 
Endpoint:   clk_r_REG165_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG165_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.388
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG165_S1 | CK ^        |          |       |   0.013 |   -0.284 | 
     | clk_r_REG165_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.274 |   -0.023 | 
     | U1293           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.388 |    0.091 | 
     | clk_r_REG165_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 162: MET Hold Check with Pin clk_r_REG248_S1/CK 
Endpoint:   clk_r_REG248_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG248_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.386
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG248_S1 | CK ^        |          |       |   0.011 |   -0.287 | 
     | clk_r_REG248_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.279 |   -0.019 | 
     | U1387           | B1 ^ -> Y ^ | AO22X1TR | 0.108 |   0.386 |    0.089 | 
     | clk_r_REG248_S1 | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 163: MET Hold Check with Pin clk_r_REG352_S1/CK 
Endpoint:   clk_r_REG352_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG352_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.388
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG352_S1 | CK ^        |          |       |   0.013 |   -0.285 | 
     | clk_r_REG352_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.274 |   -0.024 | 
     | U1444           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.388 |    0.090 | 
     | clk_r_REG352_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 164: MET Hold Check with Pin clk_r_REG268_S1/CK 
Endpoint:   clk_r_REG268_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG268_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.392
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG268_S1 | CK ^        |          |       |   0.015 |   -0.282 | 
     | clk_r_REG268_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.285 |   -0.013 | 
     | U1372           | B1 ^ -> Y ^ | AO22X1TR | 0.107 |   0.392 |    0.094 | 
     | clk_r_REG268_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 165: MET Hold Check with Pin clk_r_REG68_S1/CK 
Endpoint:   clk_r_REG68_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG68_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.387
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG68_S1 | CK ^        |          |       |   0.011 |   -0.286 | 
     | clk_r_REG68_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |   -0.021 | 
     | U1283          | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.387 |    0.089 | 
     | clk_r_REG68_S1 | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.089 | 
     +----------------------------------------------------------------------+ 
Path 166: MET Hold Check with Pin clk_r_REG541_S1/CK 
Endpoint:   clk_r_REG541_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG541_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.381
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG541_S1 | CK ^        |          |       |   0.006 |   -0.292 | 
     | clk_r_REG541_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.266 |   -0.032 | 
     | U1231           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.381 |    0.083 | 
     | clk_r_REG541_S1 | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 167: MET Hold Check with Pin clk_r_REG494_S1/CK 
Endpoint:   clk_r_REG494_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG494_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.392
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG494_S1 | CK ^        |          |       |   0.015 |   -0.283 | 
     | clk_r_REG494_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.282 |   -0.016 | 
     | U1160           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.392 |    0.094 | 
     | clk_r_REG494_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 168: MET Hold Check with Pin clk_r_REG101_S1/CK 
Endpoint:   clk_r_REG101_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG101_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.392
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG101_S1 | CK ^        |          |       |   0.016 |   -0.283 | 
     | clk_r_REG101_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.281 |   -0.017 | 
     | U1257           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.392 |    0.094 | 
     | clk_r_REG101_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 169: MET Hold Check with Pin clk_r_REG358_S1/CK 
Endpoint:   clk_r_REG358_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG358_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.394
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG358_S1 | CK ^        |          |       |   0.017 |   -0.281 | 
     | clk_r_REG358_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.281 |   -0.017 | 
     | U1450           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.394 |    0.095 | 
     | clk_r_REG358_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 170: MET Hold Check with Pin clk_r_REG230_S1/CK 
Endpoint:   clk_r_REG230_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG230_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.387
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG230_S1 | CK ^        |          |       |   0.012 |   -0.287 | 
     | clk_r_REG230_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.272 |   -0.027 | 
     | U1342           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.387 |    0.089 | 
     | clk_r_REG230_S1 | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 171: MET Hold Check with Pin clk_r_REG286_S1/CK 
Endpoint:   clk_r_REG286_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG286_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.393
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG286_S1 | CK ^        |          |       |   0.016 |   -0.283 | 
     | clk_r_REG286_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.282 |   -0.017 | 
     | U1420           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.393 |    0.094 | 
     | clk_r_REG286_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 172: MET Hold Check with Pin clk_r_REG163_S1/CK 
Endpoint:   clk_r_REG163_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG163_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.389
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG163_S1 | CK ^        |          |       |   0.013 |   -0.286 | 
     | clk_r_REG163_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.275 |   -0.024 | 
     | U1291           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.389 |    0.090 | 
     | clk_r_REG163_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 173: MET Hold Check with Pin clk_r_REG549_S1/CK 
Endpoint:   clk_r_REG549_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG549_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.391
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG549_S1 | CK ^        |          |       |   0.014 |   -0.285 | 
     | clk_r_REG549_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.278 |   -0.021 | 
     | U1487           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.391 |    0.092 | 
     | clk_r_REG549_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 174: MET Hold Check with Pin clk_r_REG65_S1/CK 
Endpoint:   clk_r_REG65_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG65_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.392
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG65_S1 | CK ^        |          |       |   0.015 |   -0.284 | 
     | clk_r_REG65_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.278 |   -0.021 | 
     | U1280          | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.392 |    0.093 | 
     | clk_r_REG65_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.093 | 
     +----------------------------------------------------------------------+ 
Path 175: MET Hold Check with Pin clk_r_REG469_S1/CK 
Endpoint:   clk_r_REG469_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG469_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.388
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG469_S1 | CK ^        |          |       |   0.011 |   -0.288 | 
     | clk_r_REG469_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |   -0.022 | 
     | U1189           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.388 |    0.089 | 
     | clk_r_REG469_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 176: MET Hold Check with Pin clk_r_REG463_S1/CK 
Endpoint:   clk_r_REG463_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG463_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.392
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG463_S1 | CK ^        |          |       |   0.014 |   -0.285 | 
     | clk_r_REG463_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.281 |   -0.019 | 
     | U1173           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.392 |    0.093 | 
     | clk_r_REG463_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 177: MET Hold Check with Pin clk_r_REG563_S1/CK 
Endpoint:   clk_r_REG563_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG563_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.388
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG563_S1 | CK ^        |          |       |   0.010 |   -0.289 | 
     | clk_r_REG563_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.280 |   -0.019 | 
     | U577            | B1 ^ -> Y ^ | AO22X1TR | 0.108 |   0.388 |    0.089 | 
     | clk_r_REG563_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 178: MET Hold Check with Pin clk_r_REG514_S1/CK 
Endpoint:   clk_r_REG514_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG514_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.384
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG514_S1 | CK ^        |          |       |   0.011 |   -0.288 | 
     | clk_r_REG514_S1 | CK ^ -> Q ^ | DFFQX2TR | 0.263 |   0.274 |   -0.025 | 
     | U1238           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.384 |    0.085 | 
     | clk_r_REG514_S1 | D ^         | DFFQX2TR | 0.000 |   0.384 |    0.085 | 
     +-----------------------------------------------------------------------+ 
Path 179: MET Hold Check with Pin clk_r_REG388_S1/CK 
Endpoint:   clk_r_REG388_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG388_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.391
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG388_S1 | CK ^        |          |       |   0.014 |   -0.285 | 
     | clk_r_REG388_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.280 |   -0.020 | 
     | U1477           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.391 |    0.092 | 
     | clk_r_REG388_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 180: MET Hold Check with Pin clk_r_REG380_S4/CK 
Endpoint:   clk_r_REG380_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG379_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.405
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG379_S3 | CK ^        |           |       |   0.011 |   -0.288 | 
     | clk_r_REG379_S3 | CK ^ -> Q v | DFFQX1TR  | 0.274 |   0.285 |   -0.014 | 
     | U1803           | AN v -> Y v | NOR2BX1TR | 0.120 |   0.405 |    0.106 | 
     | clk_r_REG380_S4 | D v         | DFFQX1TR  | 0.000 |   0.405 |    0.106 | 
     +------------------------------------------------------------------------+ 
Path 181: MET Hold Check with Pin clk_r_REG310_S1/CK 
Endpoint:   clk_r_REG310_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG310_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.395
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG310_S1 | CK ^        |          |       |   0.017 |   -0.282 | 
     | clk_r_REG310_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.283 |   -0.016 | 
     | U1408           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.395 |    0.095 | 
     | clk_r_REG310_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 182: MET Hold Check with Pin clk_r_REG385_S4/CK 
Endpoint:   clk_r_REG385_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG384_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.388
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG384_S3 | CK ^        |          |       |   0.012 |   -0.287 | 
     | clk_r_REG384_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.286 |   -0.013 | 
     | U602            | A ^ -> Y ^  | AND2X1TR | 0.102 |   0.388 |    0.089 | 
     | clk_r_REG385_S4 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 183: MET Hold Check with Pin clk_r_REG530_S1/CK 
Endpoint:   clk_r_REG530_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG530_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.394
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG530_S1 | CK ^        |          |       |   0.017 |   -0.283 | 
     | clk_r_REG530_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.281 |   -0.018 | 
     | U1220           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.394 |    0.095 | 
     | clk_r_REG530_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 184: MET Hold Check with Pin clk_r_REG251_S1/CK 
Endpoint:   clk_r_REG251_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG251_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.389
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG251_S1 | CK ^        |          |       |   0.012 |   -0.287 | 
     | clk_r_REG251_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.279 |   -0.021 | 
     | U572            | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.389 |    0.090 | 
     | clk_r_REG251_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 185: MET Hold Check with Pin clk_r_REG339_S1/CK 
Endpoint:   clk_r_REG339_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG339_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.389
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG339_S1 | CK ^        |          |       |   0.011 |   -0.288 | 
     | clk_r_REG339_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.278 |   -0.021 | 
     | U576            | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.389 |    0.089 | 
     | clk_r_REG339_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 186: MET Hold Check with Pin clk_r_REG353_S1/CK 
Endpoint:   clk_r_REG353_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG353_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.395
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG353_S1 | CK ^        |          |       |   0.017 |   -0.282 | 
     | clk_r_REG353_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.284 |   -0.016 | 
     | U1445           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.395 |    0.096 | 
     | clk_r_REG353_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 187: MET Hold Check with Pin clk_r_REG332_S1/CK 
Endpoint:   clk_r_REG332_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG332_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.388
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG332_S1 | CK ^        |          |       |   0.011 |   -0.288 | 
     | clk_r_REG332_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.278 |   -0.021 | 
     | U1459           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.388 |    0.089 | 
     | clk_r_REG332_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 188: MET Hold Check with Pin clk_r_REG317_S1/CK 
Endpoint:   clk_r_REG317_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG317_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.395
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG317_S1 | CK ^        |          |       |   0.017 |   -0.282 | 
     | clk_r_REG317_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.282 |   -0.018 | 
     | U1416           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.395 |    0.095 | 
     | clk_r_REG317_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 189: MET Hold Check with Pin clk_r_REG361_S1/CK 
Endpoint:   clk_r_REG361_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG361_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.395
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG361_S1 | CK ^        |          |       |   0.017 |   -0.282 | 
     | clk_r_REG361_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.284 |   -0.016 | 
     | U1454           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.395 |    0.095 | 
     | clk_r_REG361_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 190: MET Hold Check with Pin clk_r_REG504_S1/CK 
Endpoint:   clk_r_REG504_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG504_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.387
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG504_S1 | CK ^        |          |       |   0.010 |   -0.290 | 
     | clk_r_REG504_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.270 |   -0.030 | 
     | U1249           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.387 |    0.087 | 
     | clk_r_REG504_S1 | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 191: MET Hold Check with Pin clk_r_REG228_S1/CK 
Endpoint:   clk_r_REG228_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG228_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.395
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG228_S1 | CK ^        |          |       |   0.017 |   -0.282 | 
     | clk_r_REG228_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.283 |   -0.017 | 
     | U1340           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.395 |    0.095 | 
     | clk_r_REG228_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 192: MET Hold Check with Pin clk_r_REG210_S1/CK 
Endpoint:   clk_r_REG210_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG210_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.388
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG210_S1 | CK ^        |          |       |   0.011 |   -0.289 | 
     | clk_r_REG210_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.273 |   -0.027 | 
     | U1358           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.388 |    0.088 | 
     | clk_r_REG210_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 193: MET Hold Check with Pin clk_r_REG108_S1/CK 
Endpoint:   clk_r_REG108_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG108_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.393
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG108_S1 | CK ^        |          |       |   0.015 |   -0.284 | 
     | clk_r_REG108_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.281 |   -0.019 | 
     | U1265           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.393 |    0.094 | 
     | clk_r_REG108_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 194: MET Hold Check with Pin clk_r_REG102_S1/CK 
Endpoint:   clk_r_REG102_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG102_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.395
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG102_S1 | CK ^        |          |       |   0.017 |   -0.283 | 
     | clk_r_REG102_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.285 |   -0.015 | 
     | U1258           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.395 |    0.096 | 
     | clk_r_REG102_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 195: MET Hold Check with Pin clk_r_REG559_S1/CK 
Endpoint:   clk_r_REG559_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG559_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.390
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG559_S1 | CK ^        |          |       |   0.012 |   -0.288 | 
     | clk_r_REG559_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.019 | 
     | U1496           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.390 |    0.090 | 
     | clk_r_REG559_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 196: MET Hold Check with Pin clk_r_REG231_S1/CK 
Endpoint:   clk_r_REG231_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG231_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.383
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG231_S1 | CK ^        |          |       |   0.006 |   -0.294 | 
     | clk_r_REG231_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.273 |   -0.027 | 
     | U1343           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.383 |    0.083 | 
     | clk_r_REG231_S1 | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 197: MET Hold Check with Pin clk_r_REG550_S1/CK 
Endpoint:   clk_r_REG550_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG550_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.389
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG550_S1 | CK ^        |          |       |   0.011 |   -0.289 | 
     | clk_r_REG550_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.278 |   -0.022 | 
     | U1488           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.389 |    0.089 | 
     | clk_r_REG550_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 198: MET Hold Check with Pin clk_r_REG148_S1/CK 
Endpoint:   clk_r_REG148_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG148_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.390
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG148_S1 | CK ^        |          |       |   0.011 |   -0.289 | 
     | clk_r_REG148_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.019 | 
     | U1315           | B1 ^ -> Y ^ | AO22X1TR | 0.108 |   0.390 |    0.090 | 
     | clk_r_REG148_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 199: MET Hold Check with Pin clk_r_REG289_S1/CK 
Endpoint:   clk_r_REG289_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG289_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.392
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG289_S1 | CK ^        |          |       |   0.014 |   -0.286 | 
     | clk_r_REG289_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.279 |   -0.022 | 
     | U1422           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.392 |    0.092 | 
     | clk_r_REG289_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 200: MET Hold Check with Pin clk_r_REG527_S1/CK 
Endpoint:   clk_r_REG527_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG527_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.391
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG527_S1 | CK ^        |          |       |   0.013 |   -0.288 | 
     | clk_r_REG527_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.018 | 
     | U1217           | B1 ^ -> Y ^ | AO22X1TR | 0.108 |   0.391 |    0.091 | 
     | clk_r_REG527_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 201: MET Hold Check with Pin clk_r_REG327_S1/CK 
Endpoint:   clk_r_REG327_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG327_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.387
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG327_S1 | CK ^        |          |       |   0.010 |   -0.290 | 
     | clk_r_REG327_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.271 |   -0.029 | 
     | U1476           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.387 |    0.087 | 
     | clk_r_REG327_S1 | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 202: MET Hold Check with Pin clk_r_REG482_S1/CK 
Endpoint:   clk_r_REG482_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG482_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.390
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG482_S1 | CK ^        |          |       |   0.012 |   -0.288 | 
     | clk_r_REG482_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.278 |   -0.022 | 
     | U1138           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.390 |    0.090 | 
     | clk_r_REG482_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 203: MET Hold Check with Pin clk_r_REG489_S1/CK 
Endpoint:   clk_r_REG489_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG489_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.395
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG489_S1 | CK ^        |          |       |   0.015 |   -0.285 | 
     | clk_r_REG489_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.287 |   -0.013 | 
     | U1148           | B1 ^ -> Y ^ | AO22X1TR | 0.108 |   0.395 |    0.094 | 
     | clk_r_REG489_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 204: MET Hold Check with Pin clk_r_REG557_S1/CK 
Endpoint:   clk_r_REG557_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG557_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.389
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG557_S1 | CK ^        |          |       |   0.012 |   -0.289 | 
     | clk_r_REG557_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.276 |   -0.025 | 
     | U1494           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.389 |    0.089 | 
     | clk_r_REG557_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 205: MET Hold Check with Pin clk_r_REG516_S1/CK 
Endpoint:   clk_r_REG516_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG516_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.389
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG516_S1 | CK ^        |          |       |   0.011 |   -0.289 | 
     | clk_r_REG516_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.274 |   -0.027 | 
     | U48             | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.389 |    0.089 | 
     | clk_r_REG516_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 206: MET Hold Check with Pin clk_r_REG568_S1/CK 
Endpoint:   clk_r_REG568_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG568_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.390
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG568_S1 | CK ^        |          |       |   0.012 |   -0.289 | 
     | clk_r_REG568_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.276 |   -0.024 | 
     | U1486           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.390 |    0.089 | 
     | clk_r_REG568_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 207: MET Hold Check with Pin clk_r_REG196_S1/CK 
Endpoint:   clk_r_REG196_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG196_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.395
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG196_S1 | CK ^        |          |       |   0.016 |   -0.285 | 
     | clk_r_REG196_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.286 |   -0.015 | 
     | U251            | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.395 |    0.094 | 
     | clk_r_REG196_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 208: MET Hold Check with Pin clk_r_REG142_S1/CK 
Endpoint:   clk_r_REG142_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG142_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.394
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG142_S1 | CK ^        |          |       |   0.015 |   -0.285 | 
     | clk_r_REG142_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.280 |   -0.020 | 
     | U1308           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.394 |    0.093 | 
     | clk_r_REG142_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 209: MET Hold Check with Pin clk_r_REG217_S1/CK 
Endpoint:   clk_r_REG217_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG217_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.390
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG217_S1 | CK ^        |          |       |   0.013 |   -0.288 | 
     | clk_r_REG217_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.273 |   -0.027 | 
     | U1329           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.390 |    0.089 | 
     | clk_r_REG217_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 210: MET Hold Check with Pin clk_r_REG250_S1/CK 
Endpoint:   clk_r_REG250_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG250_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.389
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG250_S1 | CK ^        |          |       |   0.011 |   -0.290 | 
     | clk_r_REG250_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.279 |   -0.022 | 
     | U1390           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.389 |    0.089 | 
     | clk_r_REG250_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 211: MET Hold Check with Pin clk_r_REG220_S1/CK 
Endpoint:   clk_r_REG220_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG220_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.396
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG220_S1 | CK ^        |          |       |   0.017 |   -0.284 | 
     | clk_r_REG220_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.282 |   -0.018 | 
     | U1332           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.396 |    0.095 | 
     | clk_r_REG220_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 212: MET Hold Check with Pin clk_r_REG273_S1/CK 
Endpoint:   clk_r_REG273_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG273_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.395
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG273_S1 | CK ^        |          |       |   0.015 |   -0.286 | 
     | clk_r_REG273_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.284 |   -0.017 | 
     | U1378           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.395 |    0.094 | 
     | clk_r_REG273_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 213: MET Hold Check with Pin clk_r_REG150_S1/CK 
Endpoint:   clk_r_REG150_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG150_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.389
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG150_S1 | CK ^        |          |       |   0.011 |   -0.290 | 
     | clk_r_REG150_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.273 |   -0.027 | 
     | U1316           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.389 |    0.088 | 
     | clk_r_REG150_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 214: MET Hold Check with Pin clk_r_REG204_S1/CK 
Endpoint:   clk_r_REG204_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG204_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.390
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG204_S1 | CK ^        |          |       |   0.011 |   -0.290 | 
     | clk_r_REG204_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.279 |   -0.022 | 
     | U570            | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.390 |    0.089 | 
     | clk_r_REG204_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 215: MET Hold Check with Pin clk_r_REG522_S1/CK 
Endpoint:   clk_r_REG522_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG522_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.390
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG522_S1 | CK ^        |          |       |   0.011 |   -0.290 | 
     | clk_r_REG522_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |   -0.024 | 
     | U1245           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.390 |    0.089 | 
     | clk_r_REG522_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 216: MET Hold Check with Pin clk_r_REG533_S1/CK 
Endpoint:   clk_r_REG533_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG533_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.396
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG533_S1 | CK ^        |          |       |   0.017 |   -0.284 | 
     | clk_r_REG533_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.285 |   -0.017 | 
     | U1223           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.396 |    0.095 | 
     | clk_r_REG533_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 217: MET Hold Check with Pin clk_r_REG458_S1/CK 
Endpoint:   clk_r_REG458_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG458_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.395
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG458_S1 | CK ^        |          |       |   0.016 |   -0.285 | 
     | clk_r_REG458_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.280 |   -0.021 | 
     | U1212           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.395 |    0.094 | 
     | clk_r_REG458_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 218: MET Hold Check with Pin clk_r_REG209_S1/CK 
Endpoint:   clk_r_REG209_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG209_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.392
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG209_S1 | CK ^        |          |       |   0.013 |   -0.289 | 
     | clk_r_REG209_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.021 | 
     | U1357           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.392 |    0.090 | 
     | clk_r_REG209_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 219: MET Hold Check with Pin clk_r_REG253_S1/CK 
Endpoint:   clk_r_REG253_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG253_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.395
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG253_S1 | CK ^        |          |       |   0.016 |   -0.286 | 
     | clk_r_REG253_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.279 |   -0.022 | 
     | U1392           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.395 |    0.093 | 
     | clk_r_REG253_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 220: MET Hold Check with Pin clk_r_REG226_S1/CK 
Endpoint:   clk_r_REG226_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG226_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.393
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG226_S1 | CK ^        |          |       |   0.013 |   -0.288 | 
     | clk_r_REG226_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.284 |   -0.018 | 
     | U1338           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.393 |    0.092 | 
     | clk_r_REG226_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 221: MET Hold Check with Pin clk_r_REG4_S1/CK 
Endpoint:   clk_r_REG4_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG4_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.389
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG4_S1 | CK ^        |          |       |   0.010 |   -0.291 | 
     | clk_r_REG4_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.273 |   -0.029 | 
     | U1287         | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.389 |    0.087 | 
     | clk_r_REG4_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.087 | 
     +---------------------------------------------------------------------+ 
Path 222: MET Hold Check with Pin clk_r_REG243_S1/CK 
Endpoint:   clk_r_REG243_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG243_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.395
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG243_S1 | CK ^        |          |       |   0.016 |   -0.286 | 
     | clk_r_REG243_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.278 |   -0.023 | 
     | U571            | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.395 |    0.093 | 
     | clk_r_REG243_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 223: MET Hold Check with Pin clk_r_REG237_S1/CK 
Endpoint:   clk_r_REG237_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG237_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.395
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG237_S1 | CK ^        |          |       |   0.016 |   -0.286 | 
     | clk_r_REG237_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.282 |   -0.019 | 
     | U1398           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.395 |    0.094 | 
     | clk_r_REG237_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 224: MET Hold Check with Pin clk_r_REG107_S1/CK 
Endpoint:   clk_r_REG107_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.406
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__5_ v |           |       |   0.108 |   -0.194 | 
     | U1250           | AN v -> Y v             | NOR2BX1TR | 0.128 |   0.235 |   -0.066 | 
     | U1263           | A1 v -> Y v             | AO22X1TR  | 0.171 |   0.406 |    0.105 | 
     | clk_r_REG107_S1 | D v                     | DFFQX1TR  | 0.000 |   0.406 |    0.105 | 
     +------------------------------------------------------------------------------------+ 
Path 225: MET Hold Check with Pin clk_r_REG53_S1/CK 
Endpoint:   clk_r_REG53_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG53_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.394
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG53_S1 | CK ^        |          |       |   0.014 |   -0.287 | 
     | clk_r_REG53_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.280 |   -0.022 | 
     | U1269          | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.394 |    0.092 | 
     | clk_r_REG53_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.092 | 
     +----------------------------------------------------------------------+ 
Path 226: MET Hold Check with Pin clk_r_REG149_S1/CK 
Endpoint:   clk_r_REG149_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG149_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.386
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG149_S1 | CK ^        |          |       |   0.011 |   -0.291 | 
     | clk_r_REG149_S1 | CK ^ -> Q ^ | DFFQX2TR | 0.261 |   0.272 |   -0.030 | 
     | U250            | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.386 |    0.085 | 
     | clk_r_REG149_S1 | D ^         | DFFQX2TR | 0.000 |   0.386 |    0.085 | 
     +-----------------------------------------------------------------------+ 
Path 227: MET Hold Check with Pin clk_r_REG472_S1/CK 
Endpoint:   clk_r_REG472_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG472_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.390
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG472_S1 | CK ^        |          |       |   0.011 |   -0.291 | 
     | clk_r_REG472_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.278 |   -0.024 | 
     | U245            | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.390 |    0.088 | 
     | clk_r_REG472_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 228: MET Hold Check with Pin clk_r_REG223_S1/CK 
Endpoint:   clk_r_REG223_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG223_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.398
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG223_S1 | CK ^        |          |       |   0.017 |   -0.285 | 
     | clk_r_REG223_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.286 |   -0.016 | 
     | U1335           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.398 |    0.096 | 
     | clk_r_REG223_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 229: MET Hold Check with Pin clk_r_REG135_S1/CK 
Endpoint:   clk_r_REG135_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG135_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.390
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG135_S1 | CK ^        |          |       |   0.010 |   -0.292 | 
     | clk_r_REG135_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |   -0.026 | 
     | U1323           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.390 |    0.088 | 
     | clk_r_REG135_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 230: MET Hold Check with Pin clk_r_REG298_S1/CK 
Endpoint:   clk_r_REG298_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG298_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.396
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG298_S1 | CK ^        |          |       |   0.016 |   -0.286 | 
     | clk_r_REG298_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.283 |   -0.020 | 
     | U1431           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.396 |    0.093 | 
     | clk_r_REG298_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 231: MET Hold Check with Pin clk_r_REG262_S1/CK 
Endpoint:   clk_r_REG262_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG262_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.391
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG262_S1 | CK ^        |          |       |   0.012 |   -0.290 | 
     | clk_r_REG262_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.022 | 
     | U1366           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.391 |    0.089 | 
     | clk_r_REG262_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 232: MET Hold Check with Pin clk_r_REG502_S1/CK 
Endpoint:   clk_r_REG502_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG502_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.394
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG502_S1 | CK ^        |          |       |   0.016 |   -0.287 | 
     | clk_r_REG502_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.277 |   -0.025 | 
     | U1247           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.394 |    0.092 | 
     | clk_r_REG502_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 233: MET Hold Check with Pin clk_r_REG572_S1/CK 
Endpoint:   clk_r_REG572_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG572_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.392
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG572_S1 | CK ^        |          |       |   0.012 |   -0.290 | 
     | clk_r_REG572_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.022 | 
     | U1499           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.392 |    0.090 | 
     | clk_r_REG572_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 234: MET Hold Check with Pin clk_r_REG294_S1/CK 
Endpoint:   clk_r_REG294_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG294_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.395
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG294_S1 | CK ^        |          |       |   0.015 |   -0.287 | 
     | clk_r_REG294_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.280 |   -0.023 | 
     | U1428           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.395 |    0.093 | 
     | clk_r_REG294_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 235: MET Hold Check with Pin clk_r_REG183_S1/CK 
Endpoint:   clk_r_REG183_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG183_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.397
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG183_S1 | CK ^        |          |       |   0.016 |   -0.287 | 
     | clk_r_REG183_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.283 |   -0.019 | 
     | U1359           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.397 |    0.094 | 
     | clk_r_REG183_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 236: MET Hold Check with Pin clk_r_REG222_S1/CK 
Endpoint:   clk_r_REG222_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG222_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.398
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG222_S1 | CK ^        |          |       |   0.017 |   -0.285 | 
     | clk_r_REG222_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.283 |   -0.019 | 
     | U1334           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.398 |    0.095 | 
     | clk_r_REG222_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 237: MET Hold Check with Pin clk_r_REG295_S1/CK 
Endpoint:   clk_r_REG295_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG295_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.392
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG295_S1 | CK ^        |          |       |   0.011 |   -0.291 | 
     | clk_r_REG295_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.281 |   -0.021 | 
     | U574            | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.392 |    0.089 | 
     | clk_r_REG295_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 238: MET Hold Check with Pin clk_r_REG331_S1/CK 
Endpoint:   clk_r_REG331_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG331_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.391
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG331_S1 | CK ^        |          |       |   0.011 |   -0.292 | 
     | clk_r_REG331_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.276 |   -0.026 | 
     | U575            | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.391 |    0.088 | 
     | clk_r_REG331_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 239: MET Hold Check with Pin clk_r_REG577_S1/CK 
Endpoint:   clk_r_REG577_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG577_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.397
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG577_S1 | CK ^        |          |       |   0.016 |   -0.287 | 
     | clk_r_REG577_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.285 |   -0.018 | 
     | U1504           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.397 |    0.094 | 
     | clk_r_REG577_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 240: MET Hold Check with Pin clk_r_REG520_S1/CK 
Endpoint:   clk_r_REG520_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG520_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.393
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG520_S1 | CK ^        |          |       |   0.013 |   -0.290 | 
     | clk_r_REG520_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.022 | 
     | U1243           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.393 |    0.090 | 
     | clk_r_REG520_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 241: MET Hold Check with Pin clk_r_REG546_S1/CK 
Endpoint:   clk_r_REG546_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG568_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.380
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG568_S1 | CK ^        |           |       |   0.012 |   -0.291 | 
     | clk_r_REG568_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.265 |   0.276 |   -0.027 | 
     | U1703           | AN ^ -> Y ^ | NOR2BX1TR | 0.104 |   0.380 |    0.077 | 
     | clk_r_REG546_S1 | D ^         | DFFHQX1TR | 0.000 |   0.380 |    0.077 | 
     +------------------------------------------------------------------------+ 
Path 242: MET Hold Check with Pin clk_r_REG521_S1/CK 
Endpoint:   clk_r_REG521_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG521_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.393
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG521_S1 | CK ^        |          |       |   0.013 |   -0.290 | 
     | clk_r_REG521_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.277 |   -0.026 | 
     | U1244           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.393 |    0.090 | 
     | clk_r_REG521_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 243: MET Hold Check with Pin clk_r_REG359_S1/CK 
Endpoint:   clk_r_REG359_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG359_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.394
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG359_S1 | CK ^        |          |       |   0.013 |   -0.290 | 
     | clk_r_REG359_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.281 |   -0.022 | 
     | U1451           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.394 |    0.091 | 
     | clk_r_REG359_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 244: MET Hold Check with Pin clk_r_REG561_S1/CK 
Endpoint:   clk_r_REG561_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG561_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.391
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG561_S1 | CK ^        |          |       |   0.010 |   -0.293 | 
     | clk_r_REG561_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.275 |   -0.028 | 
     | U1480           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.391 |    0.088 | 
     | clk_r_REG561_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 245: MET Hold Check with Pin clk_r_REG276_S1/CK 
Endpoint:   clk_r_REG276_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG276_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.386
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG276_S1 | CK ^        |          |       |   0.006 |   -0.298 | 
     | clk_r_REG276_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.269 |   -0.034 | 
     | U1381           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.386 |    0.083 | 
     | clk_r_REG276_S1 | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 246: MET Hold Check with Pin clk_r_REG374_S4/CK 
Endpoint:   clk_r_REG374_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG373_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.411
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG373_S3 | CK ^        |           |       |   0.011 |   -0.292 | 
     | clk_r_REG373_S3 | CK ^ -> Q v | DFFQX1TR  | 0.279 |   0.290 |   -0.013 | 
     | U1804           | AN v -> Y v | NOR2BX1TR | 0.120 |   0.411 |    0.107 | 
     | clk_r_REG374_S4 | D v         | DFFQX1TR  | 0.000 |   0.411 |    0.107 | 
     +------------------------------------------------------------------------+ 
Path 247: MET Hold Check with Pin clk_r_REG473_S1/CK 
Endpoint:   clk_r_REG473_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG473_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.393
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG473_S1 | CK ^        |          |       |   0.012 |   -0.291 | 
     | clk_r_REG473_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.279 |   -0.024 | 
     | U1197           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.393 |    0.090 | 
     | clk_r_REG473_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 248: MET Hold Check with Pin clk_r_REG351_S1/CK 
Endpoint:   clk_r_REG351_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG351_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.394
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG351_S1 | CK ^        |          |       |   0.013 |   -0.290 | 
     | clk_r_REG351_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.281 |   -0.023 | 
     | U1443           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.394 |    0.091 | 
     | clk_r_REG351_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 249: MET Hold Check with Pin clk_r_REG242_S1/CK 
Endpoint:   clk_r_REG242_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG242_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.395
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG242_S1 | CK ^        |          |       |   0.014 |   -0.289 | 
     | clk_r_REG242_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.279 |   -0.024 | 
     | U1382           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.395 |    0.092 | 
     | clk_r_REG242_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 250: MET Hold Check with Pin clk_r_REG343_S1/CK 
Endpoint:   clk_r_REG343_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG343_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.393
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG343_S1 | CK ^        |          |       |   0.012 |   -0.292 | 
     | clk_r_REG343_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.022 | 
     | U1470           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.393 |    0.090 | 
     | clk_r_REG343_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 251: MET Hold Check with Pin clk_r_REG261_S1/CK 
Endpoint:   clk_r_REG261_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG261_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.393
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG261_S1 | CK ^        |          |       |   0.012 |   -0.292 | 
     | clk_r_REG261_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.021 | 
     | U1365           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.393 |    0.090 | 
     | clk_r_REG261_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 252: MET Hold Check with Pin clk_r_REG225_S1/CK 
Endpoint:   clk_r_REG225_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG225_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.399
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG225_S1 | CK ^        |          |       |   0.017 |   -0.286 | 
     | clk_r_REG225_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.287 |   -0.016 | 
     | U1337           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.399 |    0.096 | 
     | clk_r_REG225_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 253: MET Hold Check with Pin clk_r_REG575_S1/CK 
Endpoint:   clk_r_REG575_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG575_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.396
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG575_S1 | CK ^        |          |       |   0.014 |   -0.289 | 
     | clk_r_REG575_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.284 |   -0.020 | 
     | U1502           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.396 |    0.093 | 
     | clk_r_REG575_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 254: MET Hold Check with Pin clk_r_REG510_S1/CK 
Endpoint:   clk_r_REG510_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG510_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.396
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG510_S1 | CK ^        |          |       |   0.014 |   -0.290 | 
     | clk_r_REG510_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.281 |   -0.023 | 
     | U1234           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.396 |    0.092 | 
     | clk_r_REG510_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 255: MET Hold Check with Pin clk_r_REG492_S1/CK 
Endpoint:   clk_r_REG492_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG492_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.395
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG492_S1 | CK ^        |          |       |   0.014 |   -0.290 | 
     | clk_r_REG492_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.282 |   -0.022 | 
     | U1154           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.395 |    0.091 | 
     | clk_r_REG492_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 256: MET Hold Check with Pin clk_r_REG265_S1/CK 
Endpoint:   clk_r_REG265_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG265_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.397
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG265_S1 | CK ^        |          |       |   0.015 |   -0.289 | 
     | clk_r_REG265_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.283 |   -0.021 | 
     | U1369           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.397 |    0.093 | 
     | clk_r_REG265_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 257: MET Hold Check with Pin clk_r_REG475_S1/CK 
Endpoint:   clk_r_REG475_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG475_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.397
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG475_S1 | CK ^        |          |       |   0.015 |   -0.289 | 
     | clk_r_REG475_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.281 |   -0.024 | 
     | U1201           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.397 |    0.092 | 
     | clk_r_REG475_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 258: MET Hold Check with Pin clk_r_REG147_S1/CK 
Endpoint:   clk_r_REG147_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG147_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.397
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG147_S1 | CK ^        |          |       |   0.016 |   -0.289 | 
     | clk_r_REG147_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.284 |   -0.020 | 
     | U1313           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.397 |    0.093 | 
     | clk_r_REG147_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 259: MET Hold Check with Pin clk_r_REG205_S1/CK 
Endpoint:   clk_r_REG205_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG205_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.393
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG205_S1 | CK ^        |          |       |   0.011 |   -0.293 | 
     | clk_r_REG205_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.278 |   -0.026 | 
     | U1353           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.393 |    0.089 | 
     | clk_r_REG205_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 260: MET Hold Check with Pin clk_r_REG355_S1/CK 
Endpoint:   clk_r_REG355_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG355_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.399
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG355_S1 | CK ^        |          |       |   0.017 |   -0.287 | 
     | clk_r_REG355_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.286 |   -0.018 | 
     | U1447           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.399 |    0.095 | 
     | clk_r_REG355_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 261: MET Hold Check with Pin clk_r_REG312_S1/CK 
Endpoint:   clk_r_REG312_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG312_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.400
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG312_S1 | CK ^        |          |       |   0.017 |   -0.287 | 
     | clk_r_REG312_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.289 |   -0.015 | 
     | U1410           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.400 |    0.096 | 
     | clk_r_REG312_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 262: MET Hold Check with Pin clk_r_REG171_S1/CK 
Endpoint:   clk_r_REG171_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG171_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.400
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG171_S1 | CK ^        |          |       |   0.017 |   -0.287 | 
     | clk_r_REG171_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.288 |   -0.016 | 
     | U1299           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.400 |    0.096 | 
     | clk_r_REG171_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 263: MET Hold Check with Pin clk_r_REG288_S1/CK 
Endpoint:   clk_r_REG288_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG288_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.398
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG288_S1 | CK ^        |          |       |   0.016 |   -0.289 | 
     | clk_r_REG288_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.283 |   -0.021 | 
     | U1421           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.398 |    0.093 | 
     | clk_r_REG288_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 264: MET Hold Check with Pin clk_r_REG174_S1/CK 
Endpoint:   clk_r_REG174_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG174_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.387
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG174_S1 | CK ^        |          |       |   0.006 |   -0.298 | 
     | clk_r_REG174_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.273 |   -0.031 | 
     | U1303           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.387 |    0.083 | 
     | clk_r_REG174_S1 | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 265: MET Hold Check with Pin clk_r_REG296_S1/CK 
Endpoint:   clk_r_REG296_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG296_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.394
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG296_S1 | CK ^        |          |       |   0.011 |   -0.293 | 
     | clk_r_REG296_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.284 |   -0.020 | 
     | U1429           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.394 |    0.090 | 
     | clk_r_REG296_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 266: MET Hold Check with Pin clk_r_REG255_S1/CK 
Endpoint:   clk_r_REG255_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG255_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.395
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG255_S1 | CK ^        |          |       |   0.012 |   -0.293 | 
     | clk_r_REG255_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.286 |   -0.019 | 
     | U1394           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.395 |    0.090 | 
     | clk_r_REG255_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 267: MET Hold Check with Pin clk_r_REG66_S1/CK 
Endpoint:   clk_r_REG66_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG66_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.395
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG66_S1 | CK ^        |          |       |   0.013 |   -0.292 | 
     | clk_r_REG66_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.286 |   -0.019 | 
     | U1281          | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.395 |    0.091 | 
     | clk_r_REG66_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.091 | 
     +----------------------------------------------------------------------+ 
Path 268: MET Hold Check with Pin clk_r_REG470_S1/CK 
Endpoint:   clk_r_REG470_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG470_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.397
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG470_S1 | CK ^        |          |       |   0.015 |   -0.289 | 
     | clk_r_REG470_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.281 |   -0.024 | 
     | U1191           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.397 |    0.093 | 
     | clk_r_REG470_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 269: MET Hold Check with Pin clk_r_REG337_S1/CK 
Endpoint:   clk_r_REG337_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG337_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.397
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG337_S1 | CK ^        |          |       |   0.015 |   -0.290 | 
     | clk_r_REG337_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.282 |   -0.023 | 
     | U1464           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.397 |    0.092 | 
     | clk_r_REG337_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 270: MET Hold Check with Pin clk_r_REG155_S1/CK 
Endpoint:   clk_r_REG155_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG155_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.394
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG155_S1 | CK ^        |          |       |   0.011 |   -0.293 | 
     | clk_r_REG155_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.283 |   -0.021 | 
     | U1321           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.394 |    0.090 | 
     | clk_r_REG155_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 271: MET Hold Check with Pin clk_r_REG104_S1/CK 
Endpoint:   clk_r_REG104_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG104_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.401
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG104_S1 | CK ^        |          |       |   0.017 |   -0.288 | 
     | clk_r_REG104_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.287 |   -0.018 | 
     | U1260           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.401 |    0.096 | 
     | clk_r_REG104_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 272: MET Hold Check with Pin clk_r_REG153_S1/CK 
Endpoint:   clk_r_REG153_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG153_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.395
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG153_S1 | CK ^        |          |       |   0.013 |   -0.292 | 
     | clk_r_REG153_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.282 |   -0.023 | 
     | U1319           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.395 |    0.090 | 
     | clk_r_REG153_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 273: MET Hold Check with Pin clk_r_REG293_S1/CK 
Endpoint:   clk_r_REG293_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG293_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.394
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG293_S1 | CK ^        |          |       |   0.015 |   -0.290 | 
     | clk_r_REG293_S1 | CK ^ -> Q ^ | DFFQX2TR | 0.264 |   0.280 |   -0.025 | 
     | U1426           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.394 |    0.089 | 
     | clk_r_REG293_S1 | D ^         | DFFQX2TR | 0.000 |   0.394 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 274: MET Hold Check with Pin clk_r_REG511_S1/CK 
Endpoint:   clk_r_REG511_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG511_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.397
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG511_S1 | CK ^        |          |       |   0.014 |   -0.291 | 
     | clk_r_REG511_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.284 |   -0.021 | 
     | U1235           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.397 |    0.092 | 
     | clk_r_REG511_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 275: MET Hold Check with Pin clk_r_REG202_S1/CK 
Endpoint:   clk_r_REG202_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG202_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.393
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG202_S1 | CK ^        |          |       |   0.011 |   -0.295 | 
     | clk_r_REG202_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.279 |   -0.026 | 
     | U1350           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.393 |    0.088 | 
     | clk_r_REG202_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 276: MET Hold Check with Pin clk_r_REG221_S1/CK 
Endpoint:   clk_r_REG221_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG221_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.401
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG221_S1 | CK ^        |          |       |   0.017 |   -0.288 | 
     | clk_r_REG221_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.289 |   -0.016 | 
     | U1333           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.401 |    0.096 | 
     | clk_r_REG221_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 277: MET Hold Check with Pin clk_r_REG239_S1/CK 
Endpoint:   clk_r_REG239_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG239_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.392
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG239_S1 | CK ^        |          |       |   0.010 |   -0.295 | 
     | clk_r_REG239_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.274 |   -0.031 | 
     | U1400           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.392 |    0.087 | 
     | clk_r_REG239_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 278: MET Hold Check with Pin clk_r_REG61_S1/CK 
Endpoint:   clk_r_REG61_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG61_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.398
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG61_S1 | CK ^        |          |       |   0.015 |   -0.290 | 
     | clk_r_REG61_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.282 |   -0.023 | 
     | U1277          | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.398 |    0.093 | 
     | clk_r_REG61_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.093 | 
     +----------------------------------------------------------------------+ 
Path 279: MET Hold Check with Pin clk_r_REG576_S1/CK 
Endpoint:   clk_r_REG576_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG576_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.399
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG576_S1 | CK ^        |          |       |   0.016 |   -0.290 | 
     | clk_r_REG576_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.286 |   -0.019 | 
     | U1503           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.399 |    0.094 | 
     | clk_r_REG576_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 280: MET Hold Check with Pin clk_r_REG513_S1/CK 
Endpoint:   clk_r_REG513_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG513_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.396
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG513_S1 | CK ^        |          |       |   0.012 |   -0.293 | 
     | clk_r_REG513_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.283 |   -0.023 | 
     | U1237           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.396 |    0.090 | 
     | clk_r_REG513_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 281: MET Hold Check with Pin clk_r_REG100_S1/CK 
Endpoint:   clk_r_REG100_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG100_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.401
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG100_S1 | CK ^        |          |       |   0.017 |   -0.288 | 
     | clk_r_REG100_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.286 |   -0.020 | 
     | U1256           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.401 |    0.095 | 
     | clk_r_REG100_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 282: MET Hold Check with Pin clk_r_REG62_S1/CK 
Endpoint:   clk_r_REG62_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG62_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.395
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG62_S1 | CK ^        |          |       |   0.011 |   -0.294 | 
     | clk_r_REG62_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.023 | 
     | U248           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.395 |    0.089 | 
     | clk_r_REG62_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.089 | 
     +----------------------------------------------------------------------+ 
Path 283: MET Hold Check with Pin clk_r_REG471_S1/CK 
Endpoint:   clk_r_REG471_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG471_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.398
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG471_S1 | CK ^        |          |       |   0.015 |   -0.290 | 
     | clk_r_REG471_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.282 |   -0.023 | 
     | U1193           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.398 |    0.093 | 
     | clk_r_REG471_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 284: MET Hold Check with Pin clk_r_REG198_S1/CK 
Endpoint:   clk_r_REG198_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG198_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.397
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG198_S1 | CK ^        |          |       |   0.014 |   -0.291 | 
     | clk_r_REG198_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.282 |   -0.024 | 
     | U1346           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.397 |    0.091 | 
     | clk_r_REG198_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 285: MET Hold Check with Pin clk_r_REG59_S1/CK 
Endpoint:   clk_r_REG59_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG59_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.398
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG59_S1 | CK ^        |          |       |   0.015 |   -0.290 | 
     | clk_r_REG59_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.280 |   -0.026 | 
     | U1274          | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.398 |    0.092 | 
     | clk_r_REG59_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.092 | 
     +----------------------------------------------------------------------+ 
Path 286: MET Hold Check with Pin clk_r_REG162_S1/CK 
Endpoint:   clk_r_REG162_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG162_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.395
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG162_S1 | CK ^        |          |       |   0.012 |   -0.294 | 
     | clk_r_REG162_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.024 | 
     | U1290           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.395 |    0.090 | 
     | clk_r_REG162_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 287: MET Hold Check with Pin clk_r_REG56_S1/CK 
Endpoint:   clk_r_REG56_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG56_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.397
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG56_S1 | CK ^        |          |       |   0.014 |   -0.292 | 
     | clk_r_REG56_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.278 |   -0.028 | 
     | U1271          | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.397 |    0.091 | 
     | clk_r_REG56_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.091 | 
     +----------------------------------------------------------------------+ 
Path 288: MET Hold Check with Pin clk_r_REG200_S1/CK 
Endpoint:   clk_r_REG200_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG200_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.396
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG200_S1 | CK ^        |          |       |   0.012 |   -0.294 | 
     | clk_r_REG200_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.023 | 
     | U1348           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.396 |    0.090 | 
     | clk_r_REG200_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 289: MET Hold Check with Pin clk_r_REG208_S1/CK 
Endpoint:   clk_r_REG208_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG208_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.396
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG208_S1 | CK ^        |          |       |   0.013 |   -0.293 | 
     | clk_r_REG208_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.279 |   -0.027 | 
     | U1356           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.396 |    0.090 | 
     | clk_r_REG208_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 290: MET Hold Check with Pin clk_r_REG330_S1/CK 
Endpoint:   clk_r_REG330_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG330_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.398
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG330_S1 | CK ^        |          |       |   0.013 |   -0.293 | 
     | clk_r_REG330_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.284 |   -0.022 | 
     | U1458           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.398 |    0.092 | 
     | clk_r_REG330_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 291: MET Hold Check with Pin clk_r_REG307_S1/CK 
Endpoint:   clk_r_REG307_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG307_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.396
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG307_S1 | CK ^        |          |       |   0.013 |   -0.293 | 
     | clk_r_REG307_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.026 | 
     | U1405           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.396 |    0.090 | 
     | clk_r_REG307_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 292: MET Hold Check with Pin clk_r_REG299_S1/CK 
Endpoint:   clk_r_REG299_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG299_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.395
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG299_S1 | CK ^        |          |       |   0.012 |   -0.294 | 
     | clk_r_REG299_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.279 |   -0.027 | 
     | U1432           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.395 |    0.089 | 
     | clk_r_REG299_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 293: MET Hold Check with Pin clk_r_REG177_S1/CK 
Endpoint:   clk_r_REG177_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG177_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.389
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG177_S1 | CK ^        |          |       |   0.006 |   -0.300 | 
     | clk_r_REG177_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.271 |   -0.035 | 
     | U1306           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.389 |    0.083 | 
     | clk_r_REG177_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 294: MET Hold Check with Pin clk_r_REG477_S1/CK 
Endpoint:   clk_r_REG477_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG477_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.396
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG477_S1 | CK ^        |          |       |   0.012 |   -0.294 | 
     | clk_r_REG477_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.027 | 
     | U1203           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.396 |    0.089 | 
     | clk_r_REG477_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 295: MET Hold Check with Pin clk_r_REG270_S1/CK 
Endpoint:   clk_r_REG270_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG270_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.400
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG270_S1 | CK ^        |          |       |   0.015 |   -0.291 | 
     | clk_r_REG270_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.289 |   -0.017 | 
     | U1374           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.400 |    0.094 | 
     | clk_r_REG270_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 296: MET Hold Check with Pin clk_r_REG308_S1/CK 
Endpoint:   clk_r_REG308_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG308_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.396
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG308_S1 | CK ^        |          |       |   0.012 |   -0.294 | 
     | clk_r_REG308_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.024 | 
     | U1406           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.396 |    0.090 | 
     | clk_r_REG308_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 297: MET Hold Check with Pin clk_r_REG571_S1/CK 
Endpoint:   clk_r_REG571_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG571_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.397
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG571_S1 | CK ^        |          |       |   0.013 |   -0.293 | 
     | clk_r_REG571_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.284 |   -0.022 | 
     | U1498           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.397 |    0.091 | 
     | clk_r_REG571_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 298: MET Hold Check with Pin clk_r_REG292_S1/CK 
Endpoint:   clk_r_REG292_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG292_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.395
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG292_S1 | CK ^        |          |       |   0.011 |   -0.296 | 
     | clk_r_REG292_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.283 |   -0.023 | 
     | U1425           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.395 |    0.089 | 
     | clk_r_REG292_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 299: MET Hold Check with Pin clk_r_REG254_S1/CK 
Endpoint:   clk_r_REG254_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG254_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.399
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG254_S1 | CK ^        |          |       |   0.016 |   -0.291 | 
     | clk_r_REG254_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.284 |   -0.023 | 
     | U1393           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.399 |    0.093 | 
     | clk_r_REG254_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 300: MET Hold Check with Pin clk_r_REG257_S1/CK 
Endpoint:   clk_r_REG257_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG257_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.395
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG257_S1 | CK ^        |          |       |   0.012 |   -0.295 | 
     | clk_r_REG257_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.280 |   -0.026 | 
     | U1396           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.395 |    0.089 | 
     | clk_r_REG257_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 301: MET Hold Check with Pin clk_r_REG244_S1/CK 
Endpoint:   clk_r_REG244_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG244_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.400
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG244_S1 | CK ^        |          |       |   0.016 |   -0.290 | 
     | clk_r_REG244_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.287 |   -0.020 | 
     | U1383           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.400 |    0.094 | 
     | clk_r_REG244_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 302: MET Hold Check with Pin clk_r_REG267_S1/CK 
Endpoint:   clk_r_REG267_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG267_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.399
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG267_S1 | CK ^        |          |       |   0.015 |   -0.291 | 
     | clk_r_REG267_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.280 |   -0.026 | 
     | U1371           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.399 |    0.092 | 
     | clk_r_REG267_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 303: MET Hold Check with Pin clk_r_REG562_S1/CK 
Endpoint:   clk_r_REG562_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG562_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.399
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG562_S1 | CK ^        |          |       |   0.015 |   -0.291 | 
     | clk_r_REG562_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.284 |   -0.022 | 
     | U1481           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.399 |    0.093 | 
     | clk_r_REG562_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 304: MET Hold Check with Pin clk_r_REG197_S1/CK 
Endpoint:   clk_r_REG197_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG197_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.401
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG197_S1 | CK ^        |          |       |   0.016 |   -0.291 | 
     | clk_r_REG197_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.286 |   -0.021 | 
     | U1345           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.401 |    0.094 | 
     | clk_r_REG197_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 305: MET Hold Check with Pin clk_r_REG556_S1/CK 
Endpoint:   clk_r_REG556_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG556_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.395
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG556_S1 | CK ^        |          |       |   0.011 |   -0.295 | 
     | clk_r_REG556_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.278 |   -0.029 | 
     | U1493           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.395 |    0.088 | 
     | clk_r_REG556_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 306: MET Hold Check with Pin clk_r_REG532_S1/CK 
Endpoint:   clk_r_REG532_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG532_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.402
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG532_S1 | CK ^        |          |       |   0.017 |   -0.290 | 
     | clk_r_REG532_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.288 |   -0.019 | 
     | U1222           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.402 |    0.095 | 
     | clk_r_REG532_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 307: MET Hold Check with Pin clk_r_REG524_S2/CK 
Endpoint:   clk_r_REG524_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG520_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.394
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG520_S1 | CK ^        |           |       |   0.013 |   -0.294 | 
     | clk_r_REG520_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.268 |   0.280 |   -0.026 | 
     | U1714           | A1 ^ -> Y v | AOI22X1TR | 0.049 |   0.330 |    0.023 | 
     | U1718           | A v -> Y ^  | NAND4X1TR | 0.064 |   0.394 |    0.087 | 
     | clk_r_REG524_S2 | D ^         | DFFQX1TR  | 0.000 |   0.394 |    0.087 | 
     +------------------------------------------------------------------------+ 
Path 308: MET Hold Check with Pin clk_r_REG207_S1/CK 
Endpoint:   clk_r_REG207_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG207_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.400
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG207_S1 | CK ^        |          |       |   0.016 |   -0.291 | 
     | clk_r_REG207_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.284 |   -0.023 | 
     | U1355           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.400 |    0.093 | 
     | clk_r_REG207_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 309: MET Hold Check with Pin clk_r_REG306_S1/CK 
Endpoint:   clk_r_REG306_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG306_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG306_S1 | CK ^        |          |       |   0.013 |   -0.294 | 
     | clk_r_REG306_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.026 | 
     | U1404           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.397 |    0.090 | 
     | clk_r_REG306_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 310: MET Hold Check with Pin clk_r_REG281_S1/CK 
Endpoint:   clk_r_REG281_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG281_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.399
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG281_S1 | CK ^        |          |       |   0.015 |   -0.292 | 
     | clk_r_REG281_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.282 |   -0.025 | 
     | U1436           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.399 |    0.092 | 
     | clk_r_REG281_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 311: MET Hold Check with Pin clk_r_REG476_S1/CK 
Endpoint:   clk_r_REG476_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG476_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG476_S1 | CK ^        |          |       |   0.013 |   -0.294 | 
     | clk_r_REG476_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.282 |   -0.025 | 
     | U1202           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.397 |    0.090 | 
     | clk_r_REG476_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 312: MET Hold Check with Pin clk_r_REG287_S1/CK 
Endpoint:   clk_r_REG287_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG287_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.400
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG287_S1 | CK ^        |          |       |   0.016 |   -0.291 | 
     | clk_r_REG287_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.283 |   -0.024 | 
     | U573            | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.400 |    0.093 | 
     | clk_r_REG287_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 313: MET Hold Check with Pin clk_r_REG195_S1/CK 
Endpoint:   clk_r_REG195_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG195_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.399
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG195_S1 | CK ^        |          |       |   0.014 |   -0.293 | 
     | clk_r_REG195_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.285 |   -0.022 | 
     | U1344           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.399 |    0.092 | 
     | clk_r_REG195_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 314: MET Hold Check with Pin clk_r_REG169_S1/CK 
Endpoint:   clk_r_REG169_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG169_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.402
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG169_S1 | CK ^        |          |       |   0.017 |   -0.290 | 
     | clk_r_REG169_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.289 |   -0.018 | 
     | U1297           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.402 |    0.095 | 
     | clk_r_REG169_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 315: MET Hold Check with Pin clk_r_REG184_S1/CK 
Endpoint:   clk_r_REG184_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG184_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.400
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG184_S1 | CK ^        |          |       |   0.016 |   -0.292 | 
     | clk_r_REG184_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.284 |   -0.023 | 
     | U1360           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.400 |    0.093 | 
     | clk_r_REG184_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 316: MET Hold Check with Pin clk_r_REG567_S1/CK 
Endpoint:   clk_r_REG567_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG567_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.393
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG567_S1 | CK ^        |          |       |   0.011 |   -0.296 | 
     | clk_r_REG567_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.258 |   0.268 |   -0.039 | 
     | U1485           | B1 ^ -> Y ^ | AO22X1TR | 0.124 |   0.393 |    0.086 | 
     | clk_r_REG567_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 317: MET Hold Check with Pin clk_r_REG468_S1/CK 
Endpoint:   clk_r_REG468_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG468_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG468_S1 | CK ^        |          |       |   0.013 |   -0.295 | 
     | clk_r_REG468_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.025 | 
     | U1188           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.397 |    0.090 | 
     | clk_r_REG468_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 318: MET Hold Check with Pin clk_r_REG551_S1/CK 
Endpoint:   clk_r_REG551_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG551_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.396
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG551_S1 | CK ^        |          |       |   0.011 |   -0.297 | 
     | clk_r_REG551_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.282 |   -0.026 | 
     | U1489           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.396 |    0.089 | 
     | clk_r_REG551_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 319: MET Hold Check with Pin clk_r_REG483_S1/CK 
Endpoint:   clk_r_REG483_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG483_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.396
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG483_S1 | CK ^        |          |       |   0.012 |   -0.296 | 
     | clk_r_REG483_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.281 |   -0.026 | 
     | U1140           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.396 |    0.089 | 
     | clk_r_REG483_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 320: MET Hold Check with Pin clk_r_REG356_S1/CK 
Endpoint:   clk_r_REG356_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG356_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.402
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG356_S1 | CK ^        |          |       |   0.017 |   -0.290 | 
     | clk_r_REG356_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.285 |   -0.022 | 
     | U1448           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.402 |    0.095 | 
     | clk_r_REG356_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 321: MET Hold Check with Pin clk_r_REG316_S1/CK 
Endpoint:   clk_r_REG316_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG316_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.398
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG316_S1 | CK ^        |          |       |   0.013 |   -0.294 | 
     | clk_r_REG316_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.285 |   -0.023 | 
     | U1414           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.398 |    0.091 | 
     | clk_r_REG316_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 322: MET Hold Check with Pin clk_r_REG497_S1/CK 
Endpoint:   clk_r_REG497_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG497_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.391
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG497_S1 | CK ^        |          |       |   0.006 |   -0.302 | 
     | clk_r_REG497_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.276 |   -0.032 | 
     | U1169           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.391 |    0.083 | 
     | clk_r_REG497_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 323: MET Hold Check with Pin clk_r_REG266_S1/CK 
Endpoint:   clk_r_REG266_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG266_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.400
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG266_S1 | CK ^        |          |       |   0.015 |   -0.293 | 
     | clk_r_REG266_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.284 |   -0.024 | 
     | U1370           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.400 |    0.093 | 
     | clk_r_REG266_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 324: MET Hold Check with Pin clk_r_REG97_S1/CK 
Endpoint:   clk_r_REG97_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG97_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG97_S1 | CK ^        |          |       |   0.013 |   -0.295 | 
     | clk_r_REG97_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.025 | 
     | U1253          | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.397 |    0.090 | 
     | clk_r_REG97_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +----------------------------------------------------------------------+ 
Path 325: MET Hold Check with Pin clk_r_REG18_S3/CK 
Endpoint:   clk_r_REG18_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG18_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.414
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG18_S3 | CK ^         |             |       |   0.011 |   -0.297 | 
     | clk_r_REG18_S3 | CK ^ -> Q v  | DFFQX1TR    | 0.298 |   0.308 |    0.000 | 
     | U1524          | A1N v -> Y v | OAI2BB2XLTR | 0.106 |   0.414 |    0.106 | 
     | clk_r_REG18_S3 | D v          | DFFQX1TR    | 0.000 |   0.414 |    0.106 | 
     +--------------------------------------------------------------------------+ 
Path 326: MET Hold Check with Pin clk_r_REG96_S1/CK 
Endpoint:   clk_r_REG96_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG96_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG96_S1 | CK ^        |          |       |   0.012 |   -0.295 | 
     | clk_r_REG96_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.027 | 
     | U1252          | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.397 |    0.090 | 
     | clk_r_REG96_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +----------------------------------------------------------------------+ 
Path 327: MET Hold Check with Pin clk_r_REG134_S1/CK 
Endpoint:   clk_r_REG134_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG134_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.396
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG134_S1 | CK ^        |          |       |   0.010 |   -0.297 | 
     | clk_r_REG134_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.282 |   -0.026 | 
     | U1322           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.396 |    0.088 | 
     | clk_r_REG134_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 328: MET Hold Check with Pin clk_r_REG263_S1/CK 
Endpoint:   clk_r_REG263_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG263_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.398
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG263_S1 | CK ^        |          |       |   0.013 |   -0.294 | 
     | clk_r_REG263_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.278 |   -0.030 | 
     | U1367           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.398 |    0.090 | 
     | clk_r_REG263_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 329: MET Hold Check with Pin clk_r_REG67_S1/CK 
Endpoint:   clk_r_REG67_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG67_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.398
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG67_S1 | CK ^        |          |       |   0.013 |   -0.295 | 
     | clk_r_REG67_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.284 |   -0.023 | 
     | U1282          | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.398 |    0.090 | 
     | clk_r_REG67_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.090 | 
     +----------------------------------------------------------------------+ 
Path 330: MET Hold Check with Pin clk_r_REG509_S1/CK 
Endpoint:   clk_r_REG509_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG509_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.402
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG509_S1 | CK ^        |          |       |   0.016 |   -0.292 | 
     | clk_r_REG509_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.290 |   -0.018 | 
     | U1233           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.402 |    0.094 | 
     | clk_r_REG509_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 331: MET Hold Check with Pin clk_r_REG311_S1/CK 
Endpoint:   clk_r_REG311_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG311_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.404
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG311_S1 | CK ^        |          |       |   0.017 |   -0.291 | 
     | clk_r_REG311_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.291 |   -0.017 | 
     | U1409           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.404 |    0.096 | 
     | clk_r_REG311_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 332: MET Hold Check with Pin clk_r_REG573_S1/CK 
Endpoint:   clk_r_REG573_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG573_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.399
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG573_S1 | CK ^        |          |       |   0.014 |   -0.295 | 
     | clk_r_REG573_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.285 |   -0.023 | 
     | U1500           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.399 |    0.091 | 
     | clk_r_REG573_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 333: MET Hold Check with Pin clk_r_REG344_S1/CK 
Endpoint:   clk_r_REG344_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG344_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.397
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG344_S1 | CK ^        |          |       |   0.012 |   -0.296 | 
     | clk_r_REG344_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.279 |   -0.029 | 
     | U1471           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.397 |    0.089 | 
     | clk_r_REG344_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 334: MET Hold Check with Pin clk_r_REG451_S1/CK 
Endpoint:   clk_r_REG451_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG451_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.402
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG451_S1 | CK ^        |          |       |   0.016 |   -0.293 | 
     | clk_r_REG451_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.292 |   -0.017 | 
     | U1479           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.402 |    0.094 | 
     | clk_r_REG451_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 335: MET Hold Check with Pin clk_r_REG360_S1/CK 
Endpoint:   clk_r_REG360_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG360_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.399
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG360_S1 | CK ^        |          |       |   0.012 |   -0.296 | 
     | clk_r_REG360_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.287 |   -0.021 | 
     | U1452           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.399 |    0.091 | 
     | clk_r_REG360_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 336: MET Hold Check with Pin clk_r_REG168_S1/CK 
Endpoint:   clk_r_REG168_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG168_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.403
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG168_S1 | CK ^        |          |       |   0.017 |   -0.291 | 
     | clk_r_REG168_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.286 |   -0.022 | 
     | U1296           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.403 |    0.095 | 
     | clk_r_REG168_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 337: MET Hold Check with Pin clk_r_REG192_S3/CK 
Endpoint:   clk_r_REG192_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG192_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.399
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG192_S3 | CK ^        |          |       |   0.012 |   -0.296 | 
     | clk_r_REG192_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.287 |   -0.021 | 
     | U1130           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.399 |    0.090 | 
     | clk_r_REG192_S3 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 338: MET Hold Check with Pin clk_r_REG300_S1/CK 
Endpoint:   clk_r_REG300_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG300_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.398
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG300_S1 | CK ^        |          |       |   0.012 |   -0.297 | 
     | clk_r_REG300_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.026 | 
     | U1433           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.398 |    0.089 | 
     | clk_r_REG300_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 339: MET Hold Check with Pin clk_r_REG238_S1/CK 
Endpoint:   clk_r_REG238_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG238_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.401
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG238_S1 | CK ^        |          |       |   0.015 |   -0.294 | 
     | clk_r_REG238_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.285 |   -0.024 | 
     | U1399           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.401 |    0.092 | 
     | clk_r_REG238_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 340: MET Hold Check with Pin clk_r_REG256_S1/CK 
Endpoint:   clk_r_REG256_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG256_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.400
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG256_S1 | CK ^        |          |       |   0.014 |   -0.295 | 
     | clk_r_REG256_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.286 |   -0.023 | 
     | U1395           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.400 |    0.092 | 
     | clk_r_REG256_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 341: MET Hold Check with Pin clk_r_REG314_S1/CK 
Endpoint:   clk_r_REG314_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG314_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.403
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG314_S1 | CK ^        |          |       |   0.017 |   -0.292 | 
     | clk_r_REG314_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.284 |   -0.025 | 
     | U1412           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.403 |    0.094 | 
     | clk_r_REG314_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 342: MET Hold Check with Pin clk_r_REG459_S1/CK 
Endpoint:   clk_r_REG459_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG459_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.403
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG459_S1 | CK ^        |          |       |   0.016 |   -0.293 | 
     | clk_r_REG459_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.290 |   -0.019 | 
     | U1214           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.403 |    0.094 | 
     | clk_r_REG459_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 343: MET Hold Check with Pin clk_r_REG297_S1/CK 
Endpoint:   clk_r_REG297_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG297_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.402
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG297_S1 | CK ^        |          |       |   0.016 |   -0.293 | 
     | clk_r_REG297_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.284 |   -0.024 | 
     | U1430           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.402 |    0.093 | 
     | clk_r_REG297_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 344: MET Hold Check with Pin clk_r_REG519_S1/CK 
Endpoint:   clk_r_REG519_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG519_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.395
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG519_S1 | CK ^        |          |       |   0.010 |   -0.299 | 
     | clk_r_REG519_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.273 |   -0.036 | 
     | U1242           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.395 |    0.086 | 
     | clk_r_REG519_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 345: MET Hold Check with Pin clk_r_REG143_S1/CK 
Endpoint:   clk_r_REG143_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG143_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.400
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG143_S1 | CK ^        |          |       |   0.014 |   -0.295 | 
     | clk_r_REG143_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.280 |   -0.029 | 
     | U1309           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.400 |    0.091 | 
     | clk_r_REG143_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 346: MET Hold Check with Pin clk_r_REG342_S1/CK 
Endpoint:   clk_r_REG342_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG342_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.402
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG342_S1 | CK ^        |          |       |   0.016 |   -0.293 | 
     | clk_r_REG342_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.284 |   -0.025 | 
     | U1469           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.402 |    0.093 | 
     | clk_r_REG342_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 347: MET Hold Check with Pin clk_r_REG164_S1/CK 
Endpoint:   clk_r_REG164_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG164_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.400
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG164_S1 | CK ^        |          |       |   0.013 |   -0.296 | 
     | clk_r_REG164_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.288 |   -0.021 | 
     | U1292           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.400 |    0.091 | 
     | clk_r_REG164_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 348: MET Hold Check with Pin clk_r_REG484_S1/CK 
Endpoint:   clk_r_REG484_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG484_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.400
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG484_S1 | CK ^        |          |       |   0.013 |   -0.296 | 
     | clk_r_REG484_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.287 |   -0.022 | 
     | U1141           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.400 |    0.091 | 
     | clk_r_REG484_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 349: MET Hold Check with Pin clk_r_REG167_S1/CK 
Endpoint:   clk_r_REG167_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG167_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.404
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG167_S1 | CK ^        |          |       |   0.017 |   -0.292 | 
     | clk_r_REG167_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.288 |   -0.021 | 
     | U1295           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.404 |    0.095 | 
     | clk_r_REG167_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 350: MET Hold Check with Pin clk_r_REG580_S1/CK 
Endpoint:   clk_r_REG580_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG580_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.399
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG580_S1 | CK ^        |          |       |   0.012 |   -0.297 | 
     | clk_r_REG580_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.026 | 
     | U1507           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.399 |    0.090 | 
     | clk_r_REG580_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 351: MET Hold Check with Pin clk_r_REG106_S1/CK 
Endpoint:   clk_r_REG106_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG106_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.401
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG106_S1 | CK ^        |          |       |   0.014 |   -0.295 | 
     | clk_r_REG106_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.291 |   -0.019 | 
     | U1262           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.401 |    0.092 | 
     | clk_r_REG106_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 352: MET Hold Check with Pin clk_r_REG154_S1/CK 
Endpoint:   clk_r_REG154_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG154_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.399
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG154_S1 | CK ^        |          |       |   0.013 |   -0.296 | 
     | clk_r_REG154_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.284 |   -0.025 | 
     | U1320           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.399 |    0.090 | 
     | clk_r_REG154_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 353: MET Hold Check with Pin clk_r_REG474_S1/CK 
Endpoint:   clk_r_REG474_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG474_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.401
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG474_S1 | CK ^        |          |       |   0.015 |   -0.294 | 
     | clk_r_REG474_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.285 |   -0.024 | 
     | U1199           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.401 |    0.092 | 
     | clk_r_REG474_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 354: MET Hold Check with Pin clk_r_REG507_S1/CK 
Endpoint:   clk_r_REG507_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG507_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.402
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG507_S1 | CK ^        |          |       |   0.014 |   -0.295 | 
     | clk_r_REG507_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.286 |   -0.023 | 
     | U1232           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.402 |    0.092 | 
     | clk_r_REG507_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 355: MET Hold Check with Pin clk_r_REG105_S1/CK 
Endpoint:   clk_r_REG105_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG105_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.402
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG105_S1 | CK ^        |          |       |   0.016 |   -0.294 | 
     | clk_r_REG105_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.285 |   -0.024 | 
     | U1261           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.402 |    0.093 | 
     | clk_r_REG105_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 356: MET Hold Check with Pin clk_r_REG54_S1/CK 
Endpoint:   clk_r_REG54_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.402
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG54_S1 | CK ^        |          |       |   0.016 |   -0.293 | 
     | clk_r_REG54_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.284 |   -0.025 | 
     | U247           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.402 |    0.093 | 
     | clk_r_REG54_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.093 | 
     +----------------------------------------------------------------------+ 
Path 357: MET Hold Check with Pin clk_r_REG140_S1/CK 
Endpoint:   clk_r_REG140_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG140_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.400
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG140_S1 | CK ^        |          |       |   0.013 |   -0.296 | 
     | clk_r_REG140_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.281 |   -0.028 | 
     | U1307           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.400 |    0.091 | 
     | clk_r_REG140_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 358: MET Hold Check with Pin clk_r_REG518_S1/CK 
Endpoint:   clk_r_REG518_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG518_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.401
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG518_S1 | CK ^        |          |       |   0.016 |   -0.293 | 
     | clk_r_REG518_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.280 |   -0.029 | 
     | U1241           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.401 |    0.092 | 
     | clk_r_REG518_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 359: MET Hold Check with Pin clk_r_REG185_S1/CK 
Endpoint:   clk_r_REG185_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG185_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.402
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG185_S1 | CK ^        |          |       |   0.016 |   -0.294 | 
     | clk_r_REG185_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.285 |   -0.024 | 
     | U1361           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.402 |    0.093 | 
     | clk_r_REG185_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 360: MET Hold Check with Pin clk_r_REG512_S1/CK 
Endpoint:   clk_r_REG512_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG512_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.398
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG512_S1 | CK ^        |          |       |   0.012 |   -0.297 | 
     | clk_r_REG512_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.276 |   -0.033 | 
     | U1236           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.398 |    0.089 | 
     | clk_r_REG512_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 361: MET Hold Check with Pin clk_r_REG354_S1/CK 
Endpoint:   clk_r_REG354_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG354_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.405
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG354_S1 | CK ^        |          |       |   0.017 |   -0.292 | 
     | clk_r_REG354_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.290 |   -0.019 | 
     | U1446           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.405 |    0.095 | 
     | clk_r_REG354_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 362: MET Hold Check with Pin clk_r_REG218_S1/CK 
Endpoint:   clk_r_REG218_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG218_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.401
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG218_S1 | CK ^        |          |       |   0.013 |   -0.296 | 
     | clk_r_REG218_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.286 |   -0.024 | 
     | U1330           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.401 |    0.091 | 
     | clk_r_REG218_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 363: MET Hold Check with Pin clk_r_REG554_S1/CK 
Endpoint:   clk_r_REG554_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG554_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.402
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG554_S1 | CK ^        |          |       |   0.015 |   -0.294 | 
     | clk_r_REG554_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.285 |   -0.025 | 
     | U1491           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.402 |    0.093 | 
     | clk_r_REG554_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 364: MET Hold Check with Pin clk_r_REG486_S1/CK 
Endpoint:   clk_r_REG486_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG486_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.403
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG486_S1 | CK ^        |          |       |   0.015 |   -0.294 | 
     | clk_r_REG486_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.289 |   -0.021 | 
     | U1144           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.403 |    0.093 | 
     | clk_r_REG486_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 365: MET Hold Check with Pin clk_r_REG151_S1/CK 
Endpoint:   clk_r_REG151_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG151_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.402
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG151_S1 | CK ^        |          |       |   0.016 |   -0.294 | 
     | clk_r_REG151_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.284 |   -0.025 | 
     | U1317           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.402 |    0.092 | 
     | clk_r_REG151_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 366: MET Hold Check with Pin clk_r_REG318_S1/CK 
Endpoint:   clk_r_REG318_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG318_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.406
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG318_S1 | CK ^        |          |       |   0.017 |   -0.293 | 
     | clk_r_REG318_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.292 |   -0.017 | 
     | U1417           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.406 |    0.096 | 
     | clk_r_REG318_S1 | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 367: MET Hold Check with Pin clk_r_REG345_S1/CK 
Endpoint:   clk_r_REG345_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG345_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.399
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG345_S1 | CK ^        |          |       |   0.011 |   -0.299 | 
     | clk_r_REG345_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.282 |   -0.028 | 
     | U1472           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.399 |    0.089 | 
     | clk_r_REG345_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 368: MET Hold Check with Pin clk_r_REG555_S1/CK 
Endpoint:   clk_r_REG555_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG555_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.402
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG555_S1 | CK ^        |          |       |   0.016 |   -0.294 | 
     | clk_r_REG555_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.285 |   -0.025 | 
     | U1492           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.402 |    0.092 | 
     | clk_r_REG555_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 369: MET Hold Check with Pin clk_r_REG336_S1/CK 
Endpoint:   clk_r_REG336_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG336_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.397
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG336_S1 | CK ^        |          |       |   0.011 |   -0.299 | 
     | clk_r_REG336_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.278 |   -0.032 | 
     | U1463           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.397 |    0.087 | 
     | clk_r_REG336_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 370: MET Hold Check with Pin clk_r_REG564_S1/CK 
Endpoint:   clk_r_REG564_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG564_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.398
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG564_S1 | CK ^        |          |       |   0.011 |   -0.299 | 
     | clk_r_REG564_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.278 |   -0.032 | 
     | U1482           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.398 |    0.088 | 
     | clk_r_REG564_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 371: MET Hold Check with Pin clk_r_REG517_S1/CK 
Endpoint:   clk_r_REG517_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG517_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.399
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG517_S1 | CK ^        |          |       |   0.011 |   -0.299 | 
     | clk_r_REG517_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.283 |   -0.027 | 
     | U1240           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.399 |    0.089 | 
     | clk_r_REG517_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 372: MET Hold Check with Pin clk_r_REG10_S3/CK 
Endpoint:   clk_r_REG10_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG10_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.416
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG10_S3 | CK ^         |             |       |   0.011 |   -0.299 | 
     | clk_r_REG10_S3 | CK ^ -> Q v  | DFFQX1TR    | 0.296 |   0.307 |   -0.003 | 
     | U53            | A1N v -> Y v | OAI2BB2XLTR | 0.109 |   0.416 |    0.106 | 
     | clk_r_REG10_S3 | D v          | DFFQX1TR    | 0.000 |   0.416 |    0.106 | 
     +--------------------------------------------------------------------------+ 
Path 373: MET Hold Check with Pin clk_r_REG246_S1/CK 
Endpoint:   clk_r_REG246_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG246_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.397
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG246_S1 | CK ^        |          |       |   0.010 |   -0.300 | 
     | clk_r_REG246_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.279 |   -0.031 | 
     | U1385           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.397 |    0.087 | 
     | clk_r_REG246_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 374: MET Hold Check with Pin clk_r_REG249_S1/CK 
Endpoint:   clk_r_REG249_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG249_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.398
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG249_S1 | CK ^        |          |       |   0.011 |   -0.300 | 
     | clk_r_REG249_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.284 |   -0.026 | 
     | U1388           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.398 |    0.088 | 
     | clk_r_REG249_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 375: MET Hold Check with Pin clk_r_REG538_S1/CK 
Endpoint:   clk_r_REG538_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG538_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.402
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG538_S1 | CK ^        |          |       |   0.015 |   -0.295 | 
     | clk_r_REG538_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.280 |   -0.030 | 
     | U1228           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.402 |    0.092 | 
     | clk_r_REG538_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 376: MET Hold Check with Pin clk_r_REG457_S1/CK 
Endpoint:   clk_r_REG457_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG457_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.405
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG457_S1 | CK ^        |          |       |   0.016 |   -0.294 | 
     | clk_r_REG457_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.288 |   -0.022 | 
     | U1208           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.405 |    0.094 | 
     | clk_r_REG457_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 377: MET Hold Check with Pin clk_r_REG465_S1/CK 
Endpoint:   clk_r_REG465_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG465_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.404
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG465_S1 | CK ^        |          |       |   0.016 |   -0.294 | 
     | clk_r_REG465_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.289 |   -0.022 | 
     | U1177           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.404 |    0.094 | 
     | clk_r_REG465_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 378: MET Hold Check with Pin clk_r_REG526_S1/CK 
Endpoint:   clk_r_REG526_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG526_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.401
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG526_S1 | CK ^        |          |       |   0.012 |   -0.298 | 
     | clk_r_REG526_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.288 |   -0.023 | 
     | U1216           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.401 |    0.090 | 
     | clk_r_REG526_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 379: MET Hold Check with Pin clk_r_REG574_S1/CK 
Endpoint:   clk_r_REG574_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG574_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.403
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG574_S1 | CK ^        |          |       |   0.014 |   -0.296 | 
     | clk_r_REG574_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.284 |   -0.026 | 
     | U1501           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.403 |    0.092 | 
     | clk_r_REG574_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 380: MET Hold Check with Pin clk_r_REG552_S1/CK 
Endpoint:   clk_r_REG552_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG552_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.396
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG552_S1 | CK ^        |          |       |   0.011 |   -0.300 | 
     | clk_r_REG552_S1 | CK ^ -> Q ^ | DFFQX2TR | 0.269 |   0.280 |   -0.031 | 
     | U578            | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.396 |    0.085 | 
     | clk_r_REG552_S1 | D ^         | DFFQX2TR | 0.000 |   0.396 |    0.085 | 
     +-----------------------------------------------------------------------+ 
Path 381: MET Hold Check with Pin clk_r_REG290_S1/CK 
Endpoint:   clk_r_REG290_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG290_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.403
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG290_S1 | CK ^        |          |       |   0.014 |   -0.297 | 
     | clk_r_REG290_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.289 |   -0.022 | 
     | U1423           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.403 |    0.092 | 
     | clk_r_REG290_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 382: MET Hold Check with Pin clk_r_REG206_S1/CK 
Endpoint:   clk_r_REG206_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG206_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.404
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG206_S1 | CK ^        |          |       |   0.016 |   -0.295 | 
     | clk_r_REG206_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.288 |   -0.022 | 
     | U1354           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.404 |    0.093 | 
     | clk_r_REG206_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 383: MET Hold Check with Pin clk_r_REG340_S1/CK 
Endpoint:   clk_r_REG340_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG340_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.400
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG340_S1 | CK ^        |          |       |   0.012 |   -0.299 | 
     | clk_r_REG340_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.282 |   -0.029 | 
     | U1467           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.400 |    0.089 | 
     | clk_r_REG340_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 384: MET Hold Check with Pin clk_r_REG508_S1/CK 
Endpoint:   clk_r_REG508_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG508_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.405
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG508_S1 | CK ^        |          |       |   0.016 |   -0.295 | 
     | clk_r_REG508_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.289 |   -0.022 | 
     | U246            | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.405 |    0.094 | 
     | clk_r_REG508_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 385: MET Hold Check with Pin clk_r_REG24_S3/CK 
Endpoint:   clk_r_REG24_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG24_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.418
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG24_S3 | CK ^         |             |       |   0.011 |   -0.300 | 
     | clk_r_REG24_S3 | CK ^ -> Q v  | DFFQX1TR    | 0.299 |   0.310 |   -0.001 | 
     | U1520          | A1N v -> Y v | OAI2BB2XLTR | 0.108 |   0.418 |    0.107 | 
     | clk_r_REG24_S3 | D v          | DFFQX1TR    | 0.000 |   0.418 |    0.107 | 
     +--------------------------------------------------------------------------+ 
Path 386: MET Hold Check with Pin clk_r_REG216_S1/CK 
Endpoint:   clk_r_REG216_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG216_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.400
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG216_S1 | CK ^        |          |       |   0.012 |   -0.299 | 
     | clk_r_REG216_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.284 |   -0.027 | 
     | U1328           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.400 |    0.089 | 
     | clk_r_REG216_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 387: MET Hold Check with Pin clk_r_REG487_S1/CK 
Endpoint:   clk_r_REG487_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG487_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.405
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG487_S1 | CK ^        |          |       |   0.016 |   -0.295 | 
     | clk_r_REG487_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.287 |   -0.024 | 
     | U1145           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.405 |    0.094 | 
     | clk_r_REG487_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 388: MET Hold Check with Pin clk_r_REG82_S2/CK 
Endpoint:   clk_r_REG82_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG66_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.400
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG66_S1 | CK ^        |           |       |   0.013 |   -0.299 | 
     | clk_r_REG66_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.286 |   -0.025 | 
     | U1719          | A1 ^ -> Y v | AOI22X1TR | 0.050 |   0.336 |    0.025 | 
     | U1723          | A v -> Y ^  | NAND4X1TR | 0.064 |   0.400 |    0.089 | 
     | clk_r_REG82_S2 | D ^         | DFFQX1TR  | 0.000 |   0.400 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 389: MET Hold Check with Pin clk_r_REG64_S1/CK 
Endpoint:   clk_r_REG64_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG64_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.404
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG64_S1 | CK ^        |          |       |   0.015 |   -0.296 | 
     | clk_r_REG64_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.286 |   -0.025 | 
     | U1279          | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.404 |    0.093 | 
     | clk_r_REG64_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.093 | 
     +----------------------------------------------------------------------+ 
Path 390: MET Hold Check with Pin clk_r_REG570_S1/CK 
Endpoint:   clk_r_REG570_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG570_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.400
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG570_S1 | CK ^        |          |       |   0.012 |   -0.300 | 
     | clk_r_REG570_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.284 |   -0.027 | 
     | U1510           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.400 |    0.089 | 
     | clk_r_REG570_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 391: MET Hold Check with Pin clk_r_REG252_S1/CK 
Endpoint:   clk_r_REG252_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG252_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.401
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG252_S1 | CK ^        |          |       |   0.012 |   -0.299 | 
     | clk_r_REG252_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.028 | 
     | U1391           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.401 |    0.089 | 
     | clk_r_REG252_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 392: MET Hold Check with Pin clk_r_REG491_S1/CK 
Endpoint:   clk_r_REG491_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG491_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.406
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG491_S1 | CK ^        |          |       |   0.017 |   -0.295 | 
     | clk_r_REG491_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.284 |   -0.027 | 
     | U1150           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.406 |    0.094 | 
     | clk_r_REG491_S1 | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 393: MET Hold Check with Pin clk_r_REG515_S1/CK 
Endpoint:   clk_r_REG515_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG515_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.400
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG515_S1 | CK ^        |          |       |   0.011 |   -0.300 | 
     | clk_r_REG515_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.284 |   -0.028 | 
     | U1239           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.400 |    0.089 | 
     | clk_r_REG515_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 394: MET Hold Check with Pin clk_r_REG63_S1/CK 
Endpoint:   clk_r_REG63_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.401
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG63_S1 | CK ^        |          |       |   0.011 |   -0.300 | 
     | clk_r_REG63_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.285 |   -0.026 | 
     | U1278          | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.401 |    0.089 | 
     | clk_r_REG63_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.089 | 
     +----------------------------------------------------------------------+ 
Path 395: MET Hold Check with Pin clk_r_REG467_S1/CK 
Endpoint:   clk_r_REG467_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG467_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.399
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG467_S1 | CK ^        |          |       |   0.010 |   -0.302 | 
     | clk_r_REG467_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.284 |   -0.028 | 
     | U1182           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.399 |    0.087 | 
     | clk_r_REG467_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 396: MET Hold Check with Pin clk_r_REG325_S1/CK 
Endpoint:   clk_r_REG325_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG325_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.399
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG325_S1 | CK ^        |          |       |   0.011 |   -0.301 | 
     | clk_r_REG325_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.278 |   -0.034 | 
     | U1474           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.399 |    0.087 | 
     | clk_r_REG325_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 397: MET Hold Check with Pin clk_r_REG565_S1/CK 
Endpoint:   clk_r_REG565_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG565_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.404
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG565_S1 | CK ^        |          |       |   0.014 |   -0.298 | 
     | clk_r_REG565_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.285 |   -0.027 | 
     | U1483           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.404 |    0.092 | 
     | clk_r_REG565_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 398: MET Hold Check with Pin clk_r_REG490_S1/CK 
Endpoint:   clk_r_REG490_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG490_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.408
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG490_S1 | CK ^        |          |       |   0.017 |   -0.295 | 
     | clk_r_REG490_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.293 |   -0.019 | 
     | U1149           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.408 |    0.095 | 
     | clk_r_REG490_S1 | D ^         | DFFQX1TR | 0.000 |   0.408 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 399: MET Hold Check with Pin clk_r_REG109_S1/CK 
Endpoint:   clk_r_REG109_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG109_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.395
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG109_S1 | CK ^        |          |       |   0.006 |   -0.306 | 
     | clk_r_REG109_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.273 |   -0.039 | 
     | U1266           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.395 |    0.082 | 
     | clk_r_REG109_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.082 | 
     +-----------------------------------------------------------------------+ 
Path 400: MET Hold Check with Pin clk_r_REG301_S1/CK 
Endpoint:   clk_r_REG301_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG301_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.402
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG301_S1 | CK ^        |          |       |   0.011 |   -0.301 | 
     | clk_r_REG301_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.286 |   -0.027 | 
     | U1434           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.402 |    0.089 | 
     | clk_r_REG301_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 401: MET Hold Check with Pin clk_r_REG3_S1/CK 
Endpoint:   clk_r_REG3_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG3_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.404
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG3_S1 | CK ^        |          |       |   0.014 |   -0.298 | 
     | clk_r_REG3_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.285 |   -0.028 | 
     | U1286         | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.404 |    0.092 | 
     | clk_r_REG3_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.092 | 
     +---------------------------------------------------------------------+ 
Path 402: MET Hold Check with Pin clk_r_REG229_S1/CK 
Endpoint:   clk_r_REG229_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG229_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.395
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG229_S1 | CK ^        |          |       |   0.006 |   -0.307 | 
     | clk_r_REG229_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.274 |   -0.038 | 
     | U1341           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.395 |    0.082 | 
     | clk_r_REG229_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.082 | 
     +-----------------------------------------------------------------------+ 
Path 403: MET Hold Check with Pin clk_r_REG245_S1/CK 
Endpoint:   clk_r_REG245_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG245_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.404
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG245_S1 | CK ^        |          |       |   0.014 |   -0.299 | 
     | clk_r_REG245_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.288 |   -0.025 | 
     | U1384           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.404 |    0.092 | 
     | clk_r_REG245_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 404: MET Hold Check with Pin clk_r_REG203_S1/CK 
Endpoint:   clk_r_REG203_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG203_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.400
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG203_S1 | CK ^        |          |       |   0.011 |   -0.302 | 
     | clk_r_REG203_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.279 |   -0.034 | 
     | U1352           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.400 |    0.087 | 
     | clk_r_REG203_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 405: MET Hold Check with Pin clk_r_REG566_S1/CK 
Endpoint:   clk_r_REG566_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG566_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.406
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG566_S1 | CK ^        |          |       |   0.014 |   -0.299 | 
     | clk_r_REG566_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.282 |   0.296 |   -0.017 | 
     | U1484           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.406 |    0.093 | 
     | clk_r_REG566_S1 | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 406: MET Hold Check with Pin clk_r_REG535_S1/CK 
Endpoint:   clk_r_REG535_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG535_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.407
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG535_S1 | CK ^        |          |       |   0.016 |   -0.297 | 
     | clk_r_REG535_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.288 |   -0.026 | 
     | U1225           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.407 |    0.094 | 
     | clk_r_REG535_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 407: MET Hold Check with Pin clk_r_REG304_S2/CK 
Endpoint:   clk_r_REG304_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG297_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.402
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG297_S1 | CK ^        |           |       |   0.016 |   -0.298 | 
     | clk_r_REG297_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.284 |   -0.029 | 
     | U1698           | A1 ^ -> Y v | AOI22X1TR | 0.048 |   0.332 |    0.019 | 
     | U1702           | A v -> Y ^  | NAND4X1TR | 0.070 |   0.402 |    0.088 | 
     | clk_r_REG304_S2 | D ^         | DFFQX1TR  | 0.000 |   0.402 |    0.089 | 
     +------------------------------------------------------------------------+ 
Path 408: MET Hold Check with Pin clk_r_REG334_S1/CK 
Endpoint:   clk_r_REG334_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG334_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.407
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG334_S1 | CK ^        |          |       |   0.016 |   -0.298 | 
     | clk_r_REG334_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.290 |   -0.024 | 
     | U1461           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.407 |    0.094 | 
     | clk_r_REG334_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 409: MET Hold Check with Pin clk_r_REG146_S1/CK 
Endpoint:   clk_r_REG146_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG146_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.403
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG146_S1 | CK ^        |          |       |   0.012 |   -0.302 | 
     | clk_r_REG146_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.287 |   -0.026 | 
     | U1312           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.403 |    0.089 | 
     | clk_r_REG146_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 410: MET Hold Check with Pin clk_r_REG553_S1/CK 
Endpoint:   clk_r_REG553_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG553_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.402
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG553_S1 | CK ^        |          |       |   0.011 |   -0.303 | 
     | clk_r_REG553_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.283 |   -0.031 | 
     | U1490           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.402 |    0.088 | 
     | clk_r_REG553_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 411: MET Hold Check with Pin clk_r_REG57_S1/CK 
Endpoint:   clk_r_REG57_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG57_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.401
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG57_S1 | CK ^        |          |       |   0.010 |   -0.304 | 
     | clk_r_REG57_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.280 |   -0.034 | 
     | U1272          | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.401 |    0.087 | 
     | clk_r_REG57_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.087 | 
     +----------------------------------------------------------------------+ 
Path 412: MET Hold Check with Pin clk_r_REG173_S1/CK 
Endpoint:   clk_r_REG173_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG173_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.405
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG173_S1 | CK ^        |          |       |   0.014 |   -0.300 | 
     | clk_r_REG173_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.290 |   -0.024 | 
     | U1301           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.405 |    0.091 | 
     | clk_r_REG173_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 413: MET Hold Check with Pin clk_r_REG341_S1/CK 
Endpoint:   clk_r_REG341_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG341_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.406
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG341_S1 | CK ^        |          |       |   0.015 |   -0.299 | 
     | clk_r_REG341_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.287 |   -0.027 | 
     | U1468           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.406 |    0.092 | 
     | clk_r_REG341_S1 | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 414: MET Hold Check with Pin clk_r_REG1_S1/CK 
Endpoint:   clk_r_REG1_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG1_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.405
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG1_S1 | CK ^        |          |       |   0.014 |   -0.300 | 
     | clk_r_REG1_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.286 |   -0.028 | 
     | U1284         | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.405 |    0.091 | 
     | clk_r_REG1_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.091 | 
     +---------------------------------------------------------------------+ 
Path 415: MET Hold Check with Pin clk_r_REG131_S3/CK 
Endpoint:   clk_r_REG131_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG131_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.405
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG131_S3 | CK ^        |          |       |   0.012 |   -0.302 | 
     | clk_r_REG131_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.289 |   -0.025 | 
     | U1132           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.405 |    0.090 | 
     | clk_r_REG131_S3 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 416: MET Hold Check with Pin clk_r_REG333_S1/CK 
Endpoint:   clk_r_REG333_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG333_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.407
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG333_S1 | CK ^        |          |       |   0.016 |   -0.298 | 
     | clk_r_REG333_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.286 |   -0.028 | 
     | U1460           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.407 |    0.092 | 
     | clk_r_REG333_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 417: MET Hold Check with Pin clk_r_REG464_S1/CK 
Endpoint:   clk_r_REG464_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG464_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.408
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG464_S1 | CK ^        |          |       |   0.016 |   -0.299 | 
     | clk_r_REG464_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.288 |   -0.027 | 
     | U244            | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.408 |    0.093 | 
     | clk_r_REG464_S1 | D ^         | DFFQX1TR | 0.000 |   0.408 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 418: MET Hold Check with Pin clk_r_REG158_S2/CK 
Endpoint:   clk_r_REG158_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG153_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.398
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG153_S1 | CK ^        |           |       |   0.013 |   -0.302 | 
     | clk_r_REG153_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.282 |   -0.033 | 
     | U1724           | A1 ^ -> Y v | AOI22X1TR | 0.046 |   0.328 |    0.013 | 
     | U1728           | A v -> Y ^  | NAND4X1TR | 0.070 |   0.398 |    0.083 | 
     | clk_r_REG158_S2 | D ^         | DFFQX1TR  | 0.000 |   0.398 |    0.083 | 
     +------------------------------------------------------------------------+ 
Path 419: MET Hold Check with Pin clk_r_REG175_S1/CK 
Endpoint:   clk_r_REG175_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG175_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.398
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG175_S1 | CK ^        |          |       |   0.006 |   -0.309 | 
     | clk_r_REG175_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.280 |   -0.035 | 
     | U1304           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.398 |    0.083 | 
     | clk_r_REG175_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 420: MET Hold Check with Pin clk_r_REG460_S1/CK 
Endpoint:   clk_r_REG460_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG460_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.402
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG460_S1 | CK ^        |          |       |   0.010 |   -0.305 | 
     | clk_r_REG460_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.286 |   -0.029 | 
     | U1215           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.402 |    0.087 | 
     | clk_r_REG460_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 421: MET Hold Check with Pin clk_r_REG280_S1/CK 
Endpoint:   clk_r_REG280_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG280_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.409
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG280_S1 | CK ^        |          |       |   0.016 |   -0.300 | 
     | clk_r_REG280_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.294 |   -0.021 | 
     | U1435           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.409 |    0.094 | 
     | clk_r_REG280_S1 | D ^         | DFFQX1TR | 0.000 |   0.409 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 422: MET Hold Check with Pin clk_r_REG349_S1/CK 
Endpoint:   clk_r_REG349_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG349_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.404
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG349_S1 | CK ^        |          |       |   0.011 |   -0.304 | 
     | clk_r_REG349_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.286 |   -0.029 | 
     | U1441           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.404 |    0.089 | 
     | clk_r_REG349_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 423: MET Hold Check with Pin clk_r_REG291_S1/CK 
Endpoint:   clk_r_REG291_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.419
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__1_ v |           |       |   0.108 |   -0.208 | 
     | U1401           | AN v -> Y v             | NOR2BX2TR | 0.134 |   0.242 |   -0.074 | 
     | U1424           | A1 v -> Y v             | AO22X1TR  | 0.177 |   0.419 |    0.103 | 
     | clk_r_REG291_S1 | D v                     | DFFQX1TR  | 0.000 |   0.419 |    0.103 | 
     +------------------------------------------------------------------------------------+ 
Path 424: MET Hold Check with Pin clk_r_REG274_S1/CK 
Endpoint:   clk_r_REG274_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG274_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.399
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG274_S1 | CK ^        |          |       |   0.006 |   -0.310 | 
     | clk_r_REG274_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.282 |   -0.033 | 
     | U1379           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.399 |    0.083 | 
     | clk_r_REG274_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 425: MET Hold Check with Pin clk_r_REG313_S1/CK 
Endpoint:   clk_r_REG313_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG313_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.410
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG313_S1 | CK ^        |          |       |   0.017 |   -0.299 | 
     | clk_r_REG313_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.290 |   -0.026 | 
     | U1411           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.410 |    0.095 | 
     | clk_r_REG313_S1 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 426: MET Hold Check with Pin clk_r_REG55_S1/CK 
Endpoint:   clk_r_REG55_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG55_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.410
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG55_S1 | CK ^        |          |       |   0.016 |   -0.300 | 
     | clk_r_REG55_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.291 |   -0.024 | 
     | U1270          | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.410 |    0.094 | 
     | clk_r_REG55_S1 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.094 | 
     +----------------------------------------------------------------------+ 
Path 427: MET Hold Check with Pin clk_r_REG335_S1/CK 
Endpoint:   clk_r_REG335_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG335_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.404
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG335_S1 | CK ^        |          |       |   0.011 |   -0.305 | 
     | clk_r_REG335_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.289 |   -0.027 | 
     | U1462           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.404 |    0.088 | 
     | clk_r_REG335_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 428: MET Hold Check with Pin clk_r_REG324_S1/CK 
Endpoint:   clk_r_REG324_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG324_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.404
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG324_S1 | CK ^        |          |       |   0.011 |   -0.305 | 
     | clk_r_REG324_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.287 |   -0.029 | 
     | U1473           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.404 |    0.088 | 
     | clk_r_REG324_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 429: MET Hold Check with Pin clk_r_REG558_S1/CK 
Endpoint:   clk_r_REG558_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG558_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.407
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG558_S1 | CK ^        |          |       |   0.013 |   -0.304 | 
     | clk_r_REG558_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.289 |   -0.028 | 
     | U1495           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.407 |    0.090 | 
     | clk_r_REG558_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 430: MET Hold Check with Pin clk_r_REG227_S1/CK 
Endpoint:   clk_r_REG227_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG227_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.408
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG227_S1 | CK ^        |          |       |   0.013 |   -0.303 | 
     | clk_r_REG227_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.294 |   -0.023 | 
     | U1339           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.408 |    0.091 | 
     | clk_r_REG227_S1 | D ^         | DFFQX1TR | 0.000 |   0.408 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 431: MET Hold Check with Pin clk_r_REG493_S1/CK 
Endpoint:   clk_r_REG493_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG493_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.408
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG493_S1 | CK ^        |          |       |   0.014 |   -0.303 | 
     | clk_r_REG493_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.290 |   -0.027 | 
     | U1158           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.408 |    0.091 | 
     | clk_r_REG493_S1 | D ^         | DFFQX1TR | 0.000 |   0.408 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 432: MET Hold Check with Pin clk_r_REG136_S1/CK 
Endpoint:   clk_r_REG136_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG136_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.410
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG136_S1 | CK ^        |          |       |   0.015 |   -0.303 | 
     | clk_r_REG136_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.288 |   -0.030 | 
     | U1324           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.410 |    0.092 | 
     | clk_r_REG136_S1 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 433: MET Hold Check with Pin clk_r_REG338_S1/CK 
Endpoint:   clk_r_REG338_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG338_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.404
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG338_S1 | CK ^        |          |       |   0.011 |   -0.307 | 
     | clk_r_REG338_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.283 |   -0.035 | 
     | U1466           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.404 |    0.087 | 
     | clk_r_REG338_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 434: MET Hold Check with Pin clk_r_REG531_S1/CK 
Endpoint:   clk_r_REG531_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG531_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.413
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG531_S1 | CK ^        |          |       |   0.017 |   -0.301 | 
     | clk_r_REG531_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.297 |   -0.020 | 
     | U1221           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.413 |    0.095 | 
     | clk_r_REG531_S1 | D ^         | DFFQX1TR | 0.000 |   0.413 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 435: MET Hold Check with Pin clk_r_REG199_S1/CK 
Endpoint:   clk_r_REG199_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG199_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.405
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG199_S1 | CK ^        |          |       |   0.010 |   -0.308 | 
     | clk_r_REG199_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.284 |   -0.034 | 
     | U1347           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.405 |    0.087 | 
     | clk_r_REG199_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 436: MET Hold Check with Pin clk_r_REG534_S1/CK 
Endpoint:   clk_r_REG534_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG534_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.415
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG534_S1 | CK ^        |          |       |   0.017 |   -0.301 | 
     | clk_r_REG534_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.286 |   0.304 |   -0.014 | 
     | U1224           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.415 |    0.096 | 
     | clk_r_REG534_S1 | D ^         | DFFQX1TR | 0.000 |   0.415 |    0.096 | 
     +-----------------------------------------------------------------------+ 
Path 437: MET Hold Check with Pin clk_r_REG305_S1/CK 
Endpoint:   clk_r_REG305_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG305_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.407
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG305_S1 | CK ^        |          |       |   0.011 |   -0.307 | 
     | clk_r_REG305_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.289 |   -0.029 | 
     | U1403           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.407 |    0.088 | 
     | clk_r_REG305_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 438: MET Hold Check with Pin clk_r_REG503_S1/CK 
Endpoint:   clk_r_REG503_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG503_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.412
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG503_S1 | CK ^        |          |       |   0.016 |   -0.302 | 
     | clk_r_REG503_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.291 |   -0.027 | 
     | U1248           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.412 |    0.094 | 
     | clk_r_REG503_S1 | D ^         | DFFQX1TR | 0.000 |   0.412 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 439: MET Hold Check with Pin clk_r_REG269_S1/CK 
Endpoint:   clk_r_REG269_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG269_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.412
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG269_S1 | CK ^        |          |       |   0.015 |   -0.303 | 
     | clk_r_REG269_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.290 |   -0.028 | 
     | U1373           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.412 |    0.093 | 
     | clk_r_REG269_S1 | D ^         | DFFQX1TR | 0.000 |   0.412 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 440: MET Hold Check with Pin clk_r_REG166_S1/CK 
Endpoint:   clk_r_REG166_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG166_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.401
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG166_S1 | CK ^        |          |       |   0.006 |   -0.313 | 
     | clk_r_REG166_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.280 |   -0.039 | 
     | U1294           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.401 |    0.082 | 
     | clk_r_REG166_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.082 | 
     +-----------------------------------------------------------------------+ 
Path 441: MET Hold Check with Pin clk_r_REG0_S1/CK 
Endpoint:   clk_r_REG0_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG0_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.406
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG0_S1 | CK ^        |          |       |   0.010 |   -0.308 | 
     | clk_r_REG0_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.283 |   -0.035 | 
     | U1478         | B1 ^ -> Y ^ | AO22X1TR | 0.123 |   0.406 |    0.087 | 
     | clk_r_REG0_S1 | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.087 | 
     +---------------------------------------------------------------------+ 
Path 442: MET Hold Check with Pin clk_r_REG466_S1/CK 
Endpoint:   clk_r_REG466_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG466_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.410
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG466_S1 | CK ^        |          |       |   0.014 |   -0.305 | 
     | clk_r_REG466_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.289 |   -0.029 | 
     | U1179           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.410 |    0.092 | 
     | clk_r_REG466_S1 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 443: MET Hold Check with Pin clk_r_REG152_S1/CK 
Endpoint:   clk_r_REG152_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG152_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.410
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG152_S1 | CK ^        |          |       |   0.016 |   -0.303 | 
     | clk_r_REG152_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.286 |   -0.033 | 
     | U1318           | B1 ^ -> Y ^ | AO22X1TR | 0.125 |   0.410 |    0.091 | 
     | clk_r_REG152_S1 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 444: MET Hold Check with Pin clk_r_REG58_S1/CK 
Endpoint:   clk_r_REG58_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.409
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG58_S1 | CK ^        |          |       |   0.012 |   -0.308 | 
     | clk_r_REG58_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.292 |   -0.027 | 
     | U1273          | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.409 |    0.089 | 
     | clk_r_REG58_S1 | D ^         | DFFQX1TR | 0.000 |   0.409 |    0.089 | 
     +----------------------------------------------------------------------+ 
Path 445: MET Hold Check with Pin clk_r_REG326_S1/CK 
Endpoint:   clk_r_REG326_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG326_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.411
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG326_S1 | CK ^        |          |       |   0.015 |   -0.304 | 
     | clk_r_REG326_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.282 |   -0.037 | 
     | U1475           | B1 ^ -> Y ^ | AO22X1TR | 0.129 |   0.411 |    0.091 | 
     | clk_r_REG326_S1 | D ^         | DFFQX1TR | 0.000 |   0.411 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 446: MET Hold Check with Pin clk_r_REG224_S1/CK 
Endpoint:   clk_r_REG224_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG224_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.413
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG224_S1 | CK ^        |          |       |   0.017 |   -0.302 | 
     | clk_r_REG224_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.288 |   -0.032 | 
     | U1336           | B1 ^ -> Y ^ | AO22X1TR | 0.126 |   0.413 |    0.094 | 
     | clk_r_REG224_S1 | D ^         | DFFQX1TR | 0.000 |   0.413 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 447: MET Hold Check with Pin clk_r_REG145_S1/CK 
Endpoint:   clk_r_REG145_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG145_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.410
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG145_S1 | CK ^        |          |       |   0.012 |   -0.307 | 
     | clk_r_REG145_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.287 |   0.299 |   -0.021 | 
     | U1311           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.410 |    0.090 | 
     | clk_r_REG145_S1 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 448: MET Hold Check with Pin clk_r_REG282_S1/CK 
Endpoint:   clk_r_REG282_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG282_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.413
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG282_S1 | CK ^        |          |       |   0.015 |   -0.304 | 
     | clk_r_REG282_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.294 |   -0.026 | 
     | U1437           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.413 |    0.093 | 
     | clk_r_REG282_S1 | D ^         | DFFQX1TR | 0.000 |   0.413 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 449: MET Hold Check with Pin clk_r_REG501_S1/CK 
Endpoint:   clk_r_REG501_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG501_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.413
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG501_S1 | CK ^        |          |       |   0.016 |   -0.304 | 
     | clk_r_REG501_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.293 |   -0.027 | 
     | U1246           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.413 |    0.093 | 
     | clk_r_REG501_S1 | D ^         | DFFQX1TR | 0.000 |   0.413 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 450: MET Hold Check with Pin clk_r_REG15_S3/CK 
Endpoint:   clk_r_REG15_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG15_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.410
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG15_S3 | CK ^        |          |       |   0.011 |   -0.310 | 
     | clk_r_REG15_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.289 |   -0.032 | 
     | U347           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.410 |    0.088 | 
     | clk_r_REG15_S3 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.088 | 
     +----------------------------------------------------------------------+ 
Path 451: MET Hold Check with Pin clk_r_REG170_S1/CK 
Endpoint:   clk_r_REG170_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG170_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.414
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG170_S1 | CK ^        |          |       |   0.017 |   -0.304 | 
     | clk_r_REG170_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.289 |   -0.032 | 
     | U1298           | B1 ^ -> Y ^ | AO22X1TR | 0.125 |   0.414 |    0.093 | 
     | clk_r_REG170_S1 | D ^         | DFFQX1TR | 0.000 |   0.414 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 452: MET Hold Check with Pin clk_r_REG21_S3/CK 
Endpoint:   clk_r_REG21_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG21_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.410
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG21_S3 | CK ^        |          |       |   0.011 |   -0.310 | 
     | clk_r_REG21_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.288 |   -0.034 | 
     | U348           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.410 |    0.088 | 
     | clk_r_REG21_S3 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.088 | 
     +----------------------------------------------------------------------+ 
Path 453: MET Hold Check with Pin clk_r_REG362_S1/CK 
Endpoint:   clk_r_REG362_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG362_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.417
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG362_S1 | CK ^        |          |       |   0.017 |   -0.304 | 
     | clk_r_REG362_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.297 |   -0.025 | 
     | U1455           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.417 |    0.095 | 
     | clk_r_REG362_S1 | D ^         | DFFQX1TR | 0.000 |   0.417 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 454: MET Hold Check with Pin clk_r_REG31_S2/CK 
Endpoint:   clk_r_REG31_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.414
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.188 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.117 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^ | CLKINVX6TR | 0.117 |   0.322 |    0.000 | 
     | U1589                 | B ^ -> Y v | NOR2BX1TR  | 0.091 |   0.413 |    0.091 | 
     | clk_r_REG31_S2        | D v        | DFFQX1TR   | 0.001 |   0.414 |    0.092 | 
     +------------------------------------------------------------------------------+ 
Path 455: MET Hold Check with Pin clk_r_REG495_S1/CK 
Endpoint:   clk_r_REG495_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG495_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.415
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG495_S1 | CK ^        |          |       |   0.015 |   -0.306 | 
     | clk_r_REG495_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.282 |   0.297 |   -0.025 | 
     | U1164           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.415 |    0.093 | 
     | clk_r_REG495_S1 | D ^         | DFFQX1TR | 0.000 |   0.415 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 456: MET Hold Check with Pin clk_r_REG578_S1/CK 
Endpoint:   clk_r_REG578_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG578_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.416
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG578_S1 | CK ^        |          |       |   0.016 |   -0.306 | 
     | clk_r_REG578_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.297 |   -0.025 | 
     | U1505           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.416 |    0.094 | 
     | clk_r_REG578_S1 | D ^         | DFFQX1TR | 0.000 |   0.416 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 457: MET Hold Check with Pin clk_r_REG247_S1/CK 
Endpoint:   clk_r_REG247_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG247_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.412
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG247_S1 | CK ^        |          |       |   0.012 |   -0.310 | 
     | clk_r_REG247_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.290 |   -0.032 | 
     | U1386           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.412 |    0.089 | 
     | clk_r_REG247_S1 | D ^         | DFFQX1TR | 0.000 |   0.412 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 458: MET Hold Check with Pin clk_r_REG236_S1/CK 
Endpoint:   clk_r_REG236_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG236_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.414
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG236_S1 | CK ^        |          |       |   0.016 |   -0.307 | 
     | clk_r_REG236_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.286 |   -0.036 | 
     | U1397           | B1 ^ -> Y ^ | AO22X1TR | 0.128 |   0.414 |    0.091 | 
     | clk_r_REG236_S1 | D ^         | DFFQX1TR | 0.000 |   0.414 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 459: MET Hold Check with Pin clk_r_REG2_S1/CK 
Endpoint:   clk_r_REG2_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG2_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.416
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG2_S1 | CK ^        |          |       |   0.016 |   -0.307 | 
     | clk_r_REG2_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.293 |   -0.030 | 
     | U1285         | B1 ^ -> Y ^ | AO22X1TR | 0.123 |   0.416 |    0.093 | 
     | clk_r_REG2_S1 | D ^         | DFFQX1TR | 0.000 |   0.416 |    0.093 | 
     +---------------------------------------------------------------------+ 
Path 460: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG456_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG456_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG455_S1/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.418
  Slack Time                    0.324
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG455_S1                                  | CK ^        |           |       |   0.010 |   -0.313 | 
     | clk_r_REG455_S1                                  | CK ^ -> Q v | DFFQX1TR  | 0.273 |   0.283 |   -0.041 | 
     | U1603                                            | AN v -> Y v | NOR2BX1TR | 0.135 |   0.418 |    0.094 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG456_S2 | D v         | DFFQX2TR  | 0.000 |   0.418 |    0.095 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 461: MET Hold Check with Pin clk_r_REG357_S1/CK 
Endpoint:   clk_r_REG357_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG357_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.419
  Slack Time                    0.324
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG357_S1 | CK ^        |          |       |   0.017 |   -0.307 | 
     | clk_r_REG357_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.282 |   0.299 |   -0.025 | 
     | U1449           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.419 |    0.095 | 
     | clk_r_REG357_S1 | D ^         | DFFQX1TR | 0.000 |   0.419 |    0.095 | 
     +-----------------------------------------------------------------------+ 
Path 462: MET Hold Check with Pin clk_r_REG449_S2/CK 
Endpoint:   clk_r_REG449_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__3_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.068
  Arrival Time                  0.392
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.158
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_rdb_addr__3_ ^ |           |       |   0.158 |   -0.166 | 
     | U1525           | B ^ -> Y v              | NOR2X1TR  | 0.117 |   0.275 |   -0.049 | 
     | U1536           | A v -> Y v              | AND2X2TR  | 0.117 |   0.392 |    0.068 | 
     | clk_r_REG449_S2 | D v                     | DFFHQX1TR | 0.000 |   0.392 |    0.068 | 
     +------------------------------------------------------------------------------------+ 
Path 463: MET Hold Check with Pin clk_r_REG387_S2/CK 
Endpoint:   clk_r_REG387_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__3_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.069
  Arrival Time                  0.394
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.158
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_rdb_addr__3_ ^ |           |       |   0.158 |   -0.166 | 
     | U1525           | B ^ -> Y v              | NOR2X1TR  | 0.117 |   0.275 |   -0.049 | 
     | U1560           | A v -> Y v              | AND2X2TR  | 0.118 |   0.394 |    0.069 | 
     | clk_r_REG387_S2 | D v                     | DFFHQX2TR | 0.000 |   0.394 |    0.069 | 
     +------------------------------------------------------------------------------------+ 
Path 464: MET Hold Check with Pin clk_r_REG309_S1/CK 
Endpoint:   clk_r_REG309_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG309_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.017
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.418
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG309_S1 | CK ^        |          |       |   0.017 |   -0.307 | 
     | clk_r_REG309_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.293 |   -0.031 | 
     | U1407           | B1 ^ -> Y ^ | AO22X1TR | 0.125 |   0.418 |    0.094 | 
     | clk_r_REG309_S1 | D ^         | DFFQX1TR | 0.000 |   0.418 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 465: MET Hold Check with Pin clk_r_REG581_S1/CK 
Endpoint:   clk_r_REG581_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG581_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.413
  Slack Time                    0.326
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG581_S1 | CK ^        |          |       |   0.010 |   -0.316 | 
     | clk_r_REG581_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.291 |   -0.035 | 
     | U1508           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.413 |    0.087 | 
     | clk_r_REG581_S1 | D ^         | DFFQX1TR | 0.000 |   0.413 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 466: MET Hold Check with Pin clk_r_REG539_S1/CK 
Endpoint:   clk_r_REG539_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG539_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.419
  Slack Time                    0.326
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG539_S1 | CK ^        |          |       |   0.015 |   -0.311 | 
     | clk_r_REG539_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.294 |   -0.032 | 
     | U1229           | B1 ^ -> Y ^ | AO22X1TR | 0.125 |   0.419 |    0.093 | 
     | clk_r_REG539_S1 | D ^         | DFFQX1TR | 0.000 |   0.419 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 467: MET Hold Check with Pin clk_r_REG215_S2/CK 
Endpoint:   clk_r_REG215_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG206_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.418
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG206_S1 | CK ^        |           |       |   0.016 |   -0.313 | 
     | clk_r_REG206_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.288 |   -0.040 | 
     | U1688           | A1 ^ -> Y v | AOI22X1TR | 0.060 |   0.349 |    0.020 | 
     | U1692           | A v -> Y ^  | NAND4X1TR | 0.069 |   0.418 |    0.090 | 
     | clk_r_REG215_S2 | D ^         | DFFQX1TR  | 0.000 |   0.418 |    0.090 | 
     +------------------------------------------------------------------------+ 
Path 468: MET Hold Check with Pin clk_r_REG348_S2/CK 
Endpoint:   clk_r_REG348_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG341_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.412
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG341_S1 | CK ^        |           |       |   0.015 |   -0.314 | 
     | clk_r_REG341_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.271 |   0.287 |   -0.042 | 
     | U1704           | A1 ^ -> Y v | AOI22X1TR | 0.050 |   0.337 |    0.008 | 
     | U1708           | A v -> Y ^  | NAND4X1TR | 0.075 |   0.412 |    0.083 | 
     | clk_r_REG348_S2 | D ^         | DFFQX1TR  | 0.000 |   0.412 |    0.083 | 
     +------------------------------------------------------------------------+ 
Path 469: MET Hold Check with Pin clk_r_REG500_S2/CK 
Endpoint:   clk_r_REG500_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG486_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.420
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG486_S1 | CK ^        |           |       |   0.015 |   -0.315 | 
     | clk_r_REG486_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.289 |   -0.041 | 
     | U1752           | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.336 |    0.006 | 
     | U1754           | C v -> Y ^  | NAND4X1TR | 0.084 |   0.420 |    0.090 | 
     | clk_r_REG500_S2 | D ^         | DFFQX1TR  | 0.000 |   0.420 |    0.090 | 
     +------------------------------------------------------------------------+ 
Path 470: MET Hold Check with Pin clk_r_REG161_S2/CK 
Endpoint:   clk_r_REG161_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG151_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.416
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG151_S1 | CK ^        |           |       |   0.016 |   -0.315 | 
     | clk_r_REG151_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.284 |   -0.046 | 
     | U1683           | A1 ^ -> Y v | AOI22X1TR | 0.053 |   0.337 |    0.007 | 
     | U1687           | A v -> Y ^  | NAND4X1TR | 0.079 |   0.416 |    0.085 | 
     | clk_r_REG161_S2 | D ^         | DFFQX1TR  | 0.000 |   0.416 |    0.085 | 
     +------------------------------------------------------------------------+ 
Path 471: MET Hold Check with Pin clk_r_REG480_S2/CK 
Endpoint:   clk_r_REG480_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG476_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.414
  Slack Time                    0.331
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG476_S1 | CK ^        |           |       |   0.013 |   -0.318 | 
     | clk_r_REG476_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.282 |   -0.049 | 
     | U1709           | A1 ^ -> Y v | AOI22X1TR | 0.051 |   0.332 |    0.001 | 
     | U1713           | A v -> Y ^  | NAND4X1TR | 0.081 |   0.414 |    0.083 | 
     | clk_r_REG480_S2 | D ^         | DFFQX1TR  | 0.000 |   0.414 |    0.083 | 
     +------------------------------------------------------------------------+ 
Path 472: MET Hold Check with Pin clk_r_REG190_S2/CK 
Endpoint:   clk_r_REG190_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG189_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.419
  Slack Time                    0.331
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG189_S1 | CK ^        |           |       |   0.016 |   -0.315 | 
     | clk_r_REG189_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.292 |   0.308 |   -0.023 | 
     | U1575           | AN ^ -> Y ^ | NOR2BX1TR | 0.111 |   0.419 |    0.088 | 
     | clk_r_REG190_S2 | D ^         | DFFQX1TR  | 0.000 |   0.419 |    0.088 | 
     +------------------------------------------------------------------------+ 
Path 473: MET Hold Check with Pin clk_r_REG95_S2/CK 
Endpoint:   clk_r_REG95_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG65_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.419
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG65_S1 | CK ^        |           |       |   0.015 |   -0.317 | 
     | clk_r_REG65_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.263 |   0.278 |   -0.054 | 
     | U1678          | B1 ^ -> Y v | AOI22X1TR | 0.056 |   0.334 |    0.001 | 
     | U1682          | A v -> Y ^  | NAND4X1TR | 0.085 |   0.419 |    0.086 | 
     | clk_r_REG95_S2 | D ^         | DFFQX1TR  | 0.000 |   0.419 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 474: MET Hold Check with Pin clk_r_REG241_S2/CK 
Endpoint:   clk_r_REG241_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG238_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.415
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG238_S1 | CK ^        |           |       |   0.015 |   -0.318 | 
     | clk_r_REG238_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.285 |   -0.048 | 
     | U1654           | A1 ^ -> Y v | AOI22X1TR | 0.046 |   0.331 |   -0.002 | 
     | U1656           | C v -> Y ^  | NAND4X1TR | 0.083 |   0.414 |    0.082 | 
     | clk_r_REG241_S2 | D ^         | DFFQX1TR  | 0.000 |   0.415 |    0.082 | 
     +------------------------------------------------------------------------+ 
Path 475: MET Hold Check with Pin clk_r_REG481_S2/CK 
Endpoint:   clk_r_REG481_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG474_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.015
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.420
  Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG474_S1 | CK ^        |           |       |   0.015 |   -0.319 | 
     | clk_r_REG474_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.285 |   -0.049 | 
     | U1668           | A1 ^ -> Y v | AOI22X1TR | 0.053 |   0.338 |    0.004 | 
     | U1672           | A v -> Y ^  | NAND4X1TR | 0.082 |   0.420 |    0.086 | 
     | clk_r_REG481_S2 | D ^         | DFFQX1TR  | 0.000 |   0.420 |    0.086 | 
     +------------------------------------------------------------------------+ 
Path 476: MET Hold Check with Pin clk_r_REG182_S2/CK 
Endpoint:   clk_r_REG182_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG166_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.412
  Slack Time                    0.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG166_S1 | CK ^        |           |       |   0.006 |   -0.328 | 
     | clk_r_REG166_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.280 |   -0.055 | 
     | U1767           | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.327 |   -0.007 | 
     | U1769           | C v -> Y ^  | NAND4X1TR | 0.085 |   0.412 |    0.078 | 
     | clk_r_REG182_S2 | D ^         | DFFQX1TR  | 0.000 |   0.412 |    0.078 | 
     +------------------------------------------------------------------------+ 
Path 477: MET Hold Check with Pin clk_r_REG462_S2/CK 
Endpoint:   clk_r_REG462_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG466_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.416
  Slack Time                    0.336
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG466_S1 | CK ^        |           |       |   0.014 |   -0.321 | 
     | clk_r_REG466_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.275 |   0.289 |   -0.046 | 
     | U1627           | A1 ^ -> Y v | AOI22X1TR | 0.051 |   0.340 |    0.005 | 
     | U1631           | A v -> Y ^  | NAND4X1TR | 0.076 |   0.416 |    0.080 | 
     | clk_r_REG462_S2 | D ^         | DFFQX1TR  | 0.000 |   0.416 |    0.080 | 
     +------------------------------------------------------------------------+ 
Path 478: MET Hold Check with Pin clk_r_REG139_S2/CK 
Endpoint:   clk_r_REG139_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG143_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.417
  Slack Time                    0.336
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG143_S1 | CK ^        |           |       |   0.014 |   -0.323 | 
     | clk_r_REG143_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.266 |   0.280 |   -0.057 | 
     | U1642           | A1 ^ -> Y v | AOI22X1TR | 0.053 |   0.332 |   -0.004 | 
     | U1646           | A v -> Y ^  | NAND4X1TR | 0.084 |   0.417 |    0.080 | 
     | clk_r_REG139_S2 | D ^         | DFFQX1TR  | 0.000 |   0.417 |    0.080 | 
     +------------------------------------------------------------------------+ 
Path 479: MET Hold Check with Pin clk_r_REG329_S2/CK 
Endpoint:   clk_r_REG329_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG333_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.424
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG333_S1 | CK ^        |           |       |   0.016 |   -0.320 | 
     | clk_r_REG333_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.286 |   -0.051 | 
     | U1663           | A1 ^ -> Y v | AOI22X1TR | 0.051 |   0.337 |    0.001 | 
     | U1667           | A v -> Y ^  | NAND4X1TR | 0.086 |   0.424 |    0.087 | 
     | clk_r_REG329_S2 | D ^         | DFFQX1TR  | 0.000 |   0.424 |    0.087 | 
     +------------------------------------------------------------------------+ 
Path 480: MET Hold Check with Pin clk_r_REG506_S2/CK 
Endpoint:   clk_r_REG506_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG510_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.417
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG510_S1 | CK ^        |           |       |   0.014 |   -0.323 | 
     | clk_r_REG510_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.281 |   -0.055 | 
     | U1632           | A1 ^ -> Y v | AOI22X1TR | 0.051 |   0.333 |   -0.004 | 
     | U1636           | A v -> Y ^  | NAND4X1TR | 0.084 |   0.417 |    0.080 | 
     | clk_r_REG506_S2 | D ^         | DFFQX1TR  | 0.000 |   0.417 |    0.080 | 
     +------------------------------------------------------------------------+ 
Path 481: MET Hold Check with Pin clk_r_REG213_S2/CK 
Endpoint:   clk_r_REG213_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG217_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.420
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG217_S1 | CK ^        |           |       |   0.013 |   -0.324 | 
     | clk_r_REG217_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.261 |   0.273 |   -0.064 | 
     | U1731           | B1 ^ -> Y v | AOI22X1TR | 0.055 |   0.329 |   -0.008 | 
     | U1733           | C v -> Y ^  | NAND4X1TR | 0.092 |   0.420 |    0.083 | 
     | clk_r_REG213_S2 | D ^         | DFFQX1TR  | 0.000 |   0.420 |    0.084 | 
     +------------------------------------------------------------------------+ 
Path 482: MET Hold Check with Pin clk_r_REG194_S2/CK 
Endpoint:   clk_r_REG194_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG198_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.418
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG198_S1 | CK ^        |           |       |   0.014 |   -0.323 | 
     | clk_r_REG198_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.282 |   -0.056 | 
     | U1647           | A1 ^ -> Y v | AOI22X1TR | 0.050 |   0.331 |   -0.006 | 
     | U1651           | A v -> Y ^  | NAND4X1TR | 0.086 |   0.417 |    0.080 | 
     | clk_r_REG194_S2 | D ^         | DFFQX1TR  | 0.000 |   0.418 |    0.080 | 
     +------------------------------------------------------------------------+ 
Path 483: MET Hold Check with Pin clk_r_REG235_S2/CK 
Endpoint:   clk_r_REG235_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG224_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.416
  Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG224_S1 | CK ^        |           |       |   0.017 |   -0.322 | 
     | clk_r_REG224_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.288 |   -0.052 | 
     | U1770           | A1 ^ -> Y v | AOI22X1TR | 0.046 |   0.333 |   -0.006 | 
     | U1774           | A v -> Y ^  | NAND4X1TR | 0.083 |   0.416 |    0.077 | 
     | clk_r_REG235_S2 | D ^         | DFFQX1TR  | 0.000 |   0.416 |    0.077 | 
     +------------------------------------------------------------------------+ 
Path 484: MET Hold Check with Pin clk_r_REG52_S2/CK 
Endpoint:   clk_r_REG52_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG56_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.419
  Slack Time                    0.340
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG56_S1 | CK ^        |           |       |   0.014 |   -0.326 | 
     | clk_r_REG56_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.278 |   -0.062 | 
     | U1637          | A1 ^ -> Y v | AOI22X1TR | 0.053 |   0.331 |   -0.008 | 
     | U1641          | A v -> Y ^  | NAND4X1TR | 0.088 |   0.419 |    0.079 | 
     | clk_r_REG52_S2 | D ^         | DFFQX1TR  | 0.000 |   0.419 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 485: MET Hold Check with Pin clk_r_REG367_S2/CK 
Endpoint:   clk_r_REG367_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG353_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.419
  Slack Time                    0.340
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG353_S1 | CK ^        |           |       |   0.017 |   -0.323 | 
     | clk_r_REG353_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.284 |   -0.056 | 
     | U1788           | A1 ^ -> Y v | AOI22X1TR | 0.045 |   0.329 |   -0.011 | 
     | U1790           | C v -> Y ^  | NAND4X1TR | 0.091 |   0.419 |    0.079 | 
     | clk_r_REG367_S2 | D ^         | DFFQX1TR  | 0.000 |   0.419 |    0.079 | 
     +------------------------------------------------------------------------+ 
Path 486: MET Early External Delay Assertion 
Endpoint:   pk_out_PE_state__0_ (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG386_S5/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.340
  Slack Time                    0.340
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +---------------------------------------------------------------------------------+ 
     |    Instance     |          Arc          |   Cell   | Delay | Arrival | Required | 
     |                 |                       |          |       |  Time   |   Time   | 
     |-----------------+-----------------------+----------+-------+---------+----------| 
     | clk_r_REG386_S5 | CK ^                  |          |       |   0.016 |   -0.324 | 
     | clk_r_REG386_S5 | CK ^ -> Q v           | DFFQX1TR | 0.324 |   0.340 |   -0.000 | 
     |                 | pk_out_PE_state__0_ v |          | 0.000 |   0.340 |    0.000 | 
     +---------------------------------------------------------------------------------+ 
Path 487: MET Hold Check with Pin clk_r_REG144_S1/CK 
Endpoint:   clk_r_REG144_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG144_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.434
  Slack Time                    0.342
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG144_S1 | CK ^        |          |       |   0.016 |   -0.326 | 
     | clk_r_REG144_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.292 |   0.308 |   -0.034 | 
     | U1310           | B1 ^ -> Y ^ | AO22X1TR | 0.127 |   0.434 |    0.093 | 
     | clk_r_REG144_S1 | D ^         | DFFQX1TR | 0.000 |   0.434 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 488: MET Hold Check with Pin clk_r_REG260_S2/CK 
Endpoint:   clk_r_REG260_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG253_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.426
  Slack Time                    0.342
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG253_S1 | CK ^        |           |       |   0.016 |   -0.326 | 
     | clk_r_REG253_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.279 |   -0.062 | 
     | U1693           | A1 ^ -> Y v | AOI22X1TR | 0.062 |   0.341 |   -0.000 | 
     | U1697           | A v -> Y ^  | NAND4X1TR | 0.084 |   0.425 |    0.084 | 
     | clk_r_REG260_S2 | D ^         | DFFQX1TR  | 0.000 |   0.426 |    0.084 | 
     +------------------------------------------------------------------------+ 
Path 489: MET Hold Check with Pin clk_r_REG125_S2/CK 
Endpoint:   clk_r_REG125_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG104_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.417
  Slack Time                    0.342
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG104_S1 | CK ^        |           |       |   0.017 |   -0.325 | 
     | clk_r_REG104_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.287 |   -0.055 | 
     | U1760           | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.334 |   -0.008 | 
     | U1764           | A v -> Y ^  | NAND4X1TR | 0.083 |   0.417 |    0.075 | 
     | clk_r_REG125_S2 | D ^         | DFFQX1TR  | 0.000 |   0.417 |    0.076 | 
     +------------------------------------------------------------------------+ 
Path 490: MET Early External Delay Assertion 
Endpoint:   pk_out_PE_state__1_ (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG380_S4/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.342
  Slack Time                    0.342
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +---------------------------------------------------------------------------------+ 
     |    Instance     |          Arc          |   Cell   | Delay | Arrival | Required | 
     |                 |                       |          |       |  Time   |   Time   | 
     |-----------------+-----------------------+----------+-------+---------+----------| 
     | clk_r_REG380_S4 | CK ^                  |          |       |   0.016 |   -0.326 | 
     | clk_r_REG380_S4 | CK ^ -> Q v           | DFFQX1TR | 0.326 |   0.342 |   -0.000 | 
     |                 | pk_out_PE_state__1_ v |          | 0.000 |   0.342 |    0.000 | 
     +---------------------------------------------------------------------------------+ 
Path 491: MET Hold Check with Pin clk_r_REG279_S2/CK 
Endpoint:   clk_r_REG279_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG265_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.420
  Slack Time                    0.342
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG265_S1 | CK ^        |           |       |   0.015 |   -0.328 | 
     | clk_r_REG265_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.283 |   -0.059 | 
     | U1777           | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.330 |   -0.012 | 
     | U1779           | C v -> Y ^  | NAND4X1TR | 0.090 |   0.420 |    0.077 | 
     | clk_r_REG279_S2 | D ^         | DFFQX1TR  | 0.000 |   0.420 |    0.078 | 
     +------------------------------------------------------------------------+ 
Path 492: MET Early External Delay Assertion 
Endpoint:   pk_out_PE_state__2_ (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG374_S4/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.345
  Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +---------------------------------------------------------------------------------+ 
     |    Instance     |          Arc          |   Cell   | Delay | Arrival | Required | 
     |                 |                       |          |       |  Time   |   Time   | 
     |-----------------+-----------------------+----------+-------+---------+----------| 
     | clk_r_REG374_S4 | CK ^                  |          |       |   0.016 |   -0.328 | 
     | clk_r_REG374_S4 | CK ^ -> Q v           | DFFQX1TR | 0.328 |   0.344 |   -0.000 | 
     |                 | pk_out_PE_state__2_ v |          | 0.000 |   0.345 |    0.000 | 
     +---------------------------------------------------------------------------------+ 
Path 493: MET Hold Check with Pin clk_r_REG259_S2/CK 
Endpoint:   clk_r_REG259_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG261_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.426
  Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG261_S1 | CK ^        |           |       |   0.012 |   -0.333 | 
     | clk_r_REG261_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.282 |   -0.063 | 
     | U1736           | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.329 |   -0.016 | 
     | U1738           | C v -> Y ^  | NAND4X1TR | 0.097 |   0.426 |    0.081 | 
     | clk_r_REG259_S2 | D ^         | DFFQX1TR  | 0.000 |   0.426 |    0.081 | 
     +------------------------------------------------------------------------+ 
Path 494: MET Hold Check with Pin clk_r_REG525_S2/CK 
Endpoint:   clk_r_REG525_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG518_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.434
  Slack Time                    0.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG518_S1 | CK ^        |           |       |   0.016 |   -0.333 | 
     | clk_r_REG518_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.280 |   -0.068 | 
     | U1673           | A1 ^ -> Y v | AOI22X1TR | 0.059 |   0.339 |   -0.009 | 
     | U1677           | A v -> Y ^  | NAND4X1TR | 0.094 |   0.434 |    0.085 | 
     | clk_r_REG525_S2 | D ^         | DFFQX1TR  | 0.000 |   0.434 |    0.085 | 
     +------------------------------------------------------------------------+ 
Path 495: MET Hold Check with Pin clk_r_REG285_S2/CK 
Endpoint:   clk_r_REG285_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG289_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.429
  Slack Time                    0.350
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG289_S1 | CK ^        |           |       |   0.014 |   -0.336 | 
     | clk_r_REG289_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.279 |   -0.071 | 
     | U1657           | A1 ^ -> Y v | AOI22X1TR | 0.053 |   0.332 |   -0.018 | 
     | U1661           | A v -> Y ^  | NAND4X1TR | 0.098 |   0.429 |    0.079 | 
     | clk_r_REG285_S2 | D ^         | DFFQX1TR  | 0.000 |   0.429 |    0.080 | 
     +------------------------------------------------------------------------+ 
Path 496: MET Hold Check with Pin clk_r_REG347_S2/CK 
Endpoint:   clk_r_REG347_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG343_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.430
  Slack Time                    0.350
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG343_S1 | CK ^        |           |       |   0.012 |   -0.338 | 
     | clk_r_REG343_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.282 |   -0.068 | 
     | U1745           | A1 ^ -> Y v | AOI22X1TR | 0.060 |   0.342 |   -0.008 | 
     | U1749           | A v -> Y ^  | NAND4X1TR | 0.088 |   0.430 |    0.080 | 
     | clk_r_REG347_S2 | D ^         | DFFQX1TR  | 0.000 |   0.430 |    0.080 | 
     +------------------------------------------------------------------------+ 
Path 497: MET Hold Check with Pin clk_r_REG323_S2/CK 
Endpoint:   clk_r_REG323_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG313_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.432
  Slack Time                    0.357
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.017
     = Beginpoint Arrival Time       0.017
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG313_S1 | CK ^        |           |       |   0.017 |   -0.339 | 
     | clk_r_REG313_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.290 |   -0.067 | 
     | U1780           | A1 ^ -> Y v | AOI22X1TR | 0.052 |   0.342 |   -0.015 | 
     | U1784           | A v -> Y ^  | NAND4X1TR | 0.090 |   0.432 |    0.075 | 
     | clk_r_REG323_S2 | D ^         | DFFQX1TR  | 0.000 |   0.432 |    0.075 | 
     +------------------------------------------------------------------------+ 
Path 498: MET Hold Check with Pin clk_r_REG383_S2/CK 
Endpoint:   clk_r_REG383_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG382_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.444
  Slack Time                    0.358
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG382_S1 | CK ^        |           |       |   0.012 |   -0.346 | 
     | clk_r_REG382_S1 | CK ^ -> Q v | DFFQX1TR  | 0.283 |   0.295 |   -0.063 | 
     | U1799           | AN v -> Y v | NOR2BX1TR | 0.149 |   0.444 |    0.085 | 
     | clk_r_REG383_S2 | D v         | DFFQX1TR  | 0.001 |   0.444 |    0.086 | 
     +------------------------------------------------------------------------+ 
Path 499: MET Hold Check with Pin clk_r_REG544_S2/CK 
Endpoint:   clk_r_REG544_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG535_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.439
  Slack Time                    0.363
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG535_S1 | CK ^        |           |       |   0.016 |   -0.347 | 
     | clk_r_REG535_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.271 |   0.288 |   -0.075 | 
     | U1755           | B1 ^ -> Y v | AOI22X1TR | 0.056 |   0.343 |   -0.020 | 
     | U1759           | A v -> Y ^  | NAND4X1TR | 0.095 |   0.439 |    0.076 | 
     | clk_r_REG544_S2 | D ^         | DFFQX1TR  | 0.000 |   0.439 |    0.076 | 
     +------------------------------------------------------------------------+ 
Path 500: MET Hold Check with Pin clk_r_REG303_S2/CK 
Endpoint:   clk_r_REG303_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG299_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.443
  Slack Time                    0.368
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG299_S1 | CK ^        |           |       |   0.012 |   -0.356 | 
     | clk_r_REG299_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.279 |   -0.088 | 
     | U1739           | A1 ^ -> Y v | AOI22X1TR | 0.058 |   0.338 |   -0.030 | 
     | U1743           | A v -> Y ^  | NAND4X1TR | 0.105 |   0.443 |    0.075 | 
     | clk_r_REG303_S2 | D ^         | DFFQX1TR  | 0.000 |   0.443 |    0.076 | 
     +------------------------------------------------------------------------+ 
Path 501: MET Hold Check with Pin clk_r_REG371_S1/CK 
Endpoint:   clk_r_REG371_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG370_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.460
  Slack Time                    0.373
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG370_S1 | CK ^        |           |       |   0.012 |   -0.361 | 
     | clk_r_REG370_S1 | CK ^ -> Q v | DFFQX1TR  | 0.285 |   0.296 |   -0.077 | 
     | U1797           | AN v -> Y v | NOR2BX1TR | 0.162 |   0.458 |    0.085 | 
     | clk_r_REG371_S1 | D v         | DFFQX1TR  | 0.001 |   0.460 |    0.086 | 
     +------------------------------------------------------------------------+ 
Path 502: MET Hold Check with Pin clk_r_REG377_S1/CK 
Endpoint:   clk_r_REG377_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG376_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.468
  Slack Time                    0.384
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG376_S1 | CK ^        |           |       |   0.012 |   -0.372 | 
     | clk_r_REG376_S1 | CK ^ -> Q v | DFFQX1TR  | 0.290 |   0.302 |   -0.082 | 
     | U1798           | AN v -> Y v | NOR2BX1TR | 0.164 |   0.466 |    0.082 | 
     | clk_r_REG377_S1 | D v         | DFFQX1TR  | 0.002 |   0.468 |    0.083 | 
     +------------------------------------------------------------------------+ 
Path 503: MET Hold Check with Pin clk_r_REG11_S3/CK 
Endpoint:   clk_r_REG11_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG29_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.503
  Slack Time                    0.396
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG29_S2 | CK ^        |           |       |   0.011 |   -0.385 | 
     | clk_r_REG29_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.265 |   0.276 |   -0.120 | 
     | U1030          | A ^ -> Y v  | NAND2X1TR | 0.048 |   0.324 |   -0.072 | 
     | U423           | B0 v -> Y ^ | OAI21X1TR | 0.058 |   0.382 |   -0.014 | 
     | U422           | A ^ -> Y v  | XNOR2X1TR | 0.036 |   0.418 |    0.022 | 
     | U597           | A v -> Y v  | AND2X2TR  | 0.085 |   0.503 |    0.107 | 
     | clk_r_REG11_S3 | D v         | DFFQX1TR  | 0.000 |   0.503 |    0.107 | 
     +-----------------------------------------------------------------------+ 
Path 504: MET Early External Delay Assertion 
Endpoint:   pk_out_data__4_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG22_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.413
  Slack Time                    0.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG22_S4 | CK ^              |          |       |   0.011 |   -0.402 | 
     | clk_r_REG22_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.244 |   0.255 |   -0.158 | 
     | U1126          | B ^ -> Y ^        | AND2X1TR | 0.158 |   0.413 |   -0.000 | 
     |                | pk_out_data__4_ ^ |          | 0.000 |   0.413 |    0.000 | 
     +----------------------------------------------------------------------------+ 
Path 505: MET Early External Delay Assertion 
Endpoint:   pk_out_data__3_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG25_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.414
  Slack Time                    0.414
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG25_S4 | CK ^              |          |       |   0.011 |   -0.402 | 
     | clk_r_REG25_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.244 |   0.255 |   -0.158 | 
     | U1121          | B ^ -> Y ^        | AND2X1TR | 0.158 |   0.414 |   -0.000 | 
     |                | pk_out_data__3_ ^ |          | 0.000 |   0.414 |    0.000 | 
     +----------------------------------------------------------------------------+ 
Path 506: MET Hold Check with Pin clk_r_REG23_S3/CK 
Endpoint:   clk_r_REG23_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG27_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.522
  Slack Time                    0.414
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG27_S2 | CK ^        |           |       |   0.011 |   -0.403 | 
     | clk_r_REG27_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.278 |   -0.136 | 
     | U1025          | A ^ -> Y v  | NAND2X1TR | 0.050 |   0.327 |   -0.087 | 
     | U1516          | B v -> Y ^  | NAND2X1TR | 0.058 |   0.386 |   -0.029 | 
     | U1517          | B ^ -> Y v  | XNOR2X1TR | 0.051 |   0.437 |    0.023 | 
     | U1518          | A v -> Y v  | AND2X2TR  | 0.085 |   0.522 |    0.107 | 
     | clk_r_REG23_S3 | D v         | DFFQX1TR  | 0.000 |   0.522 |    0.107 | 
     +-----------------------------------------------------------------------+ 
Path 507: MET Early External Delay Assertion 
Endpoint:   pk_out_data__5_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG19_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.415
  Slack Time                    0.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG19_S4 | CK ^              |          |       |   0.011 |   -0.404 | 
     | clk_r_REG19_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.246 |   0.257 |   -0.158 | 
     | U1125          | B ^ -> Y ^        | AND2X1TR | 0.158 |   0.415 |   -0.000 | 
     |                | pk_out_data__5_ ^ |          | 0.000 |   0.415 |    0.000 | 
     +----------------------------------------------------------------------------+ 
Path 508: MET Early External Delay Assertion 
Endpoint:   pk_out_data__1_   (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG132_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.421
  Slack Time                    0.421
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------------+ 
     |    Instance     |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                 |                   |          |       |  Time   |   Time   | 
     |-----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG132_S4 | CK ^              |          |       |   0.012 |   -0.408 | 
     | clk_r_REG132_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.244 |   0.257 |   -0.164 | 
     | U1123           | B ^ -> Y ^        | AND2X1TR | 0.164 |   0.421 |   -0.000 | 
     |                 | pk_out_data__1_ ^ |          | 0.000 |   0.421 |    0.000 | 
     +-----------------------------------------------------------------------------+ 
Path 509: MET Early External Delay Assertion 
Endpoint:   pk_out_data__2_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG26_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.422
  Slack Time                    0.422
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG26_S4 | CK ^              |          |       |   0.012 |   -0.410 | 
     | clk_r_REG26_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.245 |   0.258 |   -0.164 | 
     | U1127          | B ^ -> Y ^        | AND2X1TR | 0.164 |   0.422 |   -0.000 | 
     |                | pk_out_data__2_ ^ |          | 0.000 |   0.422 |    0.000 | 
     +----------------------------------------------------------------------------+ 
Path 510: MET Hold Check with Pin clk_r_REG20_S3/CK 
Endpoint:   clk_r_REG20_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG30_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.528
  Slack Time                    0.422
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG30_S2 | CK ^        |            |       |   0.011 |   -0.411 | 
     | clk_r_REG30_S2 | CK ^ -> Q ^ | DFFQX1TR   | 0.274 |   0.285 |   -0.138 | 
     | U425           | A ^ -> Y v  | NOR2X1TR   | 0.049 |   0.333 |   -0.089 | 
     | U550           | A v -> Y ^  | INVX1TR    | 0.048 |   0.381 |   -0.041 | 
     | U624           | B ^ -> Y v  | NAND2BX1TR | 0.037 |   0.418 |   -0.004 | 
     | U126           | A v -> Y ^  | XNOR2X1TR  | 0.065 |   0.483 |    0.061 | 
     | U88            | A ^ -> Y v  | NOR2X1TR   | 0.045 |   0.528 |    0.106 | 
     | clk_r_REG20_S3 | D v         | DFFQX1TR   | 0.000 |   0.528 |    0.106 | 
     +------------------------------------------------------------------------+ 
Path 511: MET Early External Delay Assertion 
Endpoint:   pk_out_data__6_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG16_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.423
  Slack Time                    0.423
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG16_S4 | CK ^              |          |       |   0.011 |   -0.411 | 
     | clk_r_REG16_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.246 |   0.257 |   -0.165 | 
     | U1124          | B ^ -> Y ^        | AND2X1TR | 0.165 |   0.422 |   -0.000 | 
     |                | pk_out_data__6_ ^ |          | 0.000 |   0.423 |    0.000 | 
     +----------------------------------------------------------------------------+ 
Path 512: MET Hold Check with Pin clk_r_REG17_S3/CK 
Endpoint:   clk_r_REG17_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG31_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.532
  Slack Time                    0.425
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG31_S2 | CK ^        |           |       |   0.011 |   -0.414 | 
     | clk_r_REG31_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.285 |   -0.139 | 
     | U232           | A ^ -> Y v  | NAND2X1TR | 0.049 |   0.335 |   -0.090 | 
     | U1521          | B v -> Y ^  | NAND2X1TR | 0.058 |   0.392 |   -0.032 | 
     | U1522          | B ^ -> Y v  | XNOR2X1TR | 0.052 |   0.444 |    0.020 | 
     | U596           | A v -> Y v  | AND2X2TR  | 0.087 |   0.532 |    0.107 | 
     | clk_r_REG17_S3 | D v         | DFFQX1TR  | 0.000 |   0.532 |    0.107 | 
     +-----------------------------------------------------------------------+ 
Path 513: MET Hold Check with Pin clk_r_REG189_S1/CK 
Endpoint:   clk_r_REG189_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG212_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.113
  Arrival Time                  0.545
  Slack Time                    0.433
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG212_S3 | CK ^        |           |       |   0.016 |   -0.417 | 
     | clk_r_REG212_S3 | CK ^ -> Q ^ | DFFQX1TR  | 0.244 |   0.260 |   -0.173 | 
     | U143            | AN ^ -> Y ^ | NOR2BX1TR | 0.133 |   0.393 |   -0.040 | 
     | U866            | B ^ -> Y v  | NAND2X1TR | 0.054 |   0.446 |    0.013 | 
     | U1564           | B v -> Y ^  | NAND2X1TR | 0.066 |   0.513 |    0.080 | 
     | U1565           | A ^ -> Y v  | XNOR2X1TR | 0.033 |   0.545 |    0.113 | 
     | clk_r_REG189_S1 | D v         | DFFQX1TR  | 0.000 |   0.545 |    0.113 | 
     +------------------------------------------------------------------------+ 
Path 514: MET Early External Delay Assertion 
Endpoint:   pk_out_data__0_   (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG193_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.433
  Slack Time                    0.433
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------------+ 
     |    Instance     |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                 |                   |          |       |  Time   |   Time   | 
     |-----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG193_S4 | CK ^              |          |       |   0.012 |   -0.420 | 
     | clk_r_REG193_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.245 |   0.257 |   -0.175 | 
     | U1122           | B ^ -> Y ^        | AND2X1TR | 0.175 |   0.433 |   -0.000 | 
     |                 | pk_out_data__0_ ^ |          | 0.000 |   0.433 |    0.000 | 
     +-----------------------------------------------------------------------------+ 
Path 515: MET Hold Check with Pin clk_r_REG14_S3/CK 
Endpoint:   clk_r_REG14_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG31_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.539
  Slack Time                    0.434
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG31_S2 | CK ^        |           |       |   0.011 |   -0.423 | 
     | clk_r_REG31_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.285 |   -0.149 | 
     | U1027          | A ^ -> Y ^  | OR2X2TR   | 0.082 |   0.367 |   -0.067 | 
     | U635           | A1 ^ -> Y v | AOI21X1TR | 0.053 |   0.421 |   -0.014 | 
     | U633           | A v -> Y ^  | XNOR2X1TR | 0.071 |   0.491 |    0.057 | 
     | U85            | A ^ -> Y v  | NOR2X1TR  | 0.047 |   0.539 |    0.104 | 
     | clk_r_REG14_S3 | D v         | DFFQX1TR  | 0.000 |   0.539 |    0.104 | 
     +-----------------------------------------------------------------------+ 
Path 516: MET Hold Check with Pin clk_r_REG9_S3/CK 
Endpoint:   clk_r_REG9_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG8_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.543
  Slack Time                    0.435
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |               |             |           |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG8_S2 | CK ^        |           |       |   0.011 |   -0.424 | 
     | clk_r_REG8_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.268 |   0.279 |   -0.156 | 
     | U359          | A ^ -> Y v  | NAND2X1TR | 0.066 |   0.344 |   -0.091 | 
     | U1511         | B v -> Y ^  | NAND2X1TR | 0.064 |   0.408 |   -0.027 | 
     | U1512         | B ^ -> Y v  | XNOR2X1TR | 0.051 |   0.459 |    0.024 | 
     | U594          | A v -> Y v  | AND2X2TR  | 0.085 |   0.543 |    0.108 | 
     | clk_r_REG9_S3 | D v         | DFFQX1TR  | 0.000 |   0.543 |    0.108 | 
     +----------------------------------------------------------------------+ 
Path 517: MET Hold Check with Pin clk_r_REG130_S3/CK 
Endpoint:   clk_r_REG130_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG190_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.549
  Slack Time                    0.443
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +--------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                 |              |            |       |  Time   |   Time   | 
     |-----------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG190_S2 | CK ^         |            |       |   0.012 |   -0.430 | 
     | clk_r_REG190_S2 | CK ^ -> Q ^  | DFFQX1TR   | 0.263 |   0.275 |   -0.168 | 
     | U1024           | A ^ -> Y v   | NAND2X1TR  | 0.069 |   0.344 |   -0.098 | 
     | U1131           | CIN v -> S v | AFHCINX2TR | 0.105 |   0.449 |    0.007 | 
     | U528            | A v -> Y v   | AND2X1TR   | 0.100 |   0.549 |    0.106 | 
     | clk_r_REG130_S3 | D v          | DFFQX1TR   | 0.000 |   0.549 |    0.106 | 
     +--------------------------------------------------------------------------+ 
Path 518: MET Hold Check with Pin clk_r_REG27_S2/CK 
Endpoint:   clk_r_REG27_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG33_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.540
  Slack Time                    0.450
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG33_S1 | CK ^        |           |       |   0.016 |   -0.434 | 
     | clk_r_REG33_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.290 |   -0.161 | 
     | U1580          | B ^ -> Y v  | NAND2X1TR | 0.041 |   0.331 |   -0.120 | 
     | U1581          | B v -> Y ^  | XNOR2X1TR | 0.092 |   0.423 |   -0.027 | 
     | U1582          | A ^ -> Y ^  | AND2X1TR  | 0.117 |   0.540 |    0.089 | 
     | clk_r_REG27_S2 | D ^         | DFFQX1TR  | 0.000 |   0.540 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 519: MET Hold Check with Pin clk_r_REG8_S2/CK 
Endpoint:   clk_r_REG8_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: reset           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.543
  Slack Time                    0.454
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |   -0.339 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |   -0.272 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |   -0.160 | 
     | PLACEDFE_OFC177_reset | A v -> Y ^ | CLKINVX2TR | 0.145 |   0.438 |   -0.016 | 
     | U1578                 | B ^ -> Y ^ | AND2X1TR   | 0.105 |   0.543 |    0.089 | 
     | clk_r_REG8_S2         | D ^        | DFFQX1TR   | 0.000 |   0.543 |    0.089 | 
     +------------------------------------------------------------------------------+ 
Path 520: MET Hold Check with Pin clk_r_REG191_S3/CK 
Endpoint:   clk_r_REG191_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG190_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.540
  Slack Time                    0.455
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG190_S2 | CK ^        |           |       |   0.012 |   -0.442 | 
     | clk_r_REG190_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.263 |   0.275 |   -0.180 | 
     | U467            | A ^ -> Y ^  | OR2X1TR   | 0.076 |   0.351 |   -0.103 | 
     | U466            | A ^ -> Y ^  | AND2X1TR  | 0.082 |   0.433 |   -0.021 | 
     | U1117           | AN ^ -> Y ^ | NOR2BX1TR | 0.107 |   0.540 |    0.085 | 
     | clk_r_REG191_S3 | D ^         | DFFQX1TR  | 0.000 |   0.540 |    0.085 | 
     +------------------------------------------------------------------------+ 
Path 521: MET Hold Check with Pin clk_r_REG7_S1/CK 
Endpoint:   clk_r_REG7_S1/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG70_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.115
  Arrival Time                  0.571
  Slack Time                    0.457
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG70_S3 | CK ^        |            |       |   0.016 |   -0.441 | 
     | clk_r_REG70_S3 | CK ^ -> Q ^ | DFFHQX8TR  | 0.125 |   0.141 |   -0.316 | 
     | U809           | AN ^ -> Y ^ | NOR2BX1TR  | 0.092 |   0.233 |   -0.224 | 
     | U810           | AN ^ -> Y ^ | NOR2BX1TR  | 0.119 |   0.352 |   -0.105 | 
     | U881           | C ^ -> S ^  | CMPR32X2TR | 0.099 |   0.451 |   -0.006 | 
     | U896           | CI ^ -> S ^ | ADDFX2TR   | 0.092 |   0.543 |    0.086 | 
     | U465           | A ^ -> Y v  | NAND2X1TR  | 0.028 |   0.571 |    0.115 | 
     | clk_r_REG7_S1  | D v         | DFFQX1TR   | 0.000 |   0.571 |    0.115 | 
     +------------------------------------------------------------------------+ 
Path 522: MET Hold Check with Pin clk_r_REG32_S1/CK 
Endpoint:   clk_r_REG32_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG70_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.113
  Arrival Time                  0.576
  Slack Time                    0.463
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG70_S3 | CK ^        |            |       |   0.016 |   -0.447 | 
     | clk_r_REG70_S3 | CK ^ -> Q ^ | DFFHQX8TR  | 0.125 |   0.141 |   -0.322 | 
     | U809           | AN ^ -> Y ^ | NOR2BX1TR  | 0.092 |   0.233 |   -0.229 | 
     | U810           | AN ^ -> Y ^ | NOR2BX1TR  | 0.119 |   0.352 |   -0.111 | 
     | U881           | C ^ -> S ^  | CMPR32X2TR | 0.099 |   0.451 |   -0.012 | 
     | U896           | CI ^ -> S ^ | ADDFX2TR   | 0.092 |   0.543 |    0.080 | 
     | U50            | A ^ -> Y v  | NOR2X1TR   | 0.033 |   0.576 |    0.113 | 
     | clk_r_REG32_S1 | D v         | DFFQX1TR   | 0.000 |   0.576 |    0.113 | 
     +------------------------------------------------------------------------+ 
Path 523: MET Hold Check with Pin clk_r_REG29_S2/CK 
Endpoint:   clk_r_REG29_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG40_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.572
  Slack Time                    0.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG40_S1 | CK ^        |           |       |   0.010 |   -0.456 | 
     | clk_r_REG40_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.283 |   -0.183 | 
     | U1591          | B ^ -> Y v  | NAND2X1TR | 0.044 |   0.327 |   -0.139 | 
     | U1592          | B v -> Y v  | XNOR2X1TR | 0.115 |   0.442 |   -0.024 | 
     | U1593          | AN v -> Y v | NOR2BX1TR | 0.130 |   0.572 |    0.106 | 
     | clk_r_REG29_S2 | D v         | DFFQX1TR  | 0.000 |   0.572 |    0.106 | 
     +-----------------------------------------------------------------------+ 
Path 524: MET Hold Check with Pin clk_r_REG34_S1/CK 
Endpoint:   clk_r_REG34_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.115
  Arrival Time                  0.583
  Slack Time                    0.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.335 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.264 | 
     | PLACEDFE_OFC187_reset | A v -> Y ^ | CLKINVX2TR | 0.105 |   0.310 |   -0.159 | 
     | U880                  | B ^ -> Y v | NOR2BX1TR  | 0.054 |   0.364 |   -0.105 | 
     | U1034                 | A v -> S ^ | ADDFX2TR   | 0.193 |   0.557 |    0.088 | 
     | U1023                 | A ^ -> Y v | NOR2X1TR   | 0.026 |   0.583 |    0.115 | 
     | clk_r_REG34_S1        | D v        | DFFQX1TR   | 0.000 |   0.583 |    0.115 | 
     +------------------------------------------------------------------------------+ 
Path 525: MET Hold Check with Pin clk_r_REG36_S1/CK 
Endpoint:   clk_r_REG36_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.115
  Arrival Time                  0.584
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.337 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.265 | 
     | PLACEDFE_OFC187_reset | A v -> Y ^ | CLKINVX2TR | 0.105 |   0.310 |   -0.160 | 
     | U286                  | B ^ -> Y v | NOR2BX1TR  | 0.061 |   0.371 |   -0.099 | 
     | U1033                 | A v -> S ^ | ADDFHX2TR  | 0.186 |   0.557 |    0.087 | 
     | U1035                 | A ^ -> Y v | NOR2X1TR   | 0.027 |   0.584 |    0.115 | 
     | clk_r_REG36_S1        | D v        | DFFQX1TR   | 0.000 |   0.584 |    0.115 | 
     +------------------------------------------------------------------------------+ 
Path 526: MET Hold Check with Pin clk_r_REG30_S2/CK 
Endpoint:   clk_r_REG30_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.578
  Slack Time                    0.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |           |       |   0.016 |   -0.455 | 
     | clk_r_REG35_S1 | CK ^ -> Q v | DFFQX1TR  | 0.303 |   0.319 |   -0.152 | 
     | U1583          | B v -> Y ^  | NAND2X1TR | 0.066 |   0.385 |   -0.086 | 
     | U1584          | B ^ -> Y v  | XOR2X1TR  | 0.078 |   0.463 |   -0.008 | 
     | U1585          | AN v -> Y v | NOR2BX1TR | 0.115 |   0.578 |    0.107 | 
     | clk_r_REG30_S2 | D v         | DFFQX1TR  | 0.000 |   0.578 |    0.107 | 
     +-----------------------------------------------------------------------+ 
Path 527: MET Hold Check with Pin clk_r_REG35_S1/CK 
Endpoint:   clk_r_REG35_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.114
  Arrival Time                  0.586
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.338 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.267 | 
     | PLACEDFE_OFC187_reset | A v -> Y ^ | CLKINVX2TR | 0.105 |   0.310 |   -0.162 | 
     | U286                  | B ^ -> Y v | NOR2BX1TR  | 0.061 |   0.371 |   -0.101 | 
     | U1033                 | A v -> S ^ | ADDFHX2TR  | 0.186 |   0.557 |    0.085 | 
     | U1562                 | A ^ -> Y v | NAND2X1TR  | 0.029 |   0.586 |    0.114 | 
     | clk_r_REG35_S1        | D v        | DFFQX1TR   | 0.000 |   0.586 |    0.114 | 
     +------------------------------------------------------------------------------+ 
Path 528: MET Hold Check with Pin clk_r_REG33_S1/CK 
Endpoint:   clk_r_REG33_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.113
  Arrival Time                  0.590
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.344 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.273 | 
     | PLACEDFE_OFC187_reset | A v -> Y ^ | CLKINVX2TR | 0.105 |   0.310 |   -0.167 | 
     | U880                  | B ^ -> Y v | NOR2BX1TR  | 0.054 |   0.364 |   -0.113 | 
     | U1034                 | A v -> S ^ | ADDFX2TR   | 0.193 |   0.557 |    0.080 | 
     | U897                  | A ^ -> Y v | NAND2X1TR  | 0.034 |   0.590 |    0.113 | 
     | clk_r_REG33_S1        | D v        | DFFQX1TR   | 0.000 |   0.590 |    0.113 | 
     +------------------------------------------------------------------------------+ 
Path 529: MET Hold Check with Pin clk_r_REG133_S1/CK 
Endpoint:   clk_r_REG133_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.111
  Arrival Time                  0.601
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |   -0.356 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |   -0.285 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |   -0.191 | 
     | U233                  | B ^ -> Y v  | NOR2BX1TR  | 0.049 |   0.348 |   -0.142 | 
     | U865                  | A v -> CO v | ADDHXLTR   | 0.119 |   0.467 |   -0.022 | 
     | U861                  | B v -> Y ^  | NAND2X1TR  | 0.091 |   0.558 |    0.069 | 
     | U1563                 | B0 ^ -> Y v | OAI21X1TR  | 0.043 |   0.601 |    0.111 | 
     | clk_r_REG133_S1       | D v         | DFFQX1TR   | 0.000 |   0.601 |    0.111 | 
     +-------------------------------------------------------------------------------+ 
Path 530: MET Hold Check with Pin clk_r_REG212_S3/CK 
Endpoint:   clk_r_REG212_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.587
  Slack Time                    0.491
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |   -0.377 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |   -0.310 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |   -0.198 | 
     | PLACEDFE_OFC174_reset | A v -> Y ^ | CLKINVX2TR | 0.202 |   0.496 |    0.005 | 
     | U290                  | B ^ -> Y ^ | AND2X2TR   | 0.091 |   0.587 |    0.096 | 
     | clk_r_REG212_S3       | D ^        | DFFQX1TR   | 0.000 |   0.587 |    0.096 | 
     +------------------------------------------------------------------------------+ 
Path 531: MET Hold Check with Pin clk_r_REG40_S1/CK 
Endpoint:   clk_r_REG40_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.606
  Slack Time                    0.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.366 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.295 | 
     | PLACEDFE_OFC187_reset | A v -> Y ^ | CLKINVX2TR | 0.105 |   0.310 |   -0.190 | 
     | U350                  | B ^ -> Y v | NOR2BX1TR  | 0.067 |   0.377 |   -0.123 | 
     | U1128                 | A v -> S ^ | ADDFHX2TR  | 0.199 |   0.575 |    0.076 | 
     | U590                  | A ^ -> Y v | NAND2X1TR  | 0.031 |   0.606 |    0.107 | 
     | clk_r_REG40_S1        | D v        | DFFQX1TR   | 0.000 |   0.606 |    0.107 | 
     +------------------------------------------------------------------------------+ 
Path 532: MET Hold Check with Pin clk_r_REG569_S1/CK 
Endpoint:   clk_r_REG569_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.593
  Slack Time                    0.501
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.368 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.297 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^ | CLKINVX6TR | 0.117 |   0.322 |   -0.179 | 
     | PLACEDFE_OFC190_reset | A ^ -> Y v | INVX2TR    | 0.118 |   0.440 |   -0.061 | 
     | PLACEDFE_OFC193_reset | A v -> Y v | BUFX3TR    | 0.151 |   0.591 |    0.090 | 
     | clk_r_REG569_S1       | D v        | DFFQX1TR   | 0.002 |   0.593 |    0.092 | 
     +------------------------------------------------------------------------------+ 
Path 533: MET Hold Check with Pin clk_r_REG39_S1/CK 
Endpoint:   clk_r_REG39_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.610
  Slack Time                    0.502
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.369 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.297 | 
     | PLACEDFE_OFC187_reset | A v -> Y ^ | CLKINVX2TR | 0.105 |   0.310 |   -0.192 | 
     | U984                  | B ^ -> Y v | NOR2BX1TR  | 0.054 |   0.364 |   -0.138 | 
     | U1129                 | A v -> S ^ | ADDFHX1TR  | 0.217 |   0.581 |    0.079 | 
     | U1001                 | A ^ -> Y v | NOR2X1TR   | 0.030 |   0.610 |    0.109 | 
     | clk_r_REG39_S1        | D v        | DFFQX1TR   | 0.000 |   0.610 |    0.109 | 
     +------------------------------------------------------------------------------+ 
Path 534: MET Hold Check with Pin clk_r_REG214_S3/CK 
Endpoint:   clk_r_REG214_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.594
  Slack Time                    0.503
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |   -0.389 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |   -0.322 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |   -0.210 | 
     | PLACEDFE_OFC174_reset | A v -> Y ^ | CLKINVX2TR | 0.202 |   0.496 |   -0.008 | 
     | U1569                 | B ^ -> Y ^ | AND2X2TR   | 0.099 |   0.594 |    0.091 | 
     | clk_r_REG214_S3       | D ^        | DFFQX1TR   | 0.000 |   0.594 |    0.091 | 
     +------------------------------------------------------------------------------+ 
Path 535: MET Hold Check with Pin clk_r_REG38_S1/CK 
Endpoint:   clk_r_REG38_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.620
  Slack Time                    0.512
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.379 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.308 | 
     | PLACEDFE_OFC187_reset | A v -> Y ^ | CLKINVX2TR | 0.105 |   0.310 |   -0.202 | 
     | U984                  | B ^ -> Y v | NOR2BX1TR  | 0.054 |   0.364 |   -0.148 | 
     | U1129                 | A v -> S ^ | ADDFHX1TR  | 0.217 |   0.581 |    0.069 | 
     | U1561                 | A ^ -> Y v | NAND2X1TR  | 0.039 |   0.620 |    0.107 | 
     | clk_r_REG38_S1        | D v        | DFFQX1TR   | 0.000 |   0.620 |    0.107 | 
     +------------------------------------------------------------------------------+ 
Path 536: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_6_clk_r_
REG123_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_6_clk_r_REG123_S3/D (v) checked 
with  leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG402_S2/Q     (^) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.632
  Slack Time                    0.532
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG402_S2   | CK ^        |           |       |   0.007 |   -0.525 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG402_S2   | CK ^ -> Q ^ | DFFQX1TR  | 0.287 |   0.293 |   -0.238 | 
     | U620                                               | A ^ -> Y v  | XOR2X1TR  | 0.051 |   0.345 |   -0.187 | 
     | U778                                               | A v -> Y ^  | NAND2X2TR | 0.101 |   0.446 |   -0.086 | 
     | U1100                                              | A0 ^ -> Y v | OAI22X1TR | 0.057 |   0.503 |   -0.029 | 
     | U419                                               | B v -> Y ^  | XOR2X1TR  | 0.091 |   0.594 |    0.062 | 
     | U52                                                | A ^ -> Y v  | XOR2X1TR  | 0.038 |   0.632 |    0.100 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_6_clk_r_REG123_ | D v         | DFFQX1TR  | 0.000 |   0.632 |    0.100 | 
     | S3                                                 |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 537: MET Hold Check with Pin clk_r_REG42_S1/CK 
Endpoint:   clk_r_REG42_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.620
  Slack Time                    0.533
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |   -0.400 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |   -0.329 | 
     | PLACEDFE_OFC187_reset | A v -> Y ^  | CLKINVX2TR | 0.105 |   0.310 |   -0.223 | 
     | U350                  | B ^ -> Y v  | NOR2BX1TR  | 0.067 |   0.377 |   -0.157 | 
     | U1128                 | A v -> CO v | ADDFHX2TR  | 0.201 |   0.578 |    0.045 | 
     | U420                  | A v -> Y ^  | XOR2X4TR   | 0.042 |   0.620 |    0.087 | 
     | clk_r_REG42_S1        | D ^         | DFFHQX1TR  | 0.000 |   0.620 |    0.087 | 
     +-------------------------------------------------------------------------------+ 
Path 538: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.648
  Slack Time                    0.540
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | CK ^         |            |       |   0.010 |   -0.530 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | CK ^ -> Q v  | DFFQX4TR   | 0.322 |   0.332 |   -0.208 | 
     | U753                                             | A v -> Y ^   | CLKINVX2TR | 0.060 |   0.392 |   -0.148 | 
     | U171                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.049 |   0.441 |   -0.099 | 
     | U698                                             | B v -> S ^   | CMPR22X2TR | 0.052 |   0.493 |   -0.047 | 
     | U148                                             | CI ^ -> CO ^ | ADDFHX2TR  | 0.110 |   0.603 |    0.063 | 
     | U1089                                            | B ^ -> Y v   | NOR2X1TR   | 0.044 |   0.648 |    0.108 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3  | D v          | DFFQX1TR   | 0.000 |   0.648 |    0.108 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 539: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG87_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG87_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.647
  Slack Time                    0.541
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | CK ^         |            |       |   0.010 |   -0.530 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | CK ^ -> Q v  | DFFQX4TR   | 0.322 |   0.332 |   -0.208 | 
     | U753                                             | A v -> Y ^   | CLKINVX2TR | 0.060 |   0.392 |   -0.149 | 
     | U171                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.049 |   0.441 |   -0.099 | 
     | U698                                             | B v -> S ^   | CMPR22X2TR | 0.052 |   0.493 |   -0.047 | 
     | U148                                             | CI ^ -> CO ^ | ADDFHX2TR  | 0.110 |   0.603 |    0.062 | 
     | U65                                              | B ^ -> Y v   | NAND2X1TR  | 0.044 |   0.647 |    0.106 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG87_S3  | D v          | DFFQX1TR   | 0.000 |   0.647 |    0.106 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 540: MET Hold Check with Pin clk_r_REG450_S1/CK 
Endpoint:   clk_r_REG450_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.058
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.052
  Arrival Time                  0.593
  Slack Time                    0.541
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.408 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.336 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^ | CLKINVX6TR | 0.117 |   0.322 |   -0.219 | 
     | PLACEDFE_OFC190_reset | A ^ -> Y v | INVX2TR    | 0.118 |   0.440 |   -0.101 | 
     | PLACEDFE_OFC193_reset | A v -> Y v | BUFX3TR    | 0.151 |   0.591 |    0.050 | 
     | clk_r_REG450_S1       | D v        | DFFHQX1TR  | 0.002 |   0.593 |    0.052 | 
     +------------------------------------------------------------------------------+ 
Path 541: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG49_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG49_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.648
  Slack Time                    0.542
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2 | CK ^        |           |       |   0.010 |   -0.531 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2 | CK ^ -> Q v | DFFQX1TR  | 0.309 |   0.319 |   -0.222 | 
     | U704                                             | A v -> Y ^  | XNOR2X4TR | 0.096 |   0.415 |   -0.127 | 
     | U816                                             | B0 ^ -> Y v | OAI22X1TR | 0.083 |   0.498 |   -0.044 | 
     | U409                                             | A v -> Y ^  | XOR2X4TR  | 0.056 |   0.554 |    0.012 | 
     | U408                                             | A ^ -> Y ^  | XOR2X4TR  | 0.051 |   0.604 |    0.063 | 
     | U331                                             | B ^ -> Y v  | XOR2X1TR  | 0.044 |   0.648 |    0.106 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG49_S3  | D v         | DFFQX1TR  | 0.000 |   0.648 |    0.106 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 542: MET Hold Check with Pin clk_r_REG41_S1/CK 
Endpoint:   clk_r_REG41_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.635
  Slack Time                    0.544
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.411 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.340 | 
     | PLACEDFE_OFC187_reset | A v -> Y ^ | CLKINVX2TR | 0.105 |   0.310 |   -0.234 | 
     | U350                  | B ^ -> Y v | NOR2BX1TR  | 0.067 |   0.377 |   -0.167 | 
     | U1128                 | A v -> S ^ | ADDFHX2TR  | 0.199 |   0.575 |    0.031 | 
     | U640                  | A ^ -> Y ^ | OR2X4TR    | 0.060 |   0.635 |    0.091 | 
     | clk_r_REG41_S1        | D ^        | DFFQX1TR   | 0.000 |   0.635 |    0.091 | 
     +------------------------------------------------------------------------------+ 
Path 543: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG117_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG117_S3/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.657
  Slack Time                    0.552
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | CK ^         |            |       |   0.007 |   -0.545 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | CK ^ -> Q v  | DFFQX4TR   | 0.319 |   0.325 |   -0.227 | 
     | U274                                             | A v -> Y ^   | INVX1TR    | 0.074 |   0.399 |   -0.153 | 
     | U900                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.053 |   0.452 |   -0.100 | 
     | U904                                             | B v -> S ^   | CMPR22X2TR | 0.058 |   0.510 |   -0.042 | 
     | U1009                                            | CI ^ -> CO ^ | ADDFHX2TR  | 0.102 |   0.612 |    0.060 | 
     | U586                                             | B ^ -> Y v   | NOR2X1TR   | 0.045 |   0.657 |    0.105 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG117_S3 | D v          | DFFQX1TR   | 0.000 |   0.657 |    0.105 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 544: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG116_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG116_S3/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.102
  Arrival Time                  0.663
  Slack Time                    0.561
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | CK ^         |            |       |   0.007 |   -0.555 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | CK ^ -> Q v  | DFFQX4TR   | 0.319 |   0.325 |   -0.236 | 
     | U274                                             | A v -> Y ^   | INVX1TR    | 0.074 |   0.399 |   -0.162 | 
     | U900                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.053 |   0.452 |   -0.109 | 
     | U904                                             | B v -> S ^   | CMPR22X2TR | 0.058 |   0.510 |   -0.051 | 
     | U1009                                            | CI ^ -> CO ^ | ADDFHX2TR  | 0.102 |   0.612 |    0.050 | 
     | U666                                             | B ^ -> Y v   | NAND2X1TR  | 0.052 |   0.663 |    0.102 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG116_S3 | D v          | DFFQX1TR   | 0.000 |   0.663 |    0.102 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 545: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG80_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG80_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG432_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.677
  Slack Time                    0.569
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG432_S2 | CK ^        |            |       |   0.010 |   -0.558 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG432_S2 | CK ^ -> Q ^ | DFFQX1TR   | 0.277 |   0.288 |   -0.281 | 
     | U844                                             | A ^ -> Y v  | XOR2X1TR   | 0.053 |   0.341 |   -0.228 | 
     | U846                                             | A v -> Y ^  | NAND2X2TR  | 0.088 |   0.429 |   -0.140 | 
     | U1076                                            | A0 ^ -> Y v | OAI22X1TR  | 0.077 |   0.506 |   -0.063 | 
     | U303                                             | A v -> Y ^  | XNOR2X4TR  | 0.060 |   0.566 |   -0.003 | 
     | U302                                             | B ^ -> Y v  | XNOR2X4TR  | 0.055 |   0.621 |    0.052 | 
     | U69                                              | A v -> Y ^  | INVX2TR    | 0.030 |   0.651 |    0.082 | 
     | U655                                             | B ^ -> Y v  | NAND2BX1TR | 0.026 |   0.677 |    0.108 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG80_S3  | D v         | DFFQX1TR   | 0.000 |   0.677 |    0.108 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 546: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG44_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG44_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG414_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.679
  Slack Time                    0.570
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG414_S2 | CK ^         |            |       |   0.010 |   -0.560 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG414_S2 | CK ^ -> Q ^  | DFFQX4TR   | 0.317 |   0.327 |   -0.243 | 
     | U451                                             | A ^ -> Y v   | INVX1TR    | 0.068 |   0.395 |   -0.175 | 
     | U738                                             | A1 v -> Y ^  | OAI22X4TR  | 0.080 |   0.475 |   -0.095 | 
     | U875                                             | B ^ -> S ^   | CMPR22X2TR | 0.065 |   0.540 |   -0.030 | 
     | U923                                             | CI ^ -> CO ^ | ADDFHX2TR  | 0.107 |   0.647 |    0.077 | 
     | U924                                             | B ^ -> Y v   | NOR2X2TR   | 0.032 |   0.679 |    0.109 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG44_S3  | D v          | DFFQX1TR   | 0.000 |   0.679 |    0.109 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 547: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG71_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG71_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG422_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.113
  Arrival Time                  0.684
  Slack Time                    0.571
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG422_S2 | CK ^        |            |       |   0.010 |   -0.561 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG422_S2 | CK ^ -> Q v | DFFQX4TR   | 0.324 |   0.334 |   -0.237 | 
     | U1059                                            | B v -> Y ^  | NAND2BX1TR | 0.063 |   0.397 |   -0.173 | 
     | U1060                                            | A ^ -> Y v  | INVX1TR    | 0.028 |   0.425 |   -0.146 | 
     | U152                                             | B v -> Y ^  | NAND2X1TR  | 0.050 |   0.475 |   -0.096 | 
     | U1062                                            | A1 ^ -> Y v | OAI21X1TR  | 0.080 |   0.555 |   -0.016 | 
     | U1068                                            | A0 v -> Y ^ | AOI21X4TR  | 0.085 |   0.639 |    0.069 | 
     | U1071                                            | A1 ^ -> Y v | OAI21X1TR  | 0.045 |   0.684 |    0.113 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG71_S3  | D v         | DFFQX1TR   | 0.000 |   0.684 |    0.113 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 548: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG81_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG81_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG432_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.667
  Slack Time                    0.580
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG432_S2 | CK ^        |           |       |   0.010 |   -0.569 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG432_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.277 |   0.288 |   -0.292 | 
     | U844                                             | A ^ -> Y v  | XOR2X1TR  | 0.053 |   0.341 |   -0.239 | 
     | U846                                             | A v -> Y ^  | NAND2X2TR | 0.088 |   0.429 |   -0.151 | 
     | U1076                                            | A0 ^ -> Y v | OAI22X1TR | 0.077 |   0.506 |   -0.074 | 
     | U303                                             | A v -> Y ^  | XNOR2X4TR | 0.060 |   0.566 |   -0.014 | 
     | U302                                             | B ^ -> Y v  | XNOR2X4TR | 0.055 |   0.621 |    0.041 | 
     | U386                                             | A v -> Y ^  | NAND2X1TR | 0.046 |   0.667 |    0.088 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG81_S3  | D ^         | DFFQX1TR  | 0.000 |   0.667 |    0.088 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 549: MET Hold Check with Pin clk_r_REG127_S2/CK 
Endpoint:   clk_r_REG127_S2/D                                  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.689
  Slack Time                    0.584
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2 | CK ^        |             |       |   0.010 |   -0.573 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2 | CK ^ -> Q ^ | DFFQX4TR    | 0.330 |   0.341 |   -0.243 | 
     | U514                                             | A ^ -> Y v  | INVX1TR     | 0.044 |   0.385 |   -0.199 | 
     | U513                                             | A1 v -> Y ^ | OAI22X1TR   | 0.123 |   0.508 |   -0.075 | 
     | U293                                             | B ^ -> Y v  | NAND2X1TR   | 0.071 |   0.580 |   -0.004 | 
     | U291                                             | B0 v -> Y ^ | OAI2BB1X2TR | 0.072 |   0.651 |    0.068 | 
     | U1045                                            | A ^ -> Y v  | XNOR2X1TR   | 0.038 |   0.689 |    0.106 | 
     | clk_r_REG127_S2                                  | D v         | DFFQX1TR    | 0.000 |   0.689 |    0.106 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 550: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG45_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG45_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG414_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.691
  Slack Time                    0.587
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG414_S2 | CK ^         |            |       |   0.010 |   -0.577 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG414_S2 | CK ^ -> Q ^  | DFFQX4TR   | 0.317 |   0.327 |   -0.260 | 
     | U451                                             | A ^ -> Y v   | INVX1TR    | 0.068 |   0.395 |   -0.192 | 
     | U738                                             | A1 v -> Y ^  | OAI22X4TR  | 0.080 |   0.475 |   -0.112 | 
     | U875                                             | B ^ -> S ^   | CMPR22X2TR | 0.065 |   0.540 |   -0.047 | 
     | U923                                             | CI ^ -> CO ^ | ADDFHX2TR  | 0.107 |   0.647 |    0.060 | 
     | U580                                             | B ^ -> Y v   | NAND2X1TR  | 0.044 |   0.691 |    0.104 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG45_S3  | D v          | DFFQX1TR   | 0.000 |   0.691 |    0.104 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 551: MET Hold Check with Pin clk_r_REG188_S3/CK 
Endpoint:   clk_r_REG188_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.698
  Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.456 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.385 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^ | CLKINVX6TR | 0.117 |   0.322 |   -0.268 | 
     | PLACEDFE_OFC190_reset | A ^ -> Y v | INVX2TR    | 0.118 |   0.440 |   -0.149 | 
     | PLACEDFE_OFC193_reset | A v -> Y v | BUFX3TR    | 0.151 |   0.591 |    0.001 | 
     | U1574                 | B v -> Y v | AND2X2TR   | 0.107 |   0.698 |    0.108 | 
     | clk_r_REG188_S3       | D v        | DFFQX1TR   | 0.000 |   0.698 |    0.108 | 
     +------------------------------------------------------------------------------+ 
Path 552: MET Hold Check with Pin clk_r_REG128_S1/CK 
Endpoint:   clk_r_REG128_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG212_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.685
  Slack Time                    0.595
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +--------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                 |             |             |       |  Time   |   Time   | 
     |-----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG212_S3 | CK ^        |             |       |   0.016 |   -0.579 | 
     | clk_r_REG212_S3 | CK ^ -> Q ^ | DFFQX1TR    | 0.244 |   0.260 |   -0.335 | 
     | U143            | AN ^ -> Y ^ | NOR2BX1TR   | 0.133 |   0.393 |   -0.202 | 
     | U866            | B ^ -> Y v  | NAND2X1TR   | 0.054 |   0.446 |   -0.149 | 
     | U267            | A v -> Y ^  | INVX1TR     | 0.052 |   0.498 |   -0.097 | 
     | U362            | B0 ^ -> Y v | AOI21X1TR   | 0.044 |   0.542 |   -0.053 | 
     | U361            | B v -> Y v  | CLKXOR2X2TR | 0.143 |   0.684 |    0.089 | 
     | clk_r_REG128_S1 | D v         | DFFQX1TR    | 0.001 |   0.685 |    0.090 | 
     +--------------------------------------------------------------------------+ 
Path 553: MET Hold Check with Pin clk_r_REG233_S3/CK 
Endpoint:   clk_r_REG233_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.707
  Slack Time                    0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |   -0.468 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |   -0.397 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^ | CLKINVX6TR | 0.117 |   0.322 |   -0.280 | 
     | PLACEDFE_OFC190_reset | A ^ -> Y v | INVX2TR    | 0.118 |   0.440 |   -0.161 | 
     | PLACEDFE_OFC193_reset | A v -> Y v | BUFX3TR    | 0.151 |   0.591 |   -0.011 | 
     | U591                  | A v -> Y v | AND2X1TR   | 0.116 |   0.707 |    0.106 | 
     | clk_r_REG233_S3       | D v        | DFFQX1TR   | 0.000 |   0.707 |    0.106 | 
     +------------------------------------------------------------------------------+ 
Path 554: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG73_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG73_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.698
  Slack Time                    0.603
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^        |             |       |   0.010 |   -0.593 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^ -> Q ^ | DFFQX4TR    | 0.322 |   0.332 |   -0.271 | 
     | U190                                             | A ^ -> Y ^  | XNOR2X1TR   | 0.110 |   0.442 |   -0.161 | 
     | U1020                                            | B1 ^ -> Y v | OAI22X2TR   | 0.076 |   0.518 |   -0.085 | 
     | U523                                             | A v -> Y ^  | CLKINVX1TR  | 0.054 |   0.572 |   -0.031 | 
     | U68                                              | B1 ^ -> Y v | OAI2BB2XLTR | 0.067 |   0.640 |    0.036 | 
     | U1022                                            | B v -> Y ^  | NAND2X1TR   | 0.058 |   0.698 |    0.094 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG73_S3  | D ^         | DFFQX1TR    | 0.000 |   0.698 |    0.094 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 555: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG180_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG180_S3/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.715
  Slack Time                    0.608
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2 | CK ^        |             |       |   0.007 |   -0.601 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2 | CK ^ -> Q ^ | DFFQX4TR    | 0.319 |   0.326 |   -0.282 | 
     | U442                                             | A ^ -> Y v  | INVX1TR     | 0.039 |   0.365 |   -0.243 | 
     | U914                                             | A1 v -> Y ^ | OAI22X1TR   | 0.114 |   0.479 |   -0.129 | 
     | U160                                             | B ^ -> Y v  | NAND2X1TR   | 0.057 |   0.536 |   -0.072 | 
     | U135                                             | B v -> Y v  | CLKAND2X2TR | 0.087 |   0.623 |    0.015 | 
     | U263                                             | A v -> Y ^  | INVX2TR     | 0.052 |   0.674 |    0.066 | 
     | U703                                             | A0 ^ -> Y v | AOI21X1TR   | 0.041 |   0.715 |    0.107 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG180_S3 | D v         | DFFQX1TR    | 0.000 |   0.715 |    0.107 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 556: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.715
  Slack Time                    0.609
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | CK ^        |            |       |   0.010 |   -0.598 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | CK ^ -> Q v | DFFQX4TR   | 0.322 |   0.332 |   -0.276 | 
     | U753                                             | A v -> Y ^  | CLKINVX2TR | 0.060 |   0.392 |   -0.217 | 
     | U171                                             | A1 ^ -> Y v | OAI22X2TR  | 0.049 |   0.441 |   -0.167 | 
     | U698                                             | B v -> S ^  | CMPR22X2TR | 0.052 |   0.493 |   -0.115 | 
     | U148                                             | CI ^ -> S ^ | ADDFHX2TR  | 0.111 |   0.604 |   -0.004 | 
     | U367                                             | A ^ -> Y v  | NOR2X2TR   | 0.036 |   0.641 |    0.032 | 
     | U366                                             | A v -> Y ^  | INVX2TR    | 0.038 |   0.679 |    0.070 | 
     | U583                                             | A ^ -> Y v  | NAND2X1TR  | 0.037 |   0.715 |    0.107 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3  | D v         | DFFQX1TR   | 0.000 |   0.715 |    0.107 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 557: MET Hold Check with Pin clk_r_REG179_S3/CK 
Endpoint:   clk_r_REG179_S3/D                                  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.714
  Slack Time                    0.609
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2 | CK ^        |             |       |   0.007 |   -0.602 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2 | CK ^ -> Q ^ | DFFQX4TR    | 0.319 |   0.326 |   -0.283 | 
     | U442                                             | A ^ -> Y v  | INVX1TR     | 0.039 |   0.365 |   -0.243 | 
     | U914                                             | A1 v -> Y ^ | OAI22X1TR   | 0.114 |   0.479 |   -0.130 | 
     | U160                                             | B ^ -> Y v  | NAND2X1TR   | 0.057 |   0.536 |   -0.073 | 
     | U135                                             | B v -> Y v  | CLKAND2X2TR | 0.087 |   0.623 |    0.014 | 
     | U263                                             | A v -> Y ^  | INVX2TR     | 0.052 |   0.674 |    0.066 | 
     | U1107                                            | A ^ -> Y v  | XNOR2X1TR   | 0.039 |   0.714 |    0.105 | 
     | clk_r_REG179_S3                                  | D v         | DFFQX1TR    | 0.000 |   0.714 |    0.105 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 558: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG72_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG72_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.705
  Slack Time                    0.612
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^        |             |       |   0.010 |   -0.602 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^ -> Q ^ | DFFQX4TR    | 0.322 |   0.332 |   -0.280 | 
     | U190                                             | A ^ -> Y ^  | XNOR2X1TR   | 0.110 |   0.442 |   -0.170 | 
     | U1020                                            | B1 ^ -> Y v | OAI22X2TR   | 0.076 |   0.518 |   -0.094 | 
     | U523                                             | A v -> Y ^  | CLKINVX1TR  | 0.054 |   0.572 |   -0.040 | 
     | U68                                              | B1 ^ -> Y v | OAI2BB2XLTR | 0.067 |   0.640 |    0.027 | 
     | U333                                             | B v -> Y ^  | NOR2X1TR    | 0.066 |   0.705 |    0.093 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG72_S3  | D ^         | DFFQX1TR    | 0.000 |   0.705 |    0.093 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 559: MET Hold Check with Pin clk_r_REG159_S3/CK 
Endpoint:   clk_r_REG159_S3/D                                  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.726
  Slack Time                    0.620
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2 | CK ^        |            |       |   0.010 |   -0.609 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2 | CK ^ -> Q ^ | DFFQX4TR   | 0.319 |   0.329 |   -0.291 | 
     | U510                                             | B ^ -> Y v  | NAND2BX1TR | 0.043 |   0.372 |   -0.248 | 
     | U939                                             | A v -> Y ^  | INVX1TR    | 0.044 |   0.416 |   -0.203 | 
     | U544                                             | B ^ -> Y v  | NAND2X1TR  | 0.035 |   0.452 |   -0.168 | 
     | U543                                             | A1 v -> Y ^ | OAI21X1TR  | 0.124 |   0.576 |   -0.044 | 
     | U945                                             | A0 ^ -> Y v | AOI21X1TR  | 0.066 |   0.642 |    0.023 | 
     | U239                                             | A v -> Y ^  | INVX2TR    | 0.046 |   0.688 |    0.069 | 
     | U1091                                            | A ^ -> Y v  | XNOR2X1TR  | 0.037 |   0.726 |    0.106 | 
     | clk_r_REG159_S3                                  | D v         | DFFQX1TR   | 0.000 |   0.726 |    0.106 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 560: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG86_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG86_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.709
  Slack Time                    0.621
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | CK ^         |            |       |   0.010 |   -0.610 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | CK ^ -> Q v  | DFFQX4TR   | 0.322 |   0.332 |   -0.288 | 
     | U753                                             | A v -> Y ^   | CLKINVX2TR | 0.060 |   0.392 |   -0.229 | 
     | U171                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.049 |   0.441 |   -0.179 | 
     | U698                                             | B v -> S ^   | CMPR22X2TR | 0.052 |   0.493 |   -0.127 | 
     | U148                                             | CI ^ -> CO ^ | ADDFHX2TR  | 0.110 |   0.603 |   -0.018 | 
     | U1089                                            | B ^ -> Y v   | NOR2X1TR   | 0.044 |   0.648 |    0.027 | 
     | U387                                             | B v -> Y ^   | NOR2X1TR   | 0.061 |   0.709 |    0.088 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG86_S3  | D ^          | DFFQX1TR   | 0.000 |   0.709 |    0.088 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 561: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG115_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG115_S3/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.728
  Slack Time                    0.621
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | CK ^        |            |       |   0.007 |   -0.614 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | CK ^ -> Q v | DFFQX4TR   | 0.319 |   0.325 |   -0.295 | 
     | U274                                             | A v -> Y ^  | INVX1TR    | 0.074 |   0.399 |   -0.222 | 
     | U900                                             | A1 ^ -> Y v | OAI22X2TR  | 0.053 |   0.452 |   -0.169 | 
     | U904                                             | B v -> S ^  | CMPR22X2TR | 0.058 |   0.510 |   -0.111 | 
     | U1009                                            | CI ^ -> S ^ | ADDFHX2TR  | 0.108 |   0.618 |   -0.002 | 
     | U265                                             | B ^ -> Y ^  | OR2X4TR    | 0.077 |   0.695 |    0.075 | 
     | U1108                                            | A ^ -> Y v  | NAND2X1TR  | 0.032 |   0.728 |    0.107 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG115_S3 | D v         | DFFQX1TR   | 0.000 |   0.728 |    0.107 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 562: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG160_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG160_S3/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.730
  Slack Time                    0.623
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2 | CK ^        |            |       |   0.010 |   -0.613 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2 | CK ^ -> Q ^ | DFFQX4TR   | 0.319 |   0.329 |   -0.294 | 
     | U510                                             | B ^ -> Y v  | NAND2BX1TR | 0.043 |   0.372 |   -0.251 | 
     | U939                                             | A v -> Y ^  | INVX1TR    | 0.044 |   0.416 |   -0.207 | 
     | U544                                             | B ^ -> Y v  | NAND2X1TR  | 0.035 |   0.452 |   -0.171 | 
     | U543                                             | A1 v -> Y ^ | OAI21X1TR  | 0.124 |   0.576 |   -0.047 | 
     | U945                                             | A0 ^ -> Y v | AOI21X1TR  | 0.066 |   0.642 |    0.019 | 
     | U239                                             | A v -> Y ^  | INVX2TR    | 0.046 |   0.688 |    0.065 | 
     | U1093                                            | A0 ^ -> Y v | AOI21X1TR  | 0.042 |   0.730 |    0.107 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG160_S3 | D v         | DFFQX1TR   | 0.000 |   0.730 |    0.108 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 563: MET Hold Check with Pin clk_r_REG157_S3/CK 
Endpoint:   clk_r_REG157_S3/D                                  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.112
  Arrival Time                  0.736
  Slack Time                    0.624
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^        |            |       |   0.010 |   -0.614 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^ -> Q ^ | DFFQX4TR   | 0.322 |   0.332 |   -0.292 | 
     | U1064                                            | A ^ -> Y v  | CLKINVX2TR | 0.049 |   0.381 |   -0.243 | 
     | U1065                                            | A1 v -> Y ^ | OAI22X1TR  | 0.131 |   0.512 |   -0.112 | 
     | U133                                             | B ^ -> Y ^  | OR2X4TR    | 0.107 |   0.618 |   -0.006 | 
     | U1068                                            | A1 ^ -> Y v | AOI21X4TR  | 0.037 |   0.655 |    0.031 | 
     | U1072                                            | A v -> Y ^  | INVX2TR    | 0.049 |   0.704 |    0.080 | 
     | U1074                                            | A ^ -> Y v  | XNOR2X1TR  | 0.032 |   0.736 |    0.112 | 
     | clk_r_REG157_S3                                  | D v         | DFFQX1TR   | 0.000 |   0.736 |    0.112 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 564: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG90_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG90_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.111
  Arrival Time                  0.739
  Slack Time                    0.629
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2 | CK ^         |           |       |   0.010 |   -0.618 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2 | CK ^ -> Q ^  | DFFQX4TR  | 0.327 |   0.337 |   -0.291 | 
     | U494                                             | A ^ -> Y v   | XNOR2X1TR | 0.066 |   0.403 |   -0.225 | 
     | U153                                             | A1 v -> Y ^  | OAI22X1TR | 0.102 |   0.505 |   -0.123 | 
     | U917                                             | CI ^ -> S ^  | ADDFHX2TR | 0.121 |   0.626 |   -0.002 | 
     | U916                                             | CI ^ -> CO ^ | ADDFHX4TR | 0.087 |   0.714 |    0.085 | 
     | U335                                             | A ^ -> Y v   | NOR2X1TR  | 0.025 |   0.739 |    0.111 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG90_S3  | D v          | DFFQX1TR  | 0.000 |   0.739 |    0.111 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 565: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG88_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG88_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.739
  Slack Time                    0.631
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | CK ^         |            |       |   0.010 |   -0.620 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | CK ^ -> Q v  | DFFQX4TR   | 0.322 |   0.332 |   -0.299 | 
     | U753                                             | A v -> Y ^   | CLKINVX2TR | 0.060 |   0.392 |   -0.239 | 
     | U171                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.049 |   0.441 |   -0.189 | 
     | U698                                             | B v -> S v   | CMPR22X2TR | 0.067 |   0.508 |   -0.123 | 
     | U148                                             | CI v -> CO v | ADDFHX2TR  | 0.121 |   0.629 |   -0.002 | 
     | U65                                              | B v -> Y ^   | NAND2X1TR  | 0.067 |   0.695 |    0.064 | 
     | U388                                             | A1 ^ -> Y v  | OAI21X1TR  | 0.044 |   0.739 |    0.108 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG88_S3  | D v          | DFFQX1TR   | 0.000 |   0.739 |    0.108 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 566: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG91_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG91_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.741
  Slack Time                    0.632
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2 | CK ^         |           |       |   0.010 |   -0.622 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2 | CK ^ -> Q ^  | DFFQX4TR  | 0.327 |   0.337 |   -0.295 | 
     | U494                                             | A ^ -> Y v   | XNOR2X1TR | 0.066 |   0.403 |   -0.229 | 
     | U153                                             | A1 v -> Y ^  | OAI22X1TR | 0.102 |   0.505 |   -0.127 | 
     | U917                                             | CI ^ -> S ^  | ADDFHX2TR | 0.121 |   0.626 |   -0.006 | 
     | U916                                             | CI ^ -> CO ^ | ADDFHX4TR | 0.087 |   0.714 |    0.081 | 
     | U582                                             | A ^ -> Y v   | NAND2X1TR | 0.028 |   0.741 |    0.109 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG91_S3  | D v          | DFFQX4TR  | 0.000 |   0.741 |    0.109 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 567: MET Hold Check with Pin clk_r_REG6_S3/CK 
Endpoint:   clk_r_REG6_S3/D                                    (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.745
  Slack Time                    0.640
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2 | CK ^        |             |       |   0.010 |   -0.629 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2 | CK ^ -> Q v | DFFQX4TR    | 0.333 |   0.343 |   -0.296 | 
     | U514                                             | A v -> Y ^  | INVX1TR     | 0.069 |   0.413 |   -0.227 | 
     | U513                                             | A1 ^ -> Y v | OAI22X1TR   | 0.062 |   0.475 |   -0.165 | 
     | U293                                             | B v -> Y ^  | NAND2X1TR   | 0.093 |   0.567 |   -0.073 | 
     | U291                                             | B0 ^ -> Y v | OAI2BB1X2TR | 0.052 |   0.619 |   -0.020 | 
     | U403                                             | A0 v -> Y ^ | AOI21X1TR   | 0.090 |   0.709 |    0.070 | 
     | U329                                             | A ^ -> Y v  | XOR2X1TR    | 0.036 |   0.745 |    0.106 | 
     | clk_r_REG6_S3                                    | D v         | DFFQX1TR    | 0.000 |   0.745 |    0.106 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 568: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_0_clk_r_
REG113_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_0_clk_r_REG113_S3/D (^) checked 
with  leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2/Q     (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.726
  Slack Time                    0.641
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                    |              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2   | CK ^         |            |       |   0.007 |   -0.634 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2   | CK ^ -> Q v  | DFFQX4TR   | 0.319 |   0.325 |   -0.316 | 
     | U274                                               | A v -> Y ^   | INVX1TR    | 0.074 |   0.399 |   -0.242 | 
     | U900                                               | A1 ^ -> Y v  | OAI22X2TR  | 0.053 |   0.452 |   -0.189 | 
     | U904                                               | B v -> S ^   | CMPR22X2TR | 0.058 |   0.510 |   -0.131 | 
     | U1009                                              | CI ^ -> CO ^ | ADDFHX2TR  | 0.102 |   0.612 |   -0.029 | 
     | U586                                               | B ^ -> Y v   | NOR2X1TR   | 0.045 |   0.657 |    0.016 | 
     | U51                                                | A v -> Y ^   | NOR2X1TR   | 0.069 |   0.726 |    0.085 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_0_clk_r_REG113_ | D ^          | DFFQX1TR   | 0.000 |   0.726 |    0.085 | 
     | S3                                                 |              |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 569: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG75_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG75_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.749
  Slack Time                    0.642
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^        |           |       |   0.010 |   -0.632 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^ -> Q ^ | DFFQX4TR  | 0.322 |   0.332 |   -0.310 | 
     | U840                                             | A ^ -> Y v  | XNOR2X1TR | 0.069 |   0.401 |   -0.242 | 
     | U842                                             | A1 v -> Y ^ | OAI22X1TR | 0.111 |   0.512 |   -0.131 | 
     | U380                                             | CI ^ -> S ^ | ADDFHX2TR | 0.114 |   0.626 |   -0.017 | 
     | U374                                             | CI ^ -> S ^ | ADDFHX2TR | 0.094 |   0.719 |    0.077 | 
     | U373                                             | A ^ -> Y v  | NOR2X1TR  | 0.030 |   0.749 |    0.107 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG75_S3  | D v         | DFFQX1TR  | 0.000 |   0.749 |    0.107 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 570: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG76_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG76_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.751
  Slack Time                    0.644
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^         |           |       |   0.010 |   -0.634 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^ -> Q ^  | DFFQX4TR  | 0.322 |   0.332 |   -0.312 | 
     | U840                                             | A ^ -> Y v   | XNOR2X1TR | 0.069 |   0.401 |   -0.243 | 
     | U842                                             | A1 v -> Y ^  | OAI22X1TR | 0.111 |   0.512 |   -0.132 | 
     | U380                                             | CI ^ -> S ^  | ADDFHX2TR | 0.114 |   0.626 |   -0.019 | 
     | U374                                             | CI ^ -> CO ^ | ADDFHX2TR | 0.095 |   0.721 |    0.076 | 
     | U858                                             | B ^ -> Y v   | NOR2X1TR  | 0.030 |   0.751 |    0.107 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG76_S3  | D v          | DFFQX1TR  | 0.000 |   0.751 |    0.107 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 571: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG77_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG77_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.751
  Slack Time                    0.645
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^         |           |       |   0.010 |   -0.635 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^ -> Q ^  | DFFQX4TR  | 0.322 |   0.332 |   -0.312 | 
     | U840                                             | A ^ -> Y v   | XNOR2X1TR | 0.069 |   0.401 |   -0.244 | 
     | U842                                             | A1 v -> Y ^  | OAI22X1TR | 0.111 |   0.512 |   -0.133 | 
     | U380                                             | CI ^ -> S ^  | ADDFHX2TR | 0.114 |   0.626 |   -0.019 | 
     | U374                                             | CI ^ -> CO ^ | ADDFHX2TR | 0.095 |   0.721 |    0.076 | 
     | U328                                             | A ^ -> Y v   | NAND2X1TR | 0.030 |   0.751 |    0.106 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG77_S3  | D v          | DFFQX1TR  | 0.000 |   0.751 |    0.106 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 572: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG83_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG83_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.719
  Slack Time                    0.645
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2 | CK ^        |            |       |   0.010 |   -0.635 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2 | CK ^ -> Q v | DFFQX4TR   | 0.326 |   0.336 |   -0.309 | 
     | U510                                             | B v -> Y ^  | NAND2BX1TR | 0.068 |   0.404 |   -0.241 | 
     | U939                                             | A ^ -> Y v  | INVX1TR    | 0.027 |   0.431 |   -0.214 | 
     | U544                                             | B v -> Y ^  | NAND2X1TR  | 0.053 |   0.484 |   -0.161 | 
     | U543                                             | A1 ^ -> Y v | OAI21X1TR  | 0.058 |   0.542 |   -0.103 | 
     | U945                                             | A0 v -> Y ^ | AOI21X1TR  | 0.118 |   0.660 |    0.015 | 
     | U949                                             | A1 ^ -> Y v | OAI21X1TR  | 0.059 |   0.719 |    0.074 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG83_S3  | D v         | DFFHQX1TR  | 0.000 |   0.719 |    0.074 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 573: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG120_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG120_S3/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.110
  Arrival Time                  0.756
  Slack Time                    0.646
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2 | CK ^         |           |       |   0.007 |   -0.639 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2 | CK ^ -> Q ^  | DFFQX4TR  | 0.319 |   0.326 |   -0.320 | 
     | U785                                             | A ^ -> Y v   | XNOR2X1TR | 0.067 |   0.393 |   -0.253 | 
     | U155                                             | A1 v -> Y ^  | OAI22X1TR | 0.117 |   0.510 |   -0.136 | 
     | U144                                             | CI ^ -> S ^  | ADDFHX2TR | 0.114 |   0.624 |   -0.022 | 
     | U417                                             | CI ^ -> CO ^ | ADDFHX2TR | 0.103 |   0.727 |    0.081 | 
     | U585                                             | B ^ -> Y v   | NOR2X2TR  | 0.028 |   0.756 |    0.110 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG120_S3 | D v          | DFFQX1TR  | 0.000 |   0.756 |    0.110 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 574: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG47_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG47_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG405_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.110
  Arrival Time                  0.757
  Slack Time                    0.647
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG405_S2 | CK ^         |           |       |   0.007 |   -0.640 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG405_S2 | CK ^ -> Q v  | DFFQX1TR  | 0.294 |   0.301 |   -0.345 | 
     | U210                                             | A v -> Y ^   | INVX4TR   | 0.111 |   0.412 |   -0.235 | 
     | U728                                             | B1 ^ -> Y v  | OAI22X4TR | 0.069 |   0.481 |   -0.165 | 
     | U1037                                            | B v -> S ^   | ADDFHX2TR | 0.160 |   0.641 |   -0.006 | 
     | U1041                                            | CI ^ -> CO ^ | ADDFHX4TR | 0.090 |   0.731 |    0.084 | 
     | U1043                                            | B ^ -> Y v   | NAND2X1TR | 0.026 |   0.757 |    0.110 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG47_S3  | D v          | DFFQX1TR  | 0.000 |   0.757 |    0.110 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 575: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG43_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG43_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.740
  Slack Time                    0.649
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2 | CK ^        |             |       |   0.010 |   -0.638 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2 | CK ^ -> Q v | DFFQX4TR    | 0.333 |   0.343 |   -0.305 | 
     | U514                                             | A v -> Y ^  | INVX1TR     | 0.069 |   0.413 |   -0.236 | 
     | U513                                             | A1 ^ -> Y v | OAI22X1TR   | 0.062 |   0.475 |   -0.174 | 
     | U293                                             | B v -> Y ^  | NAND2X1TR   | 0.093 |   0.567 |   -0.081 | 
     | U291                                             | B0 ^ -> Y v | OAI2BB1X2TR | 0.052 |   0.619 |   -0.029 | 
     | U292                                             | A v -> Y ^  | INVX2TR     | 0.044 |   0.663 |    0.014 | 
     | U927                                             | A1 ^ -> Y v | OAI21X2TR   | 0.048 |   0.711 |    0.063 | 
     | U1046                                            | A v -> Y ^  | INVX2TR     | 0.029 |   0.740 |    0.091 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG43_S3  | D ^         | DFFQX1TR    | 0.000 |   0.740 |    0.091 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 576: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG74_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG74_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.753
  Slack Time                    0.649
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^        |           |       |   0.010 |   -0.639 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^ -> Q ^ | DFFQX4TR  | 0.322 |   0.332 |   -0.317 | 
     | U840                                             | A ^ -> Y v  | XNOR2X1TR | 0.069 |   0.401 |   -0.248 | 
     | U842                                             | A1 v -> Y ^ | OAI22X1TR | 0.111 |   0.512 |   -0.137 | 
     | U380                                             | CI ^ -> S ^ | ADDFHX2TR | 0.114 |   0.626 |   -0.023 | 
     | U374                                             | CI ^ -> S ^ | ADDFHX2TR | 0.094 |   0.719 |    0.070 | 
     | U1047                                            | A ^ -> Y v  | NAND2X1TR | 0.034 |   0.753 |    0.104 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG74_S3  | D v         | DFFQX1TR  | 0.000 |   0.753 |    0.104 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 577: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG48_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG48_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG405_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.759
  Slack Time                    0.652
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG405_S2 | CK ^         |           |       |   0.007 |   -0.645 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG405_S2 | CK ^ -> Q v  | DFFQX1TR  | 0.294 |   0.301 |   -0.351 | 
     | U210                                             | A v -> Y ^   | INVX4TR   | 0.111 |   0.412 |   -0.240 | 
     | U728                                             | B1 ^ -> Y v  | OAI22X4TR | 0.069 |   0.481 |   -0.171 | 
     | U1037                                            | B v -> S ^   | ADDFHX2TR | 0.160 |   0.641 |   -0.011 | 
     | U1041                                            | CI ^ -> CO ^ | ADDFHX4TR | 0.090 |   0.731 |    0.079 | 
     | U1042                                            | B ^ -> Y v   | NOR2X1TR  | 0.028 |   0.759 |    0.107 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG48_S3  | D v          | DFFQX1TR  | 0.000 |   0.759 |    0.107 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 578: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG119_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG119_S3/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.762
  Slack Time                    0.654
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2 | CK ^         |           |       |   0.007 |   -0.647 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2 | CK ^ -> Q ^  | DFFQX4TR  | 0.319 |   0.326 |   -0.328 | 
     | U785                                             | A ^ -> Y v   | XNOR2X1TR | 0.067 |   0.393 |   -0.262 | 
     | U155                                             | A1 v -> Y ^  | OAI22X1TR | 0.117 |   0.510 |   -0.145 | 
     | U144                                             | CI ^ -> S ^  | ADDFHX2TR | 0.114 |   0.624 |   -0.030 | 
     | U417                                             | CI ^ -> CO ^ | ADDFHX2TR | 0.103 |   0.727 |    0.073 | 
     | U1105                                            | A ^ -> Y v   | NAND2X1TR | 0.035 |   0.762 |    0.108 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG119_S3 | D v          | DFFQX1TR  | 0.000 |   0.762 |    0.108 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 579: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG79_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG79_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.765
  Slack Time                    0.658
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                  |              |             |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^         |             |       |   0.010 |   -0.648 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^ -> Q ^  | DFFQX4TR    | 0.322 |   0.332 |   -0.326 | 
     | U840                                             | A ^ -> Y v   | XNOR2X1TR   | 0.069 |   0.401 |   -0.257 | 
     | U842                                             | A1 v -> Y ^  | OAI22X1TR   | 0.111 |   0.512 |   -0.146 | 
     | U380                                             | CI ^ -> CO ^ | ADDFHX2TR   | 0.125 |   0.637 |   -0.021 | 
     | U525                                             | B ^ -> Y v   | NAND2BX1TR  | 0.045 |   0.682 |    0.023 | 
     | U416                                             | B0 v -> Y ^  | OAI2BB1X2TR | 0.052 |   0.734 |    0.075 | 
     | U49                                              | A ^ -> Y v   | NAND2X1TR   | 0.032 |   0.765 |    0.107 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG79_S3  | D v          | DFFQX1TR    | 0.000 |   0.765 |    0.107 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 580: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG78_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG78_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.767
  Slack Time                    0.660
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                  |              |             |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^         |             |       |   0.010 |   -0.650 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^ -> Q ^  | DFFQX4TR    | 0.322 |   0.332 |   -0.328 | 
     | U840                                             | A ^ -> Y v   | XNOR2X1TR   | 0.069 |   0.401 |   -0.259 | 
     | U842                                             | A1 v -> Y ^  | OAI22X1TR   | 0.111 |   0.512 |   -0.148 | 
     | U380                                             | CI ^ -> CO ^ | ADDFHX2TR   | 0.125 |   0.637 |   -0.023 | 
     | U525                                             | B ^ -> Y v   | NAND2BX1TR  | 0.045 |   0.682 |    0.022 | 
     | U416                                             | B0 v -> Y ^  | OAI2BB1X2TR | 0.052 |   0.734 |    0.074 | 
     | U581                                             | B ^ -> Y v   | NOR2X1TR    | 0.033 |   0.767 |    0.107 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG78_S3  | D v          | DFFQX1TR    | 0.000 |   0.767 |    0.107 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 581: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_1_clk_r_
REG113_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_1_clk_r_REG113_S3/D (v) checked 
with  leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2/Q     (^) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.772
  Slack Time                    0.668
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2   | CK ^        |            |       |   0.007 |   -0.661 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2   | CK ^ -> Q ^ | DFFQX4TR   | 0.308 |   0.315 |   -0.353 | 
     | U274                                               | A ^ -> Y v  | INVX1TR    | 0.049 |   0.364 |   -0.304 | 
     | U900                                               | A1 v -> Y ^ | OAI22X2TR  | 0.094 |   0.457 |   -0.211 | 
     | U904                                               | B ^ -> S v  | CMPR22X2TR | 0.039 |   0.496 |   -0.172 | 
     | U1009                                              | CI v -> S v | ADDFHX2TR  | 0.119 |   0.615 |   -0.053 | 
     | U107                                               | A v -> Y ^  | INVX2TR    | 0.033 |   0.648 |   -0.020 | 
     | U264                                               | A ^ -> Y ^  | OR2X2TR    | 0.074 |   0.723 |    0.055 | 
     | U413                                               | C ^ -> Y v  | NAND3X2TR  | 0.049 |   0.772 |    0.104 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_1_clk_r_REG113_ | D v         | DFFQX1TR   | 0.000 |   0.772 |    0.104 | 
     | S3                                                 |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 582: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_4_clk_r_
REG118_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_4_clk_r_REG118_S3/D (v) checked 
with  leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2/Q     (^) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.102
  Arrival Time                  0.771
  Slack Time                    0.668
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2   | CK ^        |           |       |   0.007 |   -0.662 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2   | CK ^ -> Q ^ | DFFQX4TR  | 0.319 |   0.326 |   -0.343 | 
     | U785                                               | A ^ -> Y v  | XNOR2X1TR | 0.067 |   0.393 |   -0.276 | 
     | U155                                               | A1 v -> Y ^ | OAI22X1TR | 0.117 |   0.510 |   -0.159 | 
     | U144                                               | CI ^ -> S ^ | ADDFHX2TR | 0.114 |   0.624 |   -0.044 | 
     | U417                                               | CI ^ -> S ^ | ADDFHX2TR | 0.096 |   0.720 |    0.052 | 
     | U529                                               | B ^ -> Y v  | NAND2X1TR | 0.051 |   0.771 |    0.102 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_4_clk_r_REG118_ | D v         | DFFQX1TR  | 0.000 |   0.771 |    0.102 | 
     | S3                                                 |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 583: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG94_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG94_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.777
  Slack Time                    0.669
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | CK ^        |           |       |   0.010 |   -0.659 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | CK ^ -> Q ^ | DFFQX4TR  | 0.313 |   0.323 |   -0.346 | 
     | U287                                             | A ^ -> Y ^  | XNOR2X1TR | 0.085 |   0.408 |   -0.261 | 
     | U1086                                            | B0 ^ -> Y v | OAI22X1TR | 0.064 |   0.472 |   -0.197 | 
     | U615                                             | A v -> Y ^  | XOR2X2TR  | 0.068 |   0.540 |   -0.129 | 
     | U614                                             | A ^ -> Y v  | XNOR2X2TR | 0.041 |   0.581 |   -0.088 | 
     | U406                                             | C v -> Y v  | XOR3X2TR  | 0.112 |   0.693 |    0.024 | 
     | U70                                              | A v -> Y ^  | NAND2X1TR | 0.054 |   0.747 |    0.078 | 
     | U1088                                            | B ^ -> Y v  | NAND2X1TR | 0.030 |   0.777 |    0.108 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG94_S3  | D v         | DFFQX1TR  | 0.000 |   0.777 |    0.108 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 584: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG92_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG92_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG456_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.784
  Slack Time                    0.678
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG456_S2 | CK ^         |            |       |   0.010 |   -0.667 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG456_S2 | CK ^ -> Q v  | DFFQX2TR   | 0.349 |   0.359 |   -0.319 | 
     | U496                                             | A v -> Y ^   | INVX1TR    | 0.065 |   0.424 |   -0.254 | 
     | U495                                             | A1 ^ -> Y v  | OAI22X1TR  | 0.064 |   0.488 |   -0.189 | 
     | U921                                             | B v -> CO v  | CMPR22X2TR | 0.109 |   0.597 |   -0.081 | 
     | U663                                             | A v -> Y ^   | XNOR2X4TR  | 0.055 |   0.652 |   -0.026 | 
     | U236                                             | CI ^ -> CO ^ | ADDFHX2TR  | 0.101 |   0.753 |    0.075 | 
     | U702                                             | B ^ -> Y v   | NAND2X1TR  | 0.031 |   0.784 |    0.107 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG92_S3  | D v          | DFFQX1TR   | 0.000 |   0.784 |    0.107 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 585: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG93_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG93_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG456_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.107
  Arrival Time                  0.784
  Slack Time                    0.678
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG456_S2 | CK ^         |            |       |   0.010 |   -0.668 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG456_S2 | CK ^ -> Q v  | DFFQX2TR   | 0.349 |   0.359 |   -0.319 | 
     | U496                                             | A v -> Y ^   | INVX1TR    | 0.065 |   0.424 |   -0.254 | 
     | U495                                             | A1 ^ -> Y v  | OAI22X1TR  | 0.064 |   0.488 |   -0.190 | 
     | U921                                             | B v -> CO v  | CMPR22X2TR | 0.109 |   0.597 |   -0.081 | 
     | U663                                             | A v -> Y ^   | XNOR2X4TR  | 0.055 |   0.652 |   -0.026 | 
     | U236                                             | CI ^ -> CO ^ | ADDFHX2TR  | 0.101 |   0.753 |    0.075 | 
     | U294                                             | A ^ -> Y v   | NOR2X1TR   | 0.031 |   0.784 |    0.107 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG93_S3  | D v          | DFFQX1TR   | 0.000 |   0.784 |    0.107 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 586: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_2_clk_r_
REG113_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_2_clk_r_REG113_S3/D (^) checked 
with  leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2/Q     (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.768
  Slack Time                    0.679
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                    |              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2   | CK ^         |            |       |   0.007 |   -0.672 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2   | CK ^ -> Q v  | DFFQX4TR   | 0.319 |   0.325 |   -0.353 | 
     | U274                                               | A v -> Y ^   | INVX1TR    | 0.074 |   0.399 |   -0.280 | 
     | U900                                               | A1 ^ -> Y v  | OAI22X2TR  | 0.053 |   0.452 |   -0.227 | 
     | U904                                               | B v -> S ^   | CMPR22X2TR | 0.058 |   0.510 |   -0.169 | 
     | U1009                                              | CI ^ -> CO ^ | ADDFHX2TR  | 0.102 |   0.612 |   -0.067 | 
     | U666                                               | B ^ -> Y v   | NAND2X1TR  | 0.052 |   0.663 |   -0.015 | 
     | U77                                                | A v -> Y ^   | CLKINVX2TR | 0.034 |   0.697 |    0.019 | 
     | U71                                                | A ^ -> Y v   | NAND2X1TR  | 0.028 |   0.726 |    0.047 | 
     | U356                                               | A v -> Y ^   | NAND2X1TR  | 0.042 |   0.768 |    0.089 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_2_clk_r_REG113_ | D ^          | DFFQX1TR   | 0.000 |   0.768 |    0.089 | 
     | S3                                                 |              |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 587: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG37_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG37_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.018
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.775
  Slack Time                    0.682
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2 | CK ^        |             |       |   0.010 |   -0.671 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2 | CK ^ -> Q v | DFFQX4TR    | 0.333 |   0.343 |   -0.338 | 
     | U514                                             | A v -> Y ^  | INVX1TR     | 0.069 |   0.413 |   -0.269 | 
     | U513                                             | A1 ^ -> Y v | OAI22X1TR   | 0.062 |   0.475 |   -0.207 | 
     | U293                                             | B v -> Y ^  | NAND2X1TR   | 0.093 |   0.567 |   -0.114 | 
     | U291                                             | B0 ^ -> Y v | OAI2BB1X2TR | 0.052 |   0.619 |   -0.062 | 
     | U292                                             | A v -> Y ^  | INVX2TR     | 0.044 |   0.663 |   -0.019 | 
     | U927                                             | A1 ^ -> Y v | OAI21X2TR   | 0.048 |   0.711 |    0.030 | 
     | U929                                             | A0 v -> Y ^ | AOI21X2TR   | 0.064 |   0.775 |    0.093 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG37_S3  | D ^         | DFFHQX2TR   | 0.000 |   0.775 |    0.093 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 588: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG89_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG89_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.797
  Slack Time                    0.687
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2 | CK ^        |           |       |   0.010 |   -0.677 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2 | CK ^ -> Q ^ | DFFQX4TR  | 0.327 |   0.337 |   -0.350 | 
     | U494                                             | A ^ -> Y v  | XNOR2X1TR | 0.066 |   0.403 |   -0.284 | 
     | U153                                             | A1 v -> Y ^ | OAI22X1TR | 0.102 |   0.505 |   -0.182 | 
     | U917                                             | CI ^ -> S ^ | ADDFHX2TR | 0.121 |   0.626 |   -0.061 | 
     | U916                                             | CI ^ -> S ^ | ADDFHX4TR | 0.093 |   0.719 |    0.032 | 
     | U317                                             | A ^ -> Y v  | NOR2X4TR  | 0.026 |   0.746 |    0.058 | 
     | U66                                              | A v -> Y ^  | INVX2TR   | 0.025 |   0.771 |    0.084 | 
     | U314                                             | A ^ -> Y v  | NAND2X1TR | 0.026 |   0.797 |    0.109 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG89_S3  | D v         | DFFQX1TR  | 0.000 |   0.797 |    0.109 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 589: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_5_clk_r_
REG123_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_5_clk_r_REG123_S3/D (v) checked 
with  leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2/Q     (^) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.801
  Slack Time                    0.698
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2   | CK ^        |           |       |   0.007 |   -0.691 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2   | CK ^ -> Q ^ | DFFQX4TR  | 0.308 |   0.315 |   -0.383 | 
     | U795                                               | A ^ -> Y v  | XNOR2X1TR | 0.074 |   0.389 |   -0.309 | 
     | U458                                               | A1 v -> Y ^ | OAI22X2TR | 0.100 |   0.489 |   -0.209 | 
     | U1101                                              | A ^ -> S v  | ADDFHX2TR | 0.179 |   0.668 |   -0.030 | 
     | U1103                                              | B v -> CO v | ADDFHX2TR | 0.133 |   0.801 |    0.103 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_5_clk_r_REG123_ | D v         | DFFQX1TR  | 0.000 |   0.801 |    0.103 | 
     | S3                                                 |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 590: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_3_clk_r_
REG118_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_3_clk_r_REG118_S3/D (^) checked 
with  leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2/Q     (^) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.789
  Slack Time                    0.699
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2   | CK ^        |           |       |   0.007 |   -0.692 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2   | CK ^ -> Q ^ | DFFQX4TR  | 0.319 |   0.326 |   -0.373 | 
     | U785                                               | A ^ -> Y v  | XNOR2X1TR | 0.067 |   0.393 |   -0.306 | 
     | U155                                               | A1 v -> Y ^ | OAI22X1TR | 0.117 |   0.510 |   -0.189 | 
     | U144                                               | CI ^ -> S ^ | ADDFHX2TR | 0.114 |   0.624 |   -0.075 | 
     | U417                                               | CI ^ -> S ^ | ADDFHX2TR | 0.096 |   0.720 |    0.021 | 
     | U72                                                | A ^ -> Y ^  | OR2X4TR   | 0.068 |   0.789 |    0.090 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_3_clk_r_REG118_ | D ^         | DFFQX1TR  | 0.000 |   0.789 |    0.090 | 
     | S3                                                 |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 591: MET Hold Check with Pin clk_r_REG70_S3/CK 
Endpoint:   clk_r_REG70_S3/D                                   (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.016
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.108
  Arrival Time                  0.808
  Slack Time                    0.700
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^        |             |       |   0.010 |   -0.690 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | CK ^ -> Q ^ | DFFQX4TR    | 0.322 |   0.332 |   -0.368 | 
     | U483                                             | A ^ -> Y v  | XNOR2X1TR   | 0.062 |   0.394 |   -0.306 | 
     | U1057                                            | B1 v -> Y ^ | OAI2BB2X2TR | 0.099 |   0.493 |   -0.207 | 
     | U1063                                            | B ^ -> CO ^ | ADDHX1TR    | 0.113 |   0.606 |   -0.094 | 
     | U1069                                            | B ^ -> Y v  | NAND2X1TR   | 0.054 |   0.660 |   -0.040 | 
     | U76                                              | A v -> Y ^  | INVX2TR     | 0.053 |   0.713 |    0.013 | 
     | U391                                             | B0 ^ -> Y v | AOI21X2TR   | 0.028 |   0.741 |    0.041 | 
     | U299                                             | A v -> Y ^  | XNOR2X1TR   | 0.067 |   0.808 |    0.108 | 
     | clk_r_REG70_S3                                   | D ^         | DFFHQX8TR   | 0.000 |   0.808 |    0.108 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 592: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG46_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG46_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG418_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.109
  Arrival Time                  0.810
  Slack Time                    0.701
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG418_S2 | CK ^        |            |       |   0.010 |   -0.691 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG418_S2 | CK ^ -> Q v | DFFQX2TR   | 0.349 |   0.359 |   -0.342 | 
     | U474                                             | A v -> Y ^  | INVX1TR    | 0.063 |   0.422 |   -0.280 | 
     | U696                                             | A1 ^ -> Y v | OAI22X1TR  | 0.067 |   0.488 |   -0.213 | 
     | U827                                             | B v -> S ^  | CMPR22X2TR | 0.079 |   0.568 |   -0.134 | 
     | U1041                                            | A ^ -> S v  | ADDFHX4TR  | 0.145 |   0.713 |    0.011 | 
     | U742                                             | A v -> Y ^  | NAND2X1TR  | 0.062 |   0.775 |    0.073 | 
     | U743                                             | B ^ -> Y v  | NAND2X1TR  | 0.035 |   0.810 |    0.109 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG46_S3  | D v         | DFFQX1TR   | 0.000 |   0.810 |    0.109 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 593: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG114_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG114_S3/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.805
  Slack Time                    0.710
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | CK ^        |            |       |   0.007 |   -0.703 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | CK ^ -> Q ^ | DFFQX4TR   | 0.308 |   0.315 |   -0.394 | 
     | U274                                             | A ^ -> Y v  | INVX1TR    | 0.049 |   0.364 |   -0.346 | 
     | U900                                             | A1 v -> Y ^ | OAI22X2TR  | 0.094 |   0.457 |   -0.252 | 
     | U904                                             | B ^ -> S v  | CMPR22X2TR | 0.039 |   0.496 |   -0.213 | 
     | U1009                                            | CI v -> S v | ADDFHX2TR  | 0.119 |   0.615 |   -0.094 | 
     | U107                                             | A v -> Y ^  | INVX2TR    | 0.033 |   0.648 |   -0.061 | 
     | U264                                             | A ^ -> Y ^  | OR2X2TR    | 0.074 |   0.723 |    0.013 | 
     | U413                                             | C ^ -> Y v  | NAND3X2TR  | 0.049 |   0.772 |    0.063 | 
     | U253                                             | A v -> Y ^  | INVX2TR    | 0.033 |   0.805 |    0.096 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG114_S3 | D ^         | DFFHQX2TR  | 0.000 |   0.805 |    0.096 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 594: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG122_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG122_S3/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.825
  Slack Time                    0.721
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | CK ^         |           |       |   0.007 |   -0.715 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | CK ^ -> Q ^  | DFFQX4TR  | 0.308 |   0.315 |   -0.406 | 
     | U173                                             | A ^ -> Y v   | XNOR2X1TR | 0.085 |   0.400 |   -0.321 | 
     | U288                                             | A1 v -> Y ^  | OAI22X1TR | 0.121 |   0.521 |   -0.200 | 
     | U1102                                            | A ^ -> S ^   | ADDFX2TR  | 0.178 |   0.700 |   -0.022 | 
     | U1104                                            | CI ^ -> CO ^ | ADDFHX2TR | 0.096 |   0.796 |    0.074 | 
     | U587                                             | B ^ -> Y v   | NAND2X1TR | 0.029 |   0.825 |    0.103 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG122_S3 | D v          | DFFQX1TR  | 0.000 |   0.825 |    0.103 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 595: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG121_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG121_S3/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.103
  Arrival Time                  0.824
  Slack Time                    0.721
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | CK ^         |           |       |   0.007 |   -0.715 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | CK ^ -> Q ^  | DFFQX4TR  | 0.308 |   0.315 |   -0.406 | 
     | U173                                             | A ^ -> Y v   | XNOR2X1TR | 0.085 |   0.400 |   -0.321 | 
     | U288                                             | A1 v -> Y ^  | OAI22X1TR | 0.121 |   0.521 |   -0.200 | 
     | U1102                                            | A ^ -> S ^   | ADDFX2TR  | 0.178 |   0.700 |   -0.022 | 
     | U1104                                            | CI ^ -> CO ^ | ADDFHX2TR | 0.096 |   0.796 |    0.074 | 
     | U584                                             | B ^ -> Y v   | NOR2X1TR  | 0.029 |   0.824 |    0.103 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG121_S3 | D v          | DFFQX1TR  | 0.000 |   0.824 |    0.103 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 596: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG51_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG51_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.840
  Slack Time                    0.734
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2 | CK ^        |           |       |   0.010 |   -0.724 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2 | CK ^ -> Q v | DFFQX1TR  | 0.309 |   0.319 |   -0.415 | 
     | U704                                             | A v -> Y ^  | XNOR2X4TR | 0.096 |   0.415 |   -0.319 | 
     | U443                                             | B0 ^ -> Y v | OAI22X2TR | 0.077 |   0.492 |   -0.242 | 
     | U824                                             | B v -> S ^  | ADDFHX2TR | 0.156 |   0.648 |   -0.086 | 
     | U1036                                            | B ^ -> S ^  | ADDFHX1TR | 0.165 |   0.813 |    0.079 | 
     | U306                                             | A ^ -> Y v  | NOR2X1TR  | 0.028 |   0.840 |    0.106 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG51_S3  | D v         | DFFQX1TR  | 0.000 |   0.840 |    0.106 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 597: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG50_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG50_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.842
  Slack Time                    0.736
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2 | CK ^        |           |       |   0.010 |   -0.726 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2 | CK ^ -> Q v | DFFQX1TR  | 0.309 |   0.319 |   -0.417 | 
     | U704                                             | A v -> Y ^  | XNOR2X4TR | 0.096 |   0.415 |   -0.321 | 
     | U443                                             | B0 ^ -> Y v | OAI22X2TR | 0.077 |   0.492 |   -0.244 | 
     | U824                                             | B v -> S ^  | ADDFHX2TR | 0.156 |   0.648 |   -0.088 | 
     | U1036                                            | B ^ -> S ^  | ADDFHX1TR | 0.165 |   0.813 |    0.077 | 
     | U701                                             | A ^ -> Y v  | NAND2X1TR | 0.029 |   0.842 |    0.106 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG50_S3  | D v         | DFFQX1TR  | 0.000 |   0.842 |    0.106 | 
     +---------------------------------------------------------------------------------------------------------+ 

