Timing Analyzer report for ConsoleFPGA
Thu Jan  5 17:12:23 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'main_clk'
 15. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'main_clk'
 19. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'main_clk'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'main_clk'
 27. Slow 1200mV 85C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'main_clk'
 38. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'main_clk'
 42. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Recovery: 'main_clk'
 47. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Removal: 'main_clk'
 50. Slow 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'main_clk'
 60. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'main_clk'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 68. Fast 1200mV 0C Model Recovery: 'main_clk'
 69. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Removal: 'main_clk'
 72. Fast 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Input Ports
 91. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ConsoleFPGA                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; ConsoleFPGA.sdc                                                   ; OK     ; Thu Jan  5 17:11:55 2023 ;
; Arquitetura/synthesis/submodules/altera_reset_controller.sdc      ; OK     ; Thu Jan  5 17:11:55 2023 ;
; Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc ; OK     ; Thu Jan  5 17:11:55 2023 ;
+-------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; altera_reserved_tck                               ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { altera_reserved_tck }                               ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; main_clk ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; main_clk ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[1] } ;
; main_clk                                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { main_clk }                                          ;
+---------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 79.42 MHz  ; 79.42 MHz       ; main_clk                                          ;      ;
; 122.35 MHz ; 122.35 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 136.17 MHz ; 136.17 MHz      ; altera_reserved_tck                               ;      ;
; 166.72 MHz ; 166.72 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.039 ; -0.039        ;
; main_clk                                          ; 7.085  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 16.626 ; 0.000         ;
; altera_reserved_tck                               ; 46.328 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.295 ; 0.000         ;
; main_clk                                          ; 0.304 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.357 ; 0.000         ;
; altera_reserved_tck                               ; 0.359 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.736  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 2.003  ; 0.000         ;
; main_clk                                          ; 16.588 ; 0.000         ;
; altera_reserved_tck                               ; 48.436 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; altera_reserved_tck                               ; 1.000 ; 0.000         ;
; main_clk                                          ; 2.204 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.561 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 6.928 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 4.691  ; 0.000         ;
; main_clk                                          ; 9.571  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 19.746 ; 0.000         ;
; altera_reserved_tck                               ; 49.626 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.039 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.890      ;
; 0.046  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.805      ;
; 0.079  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.772      ;
; 0.081  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.770      ;
; 0.140  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.711      ;
; 0.157  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.694      ;
; 0.169  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.683      ;
; 0.254  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.598      ;
; 0.286  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.565      ;
; 0.287  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.565      ;
; 0.289  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.563      ;
; 0.348  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.504      ;
; 0.365  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.487      ;
; 0.371  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.480      ;
; 0.388  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 4.457      ;
; 0.393  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 4.452      ;
; 0.394  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 4.451      ;
; 0.404  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.447      ;
; 0.406  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.445      ;
; 0.465  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.386      ;
; 0.482  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.369      ;
; 0.506  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 4.339      ;
; 0.544  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.308      ;
; 0.549  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.302      ;
; 0.599  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.252      ;
; 0.602  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 4.243      ;
; 0.617  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.234      ;
; 0.622  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 4.223      ;
; 0.629  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.223      ;
; 0.637  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 4.209      ;
; 0.639  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 4.197      ;
; 0.642  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 4.204      ;
; 0.643  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 4.203      ;
; 0.655  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 4.191      ;
; 0.662  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.190      ;
; 0.664  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.188      ;
; 0.684  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.167      ;
; 0.696  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.155      ;
; 0.702  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 4.144      ;
; 0.717  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.134      ;
; 0.718  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 4.127      ;
; 0.719  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.132      ;
; 0.723  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.129      ;
; 0.723  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 4.122      ;
; 0.724  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 4.121      ;
; 0.737  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 4.108      ;
; 0.740  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.112      ;
; 0.755  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 4.091      ;
; 0.773  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.509     ; 3.713      ;
; 0.778  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.073      ;
; 0.778  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 4.059      ;
; 0.790  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.062      ;
; 0.795  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 4.056      ;
; 0.825  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 4.027      ;
; 0.825  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 4.012      ;
; 0.836  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 4.009      ;
; 0.871  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.975      ;
; 0.877  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.969      ;
; 0.879  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 3.972      ;
; 0.883  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 3.954      ;
; 0.904  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 3.948      ;
; 0.924  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.922      ;
; 0.932  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 3.913      ;
; 0.936  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.910      ;
; 0.941  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.905      ;
; 0.942  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 3.909      ;
; 0.942  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.904      ;
; 0.947  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 3.898      ;
; 0.952  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 3.893      ;
; 0.968  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 3.869      ;
; 0.969  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.867      ;
; 0.981  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.508     ; 3.506      ;
; 0.996  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.938      ;
; 0.996  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[19]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.938      ;
; 0.996  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[28]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.938      ;
; 1.001  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 3.836      ;
; 1.003  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 3.834      ;
; 1.021  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 3.830      ;
; 1.022  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[29]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.914      ;
; 1.025  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[12]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.918      ;
; 1.025  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[13]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.918      ;
; 1.025  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[14]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.918      ;
; 1.025  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[15]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.918      ;
; 1.025  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[16]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.918      ;
; 1.025  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[17]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.918      ;
; 1.025  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[0]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.918      ;
; 1.025  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[31]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.918      ;
; 1.040  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 3.805      ;
; 1.045  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 3.800      ;
; 1.046  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 3.799      ;
; 1.054  ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.792      ;
; 1.058  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[26]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.878      ;
; 1.062  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[21]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.876      ;
; 1.062  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[9]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.876      ;
; 1.062  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[10]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.876      ;
; 1.062  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[11]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.876      ;
; 1.062  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[12]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.876      ;
; 1.062  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[13]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.876      ;
; 1.062  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[14]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.876      ;
; 1.062  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[15]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.876      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 7.085 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[0]                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[0]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.769      ; 4.599      ;
; 7.138 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[2]                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[2]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.769      ; 4.546      ;
; 7.164 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[3]                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[3]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.769      ; 4.520      ;
; 7.173 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[2]                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[2]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.782      ; 4.524      ;
; 7.177 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[1]                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[1]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.769      ; 4.507      ;
; 7.224 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[1]                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[1]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.782      ; 4.473      ;
; 7.299 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[0]                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[0]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.782      ; 4.398      ;
; 7.310 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[3]                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[3]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.782      ; 4.387      ;
; 7.409 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.068     ; 12.518     ;
; 7.415 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.068     ; 12.512     ;
; 7.640 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.068     ; 12.287     ;
; 7.646 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.068     ; 12.281     ;
; 7.691 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[10]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 12.253     ;
; 7.697 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[10]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 12.247     ;
; 7.702 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.068     ; 12.225     ;
; 7.732 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[8]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 12.212     ;
; 7.738 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[8]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 12.206     ;
; 7.752 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.062     ; 12.181     ;
; 7.758 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.062     ; 12.175     ;
; 7.797 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[12]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 12.134     ;
; 7.803 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[12]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 12.128     ;
; 7.810 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.048     ; 12.137     ;
; 7.816 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.048     ; 12.131     ;
; 7.818 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.048     ; 12.129     ;
; 7.824 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.048     ; 12.123     ;
; 7.880 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.049     ; 12.066     ;
; 7.886 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.049     ; 12.060     ;
; 7.914 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[7]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 12.030     ;
; 7.920 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[7]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 12.024     ;
; 7.921 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[11]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 12.010     ;
; 7.927 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[11]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 12.004     ;
; 7.933 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.068     ; 11.994     ;
; 7.950 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.048     ; 11.997     ;
; 7.956 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.048     ; 11.991     ;
; 7.984 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[10]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 11.960     ;
; 7.989 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[9]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 11.955     ;
; 7.995 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[9]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 11.949     ;
; 8.000 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[14]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 11.944     ;
; 8.006 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[14]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 11.938     ;
; 8.025 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[8]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 11.919     ;
; 8.045 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.062     ; 11.888     ;
; 8.047 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.048     ; 11.900     ;
; 8.053 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.048     ; 11.894     ;
; 8.090 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[12]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.841     ;
; 8.103 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.048     ; 11.844     ;
; 8.111 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.048     ; 11.836     ;
; 8.128 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.049     ; 11.818     ;
; 8.128 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.049     ; 11.818     ;
; 8.133 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.068     ; 11.794     ;
; 8.134 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.049     ; 11.812     ;
; 8.134 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.049     ; 11.812     ;
; 8.139 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.068     ; 11.788     ;
; 8.172 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.049     ; 11.774     ;
; 8.173 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.049     ; 11.773     ;
; 8.178 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.049     ; 11.768     ;
; 8.207 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[7]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 11.737     ;
; 8.214 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[11]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.717     ;
; 8.243 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.048     ; 11.704     ;
; 8.247 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[13]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 11.697     ;
; 8.253 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[13]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 11.691     ;
; 8.282 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[9]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 11.662     ;
; 8.293 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[14]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 11.651     ;
; 8.340 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.048     ; 11.607     ;
; 8.381 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[4]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.550     ;
; 8.387 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[4]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.544     ;
; 8.421 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.049     ; 11.525     ;
; 8.421 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.049     ; 11.525     ;
; 8.426 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.068     ; 11.501     ;
; 8.447 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                               ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.065     ; 11.483     ;
; 8.453 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                               ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.065     ; 11.477     ;
; 8.465 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.049     ; 11.481     ;
; 8.480 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[2]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.451     ;
; 8.484 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[6]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.447     ;
; 8.486 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[2]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.445     ;
; 8.490 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[6]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.441     ;
; 8.502 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.066     ; 11.427     ;
; 8.508 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.066     ; 11.421     ;
; 8.540 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[13]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.051     ; 11.404     ;
; 8.558 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.373     ;
; 8.564 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.367     ;
; 8.581 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[5]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.350     ;
; 8.587 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[5]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.344     ;
; 8.597 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk                                          ; main_clk    ; 20.000       ; -0.063     ; 11.335     ;
; 8.667 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.264     ;
; 8.673 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.258     ;
; 8.674 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[4]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.257     ;
; 8.740 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                               ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.065     ; 11.190     ;
; 8.773 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[2]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.158     ;
; 8.777 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[6]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.154     ;
; 8.795 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.066     ; 11.134     ;
; 8.828 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk                                          ; main_clk    ; 20.000       ; -0.063     ; 11.104     ;
; 8.848 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.083     ;
; 8.851 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.080     ;
; 8.854 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.077     ;
; 8.874 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[5]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.057     ;
; 8.879 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[10]                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk                                          ; main_clk    ; 20.000       ; -0.046     ; 11.070     ;
; 8.892 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.039     ;
; 8.898 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[3]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.033     ;
; 8.898 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.033     ;
; 8.904 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[3]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.064     ; 11.027     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 16.626 ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:reset_pulsecounter|data_out ; pulseCounter:inst4|screen                                                                                                                                                                                      ; main_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.275     ; 1.044      ;
; 34.002 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 5.860      ;
; 34.002 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 5.860      ;
; 34.142 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.199      ; 6.085      ;
; 34.142 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.199      ; 6.085      ;
; 34.385 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.427     ; 5.183      ;
; 34.443 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.199      ; 5.784      ;
; 34.443 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.199      ; 5.784      ;
; 34.526 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.407      ;
; 34.529 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.404      ;
; 34.614 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.319      ;
; 34.788 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.145      ;
; 34.969 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.193      ; 5.252      ;
; 34.969 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.193      ; 5.252      ;
; 35.006 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.927      ;
; 35.039 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.894      ;
; 35.076 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.168      ; 5.120      ;
; 35.076 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.168      ; 5.120      ;
; 35.110 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.823      ;
; 35.111 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 4.463      ;
; 35.120 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 4.454      ;
; 35.191 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.193      ; 5.030      ;
; 35.191 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.193      ; 5.030      ;
; 35.219 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 4.355      ;
; 35.237 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 4.337      ;
; 35.240 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 4.334      ;
; 35.252 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.687      ;
; 35.255 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.684      ;
; 35.261 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.678      ;
; 35.264 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.675      ;
; 35.338 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.427     ; 4.230      ;
; 35.340 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.599      ;
; 35.349 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.590      ;
; 35.360 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.579      ;
; 35.363 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.576      ;
; 35.378 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.561      ;
; 35.381 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.558      ;
; 35.381 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.558      ;
; 35.384 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.555      ;
; 35.448 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.491      ;
; 35.452 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.193      ; 4.769      ;
; 35.452 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.193      ; 4.769      ;
; 35.466 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.473      ;
; 35.467 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 4.452      ;
; 35.469 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.470      ;
; 35.479 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.454      ;
; 35.482 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.451      ;
; 35.514 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.425      ;
; 35.523 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.416      ;
; 35.567 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.366      ;
; 35.600 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 3.974      ;
; 35.608 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.325      ;
; 35.608 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.289      ; 4.676      ;
; 35.611 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.289      ; 4.673      ;
; 35.621 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 3.953      ;
; 35.622 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.317      ;
; 35.624 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.421     ; 3.950      ;
; 35.636 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.297      ;
; 35.640 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.299      ;
; 35.643 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.296      ;
; 35.696 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.289      ; 4.588      ;
; 35.702 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.231      ;
; 35.729 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.204      ;
; 35.732 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.201      ;
; 35.741 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.192      ;
; 35.741 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.198      ;
; 35.742 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.191      ;
; 35.744 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.195      ;
; 35.752 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.187      ;
; 35.754 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.179      ;
; 35.761 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.178      ;
; 35.762 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.177      ;
; 35.765 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.174      ;
; 35.765 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.174      ;
; 35.768 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.171      ;
; 35.770 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.163      ;
; 35.772 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.167      ;
; 35.781 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.158      ;
; 35.782 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.429     ; 3.784      ;
; 35.794 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|rden_b_store                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.418     ; 3.783      ;
; 35.795 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.138      ;
; 35.798 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.135      ;
; 35.803 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.130      ;
; 35.810 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.123      ;
; 35.822 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.111      ;
; 35.829 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.110      ;
; 35.837 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 4.071      ;
; 35.838 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.095      ;
; 35.850 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.089      ;
; 35.853 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.086      ;
; 35.860 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.079      ;
; 35.861 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 4.047      ;
; 35.861 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.078      ;
; 35.864 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 4.044      ;
; 35.867 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.066      ;
; 35.868 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.065      ;
; 35.870 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.289      ; 4.414      ;
; 35.870 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.069      ;
; 35.878 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 4.030      ;
; 35.878 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.061      ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 3.774      ;
; 46.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 3.549      ;
; 46.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 3.157      ;
; 47.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 3.036      ;
; 47.187 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 2.888      ;
; 47.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 2.880      ;
; 47.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 2.870      ;
; 47.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.852      ;
; 47.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 2.719      ;
; 47.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.705      ;
; 47.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.627      ;
; 47.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.605      ;
; 47.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.455      ;
; 47.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 2.400      ;
; 47.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.332      ;
; 48.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 1.960      ;
; 48.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                       ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 1.830      ;
; 48.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 1.593      ;
; 49.256 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 0.848      ;
; 94.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.250      ;
; 95.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.918      ;
; 95.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.918      ;
; 95.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.918      ;
; 95.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.918      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.781      ;
; 95.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.774      ;
; 95.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.770      ;
; 95.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.766      ;
; 95.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.756      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.753      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.754      ;
; 95.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.745      ;
; 95.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.719      ;
; 95.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.707      ;
; 95.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.689      ;
; 95.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.679      ;
; 95.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.677      ;
; 95.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.670      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.654      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.653      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.654      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.653      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.654      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.653      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.654      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.653      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.654      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.653      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.654      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.653      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.654      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.653      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.654      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.653      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.654      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.653      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.654      ;
; 95.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.653      ;
; 95.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.648      ;
; 95.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.642      ;
; 95.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.630      ;
; 95.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.527      ;
; 95.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.514      ;
; 95.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.513      ;
; 95.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.512      ;
; 95.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.510      ;
; 95.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.509      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.508      ;
; 95.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.501      ;
; 95.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.500      ;
; 95.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.497      ;
; 95.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.496      ;
; 95.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.384      ;
; 95.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.384      ;
; 95.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.384      ;
; 95.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.377      ;
; 95.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.377      ;
; 95.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.377      ;
; 95.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.350      ;
; 95.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.301      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.289      ;
; 95.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.234      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.238      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.191      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.188      ;
; 95.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.179      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.295 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[23]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.867      ;
; 0.297 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[0]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.864      ;
; 0.297 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[24]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.866      ;
; 0.299 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[23]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.868      ;
; 0.301 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[25]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.873      ;
; 0.307 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[7]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.880      ;
; 0.308 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[22]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.880      ;
; 0.308 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[22]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.877      ;
; 0.309 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[1]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.882      ;
; 0.309 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[9]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.876      ;
; 0.309 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[29]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.880      ;
; 0.310 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[5]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.877      ;
; 0.310 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[28]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.882      ;
; 0.313 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[6]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.886      ;
; 0.313 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[27]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.882      ;
; 0.314 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[27]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.886      ;
; 0.315 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[6]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.882      ;
; 0.315 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[8]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.882      ;
; 0.315 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[27]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.881      ;
; 0.316 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[4]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.889      ;
; 0.318 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[0]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.891      ;
; 0.318 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[26]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.890      ;
; 0.320 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[5]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.893      ;
; 0.320 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[25]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.889      ;
; 0.321 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_2|out_data[29]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.890      ;
; 0.324 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[3]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.897      ;
; 0.324 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[2]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.891      ;
; 0.324 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[26]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.890      ;
; 0.325 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[7]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.892      ;
; 0.327 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[2]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.900      ;
; 0.332 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[25]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.898      ;
; 0.332 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[28]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.901      ;
; 0.334 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[3]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.901      ;
; 0.335 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[30]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.908      ;
; 0.336 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[24]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.908      ;
; 0.338 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[22]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.904      ;
; 0.339 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[1]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.906      ;
; 0.340 ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[0]                                                                                                                                                               ; video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_cnj1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.908      ;
; 0.347 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[28]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.913      ;
; 0.348 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[24]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.914      ;
; 0.349 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[4]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.916      ;
; 0.355 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[8]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.928      ;
; 0.355 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[30]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.923      ;
; 0.355 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|refresh_signal[1]                                                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|refresh_signal[1]                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[2]                                                                                                               ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[2]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[1]                                                                                                               ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[1]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[0]                                                                                                               ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[0]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[1]                                                                                                                                                ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[1]                                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[3]                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[3]                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[2]                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[2]                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|state.REFRESH_INST_MEMORY                                                                                                   ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|state.REFRESH_INST_MEMORY                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a1                                                                                                                                                  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a1                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a3                                                                                                                                                  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a3                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a2                                                                                                                                                  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a2                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a0                                                                                                                                                  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a0                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a1                                                                                                                                                  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a1                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a2                                                                                                                                                  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a2                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a3                                                                                                                                                  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a3                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a0                                                                                                                                                  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a0                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.WAIT                                                                                                                                                ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.WAIT                                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                                                                                                                                   ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[1]                                                                                                       ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[1]                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; video_processor:inst5|controlUnit:controlUnit_inst|counter_reset[1]                                                                                                                                                                                 ; video_processor:inst5|controlUnit:controlUnit_inst|counter_reset[1]                                                                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|state.WAIT_NEW_SCREEN                                                                                                    ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|state.WAIT_NEW_SCREEN                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[0]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[0]                                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[0]                                                                                                                                                         ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[0]                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.WAIT                                                                                                                                                                               ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.WAIT                                                                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.END_INST                                                                                                                                                                           ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.END_INST                                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[0]                                                                                                                                                ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[0]                                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.580      ;
; 0.360 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_one                                                                                                                                                         ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_one                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[0]                                                                                                       ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[0]                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; video_processor:inst5|controlUnit:controlUnit_inst|counter_reset[0]                                                                                                                                                                                 ; video_processor:inst5|controlUnit:controlUnit_inst|counter_reset[0]                                                                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; video_processor:inst5|controlUnit:controlUnit_inst|state.RESET                                                                                                                                                                                      ; video_processor:inst5|controlUnit:controlUnit_inst|state.RESET                                                                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_one                                                                                                                                                         ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_one                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.371 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_2:stateMachine_2_inst|state.D2                                                                                                                                                  ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_2:stateMachine_2_inst|state.E2                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_2|reg2[32]                                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_2|out_data[32]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|param_bubble                                                                                  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|param_bubble_2                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst|out_st2_bubble                                                                    ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|param_bubble                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[32]                                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|out_data[32]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|param_bubble                                                                                  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|param_bubble_2                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|table_size:table_size_inst|out_st1_bubble                                                                                    ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|out_st2_bubble                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|out_st1_bubble                                                                                    ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst|out_st2_bubble                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[1]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[1]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[2]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe13a[2]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[0]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe13a[0]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[0]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[0]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.B1                                                                                                                                                  ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.C1                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|param_bubble_2                                                                                ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|param_bubble_3                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|param_bubble                                                                                  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|param_bubble_2                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_y[0]                                                                                                                                                         ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|out_st1_pixel_y[0]                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|param_bubble_2                                                                                ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|param_bubble_3                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|param_bubble_2                                                                                ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|param_bubble_3                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|param_bubble_2                                                                                ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|param_bubble_3                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|param_bubble                                                                                  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|param_bubble_2                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|out_st2_bubble                                                                    ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|param_bubble                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[1]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe13a[1]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe13a[2]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe14a[2]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.304 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; main_clk     ; main_clk    ; 0.000        ; 0.380      ; 0.871      ;
; 0.310 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; main_clk     ; main_clk    ; 0.000        ; 0.372      ; 0.869      ;
; 0.313 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; main_clk     ; main_clk    ; 0.000        ; 0.380      ; 0.880      ;
; 0.318 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                                                                                                              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; main_clk     ; main_clk    ; 0.000        ; 0.383      ; 0.888      ;
; 0.327 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                    ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                   ; main_clk     ; main_clk    ; 0.000        ; 0.377      ; 0.891      ;
; 0.334 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; main_clk     ; main_clk    ; 0.000        ; 0.380      ; 0.901      ;
; 0.341 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                    ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                   ; main_clk     ; main_clk    ; 0.000        ; 0.377      ; 0.905      ;
; 0.351 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                    ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                   ; main_clk     ; main_clk    ; 0.000        ; 0.377      ; 0.915      ;
; 0.352 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                    ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                   ; main_clk     ; main_clk    ; 0.000        ; 0.377      ; 0.916      ;
; 0.353 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; main_clk     ; main_clk    ; 0.000        ; 0.380      ; 0.920      ;
; 0.357 ; debounce_block:inst1|PushButton_Debouncer:inst3|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst3|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; debounce_block:inst1|PushButton_Debouncer:inst9|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst9|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[0]                                                                                                                                                                           ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[0]                                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[1]                                                                                                                                                                           ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[1]                                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                            ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|wait_latency_counter[1]                                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|wait_latency_counter[1]                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                            ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:y_s1_translator|wait_latency_counter[1]                                                                                                                                       ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:y_s1_translator|wait_latency_counter[1]                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|wait_latency_counter[1]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|wait_latency_counter[1]                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|wait_latency_counter[1]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|wait_latency_counter[1]                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                 ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                 ; main_clk     ; main_clk    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd     ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; debounce_block:inst1|PushButton_Debouncer:inst4|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst4|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; debounce_block:inst1|PushButton_Debouncer:inst8|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst8|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; debounce_block:inst1|PushButton_Debouncer:inst7|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst7|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; debounce_block:inst1|PushButton_Debouncer:inst1|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst1|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; debounce_block:inst1|PushButton_Debouncer:inst2|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst2|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; debounce_block:inst1|PushButton_Debouncer:inst|PB_state                                                                                                                                                                                                                        ; debounce_block:inst1|PushButton_Debouncer:inst|PB_state                                                                                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[3]                                                                                                                                                                           ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[3]                                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[2]                                                                                                                                                                           ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[2]                                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr     ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd         ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|wait_latency_counter[1]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|wait_latency_counter[1]                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:direction_analogic_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:direction_analogic_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:direction_analogic_s1_translator|wait_latency_counter[1]                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:direction_analogic_s1_translator|wait_latency_counter[1]                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator|wait_latency_counter[1]                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator|wait_latency_counter[1]                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:reset_pulsecounter|data_out                                                                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:reset_pulsecounter|data_out                                                                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator|wait_latency_counter[1]                                                                                                                                   ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator|wait_latency_counter[1]                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:wrreg|data_out                                                                                                                                                                                                                ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:wrreg|data_out                                                                                                                                                                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                   ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                        ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 0.577      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.357 ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync      ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; video_processor:inst5|VGA_sync:VGA_sync_inst|hsync      ; video_processor:inst5|VGA_sync:VGA_sync_inst|hsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|screen                                                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.423 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 0.927      ;
; 0.557 ; pulseCounter:inst4|code[15]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; pulseCounter:inst4|code[12]                             ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; pulseCounter:inst4|code[6]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; pulseCounter:inst4|code[4]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; pulseCounter:inst4|code[5]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.777      ;
; 0.560 ; pulseCounter:inst4|code[3]                              ; pulseCounter:inst4|code[3]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[2]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; pulseCounter:inst4|code[16]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.781      ;
; 0.568 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; pulseCounter:inst4|code[9]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; pulseCounter:inst4|code[11]                             ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[1]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.640 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 1.144      ;
; 0.655 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 1.159      ;
; 0.672 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 1.176      ;
; 0.683 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 1.187      ;
; 0.706 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.925      ;
; 0.832 ; pulseCounter:inst4|code[5]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.051      ;
; 0.832 ; pulseCounter:inst4|code[15]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.051      ;
; 0.834 ; pulseCounter:inst4|code[3]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.053      ;
; 0.844 ; pulseCounter:inst4|code[11]                             ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[2]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; pulseCounter:inst4|code[4]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.064      ;
; 0.847 ; pulseCounter:inst4|code[4]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; pulseCounter:inst4|code[14]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.067      ;
; 0.848 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[3]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[1]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; pulseCounter:inst4|code[14]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.069      ;
; 0.851 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[2]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.070      ;
; 0.853 ; pulseCounter:inst4|code[17]                             ; pulseCounter:inst4|code[17]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.072      ;
; 0.853 ; pulseCounter:inst4|code[14]                             ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.072      ;
; 0.853 ; pulseCounter:inst4|code[8]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.070      ;
; 0.855 ; pulseCounter:inst4|code[7]                              ; pulseCounter:inst4|code[7]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.074      ;
; 0.858 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.077      ;
; 0.860 ; pulseCounter:inst4|code[10]                             ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.079      ;
; 0.862 ; pulseCounter:inst4|code[10]                             ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.081      ;
; 0.865 ; pulseCounter:inst4|code[10]                             ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.084      ;
; 0.905 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 1.409      ;
; 0.909 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[18]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.128      ;
; 0.944 ; pulseCounter:inst4|code[3]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.163      ;
; 0.944 ; pulseCounter:inst4|code[13]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.163      ;
; 0.946 ; pulseCounter:inst4|code[3]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.165      ;
; 0.946 ; pulseCounter:inst4|code[13]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.165      ;
; 0.948 ; pulseCounter:inst4|code[7]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.165      ;
; 0.952 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[18]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.171      ;
; 0.953 ; pulseCounter:inst4|code[9]                              ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.172      ;
; 0.955 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[3]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; pulseCounter:inst4|code[9]                              ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.174      ;
; 0.957 ; pulseCounter:inst4|code[13]                             ; pulseCounter:inst4|code[13]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; pulseCounter:inst4|code[12]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.176      ;
; 0.959 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 1.463      ;
; 0.959 ; pulseCounter:inst4|code[16]                             ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.178      ;
; 0.959 ; pulseCounter:inst4|code[16]                             ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.178      ;
; 0.959 ; pulseCounter:inst4|code[12]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.178      ;
; 0.959 ; pulseCounter:inst4|code[6]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.176      ;
; 0.960 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.179      ;
; 0.961 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[3]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.180      ;
; 0.962 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.181      ;
; 0.963 ; pulseCounter:inst4|code[16]                             ; pulseCounter:inst4|code[17]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.182      ;
; 0.963 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.182      ;
; 0.965 ; pulseCounter:inst4|code[8]                              ; pulseCounter:inst4|code[8]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.184      ;
; 0.965 ; pulseCounter:inst4|code[8]                              ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.182      ;
; 0.967 ; pulseCounter:inst4|code[8]                              ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.184      ;
; 0.970 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.189      ;
; 0.974 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1] ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.218      ;
; 0.989 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2] ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.233      ;
; 0.994 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.213      ;
; 0.994 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.213      ;
; 0.995 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[17]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.214      ;
; 0.998 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[0]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.217      ;
; 1.017 ; pulseCounter:inst4|code[17]                             ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.236      ;
; 1.017 ; pulseCounter:inst4|code[17]                             ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.236      ;
; 1.031 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.250      ;
; 1.037 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.256      ;
; 1.050 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[17]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.269      ;
; 1.050 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.269      ;
; 1.050 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.269      ;
; 1.050 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.269      ;
; 1.050 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[13]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.269      ;
; 1.050 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.269      ;
; 1.050 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.269      ;
; 1.050 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.269      ;
; 1.050 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.269      ;
; 1.056 ; pulseCounter:inst4|code[5]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.273      ;
; 1.060 ; pulseCounter:inst4|code[7]                              ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.277      ;
; 1.062 ; pulseCounter:inst4|code[7]                              ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.279      ;
; 1.065 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.284      ;
; 1.066 ; pulseCounter:inst4|code[11]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.285      ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.590      ;
; 0.374 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.380 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.613      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.597      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.597      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.604      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.605      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.606      ;
; 0.394 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.401 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                              ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.619      ;
; 0.402 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.620      ;
; 0.402 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.620      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.621      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.630      ;
; 0.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.632      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.702      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.703      ;
; 0.487 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.706      ;
; 0.499 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.499 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.719      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.719      ;
; 0.501 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.735      ;
; 0.503 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.736      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.727      ;
; 0.510 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.728      ;
; 0.510 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.728      ;
; 0.512 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.514 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.733      ;
; 0.516 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.734      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.744      ;
; 0.535 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.754      ;
; 0.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.756      ;
; 0.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.757      ;
; 0.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.764      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.770      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.736 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg22[20]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.207      ;
; 1.736 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg22[21]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 3.207      ;
; 1.737 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_data_decoded[1]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.196      ;
; 1.737 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[8]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.196      ;
; 1.737 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.196      ;
; 1.737 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.196      ;
; 1.737 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[3]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.196      ;
; 1.737 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.196      ;
; 1.737 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.196      ;
; 1.737 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[5]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.196      ;
; 1.737 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.196      ;
; 1.737 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[7]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.196      ;
; 1.753 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[22]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.175      ;
; 1.753 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[23]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.175      ;
; 1.753 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[24]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.175      ;
; 1.753 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[25]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.175      ;
; 1.753 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[26]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.175      ;
; 1.753 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[27]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.175      ;
; 1.753 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[28]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 3.175      ;
; 1.766 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[11]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.156      ;
; 1.766 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[13]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.156      ;
; 1.766 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[14]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.156      ;
; 1.766 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[15]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.156      ;
; 1.766 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[16]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.156      ;
; 1.766 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[17]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.156      ;
; 1.766 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[18]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.156      ;
; 1.766 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[29]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.156      ;
; 1.766 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[31]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.156      ;
; 1.767 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[9]                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.154      ;
; 1.767 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[10]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.154      ;
; 1.767 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[12]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.154      ;
; 1.767 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[0]                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.154      ;
; 1.767 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[2]                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.154      ;
; 1.767 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg10[29]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.154      ;
; 1.767 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg10[2]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.154      ;
; 1.767 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg10[31]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.154      ;
; 1.772 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg29[21]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.166      ;
; 1.773 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[9]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.159      ;
; 1.773 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[10]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.159      ;
; 1.773 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[12]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.159      ;
; 1.775 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg23[19]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 3.164      ;
; 1.778 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg30[12]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.160      ;
; 1.778 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg30[29]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.160      ;
; 1.780 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[19]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.146      ;
; 1.780 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[20]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.146      ;
; 1.780 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[29]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.146      ;
; 1.781 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[11]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.146      ;
; 1.781 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[13]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.146      ;
; 1.781 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[14]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.146      ;
; 1.781 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[15]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.146      ;
; 1.781 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[16]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.146      ;
; 1.781 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[17]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.146      ;
; 1.781 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[18]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.146      ;
; 1.781 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[29]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.146      ;
; 1.781 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[4]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.146      ;
; 1.781 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[30]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.146      ;
; 1.781 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg3[29]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.144      ;
; 1.782 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg17[21]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.148      ;
; 1.782 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg17[1]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.148      ;
; 1.782 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg17[31]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 3.148      ;
; 1.785 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[21]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.153      ;
; 1.785 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[22]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.153      ;
; 1.785 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[23]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.153      ;
; 1.785 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[24]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.153      ;
; 1.785 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[25]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.153      ;
; 1.785 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[26]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.153      ;
; 1.785 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[27]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.153      ;
; 1.785 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[28]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 3.153      ;
; 1.786 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[21]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.151      ;
; 1.786 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[29]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.151      ;
; 1.786 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[1]                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 3.151      ;
; 1.795 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[7]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.146      ;
; 1.795 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[6]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.146      ;
; 1.795 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[5]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.146      ;
; 1.795 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.146      ;
; 1.795 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.146      ;
; 1.799 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[22]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.137      ;
; 1.799 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[24]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.137      ;
; 1.799 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[26]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.137      ;
; 1.799 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[28]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.137      ;
; 1.799 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[3]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.137      ;
; 1.799 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[5]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.137      ;
; 1.799 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[8]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.137      ;
; 1.799 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[31]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 3.137      ;
; 1.801 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[20]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 3.128      ;
; 1.801 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[21]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 3.128      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[32]     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|out_data[32] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[2]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|out_data[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|out_data[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[4]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|out_data[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[5]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|out_data[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[6]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|out_data[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[7]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|out_data[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
; 1.948 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[8]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.970      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.003 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|hsync      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.152     ; 2.840      ;
; 2.009 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.143     ; 2.843      ;
; 2.009 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.143     ; 2.843      ;
; 2.009 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.143     ; 2.843      ;
; 2.024 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.157     ; 2.814      ;
; 2.024 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.157     ; 2.814      ;
; 2.024 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.157     ; 2.814      ;
; 2.024 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.157     ; 2.814      ;
; 2.024 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.157     ; 2.814      ;
; 2.024 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.157     ; 2.814      ;
; 2.024 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.157     ; 2.814      ;
; 2.024 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.157     ; 2.814      ;
; 2.024 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.157     ; 2.814      ;
; 2.025 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.151     ; 2.819      ;
; 2.025 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.151     ; 2.819      ;
; 2.025 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.151     ; 2.819      ;
; 2.025 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.151     ; 2.819      ;
; 2.025 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.151     ; 2.819      ;
; 2.025 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.151     ; 2.819      ;
; 2.025 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.151     ; 2.819      ;
; 2.025 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.151     ; 2.819      ;
; 2.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.194      ; 2.814      ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk'                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.588 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                    ; main_clk     ; main_clk    ; 20.000       ; 0.215      ; 3.556      ;
; 16.588 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                    ; main_clk     ; main_clk    ; 20.000       ; 0.215      ; 3.556      ;
; 16.588 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                    ; main_clk     ; main_clk    ; 20.000       ; 0.215      ; 3.556      ;
; 16.588 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                    ; main_clk     ; main_clk    ; 20.000       ; 0.215      ; 3.556      ;
; 16.588 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                    ; main_clk     ; main_clk    ; 20.000       ; 0.215      ; 3.556      ;
; 16.588 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                    ; main_clk     ; main_clk    ; 20.000       ; 0.215      ; 3.556      ;
; 16.588 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                    ; main_clk     ; main_clk    ; 20.000       ; 0.215      ; 3.556      ;
; 16.588 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                    ; main_clk     ; main_clk    ; 20.000       ; 0.215      ; 3.556      ;
; 16.729 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[0]                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.068     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[4]                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[17]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.072     ; 3.193      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[18]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.072     ; 3.193      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[20]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[21]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[6]                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[9]                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.072     ; 3.193      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[31]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[11]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[13]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[14]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.072     ; 3.193      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[16]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|hbreak_pending                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.072     ; 3.193      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                          ; main_clk     ; main_clk    ; 20.000       ; -0.072     ; 3.193      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_016|packet_in_progress                        ; main_clk     ; main_clk    ; 20.000       ; -0.055     ; 3.210      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tl_s1_translator|read_latency_shift_reg[0]                   ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 3.212      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem_used[1]                                      ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 3.212      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem_used[0]                                      ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 3.212      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[0]                                                                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.077     ; 3.188      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[6]                                                                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[1]                                                                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.077     ; 3.188      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[15]                                                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[30]                                                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[23]                                                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[29]                                                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[22]                                                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[4]                                                                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[14]                                                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[12]                                                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[6]                                                                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[8]                                                                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.077     ; 3.188      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[0]                                                                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.077     ; 3.188      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[15]                                                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[30]                                                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.077     ; 3.188      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[22]                                                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[14]                                                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[4]                                                                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[1]                                                                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.077     ; 3.188      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[7]                                                            ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[18]                     ; main_clk     ; main_clk    ; 20.000       ; -0.072     ; 3.193      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]  ; main_clk     ; main_clk    ; 20.000       ; -0.072     ; 3.193      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[14]                                                           ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[15]                                                           ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[16]                                                           ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]   ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][56]                                       ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 3.212      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[0][56]                                       ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 3.212      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][74]                                       ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 3.212      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[0][74]                                       ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 3.212      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]   ; main_clk     ; main_clk    ; 20.000       ; -0.072     ; 3.193      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[19]                                                           ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[23]                                                           ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[25]                                                           ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]  ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[30]                     ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[23]                     ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[29]                     ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[24]                     ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.198      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[16]                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.065     ; 3.200      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] ; main_clk     ; main_clk    ; 20.000       ; -0.072     ; 3.193      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]  ; main_clk     ; main_clk    ; 20.000       ; -0.072     ; 3.193      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[11]                     ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[31]                     ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.730 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.071     ; 3.194      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.197      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[1]                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.197      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[7]                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.197      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[10]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.070     ; 3.194      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[8]                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.197      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[12]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.197      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[30]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.197      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[29]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.197      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[28]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.070     ; 3.194      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[27]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.070     ; 3.194      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[26]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.197      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[25]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.197      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[24]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.197      ;
; 16.731 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[23]                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.067     ; 3.197      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 1.665      ;
; 48.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 1.665      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.244      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.244      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.244      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.244      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.244      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.244      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.244      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.244      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.244      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.244      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.244      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.244      ;
; 97.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.240      ;
; 97.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.240      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.162      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.162      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.164      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.164      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.164      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.164      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.162      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.162      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.164      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.164      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.934      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.882      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.882      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.882      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.882      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.852      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.708      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.665      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.665      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.665      ;
; 98.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.611      ;
; 98.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.611      ;
; 98.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.611      ;
; 98.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.611      ;
; 98.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.611      ;
; 98.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.413      ;
; 98.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.413      ;
; 98.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.413      ;
; 98.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.413      ;
; 98.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.413      ;
; 98.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.413      ;
; 98.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.413      ;
; 98.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.413      ;
; 98.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.413      ;
; 98.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.413      ;
; 98.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.413      ;
; 98.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.413      ;
; 98.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.344      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.000  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.219      ;
; 1.050  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.269      ;
; 1.050  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.269      ;
; 1.050  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.269      ;
; 1.050  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.269      ;
; 1.050  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.269      ;
; 1.050  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.269      ;
; 1.050  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.269      ;
; 1.050  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.269      ;
; 1.050  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.269      ;
; 1.050  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.269      ;
; 1.050  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.269      ;
; 1.050  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.269      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.479      ;
; 1.305  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.521      ;
; 1.305  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.521      ;
; 1.305  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.521      ;
; 1.326  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.545      ;
; 1.491  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.706      ;
; 1.522  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.740      ;
; 1.522  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.740      ;
; 1.522  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.740      ;
; 1.522  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.740      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.783      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.995      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.995      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.995      ;
; 1.777  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.995      ;
; 1.803  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.803  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.803  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.803  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.803  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.803  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.023      ;
; 1.847  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.067      ;
; 1.847  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.067      ;
; 1.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 1.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.086      ;
; 51.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.229      ; 1.521      ;
; 51.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.229      ; 1.521      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk'                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.204 ; reset                                                               ; written_pulse:inst7|Qu                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 2.203      ; 4.564      ;
; 2.204 ; reset                                                               ; written_pulse:inst7|Qr                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 2.203      ; 4.564      ;
; 2.760 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[17]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.085      ; 3.002      ;
; 2.760 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[21]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.085      ; 3.002      ;
; 2.760 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[7]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.085      ; 3.002      ;
; 2.760 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[10]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.085      ; 3.002      ;
; 2.760 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[23]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.085      ; 3.002      ;
; 2.760 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[29]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.085      ; 3.002      ;
; 2.760 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[24]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.085      ; 3.002      ;
; 2.760 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[31]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.085      ; 3.002      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[0]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.080      ; 2.998      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[20]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[7]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[5]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[3]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[2]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[1]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.080      ; 2.998      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[9]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[26]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[16]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[13]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[11]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[5]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.083      ; 3.001      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[20]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[8]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.080      ; 2.998      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[0]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.080      ; 2.998      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[9]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[30]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.080      ; 2.998      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[27]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[26]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[16]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[13]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[11]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[3]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[2]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[1]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.080      ; 2.998      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.083      ; 3.001      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[0]                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.089      ; 3.007      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[9]                             ; main_clk     ; main_clk    ; 0.000        ; 0.083      ; 3.001      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[22]                            ; main_clk     ; main_clk    ; 0.000        ; 0.083      ; 3.001      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[14]                            ; main_clk     ; main_clk    ; 0.000        ; 0.083      ; 3.001      ;
; 2.761 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[2]                             ; main_clk     ; main_clk    ; 0.000        ; 0.082      ; 3.000      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                     ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 3.003      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.059      ; 3.002      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 3.003      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 3.003      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.059      ; 3.002      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 3.003      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 3.003      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.059      ; 3.002      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.058      ; 3.001      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.058      ; 3.001      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.059      ; 3.002      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.059      ; 3.002      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.059      ; 3.002      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.059      ; 3.002      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.059      ; 3.002      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.058      ; 3.001      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.059      ; 3.002      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                 ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                  ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem_used[0]                                          ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[0][56]                                           ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[0][74]                                           ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem_used[1]                                          ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_valid                                                                     ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 3.015      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 3.015      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted           ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 3.009      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_s1_translator|read_latency_shift_reg[0]                       ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer              ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.075      ; 3.018      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[0]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.075      ; 3.018      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.075      ; 3.018      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.075      ; 3.018      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|packet_in_progress                               ; main_clk     ; main_clk    ; 0.000        ; 0.076      ; 3.019      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_s1_translator|wait_latency_counter[0]                         ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_s1_translator|wait_latency_counter[1]                         ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][56]                                           ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][74]                                           ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.070      ; 3.013      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.070      ; 3.013      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.070      ; 3.013      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.070      ; 3.013      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|saved_grant[0]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|packet_in_progress                               ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem_used[0]                                  ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|wait_latency_counter[0]                 ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|wait_latency_counter[1]                 ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|read_latency_shift_reg[0]               ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem_used[1]                                  ; main_clk     ; main_clk    ; 0.000        ; 0.074      ; 3.017      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_s1_agent_rsp_fifo|mem_used[1]                                              ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 3.015      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_s1_translator|read_latency_shift_reg[0]                           ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 3.015      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[0]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.069      ; 3.012      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_016|packet_in_progress                               ; main_clk     ; main_clk    ; 0.000        ; 0.070      ; 3.013      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.069      ; 3.012      ;
; 2.786 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.069      ; 3.012      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.561 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[9]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.074      ; 1.812      ;
; 6.561 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[8]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.074      ; 1.812      ;
; 6.561 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[7]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.074      ; 1.812      ;
; 6.561 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[6]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.074      ; 1.812      ;
; 6.561 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[5]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.074      ; 1.812      ;
; 6.561 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[4]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.074      ; 1.812      ;
; 6.561 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[3]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.074      ; 1.812      ;
; 6.561 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[2]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.074      ; 1.812      ;
; 6.561 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[1]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.074      ; 1.812      ;
; 6.561 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[0]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.074      ; 1.812      ;
; 6.635 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[9]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.060      ; 1.872      ;
; 6.635 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[8]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.060      ; 1.872      ;
; 6.635 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[7]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.060      ; 1.872      ;
; 6.635 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[6]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.060      ; 1.872      ;
; 6.635 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[5]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.060      ; 1.872      ;
; 6.635 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[4]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.060      ; 1.872      ;
; 6.635 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[3]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.060      ; 1.872      ;
; 6.635 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[2]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.060      ; 1.872      ;
; 6.635 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[1]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.060      ; 1.872      ;
; 6.635 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[0]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.060      ; 1.872      ;
; 7.024 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_opcode[1]                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.411      ; 2.612      ;
; 7.173 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.450      ; 2.800      ;
; 7.173 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.450      ; 2.800      ;
; 7.173 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.450      ; 2.800      ;
; 7.173 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.450      ; 2.800      ;
; 7.173 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.450      ; 2.800      ;
; 7.173 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.450      ; 2.800      ;
; 7.173 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.450      ; 2.800      ;
; 7.173 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.450      ; 2.800      ;
; 7.175 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.443      ; 2.795      ;
; 7.175 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.443      ; 2.795      ;
; 7.175 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.443      ; 2.795      ;
; 7.175 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.443      ; 2.795      ;
; 7.176 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.438      ; 2.791      ;
; 7.176 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.438      ; 2.791      ;
; 7.176 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.438      ; 2.791      ;
; 7.176 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.438      ; 2.791      ;
; 7.176 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.438      ; 2.791      ;
; 7.176 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.438      ; 2.791      ;
; 7.176 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.438      ; 2.791      ;
; 7.176 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.438      ; 2.791      ;
; 7.201 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.422      ; 2.800      ;
; 7.201 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.422      ; 2.800      ;
; 7.201 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.422      ; 2.800      ;
; 7.201 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.422      ; 2.800      ;
; 7.201 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.422      ; 2.800      ;
; 7.201 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.422      ; 2.800      ;
; 7.201 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.422      ; 2.800      ;
; 7.201 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.422      ; 2.800      ;
; 7.205 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.409      ; 2.791      ;
; 7.205 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.413      ; 2.795      ;
; 7.205 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.413      ; 2.795      ;
; 7.205 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.413      ; 2.795      ;
; 7.205 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.413      ; 2.795      ;
; 7.205 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.409      ; 2.791      ;
; 7.205 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.409      ; 2.791      ;
; 7.205 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.409      ; 2.791      ;
; 7.205 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.409      ; 2.791      ;
; 7.205 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.409      ; 2.791      ;
; 7.205 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.409      ; 2.791      ;
; 7.205 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.409      ; 2.791      ;
; 7.345 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_sprite_address[12]                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.619      ;
; 7.345 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_sprite_address[11]                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.619      ;
; 7.345 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_sprite_address[10]                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.619      ;
; 7.345 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_background_address[10]                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.619      ;
; 7.345 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_background_address[12]                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.619      ;
; 7.345 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_background_address[11]                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.619      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[23]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.101      ; 2.627      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[25]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.101      ; 2.627      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[27]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.101      ; 2.627      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[0]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.101      ; 2.627      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[22]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.101      ; 2.627      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[23]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.101      ; 2.627      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[24]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.101      ; 2.627      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[25]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.101      ; 2.627      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[26]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.101      ; 2.627      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[27]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.101      ; 2.627      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[28]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.101      ; 2.627      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[0]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.101      ; 2.627      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[19]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.622      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[5]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.622      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg4[19]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.622      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg4[0]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.100      ; 2.626      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg4[5]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.622      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg4[6]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.100      ; 2.626      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[0]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.100      ; 2.626      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[6]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.100      ; 2.626      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_co_processor_memory_address[3]                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.106      ; 2.632      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_co_processor_memory_address[2]                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.106      ; 2.632      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_co_processor_memory_address[1]                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.106      ; 2.632      ;
; 7.349 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_co_processor_memory_address[0]                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.106      ; 2.632      ;
; 7.350 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg15[18]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.102      ; 2.629      ;
; 7.350 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg15[29]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.102      ; 2.629      ;
; 7.350 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg15[20]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.102      ; 2.629      ;
; 7.350 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[11]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.623      ;
; 7.350 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[13]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.623      ;
; 7.350 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[15]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.623      ;
; 7.350 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[19]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.623      ;
; 7.350 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[20]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.099      ; 2.626      ;
; 7.350 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[22]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.095      ; 2.622      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.928 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.516      ; 2.621      ;
; 7.292 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.157      ; 2.626      ;
; 7.292 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.157      ; 2.626      ;
; 7.292 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.157      ; 2.626      ;
; 7.292 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.157      ; 2.626      ;
; 7.292 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.157      ; 2.626      ;
; 7.292 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.157      ; 2.626      ;
; 7.292 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.157      ; 2.626      ;
; 7.292 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.157      ; 2.626      ;
; 7.293 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.151      ; 2.621      ;
; 7.293 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.151      ; 2.621      ;
; 7.293 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.151      ; 2.621      ;
; 7.293 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.151      ; 2.621      ;
; 7.293 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.151      ; 2.621      ;
; 7.293 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.151      ; 2.621      ;
; 7.293 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.151      ; 2.621      ;
; 7.293 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.151      ; 2.621      ;
; 7.293 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.151      ; 2.621      ;
; 7.303 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.166      ; 2.646      ;
; 7.303 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.166      ; 2.646      ;
; 7.303 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.166      ; 2.646      ;
; 7.310 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|hsync      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.156      ; 2.643      ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.643
Worst Case Available Settling Time: 36.179 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 88.24 MHz  ; 88.24 MHz       ; main_clk                                          ;      ;
; 136.48 MHz ; 136.48 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 153.09 MHz ; 153.09 MHz      ; altera_reserved_tck                               ;      ;
; 185.43 MHz ; 185.43 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.485  ; 0.000         ;
; main_clk                                          ; 7.316  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 17.026 ; 0.000         ;
; altera_reserved_tck                               ; 46.734 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.288 ; 0.000         ;
; main_clk                                          ; 0.295 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.311 ; 0.000         ;
; altera_reserved_tck                               ; 0.312 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 2.096  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 2.335  ; 0.000         ;
; main_clk                                          ; 16.951 ; 0.000         ;
; altera_reserved_tck                               ; 48.622 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; altera_reserved_tck                               ; 0.900 ; 0.000         ;
; main_clk                                          ; 1.930 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.409 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 6.710 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 4.714  ; 0.000         ;
; main_clk                                          ; 9.588  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 19.743 ; 0.000         ;
; altera_reserved_tck                               ; 49.604 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.485 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.377      ;
; 0.558 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.304      ;
; 0.590 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.272      ;
; 0.590 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.272      ;
; 0.637 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.225      ;
; 0.650 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.212      ;
; 0.677 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.185      ;
; 0.750 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.112      ;
; 0.781 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.081      ;
; 0.782 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.080      ;
; 0.782 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.080      ;
; 0.829 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.033      ;
; 0.842 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.020      ;
; 0.854 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 4.008      ;
; 0.873 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.983      ;
; 0.884 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.972      ;
; 0.886 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.976      ;
; 0.886 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.976      ;
; 0.887 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.969      ;
; 0.933 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.929      ;
; 0.946 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.916      ;
; 0.976 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.880      ;
; 0.981 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.881      ;
; 1.002 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.860      ;
; 1.054 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.808      ;
; 1.062 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.785      ;
; 1.062 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.794      ;
; 1.069 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.793      ;
; 1.076 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.780      ;
; 1.085 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.771      ;
; 1.086 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.776      ;
; 1.086 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.776      ;
; 1.094 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.768      ;
; 1.096 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.760      ;
; 1.097 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.759      ;
; 1.099 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.757      ;
; 1.132 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.724      ;
; 1.133 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.729      ;
; 1.142 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.720      ;
; 1.142 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.720      ;
; 1.146 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.716      ;
; 1.167 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.689      ;
; 1.174 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.688      ;
; 1.174 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.688      ;
; 1.175 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.681      ;
; 1.178 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.678      ;
; 1.181 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.675      ;
; 1.188 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.668      ;
; 1.208 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.639      ;
; 1.213 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.649      ;
; 1.221 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.641      ;
; 1.222 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.460     ; 3.313      ;
; 1.234 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.628      ;
; 1.243 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.604      ;
; 1.270 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.586      ;
; 1.286 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.576      ;
; 1.288 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.568      ;
; 1.293 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.563      ;
; 1.296 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.566      ;
; 1.302 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 3.543      ;
; 1.328 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.528      ;
; 1.334 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.528      ;
; 1.356 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.491      ;
; 1.356 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.500      ;
; 1.365 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.491      ;
; 1.370 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.486      ;
; 1.375 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 3.470      ;
; 1.376 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.480      ;
; 1.377 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.479      ;
; 1.379 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.477      ;
; 1.390 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.472      ;
; 1.397 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[29]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 3.552      ;
; 1.407 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 3.438      ;
; 1.407 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_pulses[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 3.438      ;
; 1.414 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.460     ; 3.121      ;
; 1.415 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 3.533      ;
; 1.415 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[19]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 3.533      ;
; 1.415 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[28]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 3.533      ;
; 1.432 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[21]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.519      ;
; 1.432 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[9]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.519      ;
; 1.432 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[10]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.519      ;
; 1.432 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[11]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.519      ;
; 1.432 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[12]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.519      ;
; 1.432 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[13]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.519      ;
; 1.432 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[14]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.519      ;
; 1.432 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[15]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 3.519      ;
; 1.438 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.424      ;
; 1.441 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[12]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 3.515      ;
; 1.441 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[13]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 3.515      ;
; 1.441 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[14]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 3.515      ;
; 1.441 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[15]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 3.515      ;
; 1.441 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[16]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 3.515      ;
; 1.441 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[17]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 3.515      ;
; 1.441 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[0]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 3.515      ;
; 1.441 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[31]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 3.515      ;
; 1.445 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[30]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 3.503      ;
; 1.445 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[20]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 3.503      ;
; 1.445 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[19]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 3.503      ;
; 1.445 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[28]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 3.503      ;
; 1.445 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[26]                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 3.503      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 7.316  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[0]                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[0]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.540      ; 4.139      ;
; 7.341  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[2]                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[2]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.540      ; 4.114      ;
; 7.415  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[1]                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[1]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.540      ; 4.040      ;
; 7.455  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[3]                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[3]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.540      ; 4.000      ;
; 7.462  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[2]                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[2]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.553      ; 4.006      ;
; 7.511  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[1]                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[1]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.553      ; 3.957      ;
; 7.559  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[0]                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[0]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.553      ; 3.909      ;
; 7.594  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[3]                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[3]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.553      ; 3.874      ;
; 8.667  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.061     ; 11.267     ;
; 8.693  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.061     ; 11.241     ;
; 8.842  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.061     ; 11.092     ;
; 8.868  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.061     ; 11.066     ;
; 8.932  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.042     ; 11.021     ;
; 8.936  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[10]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 11.014     ;
; 8.936  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.042     ; 11.017     ;
; 8.939  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.042     ; 11.014     ;
; 8.943  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[8]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 11.007     ;
; 8.943  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.042     ; 11.010     ;
; 8.960  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.061     ; 10.974     ;
; 8.962  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[10]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.988     ;
; 8.969  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[8]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.981     ;
; 8.996  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.055     ; 10.944     ;
; 9.003  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.043     ; 10.949     ;
; 9.007  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.043     ; 10.945     ;
; 9.022  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.055     ; 10.918     ;
; 9.030  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[12]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.908     ;
; 9.052  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.042     ; 10.901     ;
; 9.056  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.042     ; 10.897     ;
; 9.056  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[12]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.882     ;
; 9.108  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[7]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.842     ;
; 9.134  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[7]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.816     ;
; 9.135  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.061     ; 10.799     ;
; 9.136  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[11]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.802     ;
; 9.162  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[11]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.776     ;
; 9.177  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[9]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.773     ;
; 9.193  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.042     ; 10.760     ;
; 9.199  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.042     ; 10.754     ;
; 9.200  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.042     ; 10.753     ;
; 9.203  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.042     ; 10.750     ;
; 9.203  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[9]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.747     ;
; 9.229  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[10]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.721     ;
; 9.229  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.043     ; 10.723     ;
; 9.233  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.043     ; 10.719     ;
; 9.236  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[8]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.714     ;
; 9.241  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[14]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.709     ;
; 9.260  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.043     ; 10.692     ;
; 9.264  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.043     ; 10.688     ;
; 9.264  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.043     ; 10.688     ;
; 9.267  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[14]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.683     ;
; 9.284  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.061     ; 10.650     ;
; 9.289  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.055     ; 10.651     ;
; 9.310  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.061     ; 10.624     ;
; 9.313  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.043     ; 10.639     ;
; 9.313  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.042     ; 10.640     ;
; 9.317  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.043     ; 10.635     ;
; 9.323  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[12]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.615     ;
; 9.401  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[7]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.549     ;
; 9.429  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[11]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.509     ;
; 9.457  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[13]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.493     ;
; 9.460  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.042     ; 10.493     ;
; 9.470  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[9]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.480     ;
; 9.483  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[13]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.467     ;
; 9.490  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.043     ; 10.462     ;
; 9.515  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[4]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.423     ;
; 9.521  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.043     ; 10.431     ;
; 9.534  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[14]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.416     ;
; 9.541  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[4]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.397     ;
; 9.574  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.043     ; 10.378     ;
; 9.577  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.061     ; 10.357     ;
; 9.591  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[2]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.347     ;
; 9.617  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[2]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.321     ;
; 9.621  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                               ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.317     ;
; 9.635  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.058     ; 10.302     ;
; 9.639  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.058     ; 10.298     ;
; 9.647  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                               ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.291     ;
; 9.655  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.283     ;
; 9.659  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.279     ;
; 9.668  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[6]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.270     ;
; 9.694  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[6]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.244     ;
; 9.696  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[5]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.242     ;
; 9.700  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[5]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.238     ;
; 9.713  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.225     ;
; 9.717  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.221     ;
; 9.750  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[13]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.045     ; 10.200     ;
; 9.751  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk                                          ; main_clk    ; 20.000       ; -0.056     ; 10.188     ;
; 9.808  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[4]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.130     ;
; 9.884  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[2]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.054     ;
; 9.896  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.058     ; 10.041     ;
; 9.900  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.038     ;
; 9.904  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.034     ;
; 9.914  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                               ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.024     ;
; 9.916  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 10.022     ;
; 9.926  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk                                          ; main_clk    ; 20.000       ; -0.056     ; 10.013     ;
; 9.957  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[5]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 9.981      ;
; 9.961  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[6]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 9.977      ;
; 9.974  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 9.964      ;
; 9.980  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 9.958      ;
; 9.984  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 9.954      ;
; 10.002 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[3]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 9.936      ;
; 10.006 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[3]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.057     ; 9.932      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 17.026 ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:reset_pulsecounter|data_out ; pulseCounter:inst4|screen                                                                                                                                                                                      ; main_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.988     ; 0.931      ;
; 34.607 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.154     ; 5.259      ;
; 34.607 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.154     ; 5.259      ;
; 34.722 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 5.471      ;
; 34.722 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 5.471      ;
; 34.885 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 4.728      ;
; 35.016 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 5.177      ;
; 35.016 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 5.177      ;
; 35.063 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.877      ;
; 35.066 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.874      ;
; 35.126 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.814      ;
; 35.285 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.655      ;
; 35.453 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.487      ;
; 35.468 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 4.719      ;
; 35.468 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 4.719      ;
; 35.499 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.441      ;
; 35.565 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 4.599      ;
; 35.565 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.144      ; 4.599      ;
; 35.584 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.356      ;
; 35.637 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.376     ; 3.982      ;
; 35.643 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.376     ; 3.976      ;
; 35.664 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 4.523      ;
; 35.664 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 4.523      ;
; 35.726 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.376     ; 3.893      ;
; 35.729 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.376     ; 3.890      ;
; 35.741 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.376     ; 3.878      ;
; 35.776 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.170      ;
; 35.782 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.164      ;
; 35.784 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.162      ;
; 35.790 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.156      ;
; 35.802 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 3.811      ;
; 35.852 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.094      ;
; 35.858 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.088      ;
; 35.866 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.080      ;
; 35.868 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.078      ;
; 35.874 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.072      ;
; 35.876 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.070      ;
; 35.880 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.066      ;
; 35.888 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.058      ;
; 35.903 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 4.284      ;
; 35.903 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 4.284      ;
; 35.909 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 4.018      ;
; 35.941 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.999      ;
; 35.942 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.004      ;
; 35.944 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 4.002      ;
; 35.949 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.991      ;
; 35.956 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.990      ;
; 36.017 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.923      ;
; 36.020 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.926      ;
; 36.026 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.920      ;
; 36.041 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.899      ;
; 36.048 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.259      ; 4.206      ;
; 36.052 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.888      ;
; 36.056 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.259      ; 4.198      ;
; 36.061 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.376     ; 3.558      ;
; 36.064 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.376     ; 3.555      ;
; 36.069 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.376     ; 3.550      ;
; 36.084 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.856      ;
; 36.106 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.834      ;
; 36.110 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.836      ;
; 36.110 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.830      ;
; 36.112 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.834      ;
; 36.120 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.820      ;
; 36.124 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.822      ;
; 36.124 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.259      ; 4.130      ;
; 36.131 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.809      ;
; 36.151 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.789      ;
; 36.173 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.767      ;
; 36.177 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.763      ;
; 36.185 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.755      ;
; 36.187 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.753      ;
; 36.198 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.742      ;
; 36.200 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.746      ;
; 36.202 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.744      ;
; 36.208 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.738      ;
; 36.208 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.738      ;
; 36.210 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.736      ;
; 36.212 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.734      ;
; 36.213 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.733      ;
; 36.218 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 3.395      ;
; 36.218 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.728      ;
; 36.218 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.728      ;
; 36.221 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.725      ;
; 36.226 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.691      ;
; 36.227 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.713      ;
; 36.239 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|rden_b_store                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 3.383      ;
; 36.241 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.699      ;
; 36.248 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.669      ;
; 36.249 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.691      ;
; 36.252 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.665      ;
; 36.253 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.687      ;
; 36.262 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.655      ;
; 36.263 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.677      ;
; 36.273 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.644      ;
; 36.274 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.666      ;
; 36.276 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.641      ;
; 36.276 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.670      ;
; 36.285 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.655      ;
; 36.286 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.660      ;
; 36.289 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.657      ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 3.398      ;
; 46.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 3.193      ;
; 47.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.825      ;
; 47.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.738      ;
; 47.528 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 2.580      ;
; 47.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.584      ;
; 47.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.562      ;
; 47.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.539      ;
; 47.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.403      ;
; 47.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.395      ;
; 47.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.356      ;
; 47.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.327      ;
; 47.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.184      ;
; 48.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.125      ;
; 48.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.068      ;
; 48.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.734      ;
; 48.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                       ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 1.624      ;
; 48.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.415      ;
; 49.378 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 0.754      ;
; 95.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.684      ;
; 95.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.396      ;
; 95.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.396      ;
; 95.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.396      ;
; 95.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.396      ;
; 95.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.322      ;
; 95.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.314      ;
; 95.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.310      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.293      ;
; 95.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.288      ;
; 95.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.285      ;
; 95.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.282      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.280      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.242      ;
; 95.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.234      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.216      ;
; 95.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.210      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.207      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.208      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.199      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.199      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.199      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.199      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.199      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.199      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.199      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.199      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.199      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.199      ;
; 95.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.198      ;
; 95.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.198      ;
; 95.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.198      ;
; 95.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.198      ;
; 95.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.198      ;
; 95.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.198      ;
; 95.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.198      ;
; 95.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.198      ;
; 95.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.198      ;
; 95.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.198      ;
; 95.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.189      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.170      ;
; 95.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.162      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.059      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.058      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.058      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.057      ;
; 95.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.056      ;
; 95.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.054      ;
; 95.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.051      ;
; 95.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.051      ;
; 95.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.050      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.048      ;
; 95.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.047      ;
; 95.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.958      ;
; 95.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.958      ;
; 95.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.958      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.956      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.956      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.956      ;
; 96.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.920      ;
; 96.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.899      ;
; 96.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.851      ;
; 96.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.830      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.801      ;
; 96.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.791      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.787      ;
; 96.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.774      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.288 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[23]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.801      ;
; 0.289 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[0]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.798      ;
; 0.294 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[24]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.804      ;
; 0.296 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[25]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.809      ;
; 0.297 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[7]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.812      ;
; 0.298 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[22]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.811      ;
; 0.298 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[29]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.811      ;
; 0.300 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[23]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.810      ;
; 0.300 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[28]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.813      ;
; 0.302 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[6]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.817      ;
; 0.303 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[1]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.818      ;
; 0.303 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[5]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.812      ;
; 0.304 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[27]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.817      ;
; 0.305 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[4]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.820      ;
; 0.305 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[9]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.814      ;
; 0.305 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[27]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.814      ;
; 0.307 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[26]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.820      ;
; 0.308 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[6]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.817      ;
; 0.309 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[8]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.818      ;
; 0.309 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[22]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.819      ;
; 0.310 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[0]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.825      ;
; 0.310 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[5]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.825      ;
; 0.310 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[1]                                                                                                                                                ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[1]                                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[27]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.821      ;
; 0.311 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.WAIT                                                                                                                                                ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.WAIT                                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                                                                                                                                   ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a1                                                                                                                                                  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a1                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a3                                                                                                                                                  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a3                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a2                                                                                                                                                  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a2                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a0                                                                                                                                                  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a0                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a1                                                                                                                                                  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a1                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a2                                                                                                                                                  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a2                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a3                                                                                                                                                  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a3                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a0                                                                                                                                                  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a0                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|refresh_signal[1]                                                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|refresh_signal[1]                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[2]                                                                                                               ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[2]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[1]                                                                                                               ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[1]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[0]                                                                                                               ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[0]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[1]                                                                                                       ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[1]                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[3]                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[3]                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[2]                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[2]                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; video_processor:inst5|controlUnit:controlUnit_inst|counter_reset[1]                                                                                                                                                                                 ; video_processor:inst5|controlUnit:controlUnit_inst|counter_reset[1]                                                                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|state.WAIT_NEW_SCREEN                                                                                                    ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|state.WAIT_NEW_SCREEN                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[3]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.827      ;
; 0.312 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[0]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[0]                                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|state.REFRESH_INST_MEMORY                                                                                                   ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|state.REFRESH_INST_MEMORY                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[0]                                                                                                                                                         ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[0]                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.WAIT                                                                                                                                                                               ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.WAIT                                                                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.END_INST                                                                                                                                                                           ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.END_INST                                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[2]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.822      ;
; 0.314 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[7]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.823      ;
; 0.314 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[26]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.823      ;
; 0.316 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[2]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.831      ;
; 0.318 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[0]                                                                                                                                                ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[0]                                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.519      ;
; 0.319 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[25]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.829      ;
; 0.319 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_one                                                                                                                                                         ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_one                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[0]                                                                                                       ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[0]                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; video_processor:inst5|controlUnit:controlUnit_inst|counter_reset[0]                                                                                                                                                                                 ; video_processor:inst5|controlUnit:controlUnit_inst|counter_reset[0]                                                                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_2|out_data[29]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.830      ;
; 0.320 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; video_processor:inst5|controlUnit:controlUnit_inst|state.RESET                                                                                                                                                                                      ; video_processor:inst5|controlUnit:controlUnit_inst|state.RESET                                                                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_one                                                                                                                                                         ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_one                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.322 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[25]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.831      ;
; 0.324 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[24]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.837      ;
; 0.325 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[3]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.834      ;
; 0.326 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[30]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.841      ;
; 0.328 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[22]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.837      ;
; 0.329 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[1]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.838      ;
; 0.329 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[28]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.839      ;
; 0.330 ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[0]                                                                                                                                                               ; video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_cnj1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.840      ;
; 0.334 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[3]                                                                                                                                                   ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[3]                                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.534      ;
; 0.335 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[28]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.844      ;
; 0.336 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[24]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.845      ;
; 0.337 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|state.RESET                                                                                                                 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|state.STEP_RESET                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.WAIT                                                                                                                                                                               ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.ENABLE_READING                                                                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[32]                                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|out_data[32]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[4]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.847      ;
; 0.338 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_2|reg2[32]                                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_2|out_data[32]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_2:stateMachine_2_inst|state.D2                                                                                                                                                  ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_2:stateMachine_2_inst|state.E2                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[1]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[1]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[0]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe13a[0]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe14a[1]                                                                                                                   ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe9a[1]                                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe14a[1]                                                                                                                   ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe9a[0]                                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[3]                                                                                                                   ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[3]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[2]                                                                                                                   ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe13a[2]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|param_bubble                                                                                  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|param_bubble_2                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|table_size:table_size_inst|out_st1_bubble                                                                                    ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|out_st2_bubble                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|param_bubble_2                                                                                ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|param_bubble_3                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|param_bubble                                                                                  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|param_bubble_2                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst|out_st2_bubble                                                                    ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|param_bubble                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg2[32]                                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[32]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.B1                                                                                                                                                  ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.C1                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_y[4]                                                                                                                                                         ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|out_st1_pixel_y[4]                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_y[0]                                                                                                                                                         ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|out_st1_pixel_y[0]                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[1]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe13a[1]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[2]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe13a[2]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[0]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[0]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[3]                                                                                                                   ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe13a[3]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.295 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; main_clk     ; main_clk    ; 0.000        ; 0.341      ; 0.805      ;
; 0.300 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; main_clk     ; main_clk    ; 0.000        ; 0.341      ; 0.810      ;
; 0.302 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                                                                                                              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; main_clk     ; main_clk    ; 0.000        ; 0.346      ; 0.817      ;
; 0.303 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; main_clk     ; main_clk    ; 0.000        ; 0.332      ; 0.804      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd     ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; debounce_block:inst1|PushButton_Debouncer:inst9|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst9|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; debounce_block:inst1|PushButton_Debouncer:inst8|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst8|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; debounce_block:inst1|PushButton_Debouncer:inst1|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst1|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; debounce_block:inst1|PushButton_Debouncer:inst2|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst2|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[3]                                                                                                                                                                           ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[3]                                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[2]                                                                                                                                                                           ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[2]                                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr     ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd         ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                            ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|wait_latency_counter[1]                                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|wait_latency_counter[1]                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                            ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|wait_latency_counter[1]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|wait_latency_counter[1]                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|wait_latency_counter[1]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|wait_latency_counter[1]                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|wait_latency_counter[1]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|wait_latency_counter[1]                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrreg_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                 ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                 ; main_clk     ; main_clk    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; debounce_block:inst1|PushButton_Debouncer:inst3|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst3|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; debounce_block:inst1|PushButton_Debouncer:inst4|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst4|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; debounce_block:inst1|PushButton_Debouncer:inst7|PB_state                                                                                                                                                                                                                       ; debounce_block:inst1|PushButton_Debouncer:inst7|PB_state                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; debounce_block:inst1|PushButton_Debouncer:inst|PB_state                                                                                                                                                                                                                        ; debounce_block:inst1|PushButton_Debouncer:inst|PB_state                                                                                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[0]                                                                                                                                                                           ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[0]                                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[1]                                                                                                                                                                           ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[1]                                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:y_s1_translator|wait_latency_counter[1]                                                                                                                                       ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:y_s1_translator|wait_latency_counter[1]                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:direction_analogic_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:direction_analogic_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:direction_analogic_s1_translator|wait_latency_counter[1]                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:direction_analogic_s1_translator|wait_latency_counter[1]                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator|wait_latency_counter[1]                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator|wait_latency_counter[1]                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:reset_pulsecounter|data_out                                                                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:reset_pulsecounter|data_out                                                                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator|wait_latency_counter[1]                                                                                                                                   ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator|wait_latency_counter[1]                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:wrreg|data_out                                                                                                                                                                                                                ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:wrreg|data_out                                                                                                                                                                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 0.511      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.311 ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync      ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|screen                                                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; video_processor:inst5|VGA_sync:VGA_sync_inst|hsync      ; video_processor:inst5|VGA_sync:VGA_sync_inst|hsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.414 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 0.863      ;
; 0.499 ; pulseCounter:inst4|code[6]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; pulseCounter:inst4|code[12]                             ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; pulseCounter:inst4|code[15]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; pulseCounter:inst4|code[4]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; pulseCounter:inst4|code[5]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; pulseCounter:inst4|code[3]                              ; pulseCounter:inst4|code[3]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.701      ;
; 0.505 ; pulseCounter:inst4|code[16]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[2]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.704      ;
; 0.510 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.512 ; pulseCounter:inst4|code[9]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; pulseCounter:inst4|code[11]                             ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[1]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.713      ;
; 0.615 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.064      ;
; 0.624 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.073      ;
; 0.634 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.083      ;
; 0.641 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.840      ;
; 0.649 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.098      ;
; 0.745 ; pulseCounter:inst4|code[15]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.944      ;
; 0.747 ; pulseCounter:inst4|code[5]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; pulseCounter:inst4|code[3]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.946      ;
; 0.750 ; pulseCounter:inst4|code[4]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.949      ;
; 0.752 ; pulseCounter:inst4|code[14]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.951      ;
; 0.754 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[3]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[1]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.953      ;
; 0.757 ; pulseCounter:inst4|code[8]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.955      ;
; 0.757 ; pulseCounter:inst4|code[4]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; pulseCounter:inst4|code[11]                             ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[2]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; pulseCounter:inst4|code[14]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.958      ;
; 0.761 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[2]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.960      ;
; 0.763 ; pulseCounter:inst4|code[10]                             ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.962      ;
; 0.770 ; pulseCounter:inst4|code[10]                             ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; pulseCounter:inst4|code[17]                             ; pulseCounter:inst4|code[17]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; pulseCounter:inst4|code[14]                             ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; pulseCounter:inst4|code[7]                              ; pulseCounter:inst4|code[7]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.971      ;
; 0.783 ; pulseCounter:inst4|code[10]                             ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.982      ;
; 0.821 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[18]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.021      ;
; 0.836 ; pulseCounter:inst4|code[3]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.035      ;
; 0.837 ; pulseCounter:inst4|code[13]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.036      ;
; 0.839 ; pulseCounter:inst4|code[7]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.037      ;
; 0.843 ; pulseCounter:inst4|code[3]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; pulseCounter:inst4|code[13]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; pulseCounter:inst4|code[12]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.044      ;
; 0.845 ; pulseCounter:inst4|code[6]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.043      ;
; 0.846 ; pulseCounter:inst4|code[9]                              ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.045      ;
; 0.848 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[3]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.047      ;
; 0.850 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.049      ;
; 0.850 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[3]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.049      ;
; 0.852 ; pulseCounter:inst4|code[12]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.051      ;
; 0.853 ; pulseCounter:inst4|code[9]                              ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.052      ;
; 0.853 ; pulseCounter:inst4|code[8]                              ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.051      ;
; 0.855 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.054      ;
; 0.857 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.056      ;
; 0.857 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.056      ;
; 0.859 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.058      ;
; 0.860 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[18]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.060      ;
; 0.860 ; pulseCounter:inst4|code[8]                              ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.058      ;
; 0.861 ; pulseCounter:inst4|code[16]                             ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.060      ;
; 0.861 ; pulseCounter:inst4|code[16]                             ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.060      ;
; 0.863 ; pulseCounter:inst4|code[13]                             ; pulseCounter:inst4|code[13]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.062      ;
; 0.864 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.313      ;
; 0.865 ; pulseCounter:inst4|code[16]                             ; pulseCounter:inst4|code[17]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.064      ;
; 0.871 ; pulseCounter:inst4|code[8]                              ; pulseCounter:inst4|code[8]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.070      ;
; 0.895 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1] ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.117      ;
; 0.896 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2] ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.118      ;
; 0.898 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.098      ;
; 0.899 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[17]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.099      ;
; 0.899 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.099      ;
; 0.900 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[0]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.099      ;
; 0.906 ; pulseCounter:inst4|code[17]                             ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.105      ;
; 0.907 ; pulseCounter:inst4|code[17]                             ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.106      ;
; 0.911 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.360      ;
; 0.926 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.125      ;
; 0.933 ; pulseCounter:inst4|code[5]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.131      ;
; 0.933 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.132      ;
; 0.935 ; pulseCounter:inst4|code[7]                              ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.133      ;
; 0.939 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.138      ;
; 0.941 ; pulseCounter:inst4|code[6]                              ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.139      ;
; 0.942 ; pulseCounter:inst4|code[7]                              ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.140      ;
; 0.943 ; pulseCounter:inst4|code[11]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.142      ;
; 0.943 ; pulseCounter:inst4|code[4]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.141      ;
; 0.944 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.143      ;
; 0.946 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.145      ;
; 0.948 ; pulseCounter:inst4|code[6]                              ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.146      ;
; 0.950 ; pulseCounter:inst4|code[11]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.149      ;
; 0.951 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.150      ;
; 0.953 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.152      ;
; 0.953 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.152      ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.519      ;
; 0.325 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.530      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.536      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.536      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.344 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.556      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.551      ;
; 0.356 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.358 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.361 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                              ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.560      ;
; 0.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.563      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.572      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.574      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.627      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.627      ;
; 0.437 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.637      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.642      ;
; 0.449 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.449 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.664      ;
; 0.450 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.450 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.453 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.666      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.656      ;
; 0.459 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.673      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.469 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.669      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.479 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.678      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.683      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.684      ;
; 0.491 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.690      ;
; 0.498 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.697      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.700      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.096 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_data_decoded[1]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.851      ;
; 2.096 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[8]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.851      ;
; 2.096 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.851      ;
; 2.096 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.851      ;
; 2.096 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[3]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.851      ;
; 2.096 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.851      ;
; 2.096 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.851      ;
; 2.096 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[5]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.851      ;
; 2.096 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.851      ;
; 2.096 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[7]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.851      ;
; 2.102 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg22[20]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.855      ;
; 2.102 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg22[21]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.855      ;
; 2.117 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[22]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.825      ;
; 2.117 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[23]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.825      ;
; 2.117 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[24]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.825      ;
; 2.117 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[25]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.825      ;
; 2.117 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[26]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.825      ;
; 2.117 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[27]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.825      ;
; 2.117 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[28]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.825      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[9]                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.808      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[10]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.808      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[11]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.810      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[12]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.808      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[13]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.810      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[14]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.810      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[15]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.810      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[16]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.810      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[17]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.810      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[18]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.810      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[29]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.810      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[0]                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.808      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[2]                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.808      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[31]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.810      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg10[29]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.808      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg10[2]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.808      ;
; 2.128 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg10[31]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.808      ;
; 2.133 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg23[19]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 2.822      ;
; 2.134 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg30[12]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.818      ;
; 2.134 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg30[29]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.818      ;
; 2.134 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg29[21]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.818      ;
; 2.135 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[19]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.805      ;
; 2.135 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[20]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.805      ;
; 2.135 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[29]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.805      ;
; 2.136 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[9]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 2.813      ;
; 2.136 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[10]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 2.813      ;
; 2.136 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[12]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 2.813      ;
; 2.136 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg3[29]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 2.803      ;
; 2.142 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[21]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 2.813      ;
; 2.142 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[22]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 2.813      ;
; 2.142 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[23]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 2.813      ;
; 2.142 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[24]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 2.813      ;
; 2.142 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[25]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 2.813      ;
; 2.142 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[26]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 2.813      ;
; 2.142 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[27]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 2.813      ;
; 2.142 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[28]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 2.813      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[11]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.800      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[13]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.800      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[14]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.800      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[15]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.800      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[16]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.800      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[17]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.800      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[18]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.800      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[29]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.800      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[4]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.800      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[30]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.800      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg17[21]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.803      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg17[1]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.803      ;
; 2.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg17[31]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.803      ;
; 2.149 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[21]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.802      ;
; 2.149 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[29]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.802      ;
; 2.149 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[1]                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.802      ;
; 2.156 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[7]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 2.800      ;
; 2.156 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[6]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 2.800      ;
; 2.156 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[5]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 2.800      ;
; 2.156 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 2.800      ;
; 2.156 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 2.800      ;
; 2.158 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[22]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 2.795      ;
; 2.158 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[24]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 2.795      ;
; 2.158 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[26]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 2.795      ;
; 2.158 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[28]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 2.795      ;
; 2.158 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[3]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 2.795      ;
; 2.158 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[5]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 2.795      ;
; 2.158 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[8]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 2.795      ;
; 2.158 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[31]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 2.795      ;
; 2.159 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[20]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 2.784      ;
; 2.159 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[21]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 2.784      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.648      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.648      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.648      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.648      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.645      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.645      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.645      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.645      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.645      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.645      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.645      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.645      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.645      ;
; 2.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[32]     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.643      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.335 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|hsync      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.128     ; 2.532      ;
; 2.342 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.118     ; 2.535      ;
; 2.342 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.118     ; 2.535      ;
; 2.342 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.118     ; 2.535      ;
; 2.355 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.126     ; 2.514      ;
; 2.355 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.126     ; 2.514      ;
; 2.355 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.126     ; 2.514      ;
; 2.355 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.126     ; 2.514      ;
; 2.355 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.126     ; 2.514      ;
; 2.355 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.126     ; 2.514      ;
; 2.355 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.126     ; 2.514      ;
; 2.355 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.126     ; 2.514      ;
; 2.356 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.132     ; 2.507      ;
; 2.356 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.132     ; 2.507      ;
; 2.356 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.132     ; 2.507      ;
; 2.356 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.132     ; 2.507      ;
; 2.356 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.132     ; 2.507      ;
; 2.356 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.132     ; 2.507      ;
; 2.356 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.132     ; 2.507      ;
; 2.356 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.132     ; 2.507      ;
; 2.356 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.132     ; 2.507      ;
; 2.670 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.182      ; 2.507      ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.951 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                ; main_clk     ; main_clk    ; 20.000       ; 0.185      ; 3.172      ;
; 16.951 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                ; main_clk     ; main_clk    ; 20.000       ; 0.185      ; 3.172      ;
; 16.951 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                ; main_clk     ; main_clk    ; 20.000       ; 0.185      ; 3.172      ;
; 16.951 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                ; main_clk     ; main_clk    ; 20.000       ; 0.185      ; 3.172      ;
; 16.951 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                ; main_clk     ; main_clk    ; 20.000       ; 0.185      ; 3.172      ;
; 16.951 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                ; main_clk     ; main_clk    ; 20.000       ; 0.185      ; 3.172      ;
; 16.951 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                ; main_clk     ; main_clk    ; 20.000       ; 0.185      ; 3.172      ;
; 16.951 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                ; main_clk     ; main_clk    ; 20.000       ; 0.185      ; 3.172      ;
; 17.073 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[0]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.069     ; 2.853      ;
; 17.073 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[1]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.069     ; 2.853      ;
; 17.073 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[5]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.856      ;
; 17.073 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[8]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.069     ; 2.853      ;
; 17.073 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[0]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.069     ; 2.853      ;
; 17.073 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[30]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.069     ; 2.853      ;
; 17.073 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[1]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.069     ; 2.853      ;
; 17.073 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.856      ;
; 17.073 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[9]                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.856      ;
; 17.073 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[22]                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.856      ;
; 17.073 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[14]                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.856      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                          ; main_clk     ; main_clk    ; 20.000       ; -0.058     ; 2.863      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                                                                          ; main_clk     ; main_clk    ; 20.000       ; -0.058     ; 2.863      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                                                                          ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                                                                                         ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                                                                                                                         ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.057     ; 2.864      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|packet_in_progress                                                                                                                                                    ; main_clk     ; main_clk    ; 20.000       ; -0.042     ; 2.879      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:y_s1_translator|read_latency_shift_reg[0]                                                                                                                                                ; main_clk     ; main_clk    ; 20.000       ; -0.041     ; 2.880      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.041     ; 2.880      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.041     ; 2.880      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[20]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[7]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[5]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[3]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[2]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[9]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[26]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[16]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[13]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[11]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[31]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[20]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[9]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[27]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[26]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[16]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[13]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[11]                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[3]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[2]                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.066     ; 2.855      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[31]                                                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.059     ; 2.862      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.047     ; 2.874      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.047     ; 2.874      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.047     ; 2.874      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.059     ; 2.862      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.047     ; 2.874      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[29]                                                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.059     ; 2.862      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[30]                                                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.059     ; 2.862      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.056     ; 2.865      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                                                                                                                     ; main_clk     ; main_clk    ; 20.000       ; -0.056     ; 2.865      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.056     ; 2.865      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.056     ; 2.865      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.056     ; 2.865      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.056     ; 2.865      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.056     ; 2.865      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_logic_op[0]                                                                                                                                                                                    ; main_clk     ; main_clk    ; 20.000       ; -0.057     ; 2.864      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_logic_op[1]                                                                                                                                                                                    ; main_clk     ; main_clk    ; 20.000       ; -0.057     ; 2.864      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp                                                                                                                                                                                    ; main_clk     ; main_clk    ; 20.000       ; -0.057     ; 2.864      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                                                                         ; main_clk     ; main_clk    ; 20.000       ; -0.057     ; 2.864      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[7]                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.063     ; 2.858      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.058     ; 2.863      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                        ; main_clk     ; main_clk    ; 20.000       ; -0.056     ; 2.865      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                        ; main_clk     ; main_clk    ; 20.000       ; -0.056     ; 2.865      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[17]                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 2.868      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[6]                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9] ; main_clk     ; main_clk    ; 20.000       ; -0.068     ; 2.853      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]                                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[19]                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[19]                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[18]                                                                                                                                                 ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[12]                                                                                                                                                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 2.868      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[7]                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]                                                                                                                               ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[29]                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 2.868      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 2.868      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[27]                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 2.868      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[26]                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 2.868      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 2.868      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[0]                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.058     ; 2.863      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src2[11]                                                                                                                                                                                       ; main_clk     ; main_clk    ; 20.000       ; -0.056     ; 2.865      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[5]                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[10]                                                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 2.868      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                                                               ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[8]                                                                                                                                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.053     ; 2.868      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|av_readdata_pre[0]                                                                                                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.061     ; 2.860      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] ; main_clk     ; main_clk    ; 20.000       ; -0.068     ; 2.853      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                    ; main_clk     ; main_clk    ; 20.000       ; -0.041     ; 2.880      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                    ; main_clk     ; main_clk    ; 20.000       ; -0.041     ; 2.880      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                    ; main_clk     ; main_clk    ; 20.000       ; -0.041     ; 2.880      ;
; 17.074 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                    ; main_clk     ; main_clk    ; 20.000       ; -0.041     ; 2.880      ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 1.507      ;
; 48.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 1.507      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.012      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.012      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.012      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.012      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.012      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.012      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.012      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.012      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.012      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.012      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.012      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.012      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.014      ;
; 97.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.014      ;
; 97.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.951      ;
; 97.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.951      ;
; 97.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.951      ;
; 97.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.951      ;
; 97.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.951      ;
; 97.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.951      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.944      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.944      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.944      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.944      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.747      ;
; 98.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.682      ;
; 98.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.682      ;
; 98.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.682      ;
; 98.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.682      ;
; 98.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.670      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.516      ;
; 98.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.507      ;
; 98.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.507      ;
; 98.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.507      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.460      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.460      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.460      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.460      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.460      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.255      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.255      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.255      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.255      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.255      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.255      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.255      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.255      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.255      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.255      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.255      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.255      ;
; 98.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.207      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.900  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.100      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.150      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.150      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.150      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.150      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.150      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.150      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.150      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.150      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.150      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.150      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.150      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.150      ;
; 1.141  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.339      ;
; 1.141  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.339      ;
; 1.141  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.339      ;
; 1.141  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.339      ;
; 1.141  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.339      ;
; 1.183  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.379      ;
; 1.183  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.379      ;
; 1.183  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.379      ;
; 1.204  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.404      ;
; 1.359  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.555      ;
; 1.379  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.421  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.622      ;
; 1.615  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.813      ;
; 1.615  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.813      ;
; 1.615  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.813      ;
; 1.615  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.813      ;
; 1.635  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.834      ;
; 1.635  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.834      ;
; 1.635  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.834      ;
; 1.635  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.834      ;
; 1.635  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.834      ;
; 1.635  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.834      ;
; 1.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.879      ;
; 1.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.879      ;
; 1.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.891      ;
; 1.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.891      ;
; 1.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.891      ;
; 1.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.891      ;
; 1.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.891      ;
; 1.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.891      ;
; 1.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.891      ;
; 1.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.891      ;
; 1.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.891      ;
; 1.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.891      ;
; 1.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.891      ;
; 1.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.891      ;
; 50.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.246      ; 1.379      ;
; 50.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.246      ; 1.379      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.930 ; reset                                                               ; written_pulse:inst7|Qu                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 1.993      ; 4.067      ;
; 1.930 ; reset                                                               ; written_pulse:inst7|Qr                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 1.993      ; 4.067      ;
; 2.473 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[17]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.076      ; 2.693      ;
; 2.473 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[21]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.076      ; 2.693      ;
; 2.473 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[7]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.076      ; 2.693      ;
; 2.473 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[10]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.076      ; 2.693      ;
; 2.473 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[23]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.076      ; 2.693      ;
; 2.473 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[29]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.076      ; 2.693      ;
; 2.473 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[24]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.076      ; 2.693      ;
; 2.473 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[31]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.076      ; 2.693      ;
; 2.474 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[0]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.069      ; 2.687      ;
; 2.474 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[1]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.069      ; 2.687      ;
; 2.474 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[8]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.069      ; 2.687      ;
; 2.474 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[0]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.069      ; 2.687      ;
; 2.474 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[30]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.069      ; 2.687      ;
; 2.474 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[1]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.069      ; 2.687      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[20]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[7]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[5]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[3]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[2]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[9]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[26]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[16]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[13]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[11]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[5]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.073      ; 2.692      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[20]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[9]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[27]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[26]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[16]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[13]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[11]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[3]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[2]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.073      ; 2.692      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[0]                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.080      ; 2.699      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[9]                             ; main_clk     ; main_clk    ; 0.000        ; 0.073      ; 2.692      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[22]                            ; main_clk     ; main_clk    ; 0.000        ; 0.073      ; 2.692      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[14]                            ; main_clk     ; main_clk    ; 0.000        ; 0.073      ; 2.692      ;
; 2.475 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[2]                             ; main_clk     ; main_clk    ; 0.000        ; 0.072      ; 2.691      ;
; 2.496 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.706      ;
; 2.496 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|saved_grant[0]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.706      ;
; 2.496 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.706      ;
; 2.496 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.706      ;
; 2.496 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:y_s1_translator|read_latency_shift_reg[0]                           ; main_clk     ; main_clk    ; 0.000        ; 0.070      ; 2.710      ;
; 2.496 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem_used[1]                                              ; main_clk     ; main_clk    ; 0.000        ; 0.070      ; 2.710      ;
; 2.496 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem_used[0]                                              ; main_clk     ; main_clk    ; 0.000        ; 0.070      ; 2.710      ;
; 2.496 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][74]                                               ; main_clk     ; main_clk    ; 0.000        ; 0.070      ; 2.710      ;
; 2.496 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[0][74]                                               ; main_clk     ; main_clk    ; 0.000        ; 0.070      ; 2.710      ;
; 2.496 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][56]                                               ; main_clk     ; main_clk    ; 0.000        ; 0.070      ; 2.710      ;
; 2.496 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[0][56]                                               ; main_clk     ; main_clk    ; 0.000        ; 0.070      ; 2.710      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.052      ; 2.693      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 2.688      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.052      ; 2.693      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 2.688      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 2.688      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[22]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.049      ; 2.690      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.052      ; 2.693      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.051      ; 2.692      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.051      ; 2.692      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.051      ; 2.692      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.052      ; 2.693      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.051      ; 2.692      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.052      ; 2.693      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.051      ; 2.692      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.052      ; 2.693      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.052      ; 2.693      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.051      ; 2.692      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.052      ; 2.693      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.051      ; 2.692      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 2.703      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.062      ; 2.703      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                                     ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 2.701      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 2.701      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.053      ; 2.694      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_new_inst                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 2.701      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                 ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.707      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                                     ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 2.701      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                  ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.707      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.707      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 2.701      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 2.701      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 2.701      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.060      ; 2.701      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem_used[0]                                          ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.707      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.050      ; 2.691      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[0][56]                                           ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.707      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[0][74]                                           ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.707      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem_used[1]                                          ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.707      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted           ; main_clk     ; main_clk    ; 0.000        ; 0.057      ; 2.698      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_s1_translator|read_latency_shift_reg[0]                       ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.707      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer              ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.707      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.067      ; 2.708      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[0]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.067      ; 2.708      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.067      ; 2.708      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.067      ; 2.708      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|packet_in_progress                               ; main_clk     ; main_clk    ; 0.000        ; 0.069      ; 2.710      ;
; 2.497 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_s1_translator|wait_latency_counter[0]                         ; main_clk     ; main_clk    ; 0.000        ; 0.066      ; 2.707      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.409 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[9]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.073      ; 1.646      ;
; 6.409 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[8]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.073      ; 1.646      ;
; 6.409 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[7]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.073      ; 1.646      ;
; 6.409 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[6]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.073      ; 1.646      ;
; 6.409 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[5]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.073      ; 1.646      ;
; 6.409 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[4]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.073      ; 1.646      ;
; 6.409 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[3]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.073      ; 1.646      ;
; 6.409 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[2]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.073      ; 1.646      ;
; 6.409 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[1]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.073      ; 1.646      ;
; 6.409 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[0]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.073      ; 1.646      ;
; 6.484 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[9]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.062      ; 1.710      ;
; 6.484 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[8]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.062      ; 1.710      ;
; 6.484 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[7]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.062      ; 1.710      ;
; 6.484 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[6]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.062      ; 1.710      ;
; 6.484 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[5]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.062      ; 1.710      ;
; 6.484 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[4]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.062      ; 1.710      ;
; 6.484 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[3]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.062      ; 1.710      ;
; 6.484 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[2]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.062      ; 1.710      ;
; 6.484 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[1]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.062      ; 1.710      ;
; 6.484 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[0]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.062      ; 1.710      ;
; 6.799 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_opcode[1]                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.374      ; 2.337      ;
; 6.939 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.408      ; 2.511      ;
; 6.939 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.408      ; 2.511      ;
; 6.939 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.408      ; 2.511      ;
; 6.939 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.408      ; 2.511      ;
; 6.939 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.408      ; 2.511      ;
; 6.939 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.408      ; 2.511      ;
; 6.939 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.408      ; 2.511      ;
; 6.939 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.408      ; 2.511      ;
; 6.943 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.397      ; 2.504      ;
; 6.943 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.397      ; 2.504      ;
; 6.943 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.397      ; 2.504      ;
; 6.943 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.397      ; 2.504      ;
; 6.943 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.397      ; 2.504      ;
; 6.943 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.397      ; 2.504      ;
; 6.943 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.397      ; 2.504      ;
; 6.943 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.397      ; 2.504      ;
; 6.944 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.400      ; 2.508      ;
; 6.944 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.400      ; 2.508      ;
; 6.944 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.400      ; 2.508      ;
; 6.944 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.400      ; 2.508      ;
; 6.965 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.382      ; 2.511      ;
; 6.965 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.382      ; 2.511      ;
; 6.965 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.382      ; 2.511      ;
; 6.965 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.382      ; 2.511      ;
; 6.965 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.382      ; 2.511      ;
; 6.965 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.382      ; 2.511      ;
; 6.965 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.382      ; 2.511      ;
; 6.965 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.382      ; 2.511      ;
; 6.971 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.369      ; 2.504      ;
; 6.971 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.369      ; 2.504      ;
; 6.971 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.369      ; 2.504      ;
; 6.971 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.369      ; 2.504      ;
; 6.971 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.369      ; 2.504      ;
; 6.971 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.369      ; 2.504      ;
; 6.971 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.369      ; 2.504      ;
; 6.971 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.369      ; 2.504      ;
; 6.972 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.372      ; 2.508      ;
; 6.972 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.372      ; 2.508      ;
; 6.972 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.372      ; 2.508      ;
; 6.972 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.372      ; 2.508      ;
; 7.082 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_sprite_address[12]                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.342      ;
; 7.082 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_sprite_address[11]                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.342      ;
; 7.082 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_sprite_address[10]                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.342      ;
; 7.082 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_background_address[10]                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.342      ;
; 7.082 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_background_address[12]                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.342      ;
; 7.082 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_background_address[11]                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.096      ; 2.342      ;
; 7.088 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[23]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.349      ;
; 7.088 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[25]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.349      ;
; 7.088 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[27]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.349      ;
; 7.088 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[0]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.349      ;
; 7.088 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[22]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.349      ;
; 7.088 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[23]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.349      ;
; 7.088 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[24]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.349      ;
; 7.088 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[25]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.349      ;
; 7.088 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[26]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.349      ;
; 7.088 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[27]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.349      ;
; 7.088 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[28]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.349      ;
; 7.088 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[0]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.097      ; 2.349      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg15[18]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.098      ; 2.351      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg15[29]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.098      ; 2.351      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg15[20]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.098      ; 2.351      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[11]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.092      ; 2.345      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[13]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.092      ; 2.345      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[15]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.092      ; 2.345      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[19]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.092      ; 2.345      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[20]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.094      ; 2.347      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[22]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.091      ; 2.344      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[23]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.091      ; 2.344      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[24]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.091      ; 2.344      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[25]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.091      ; 2.344      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[26]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.091      ; 2.344      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[27]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.091      ; 2.344      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[28]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.091      ; 2.344      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[2]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.094      ; 2.347      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg4[0]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.095      ; 2.348      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg4[6]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.095      ; 2.348      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[0]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.095      ; 2.348      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[6]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.095      ; 2.348      ;
; 7.089 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg12[20]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.098      ; 2.351      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.710 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.469      ; 2.343      ;
; 7.036 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.148      ; 2.348      ;
; 7.036 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.148      ; 2.348      ;
; 7.036 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.148      ; 2.348      ;
; 7.036 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.148      ; 2.348      ;
; 7.036 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.148      ; 2.348      ;
; 7.036 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.148      ; 2.348      ;
; 7.036 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.148      ; 2.348      ;
; 7.036 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.148      ; 2.348      ;
; 7.037 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.142      ; 2.343      ;
; 7.037 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.142      ; 2.343      ;
; 7.037 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.142      ; 2.343      ;
; 7.037 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.142      ; 2.343      ;
; 7.037 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.142      ; 2.343      ;
; 7.037 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.142      ; 2.343      ;
; 7.037 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.142      ; 2.343      ;
; 7.037 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.142      ; 2.343      ;
; 7.037 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.142      ; 2.343      ;
; 7.044 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.157      ; 2.365      ;
; 7.044 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.157      ; 2.365      ;
; 7.044 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.157      ; 2.365      ;
; 7.052 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|hsync      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.146      ; 2.362      ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.643
Worst Case Available Settling Time: 36.580 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 2.231  ; 0.000         ;
; main_clk                                          ; 8.024  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 18.002 ; 0.000         ;
; altera_reserved_tck                               ; 48.118 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.138 ; 0.000         ;
; main_clk                                          ; 0.149 ; 0.000         ;
; altera_reserved_tck                               ; 0.186 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3.022  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 3.180  ; 0.000         ;
; main_clk                                          ; 17.791 ; 0.000         ;
; altera_reserved_tck                               ; 49.281 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; altera_reserved_tck                               ; 0.551 ; 0.000         ;
; main_clk                                          ; 1.268 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.877 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 6.144 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 4.749  ; 0.000         ;
; main_clk                                          ; 9.377  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 19.756 ; 0.000         ;
; altera_reserved_tck                               ; 49.482 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.231 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.693      ;
; 2.282 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.642      ;
; 2.301 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.623      ;
; 2.307 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.617      ;
; 2.333 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.591      ;
; 2.335 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.590      ;
; 2.348 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.576      ;
; 2.386 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.539      ;
; 2.401 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.523      ;
; 2.405 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.520      ;
; 2.411 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.514      ;
; 2.437 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.488      ;
; 2.452 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.473      ;
; 2.452 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.472      ;
; 2.468 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 2.451      ;
; 2.471 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.453      ;
; 2.471 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 2.448      ;
; 2.477 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.447      ;
; 2.480 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 2.439      ;
; 2.503 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.421      ;
; 2.518 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.406      ;
; 2.540 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 2.380      ;
; 2.542 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.383      ;
; 2.549 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 2.370      ;
; 2.564 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.360      ;
; 2.565 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.359      ;
; 2.565 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.359      ;
; 2.567 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 2.353      ;
; 2.585 ; reset                                                                                                                                          ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; main_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.265      ;
; 2.587 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.337      ;
; 2.587 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.337      ;
; 2.587 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.337      ;
; 2.590 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 2.329      ;
; 2.593 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.332      ;
; 2.598 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[11]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.316      ;
; 2.598 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[13]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.316      ;
; 2.598 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[14]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.316      ;
; 2.598 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[15]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.316      ;
; 2.598 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[16]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.316      ;
; 2.598 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[17]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.316      ;
; 2.598 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 2.322      ;
; 2.601 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 2.319      ;
; 2.602 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.330      ;
; 2.602 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.330      ;
; 2.602 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.330      ;
; 2.602 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.330      ;
; 2.602 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.330      ;
; 2.602 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.330      ;
; 2.602 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.330      ;
; 2.602 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.330      ;
; 2.605 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg13[9]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.312      ;
; 2.605 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg13[10]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.312      ;
; 2.605 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg13[12]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.312      ;
; 2.605 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg13[29]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.312      ;
; 2.610 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 2.310      ;
; 2.612 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.313      ;
; 2.615 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 2.304      ;
; 2.616 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.308      ;
; 2.618 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.307      ;
; 2.623 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg7[22]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.294      ;
; 2.623 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg7[24]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.294      ;
; 2.623 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg7[26]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.294      ;
; 2.624 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.300      ;
; 2.624 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.290      ;
; 2.629 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.296      ;
; 2.630 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[9]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 2.282      ;
; 2.630 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[10]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 2.282      ;
; 2.630 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[12]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 2.282      ;
; 2.630 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[27]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 2.282      ;
; 2.635 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.289      ;
; 2.641 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_BK                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 2.283      ;
; 2.644 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.281      ;
; 2.645 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[18]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 2.278      ;
; 2.645 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[29]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 2.278      ;
; 2.645 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg15[20]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 2.278      ;
; 2.646 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 2.267      ;
; 2.649 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg27[10]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 2.277      ;
; 2.650 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.278      ;
; 2.650 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.278      ;
; 2.650 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.278      ;
; 2.650 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.278      ;
; 2.650 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.278      ;
; 2.650 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.278      ;
; 2.650 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.278      ;
; 2.650 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 2.278      ;
; 2.651 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg3[18]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.265      ;
; 2.651 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 2.268      ;
; 2.651 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|selectorAddress                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.263      ;
; 2.652 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.260     ; 2.075      ;
; 2.654 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|enable_written_co_processor                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 2.265      ;
; 2.659 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                                                                                        ; video_processor:inst5|controlUnit:controlUnit_inst|memory_wr_SP                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.266      ;
; 2.662 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg27[11]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.263      ;
; 2.662 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg27[12]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.263      ;
; 2.662 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg27[13]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.263      ;
; 2.662 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg27[14]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.263      ;
; 2.662 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg27[15]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.263      ;
; 2.662 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg27[16]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.263      ;
; 2.662 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg27[17]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.263      ;
; 2.663 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg8[22]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.251      ;
; 2.663 ; video_processor:inst5|controlUnit:controlUnit_inst|register_wr                                                                                 ; video_processor:inst5|registerFile:registerFile_inst|reg8[23]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.251      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 8.024  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[0]                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[0]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.049      ; 2.932      ;
; 8.116  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[2]                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[2]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.049      ; 2.840      ;
; 8.170  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[1]                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[1]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.049      ; 2.786      ;
; 8.200  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[3]                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[3]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.049      ; 2.756      ;
; 8.213  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[2]                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[2]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.061      ; 2.755      ;
; 8.214  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[1]                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[1]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.061      ; 2.754      ;
; 8.242  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[0]                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[0]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.061      ; 2.726      ;
; 8.276  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|rdptrrg[3]                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe10|dffe11a[3]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk    ; 10.000       ; 1.061      ; 2.692      ;
; 12.693 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.040     ; 7.254      ;
; 12.702 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.040     ; 7.245      ;
; 12.823 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.040     ; 7.124      ;
; 12.832 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.040     ; 7.115      ;
; 12.846 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.040     ; 7.101      ;
; 12.868 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[10]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 7.089      ;
; 12.877 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[10]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 7.080      ;
; 12.882 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.036     ; 7.069      ;
; 12.891 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.036     ; 7.060      ;
; 12.951 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[8]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 7.006      ;
; 12.960 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[8]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.997      ;
; 12.963 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.997      ;
; 12.964 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[12]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.986      ;
; 12.964 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.996      ;
; 12.972 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.988      ;
; 12.973 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[12]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.977      ;
; 12.973 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.987      ;
; 12.976 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.040     ; 6.971      ;
; 13.021 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[10]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.936      ;
; 13.031 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.929      ;
; 13.031 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[11]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.919      ;
; 13.035 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.036     ; 6.916      ;
; 13.040 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.920      ;
; 13.040 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[11]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.910      ;
; 13.053 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.907      ;
; 13.058 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[7]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.899      ;
; 13.060 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.028     ; 6.899      ;
; 13.062 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.898      ;
; 13.063 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[14]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.894      ;
; 13.067 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[7]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.890      ;
; 13.069 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.028     ; 6.890      ;
; 13.072 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[14]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.885      ;
; 13.094 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[9]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.863      ;
; 13.103 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[9]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.854      ;
; 13.104 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[8]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.853      ;
; 13.116 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.844      ;
; 13.117 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[12]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.833      ;
; 13.117 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.843      ;
; 13.161 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.040     ; 6.786      ;
; 13.170 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.040     ; 6.777      ;
; 13.184 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.776      ;
; 13.184 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[11]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.766      ;
; 13.200 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[13]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.757      ;
; 13.206 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.754      ;
; 13.209 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[13]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.748      ;
; 13.209 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.028     ; 6.750      ;
; 13.211 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[7]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.746      ;
; 13.213 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.028     ; 6.746      ;
; 13.216 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[14]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.741      ;
; 13.218 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.028     ; 6.741      ;
; 13.225 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.028     ; 6.734      ;
; 13.234 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.028     ; 6.725      ;
; 13.235 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.028     ; 6.724      ;
; 13.244 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.028     ; 6.715      ;
; 13.247 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[9]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.710      ;
; 13.314 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                               ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.040     ; 6.633      ;
; 13.314 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.040     ; 6.633      ;
; 13.323 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                               ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.040     ; 6.624      ;
; 13.338 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.612      ;
; 13.342 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[4]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.608      ;
; 13.343 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[6]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.607      ;
; 13.351 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[4]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.599      ;
; 13.352 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[6]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.598      ;
; 13.353 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[13]                                                    ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.030     ; 6.604      ;
; 13.362 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.028     ; 6.597      ;
; 13.367 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.583      ;
; 13.376 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.574      ;
; 13.378 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.028     ; 6.581      ;
; 13.384 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[2]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.566      ;
; 13.388 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                            ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.028     ; 6.571      ;
; 13.390 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.038     ; 6.559      ;
; 13.393 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[2]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.557      ;
; 13.399 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.038     ; 6.550      ;
; 13.437 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.513      ;
; 13.446 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.504      ;
; 13.467 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rst1                               ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.040     ; 6.480      ;
; 13.468 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted  ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.482      ;
; 13.495 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[4]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.455      ;
; 13.496 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[6]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.454      ;
; 13.507 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[5]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.443      ;
; 13.513 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[10]                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.447      ;
; 13.516 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[5]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.434      ;
; 13.520 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.430      ;
; 13.527 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk                                          ; main_clk    ; 20.000       ; -0.033     ; 6.427      ;
; 13.537 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[2]                                                     ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.413      ;
; 13.543 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                      ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.038     ; 6.406      ;
; 13.573 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.377      ;
; 13.579 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_valid                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.371      ;
; 13.582 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.368      ;
; 13.588 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_valid_from_R                                              ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.362      ;
; 13.590 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                             ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_write                                                     ; main_clk                                          ; main_clk    ; 20.000       ; -0.037     ; 6.360      ;
; 13.596 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|F_pc[8]                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted ; main_clk                                          ; main_clk    ; 20.000       ; -0.027     ; 6.364      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 18.002 ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:reset_pulsecounter|data_out ; pulseCounter:inst4|screen                                                                                                                                                                                      ; main_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.354     ; 0.581      ;
; 36.447 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 3.473      ;
; 36.447 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 3.473      ;
; 36.484 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 3.633      ;
; 36.484 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 3.633      ;
; 36.685 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 3.432      ;
; 36.685 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.108      ; 3.432      ;
; 36.714 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.233     ; 3.040      ;
; 36.771 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 3.180      ;
; 36.792 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 3.159      ;
; 36.849 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 3.102      ;
; 36.941 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 3.010      ;
; 37.026 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.925      ;
; 37.045 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 3.067      ;
; 37.045 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 3.067      ;
; 37.068 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.883      ;
; 37.103 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.848      ;
; 37.119 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 2.977      ;
; 37.119 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 2.977      ;
; 37.172 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.228     ; 2.587      ;
; 37.175 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.228     ; 2.584      ;
; 37.175 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 2.937      ;
; 37.175 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 2.937      ;
; 37.229 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.727      ;
; 37.232 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.228     ; 2.527      ;
; 37.232 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.724      ;
; 37.240 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.228     ; 2.519      ;
; 37.244 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.228     ; 2.515      ;
; 37.250 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.706      ;
; 37.253 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.703      ;
; 37.289 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.667      ;
; 37.290 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.233     ; 2.464      ;
; 37.297 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.659      ;
; 37.301 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.655      ;
; 37.307 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.649      ;
; 37.310 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.646      ;
; 37.310 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.646      ;
; 37.318 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.638      ;
; 37.322 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.634      ;
; 37.332 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_re_reg       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 2.780      ;
; 37.332 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 2.780      ;
; 37.347 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.604      ;
; 37.361 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.581      ;
; 37.367 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.589      ;
; 37.368 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.583      ;
; 37.375 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.581      ;
; 37.379 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.577      ;
; 37.382 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.569      ;
; 37.397 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.228     ; 2.362      ;
; 37.399 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.557      ;
; 37.402 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.554      ;
; 37.405 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.546      ;
; 37.406 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.228     ; 2.353      ;
; 37.412 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.228     ; 2.347      ;
; 37.418 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.152      ; 2.721      ;
; 37.425 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.526      ;
; 37.439 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.152      ; 2.700      ;
; 37.454 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.502      ;
; 37.457 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|rden_b_store                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 2.305      ;
; 37.459 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.497      ;
; 37.463 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.493      ;
; 37.467 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.489      ;
; 37.469 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.487      ;
; 37.471 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.485      ;
; 37.475 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.481      ;
; 37.484 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.472      ;
; 37.490 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.466      ;
; 37.494 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|rden_b_store                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.465      ;
; 37.496 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.152      ; 2.643      ;
; 37.517 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.434      ;
; 37.532 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.424      ;
; 37.538 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.413      ;
; 37.541 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.415      ;
; 37.547 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.409      ;
; 37.553 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.398      ;
; 37.555 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.233     ; 2.199      ;
; 37.567 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.384      ;
; 37.569 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.382      ;
; 37.582 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.369      ;
; 37.582 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.369      ;
; 37.584 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.367      ;
; 37.588 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.152      ; 2.551      ;
; 37.590 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.366      ;
; 37.593 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.363      ;
; 37.596 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.355      ;
; 37.604 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.347      ;
; 37.609 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.342      ;
; 37.610 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.341      ;
; 37.610 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.341      ;
; 37.611 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.340      ;
; 37.612 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.339      ;
; 37.614 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.337      ;
; 37.615 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.336      ;
; 37.615 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.336      ;
; 37.616 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.335      ;
; 37.617 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.339      ;
; 37.618 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.333      ;
; 37.620 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.331      ;
; 37.620 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.336      ;
; 37.623 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9]                      ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.052     ; 2.312      ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.138      ;
; 48.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.063      ;
; 48.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.832      ;
; 48.536 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.702      ;
; 48.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.678      ;
; 48.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.634      ;
; 48.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.626      ;
; 48.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.615      ;
; 48.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.538      ;
; 48.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.522      ;
; 48.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.491      ;
; 48.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.456      ;
; 48.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.381      ;
; 48.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.364      ;
; 48.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.359      ;
; 49.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.128      ;
; 49.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                       ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.051      ;
; 49.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 0.879      ;
; 49.785 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 0.471      ;
; 96.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.118      ;
; 97.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.935      ;
; 97.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.930      ;
; 97.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.929      ;
; 97.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.917      ;
; 97.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.911      ;
; 97.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.850      ;
; 97.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.850      ;
; 97.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.850      ;
; 97.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.850      ;
; 97.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.821      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.820      ;
; 97.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.819      ;
; 97.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.817      ;
; 97.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.816      ;
; 97.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.815      ;
; 97.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.814      ;
; 97.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.814      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.812      ;
; 97.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.810      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.785      ;
; 97.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.767      ;
; 97.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.763      ;
; 97.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.761      ;
; 97.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.755      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.751      ;
; 97.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.747      ;
; 97.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.745      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.740      ;
; 97.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.735      ;
; 97.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.724      ;
; 97.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.719      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.670      ;
; 97.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.670      ;
; 97.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.669      ;
; 97.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.668      ;
; 97.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.667      ;
; 97.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.667      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.668      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.668      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.668      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.668      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.668      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.668      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.668      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.668      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.668      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.668      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.665      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.665      ;
; 97.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.663      ;
; 97.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.662      ;
; 97.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.634      ;
; 97.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.634      ;
; 97.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.634      ;
; 97.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.604      ;
; 97.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.554      ;
; 97.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.553      ;
; 97.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.549      ;
; 97.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.546      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.520      ;
; 97.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.518      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.511      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.511      ;
; 97.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.511      ;
; 97.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.491      ;
; 97.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.456      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.458      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.457      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.457      ;
; 97.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.456      ;
; 97.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.455      ;
; 97.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.454      ;
; 97.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.452      ;
; 97.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.452      ;
; 97.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.452      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.450      ;
; 97.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.432      ;
; 97.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.432      ;
; 97.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.432      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.138 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[23]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.467      ;
; 0.139 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[24]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.464      ;
; 0.140 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[23]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.465      ;
; 0.142 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[25]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.145 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[1]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[22]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.470      ;
; 0.146 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[0]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.472      ;
; 0.147 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[7]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[22]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.476      ;
; 0.148 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[28]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[29]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.150 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[5]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.476      ;
; 0.151 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[0]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[6]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[25]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[27]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[27]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[4]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[5]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[9]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.152 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[26]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.481      ;
; 0.153 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_2|out_data[29]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.155 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[3]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.156 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[6]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.156 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[8]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[2]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[27]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.159 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[24]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.488      ;
; 0.160 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[2]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[7]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.161 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[28]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[30]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[26]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.164 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[3]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[25]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.166 ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[0]                                                                                                                                                               ; video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_cnj1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[1]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.168 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[22]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.172 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|color_comparator:color_comparator_inst|out_polygon_color[8]                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.501      ;
; 0.174 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[4]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.174 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[28]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.498      ;
; 0.175 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[24]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.184 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|refresh_signal[1]                                                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|refresh_signal[1]                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[2]                                                                                                               ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[2]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[1]                                                                                                               ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[1]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[0]                                                                                                               ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|count_y[0]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[1]                                                                                                                                                ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[1]                                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[3]                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[3]                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[2]                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|memory_read_address[2]                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; video_processor:inst5|controlUnit:controlUnit_inst|counter_reset[1]                                                                                                                                                                                 ; video_processor:inst5|controlUnit:controlUnit_inst|counter_reset[1]                                                                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[30]                                                                                                                      ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0~porta_datain_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.509      ;
; 0.185 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[1]                                                                                                       ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[1]                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|state.WAIT_NEW_SCREEN                                                                                                    ; video_processor:inst5|DrawingModule:DrawingModule_inst|BlockModule:BlockModule_inst|background_block:background_block_inst|state.WAIT_NEW_SCREEN                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[0]                                                                                                                                             ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[0]                                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a1                                                                                                                                                  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a1                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a3                                                                                                                                                  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a3                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a2                                                                                                                                                  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a2                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a0                                                                                                                                                  ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a0                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a1                                                                                                                                                  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a1                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a2                                                                                                                                                  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a2                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a3                                                                                                                                                  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a3                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a0                                                                                                                                                  ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_o57:rdptr_g|counter5a0                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.WAIT                                                                                                                                                ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|state.WAIT                                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                                                                                                                                   ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|state.REFRESH_INST_MEMORY                                                                                                   ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|state.REFRESH_INST_MEMORY                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[0]                                                                                                                                                         ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[0]                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.WAIT                                                                                                                                                                               ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.WAIT                                                                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.END_INST                                                                                                                                                                           ; video_processor:inst5|ControlUnit_aux:ControlUnit_aux_inst|state.END_INST                                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[0]                                                                                                                                                ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst|counter[0]                                                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; video_processor:inst5|controlUnit:controlUnit_inst|counter_reset[0]                                                                                                                                                                                 ; video_processor:inst5|controlUnit:controlUnit_inst|counter_reset[0]                                                                                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_2:stateMachine_2_inst|state.D2                                                                                                                                                  ; video_processor:inst5|DrawingModule:DrawingModule_inst|stateMachine_2:stateMachine_2_inst|state.E2                                                                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[32]                                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|out_data[32]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[0]                                                                                                       ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|register_r_address[0]                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|altshift_taps:out_st1_color_rtl_0|shift_taps_g6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|param_bubble_2                                                                                ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_3|determinants:determinants_inst|param_bubble_3                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_2|reg2[32]                                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_2|out_data[32]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|param_bubble                                                                                  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|param_bubble_2                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst|out_st2_bubble                                                                    ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|determinants:determinants_inst|param_bubble                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|out_st1_bubble                                                                                    ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|vertice_calculator:vertice_calculator_inst|out_st2_bubble                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; video_processor:inst5|controlUnit:controlUnit_inst|state.RESET                                                                                                                                                                                      ; video_processor:inst5|controlUnit:controlUnit_inst|state.RESET                                                                                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[3]                                                                                                                   ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe13a[3]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[3]                                                                                                                   ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[3]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[1]                                                                                                                   ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[1]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|param_bubble_2                                                                                ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|param_bubble_3                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|param_bubble                                                                                  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_2|determinants:determinants_inst|param_bubble_2                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_y[0]                                                                                                                                                         ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_5|table_size:table_size_inst|out_st1_pixel_y[0]                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_one                                                                                                                                                         ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_one                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|param_bubble_2                                                                                ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|param_bubble_3                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|param_bubble                                                                                  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|determinants:determinants_inst|param_bubble_2                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|table_size:table_size_inst|out_st1_bubble                                                                                    ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_1|vertice_calculator:vertice_calculator_inst|out_st2_bubble                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|param_bubble_2                                                                                ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|param_bubble_3                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|param_bubble                                                                                  ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|param_bubble_2                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|vertice_calculator:vertice_calculator_inst|out_st2_bubble                                                                    ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pipeline_geometricForms:core_pipeline_4|determinants:determinants_inst|param_bubble                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg2[32]                                                                                                                          ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|out_data[32]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_one                                                                                                                                                         ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_fefifo_3dc:read_state|b_one                                                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[1]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe13a[1]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a[1]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe12a[1]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe13a[2]                                                                                                                   ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe14a[2]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.149 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ; main_clk     ; main_clk    ; 0.000        ; 0.223      ; 0.476      ;
; 0.153 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ; main_clk     ; main_clk    ; 0.000        ; 0.223      ; 0.480      ;
; 0.156 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ; main_clk     ; main_clk    ; 0.000        ; 0.217      ; 0.477      ;
; 0.160 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                                                                                ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                ; main_clk     ; main_clk    ; 0.000        ; 0.229      ; 0.493      ;
; 0.160 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.219      ; 0.483      ;
; 0.162 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ; main_clk     ; main_clk    ; 0.000        ; 0.223      ; 0.489      ;
; 0.166 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.219      ; 0.489      ;
; 0.172 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ; main_clk     ; main_clk    ; 0.000        ; 0.223      ; 0.499      ;
; 0.172 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.219      ; 0.495      ;
; 0.173 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.219      ; 0.496      ;
; 0.185 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; debounce_block:inst1|PushButton_Debouncer:inst4|PB_state                                                                                                                                                                                                                                                                                                                                                                                         ; debounce_block:inst1|PushButton_Debouncer:inst4|PB_state                                                                                                                                                                                                                                                                                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; debounce_block:inst1|PushButton_Debouncer:inst9|PB_state                                                                                                                                                                                                                                                                                                                                                                                         ; debounce_block:inst1|PushButton_Debouncer:inst9|PB_state                                                                                                                                                                                                                                                                                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; debounce_block:inst1|PushButton_Debouncer:inst8|PB_state                                                                                                                                                                                                                                                                                                                                                                                         ; debounce_block:inst1|PushButton_Debouncer:inst8|PB_state                                                                                                                                                                                                                                                                                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; debounce_block:inst1|PushButton_Debouncer:inst7|PB_state                                                                                                                                                                                                                                                                                                                                                                                         ; debounce_block:inst1|PushButton_Debouncer:inst7|PB_state                                                                                                                                                                                                                                                                                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; debounce_block:inst1|PushButton_Debouncer:inst|PB_state                                                                                                                                                                                                                                                                                                                                                                                          ; debounce_block:inst1|PushButton_Debouncer:inst|PB_state                                                                                                                                                                                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[0]                                                                                                                                                                                                                                                                                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[0]                                                                                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[1]                                                                                                                                                                                                                                                                                                                                             ; FIFO:dataB|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[1]                                                                                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                   ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                                                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                                                                                                                                                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                          ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                       ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                        ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                              ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                          ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:y_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:y_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                          ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                     ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                          ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:direction_analogic_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:direction_analogic_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:direction_analogic_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:direction_analogic_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                    ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_a_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                     ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                         ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                        ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_pulsecounter_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                         ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:reset_pulsecounter|data_out                                                                                                                                                                                                                                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:reset_pulsecounter|data_out                                                                                                                                                                                                                                                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                     ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wrreg_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                      ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:wrreg|data_out                                                                                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_reset_pulseCounter:wrreg|data_out                                                                                                                                                                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                                 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_b_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_a_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                          ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                          ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_pulsecounter_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wrfull_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                          ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                          ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                          ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                          ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tl_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                           ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                      ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                       ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:y_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                   ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[2]                                                                                                                                                                                                                                                                                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[2]                                                                                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[3]                                                                                                                                                                                                                                                                                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[3]                                                                                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[1]                                                                                                                                                                                                                                                                                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[1]                                                                                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[0]                                                                                                                                                                                                                                                                                                                                             ; FIFO:dataA|dcfifo:dcfifo_component|dcfifo_doi1:auto_generated|a_graycounter_tc6:wrptr_g|counter8a[0]                                                                                                                                                                                                                                                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; written_pulse:inst7|Qu                                                                                                                                                                                                                                                                                                                                                                                                                           ; written_pulse:inst7|Qu                                                                                                                                                                                                                                                                                                                                                                                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                              ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; debounce_block:inst1|PushButton_Debouncer:inst3|PB_state                                                                                                                                                                                                                                                                                                                                                                                         ; debounce_block:inst1|PushButton_Debouncer:inst3|PB_state                                                                                                                                                                                                                                                                                                                                                                                          ; main_clk     ; main_clk    ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.326      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.205 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                              ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.331      ;
; 0.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.336      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.260 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.388      ;
; 0.264 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.395      ;
; 0.267 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.393      ;
; 0.274 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.401      ;
; 0.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.405      ;
; 0.284 ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.406      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync      ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_processor:inst5|VGA_sync:VGA_sync_inst|hsync      ; video_processor:inst5|VGA_sync:VGA_sync_inst|hsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|screen                                                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.225 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.509      ;
; 0.296 ; pulseCounter:inst4|code[15]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; pulseCounter:inst4|code[6]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; pulseCounter:inst4|code[5]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; pulseCounter:inst4|code[12]                             ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; pulseCounter:inst4|code[4]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; pulseCounter:inst4|code[3]                              ; pulseCounter:inst4|code[3]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[2]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; pulseCounter:inst4|code[16]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.303 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; pulseCounter:inst4|code[9]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[1]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; pulseCounter:inst4|code[11]                             ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.345 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.629      ;
; 0.350 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.634      ;
; 0.358 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.642      ;
; 0.361 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.645      ;
; 0.373 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.493      ;
; 0.445 ; pulseCounter:inst4|code[15]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; pulseCounter:inst4|code[5]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; pulseCounter:inst4|code[3]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.451 ; pulseCounter:inst4|code[17]                             ; pulseCounter:inst4|code[17]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.572      ;
; 0.453 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[2]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; pulseCounter:inst4|code[11]                             ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; pulseCounter:inst4|code[14]                             ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; pulseCounter:inst4|code[7]                              ; pulseCounter:inst4|code[7]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; pulseCounter:inst4|code[4]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[3]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[1]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; pulseCounter:inst4|code[14]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; pulseCounter:inst4|code[4]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[2]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; pulseCounter:inst4|code[10]                             ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; pulseCounter:inst4|code[8]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; pulseCounter:inst4|code[14]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.583      ;
; 0.464 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; pulseCounter:inst4|code[10]                             ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.468 ; pulseCounter:inst4|code[10]                             ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.487 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[18]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.608      ;
; 0.492 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[18]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.613      ;
; 0.499 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.783      ;
; 0.510 ; pulseCounter:inst4|code[3]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; pulseCounter:inst4|code[13]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; pulseCounter:inst4|code[13]                             ; pulseCounter:inst4|code[13]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; pulseCounter:inst4|code[3]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; pulseCounter:inst4|code[7]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; pulseCounter:inst4|code[16]                             ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; pulseCounter:inst4|code[13]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[3]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; pulseCounter:inst4|code[9]                              ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; pulseCounter:inst4|code[8]                              ; pulseCounter:inst4|code[8]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; pulseCounter:inst4|code[16]                             ; pulseCounter:inst4|code[17]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; pulseCounter:inst4|code[16]                             ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; pulseCounter:inst4|code[1]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; pulseCounter:inst4|code[9]                              ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.643      ;
; 0.522 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory:pixels_memory_inst|altsyncram:altsyncram_component|altsyncram_3kt1:auto_generated|ram_block1a0~portb_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.806      ;
; 0.522 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.644      ;
; 0.522 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[5]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; pulseCounter:inst4|code[12]                             ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; pulseCounter:inst4|code[6]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[17]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.645      ;
; 0.523 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[3]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; pulseCounter:inst4|code[2]                              ; pulseCounter:inst4|code[6]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; pulseCounter:inst4|code[12]                             ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[4]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; pulseCounter:inst4|code[8]                              ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.529 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; pulseCounter:inst4|code[0]                              ; pulseCounter:inst4|code[0]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; pulseCounter:inst4|code[8]                              ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.532 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2] ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 0.668      ;
; 0.538 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1] ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync                                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 0.674      ;
; 0.547 ; pulseCounter:inst4|code[17]                             ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.668      ;
; 0.548 ; pulseCounter:inst4|code[17]                             ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.669      ;
; 0.549 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.669      ;
; 0.551 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.671      ;
; 0.559 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[17]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[16]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[15]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[14]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[13]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[12]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[10]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; pulseCounter:inst4|screen                               ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.681      ;
; 0.574 ; pulseCounter:inst4|code[18]                             ; pulseCounter:inst4|code[13]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.696      ;
; 0.576 ; pulseCounter:inst4|code[5]                              ; pulseCounter:inst4|code[9]                                                                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.696      ;
; 0.577 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.697      ;
; 0.580 ; pulseCounter:inst4|code[7]                              ; pulseCounter:inst4|code[11]                                                                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.700      ;
; 0.581 ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7]                                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.701      ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.022 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_data_decoded[1]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.900      ;
; 3.022 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[8]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.900      ;
; 3.022 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.900      ;
; 3.022 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.900      ;
; 3.022 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[3]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.900      ;
; 3.022 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.900      ;
; 3.022 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.900      ;
; 3.022 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[5]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.900      ;
; 3.022 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.900      ;
; 3.022 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_memory_data[7]                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.900      ;
; 3.030 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg22[20]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 1.902      ;
; 3.030 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg22[21]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 1.902      ;
; 3.035 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[22]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.883      ;
; 3.035 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[23]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.883      ;
; 3.035 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[24]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.883      ;
; 3.035 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[25]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.883      ;
; 3.035 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[26]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.883      ;
; 3.035 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[27]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.883      ;
; 3.035 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg1[28]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.883      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[9]                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.869      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[10]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.869      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[11]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.870      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[12]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.869      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[13]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.870      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[14]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.870      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[15]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.870      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[16]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.870      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[17]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.870      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[18]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.870      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[29]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.870      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[0]                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.869      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[2]                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.869      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[31]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.870      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg10[29]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.870      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg10[2]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.870      ;
; 3.043 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg10[31]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.870      ;
; 3.049 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg23[19]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 1.880      ;
; 3.050 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[9]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 1.874      ;
; 3.050 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[10]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 1.874      ;
; 3.050 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[12]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 1.874      ;
; 3.050 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[19]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.867      ;
; 3.050 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[20]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.867      ;
; 3.050 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg5[29]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.867      ;
; 3.050 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg29[21]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 1.878      ;
; 3.051 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg30[12]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 1.877      ;
; 3.051 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg30[29]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.059     ; 1.877      ;
; 3.052 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg3[29]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.864      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[11]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.864      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[13]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.864      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[14]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.864      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[15]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.864      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[16]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.864      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[17]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.864      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[18]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.864      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[29]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.864      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[4]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.864      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg14[30]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.864      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[21]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 1.874      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[22]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 1.874      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[23]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 1.874      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[24]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 1.874      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[25]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 1.874      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[26]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 1.874      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[27]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 1.874      ;
; 3.055 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg19[28]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 1.874      ;
; 3.056 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg17[21]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.866      ;
; 3.056 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg17[1]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.866      ;
; 3.056 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg17[31]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.866      ;
; 3.057 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[21]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 1.867      ;
; 3.057 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[29]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 1.867      ;
; 3.057 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[1]                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 1.867      ;
; 3.065 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[7]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 1.865      ;
; 3.065 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[6]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 1.865      ;
; 3.065 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[5]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 1.865      ;
; 3.065 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 1.865      ;
; 3.065 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules                                                                        ; video_processor:inst5|DrawingModule:DrawingModule_inst|out_block_color[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 1.865      ;
; 3.066 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[20]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.852      ;
; 3.066 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg8[21]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.852      ;
; 3.066 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[22]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 1.861      ;
; 3.066 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[24]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 1.861      ;
; 3.066 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[26]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 1.861      ;
; 3.066 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[28]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 1.861      ;
; 3.066 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[3]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 1.861      ;
; 3.066 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[5]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 1.861      ;
; 3.066 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[8]                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 1.861      ;
; 3.066 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg20[31]                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 1.861      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.754      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.754      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.754      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.754      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.754      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|reg2[5]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.757      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.754      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.754      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_5|out_data[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.754      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_3|out_data[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.754      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[32]     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.753      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|out_data[32] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.753      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg2[2]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.753      ;
; 3.162 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|out_data[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.753      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.180 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|hsync      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.121     ; 1.686      ;
; 3.187 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.111     ; 1.689      ;
; 3.187 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.111     ; 1.689      ;
; 3.187 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.111     ; 1.689      ;
; 3.197 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.116     ; 1.674      ;
; 3.197 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.116     ; 1.674      ;
; 3.197 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.116     ; 1.674      ;
; 3.197 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.116     ; 1.674      ;
; 3.197 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.116     ; 1.674      ;
; 3.197 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.116     ; 1.674      ;
; 3.197 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.116     ; 1.674      ;
; 3.197 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.116     ; 1.674      ;
; 3.198 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.121     ; 1.668      ;
; 3.198 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.121     ; 1.668      ;
; 3.198 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.121     ; 1.668      ;
; 3.198 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.121     ; 1.668      ;
; 3.198 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.121     ; 1.668      ;
; 3.198 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.121     ; 1.668      ;
; 3.198 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.121     ; 1.668      ;
; 3.198 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.121     ; 1.668      ;
; 3.198 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.121     ; 1.668      ;
; 3.386 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.067      ; 1.668      ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk'                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.791 ; reset                                                               ; written_pulse:inst7|Qu                                                                                                                                               ; main_clk     ; main_clk    ; 20.000       ; 1.194      ; 3.390      ;
; 17.791 ; reset                                                               ; written_pulse:inst7|Qr                                                                                                                                               ; main_clk     ; main_clk    ; 20.000       ; 1.194      ; 3.390      ;
; 17.946 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                           ; main_clk     ; main_clk    ; 20.000       ; 0.117      ; 2.126      ;
; 17.946 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                           ; main_clk     ; main_clk    ; 20.000       ; 0.117      ; 2.126      ;
; 17.946 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                           ; main_clk     ; main_clk    ; 20.000       ; 0.117      ; 2.126      ;
; 17.946 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                           ; main_clk     ; main_clk    ; 20.000       ; 0.117      ; 2.126      ;
; 17.946 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                           ; main_clk     ; main_clk    ; 20.000       ; 0.117      ; 2.126      ;
; 17.946 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                           ; main_clk     ; main_clk    ; 20.000       ; 0.117      ; 2.126      ;
; 17.946 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                           ; main_clk     ; main_clk    ; 20.000       ; 0.117      ; 2.126      ;
; 17.946 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                           ; main_clk     ; main_clk    ; 20.000       ; 0.117      ; 2.126      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                 ; main_clk     ; main_clk    ; 20.000       ; -0.033     ; 1.936      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                  ; main_clk     ; main_clk    ; 20.000       ; -0.033     ; 1.936      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_read                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.033     ; 1.936      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer              ; main_clk     ; main_clk    ; 20.000       ; -0.033     ; 1.936      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:a_s1_translator|wait_latency_counter[0]                             ; main_clk     ; main_clk    ; 20.000       ; -0.033     ; 1.936      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:a_s1_translator|wait_latency_counter[1]                             ; main_clk     ; main_clk    ; 20.000       ; -0.033     ; 1.936      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[0]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.048     ; 1.921      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[20]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[7]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[5]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[3]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[2]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[1]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.048     ; 1.921      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[9]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[26]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[16]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[13]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[11]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[17]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.044     ; 1.925      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[20]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[21]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.044     ; 1.925      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[7]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.044     ; 1.925      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[10]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.044     ; 1.925      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[8]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.048     ; 1.921      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[0]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.048     ; 1.921      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[9]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[23]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.044     ; 1.925      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[30]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.048     ; 1.921      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[29]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.044     ; 1.925      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[27]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[26]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[24]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.044     ; 1.925      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[16]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[13]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[11]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[3]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[2]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.046     ; 1.923      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[1]                                                                                                              ; main_clk     ; main_clk    ; 20.000       ; -0.048     ; 1.921      ;
; 18.018 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[31]                                                                                                             ; main_clk     ; main_clk    ; 20.000       ; -0.044     ; 1.925      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                     ; main_clk     ; main_clk    ; 20.000       ; -0.045     ; 1.923      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                     ; main_clk     ; main_clk    ; 20.000       ; -0.042     ; 1.926      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                    ; main_clk     ; main_clk    ; 20.000       ; -0.045     ; 1.923      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                    ; main_clk     ; main_clk    ; 20.000       ; -0.042     ; 1.926      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                    ; main_clk     ; main_clk    ; 20.000       ; -0.042     ; 1.926      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[11]                                                                    ; main_clk     ; main_clk    ; 20.000       ; -0.045     ; 1.923      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.042     ; 1.926      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                   ; main_clk     ; main_clk    ; 20.000       ; -0.042     ; 1.926      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                  ; main_clk     ; main_clk    ; 20.000       ; -0.042     ; 1.926      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem_used[0]                                          ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                         ; main_clk     ; main_clk    ; 20.000       ; -0.043     ; 1.925      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[0][56]                                           ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[0][74]                                           ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem_used[1]                                          ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_valid                                                                     ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|i_read                                                                      ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_s1_translator|read_latency_shift_reg[0]                       ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[1]                                   ; main_clk     ; main_clk    ; 20.000       ; -0.031     ; 1.937      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[0]                                   ; main_clk     ; main_clk    ; 20.000       ; -0.031     ; 1.937      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 20.000       ; -0.031     ; 1.937      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 20.000       ; -0.031     ; 1.937      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_s1_translator|wait_latency_counter[0]                         ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_s1_translator|wait_latency_counter[1]                         ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][56]                                           ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_s1_agent_rsp_fifo|mem[1][74]                                           ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                   ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                   ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|saved_grant[1]                                   ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|saved_grant[0]                                   ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|packet_in_progress                               ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem_used[0]                                  ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|wait_latency_counter[0]                 ; main_clk     ; main_clk    ; 20.000       ; -0.031     ; 1.937      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|wait_latency_counter[1]                 ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|read_latency_shift_reg[0]               ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:select_button_s1_agent_rsp_fifo|mem_used[1]                                  ; main_clk     ; main_clk    ; 20.000       ; -0.032     ; 1.936      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_s1_agent_rsp_fifo|mem_used[1]                                              ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_s1_translator|read_latency_shift_reg[0]                           ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_s1_translator|wait_latency_counter[0]                             ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_s1_translator|wait_latency_counter[1]                             ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_016|packet_in_progress                               ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_s1_agent_rsp_fifo|mem_used[0]                                              ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_014|saved_grant[1]                                   ; main_clk     ; main_clk    ; 20.000       ; -0.030     ; 1.938      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 20.000       ; -0.030     ; 1.938      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 20.000       ; -0.030     ; 1.938      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|wait_latency_counter[1]                        ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:screen_s1_agent_rsp_fifo|mem_used[1]                                         ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
; 18.019 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:screen_s1_translator|read_latency_shift_reg[0]                      ; main_clk     ; main_clk    ; 20.000       ; -0.034     ; 1.934      ;
+--------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 0.973      ;
; 49.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 0.973      ;
; 98.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.332      ;
; 98.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.332      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.322      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.322      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.322      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.322      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.322      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.322      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.322      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.322      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.322      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.322      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.322      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.322      ;
; 98.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.278      ;
; 98.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.278      ;
; 98.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.278      ;
; 98.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.278      ;
; 98.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.278      ;
; 98.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.278      ;
; 98.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.274      ;
; 98.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.274      ;
; 98.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.274      ;
; 98.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.274      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.146      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.083      ;
; 98.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.987      ;
; 98.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.973      ;
; 98.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.973      ;
; 98.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.973      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.938      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.938      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.938      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.938      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.938      ;
; 99.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.803      ;
; 99.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.803      ;
; 99.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.803      ;
; 99.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.803      ;
; 99.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.803      ;
; 99.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.803      ;
; 99.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.803      ;
; 99.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.803      ;
; 99.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.803      ;
; 99.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.803      ;
; 99.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.803      ;
; 99.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.803      ;
; 99.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.757      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.551  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.671      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.687      ;
; 0.707  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.826      ;
; 0.707  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.826      ;
; 0.707  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.826      ;
; 0.707  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.826      ;
; 0.707  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.826      ;
; 0.718  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.726  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.726  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.844      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.940      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.957      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.957      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.957      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.957      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.874  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.996      ;
; 0.985  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.105      ;
; 0.985  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.105      ;
; 0.985  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.105      ;
; 0.985  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.105      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.115      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.115      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.115      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.115      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.115      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.115      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.142      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.142      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.142      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.142      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.142      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.142      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.142      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.142      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.142      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.142      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.142      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.142      ;
; 1.025  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.146      ;
; 1.025  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.146      ;
; 50.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.343      ; 0.844      ;
; 50.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Arquitetura:inst9|Arquitetura_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.343      ; 0.844      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.268 ; reset                                                               ; written_pulse:inst7|Qu                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 1.245      ; 2.597      ;
; 1.268 ; reset                                                               ; written_pulse:inst7|Qr                                                                                                                                               ; main_clk     ; main_clk    ; 0.000        ; 1.245      ; 2.597      ;
; 1.617 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[0]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.746      ;
; 1.617 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[1]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.746      ;
; 1.617 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[8]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.746      ;
; 1.617 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[0]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.746      ;
; 1.617 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[30]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.746      ;
; 1.617 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[1]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.746      ;
; 1.617 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[0]                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.055      ; 1.756      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[20]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[7]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[5]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[3]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[2]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[9]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[26]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[16]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[13]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_a|data_out[11]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[5]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[17]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.049      ; 1.751      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[20]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[21]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.049      ; 1.751      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[7]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.049      ; 1.751      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[10]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.049      ; 1.751      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[9]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[23]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.049      ; 1.751      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[29]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.049      ; 1.751      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[27]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[26]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[24]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.049      ; 1.751      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[16]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[13]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[11]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[3]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[2]                                                                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_data_A:data_b|data_out[31]                                                                                                             ; main_clk     ; main_clk    ; 0.000        ; 0.049      ; 1.751      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[9]                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[22]                            ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[14]                            ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.618 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_b_s1_translator|av_readdata_pre[2]                             ; main_clk     ; main_clk    ; 0.000        ; 0.047      ; 1.749      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                              ; main_clk     ; main_clk    ; 0.000        ; 0.032      ; 1.749      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                     ; main_clk     ; main_clk    ; 0.000        ; 0.034      ; 1.751      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.034      ; 1.751      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.034      ; 1.751      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.034      ; 1.751      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                    ; main_clk     ; main_clk    ; 0.000        ; 0.034      ; 1.751      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.040      ; 1.757      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                  ; main_clk     ; main_clk    ; 0.000        ; 0.040      ; 1.757      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_bstatus_reg                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.032      ; 1.749      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_estatus_reg                                                               ; main_clk     ; main_clk    ; 0.000        ; 0.032      ; 1.749      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_status_reg_pie                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.032      ; 1.749      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_nios2_gen2_0:nios2_gen2_0|Arquitetura_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                            ; main_clk     ; main_clk    ; 0.000        ; 0.032      ; 1.749      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.042      ; 1.759      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[0]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.042      ; 1.759      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.042      ; 1.759      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.042      ; 1.759      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.039      ; 1.756      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.039      ; 1.756      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.039      ; 1.756      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.039      ; 1.756      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.041      ; 1.758      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|saved_grant[0]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.041      ; 1.758      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.041      ; 1.758      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.041      ; 1.758      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:select_button_s1_translator|wait_latency_counter[0]                 ; main_clk     ; main_clk    ; 0.000        ; 0.042      ; 1.759      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem_used[1]                                              ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.762      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:b_s1_translator|read_latency_shift_reg[0]                           ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.762      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem_used[0]                                              ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.762      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_015|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.044      ; 1.761      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.044      ; 1.761      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.044      ; 1.761      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.041      ; 1.758      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.041      ; 1.758      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.041      ; 1.758      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.041      ; 1.758      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_011|packet_in_progress                               ; main_clk     ; main_clk    ; 0.000        ; 0.043      ; 1.760      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem_used[0]                                              ; main_clk     ; main_clk    ; 0.000        ; 0.043      ; 1.760      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:a_s1_translator|read_latency_shift_reg[0]                           ; main_clk     ; main_clk    ; 0.000        ; 0.043      ; 1.760      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem_used[1]                                              ; main_clk     ; main_clk    ; 0.000        ; 0.043      ; 1.760      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem_used[0]                                             ; main_clk     ; main_clk    ; 0.000        ; 0.043      ; 1.760      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tr_s1_translator|read_latency_shift_reg[0]                          ; main_clk     ; main_clk    ; 0.000        ; 0.043      ; 1.760      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tr_s1_agent_rsp_fifo|mem_used[1]                                             ; main_clk     ; main_clk    ; 0.000        ; 0.043      ; 1.760      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tr_s1_translator|wait_latency_counter[0]                            ; main_clk     ; main_clk    ; 0.000        ; 0.043      ; 1.760      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tr_s1_translator|wait_latency_counter[1]                            ; main_clk     ; main_clk    ; 0.000        ; 0.043      ; 1.760      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tl_s1_translator|wait_latency_counter[1]                            ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.762      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tl_s1_translator|wait_latency_counter[0]                            ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.762      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_013|saved_grant[0]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.762      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_013|packet_in_progress                               ; main_clk     ; main_clk    ; 0.000        ; 0.045      ; 1.762      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.038      ; 1.755      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.038      ; 1.755      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.038      ; 1.755      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.038      ; 1.755      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.042      ; 1.759      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.042      ; 1.759      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.042      ; 1.759      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk     ; main_clk    ; 0.000        ; 0.040      ; 1.757      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk     ; main_clk    ; 0.000        ; 0.040      ; 1.757      ;
; 1.633 ; Arquitetura:inst9|altera_reset_controller:rst_controller|r_sync_rst ; Arquitetura:inst9|Arquitetura_mm_interconnect_0:mm_interconnect_0|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                   ; main_clk     ; main_clk    ; 0.000        ; 0.040      ; 1.757      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 5.877 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[9]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.023      ; 1.004      ;
; 5.877 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[8]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.023      ; 1.004      ;
; 5.877 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[7]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.023      ; 1.004      ;
; 5.877 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[6]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.023      ; 1.004      ;
; 5.877 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[5]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.023      ; 1.004      ;
; 5.877 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[4]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.023      ; 1.004      ;
; 5.877 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[3]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.023      ; 1.004      ;
; 5.877 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[2]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.023      ; 1.004      ;
; 5.877 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[1]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.023      ; 1.004      ;
; 5.877 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|counter_x[0]                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.023      ; 1.004      ;
; 5.905 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[9]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.015      ; 1.024      ;
; 5.905 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[8]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.015      ; 1.024      ;
; 5.905 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[7]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.015      ; 1.024      ;
; 5.905 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[6]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.015      ; 1.024      ;
; 5.905 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[5]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.015      ; 1.024      ;
; 5.905 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[4]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.015      ; 1.024      ;
; 5.905 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[3]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.015      ; 1.024      ;
; 5.905 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[2]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.015      ; 1.024      ;
; 5.905 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[1]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.015      ; 1.024      ;
; 5.905 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|reset_counter_x ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|pixels_memory_address[0]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.015      ; 1.024      ;
; 6.202 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_opcode[1]                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.202      ; 1.508      ;
; 6.277 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.221      ; 1.602      ;
; 6.277 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.221      ; 1.602      ;
; 6.277 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.221      ; 1.602      ;
; 6.277 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.221      ; 1.602      ;
; 6.277 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.221      ; 1.602      ;
; 6.277 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.221      ; 1.602      ;
; 6.277 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.221      ; 1.602      ;
; 6.277 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.221      ; 1.602      ;
; 6.278 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.213      ; 1.595      ;
; 6.278 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.215      ; 1.597      ;
; 6.278 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.215      ; 1.597      ;
; 6.278 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.215      ; 1.597      ;
; 6.278 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg0[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.215      ; 1.597      ;
; 6.278 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.213      ; 1.595      ;
; 6.278 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.213      ; 1.595      ;
; 6.278 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.213      ; 1.595      ;
; 6.278 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.213      ; 1.595      ;
; 6.278 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.213      ; 1.595      ;
; 6.278 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.213      ; 1.595      ;
; 6.278 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg1[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.213      ; 1.595      ;
; 6.291 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.207      ; 1.602      ;
; 6.291 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.207      ; 1.602      ;
; 6.291 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.207      ; 1.602      ;
; 6.291 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.207      ; 1.602      ;
; 6.291 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.207      ; 1.602      ;
; 6.291 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.207      ; 1.602      ;
; 6.291 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.207      ; 1.602      ;
; 6.291 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.207      ; 1.602      ;
; 6.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.200      ; 1.597      ;
; 6.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.200      ; 1.597      ;
; 6.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.200      ; 1.597      ;
; 6.293 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_1|reg1[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.200      ; 1.597      ;
; 6.294 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.197      ; 1.595      ;
; 6.294 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.197      ; 1.595      ;
; 6.294 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[27] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.197      ; 1.595      ;
; 6.294 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.197      ; 1.595      ;
; 6.294 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.197      ; 1.595      ;
; 6.294 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.197      ; 1.595      ;
; 6.294 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.197      ; 1.595      ;
; 6.294 ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|controls_pipeline:controls_pipeline_inst|registers_reset ; video_processor:inst5|geometric_Forms_Processor:geometric_Forms_Processor_inst|register_file:register_file_inst_4|reg0[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.197      ; 1.595      ;
; 6.371 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_sprite_address[12]                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.037      ; 1.512      ;
; 6.371 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_sprite_address[11]                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.037      ; 1.512      ;
; 6.371 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_sprite_address[10]                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.037      ; 1.512      ;
; 6.371 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_background_address[10]                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.037      ; 1.512      ;
; 6.371 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_background_address[12]                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.037      ; 1.512      ;
; 6.371 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_background_address[11]                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.037      ; 1.512      ;
; 6.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg24[9]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.045      ; 1.524      ;
; 6.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg24[29]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.045      ; 1.524      ;
; 6.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg22[9]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.045      ; 1.524      ;
; 6.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg22[10]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.045      ; 1.524      ;
; 6.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg22[12]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.045      ; 1.524      ;
; 6.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg22[29]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.045      ; 1.524      ;
; 6.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg21[29]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.045      ; 1.524      ;
; 6.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg23[29]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.045      ; 1.524      ;
; 6.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_co_processor_memory_address[3]                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.040      ; 1.519      ;
; 6.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_co_processor_memory_address[2]                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.040      ; 1.519      ;
; 6.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_co_processor_memory_address[1]                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.040      ; 1.519      ;
; 6.375 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|decorderInstruction:decorderInstruction_inst|out_co_processor_memory_address[0]                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.040      ; 1.519      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg15[18]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.037      ; 1.517      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg15[29]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.037      ; 1.517      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg15[20]                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.037      ; 1.517      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[23]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.036      ; 1.516      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[25]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.036      ; 1.516      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[27]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.036      ; 1.516      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[11]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.032      ; 1.512      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[13]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.032      ; 1.512      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[15]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.032      ; 1.512      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg7[0]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.036      ; 1.516      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[22]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.036      ; 1.516      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[23]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.036      ; 1.516      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[24]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.036      ; 1.516      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[25]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.036      ; 1.516      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[26]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.036      ; 1.516      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[27]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.036      ; 1.516      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[28]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.036      ; 1.516      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[19]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.032      ; 1.512      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg6[0]                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.036      ; 1.516      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[19]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.031      ; 1.511      ;
; 6.376 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_rsd                                                                            ; video_processor:inst5|registerFile:registerFile_inst|reg2[22]                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 0.030      ; 1.510      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.144 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.263      ; 1.511      ;
; 6.341 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.066      ; 1.511      ;
; 6.341 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.066      ; 1.511      ;
; 6.341 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.066      ; 1.511      ;
; 6.341 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.066      ; 1.511      ;
; 6.341 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.066      ; 1.511      ;
; 6.341 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.066      ; 1.511      ;
; 6.341 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.066      ; 1.511      ;
; 6.341 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.066      ; 1.511      ;
; 6.341 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_x[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.066      ; 1.511      ;
; 6.342 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.071      ; 1.517      ;
; 6.342 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.071      ; 1.517      ;
; 6.342 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.071      ; 1.517      ;
; 6.342 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.071      ; 1.517      ;
; 6.342 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.071      ; 1.517      ;
; 6.342 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.071      ; 1.517      ;
; 6.342 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.071      ; 1.517      ;
; 6.342 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.071      ; 1.517      ;
; 6.347 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.077      ; 1.528      ;
; 6.347 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|pixel_y[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.077      ; 1.528      ;
; 6.347 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|vsync      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.077      ; 1.528      ;
; 6.355 ; video_processor:inst5|controlUnit:controlUnit_inst|reset_modules ; video_processor:inst5|VGA_sync:VGA_sync_inst|hsync      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; -5.000       ; 0.067      ; 1.526      ;
+-------+------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.643
Worst Case Available Settling Time: 37.843 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -0.039 ; 0.138 ; 1.736    ; 0.551   ; 4.691               ;
;  altera_reserved_tck                               ; 46.328 ; 0.186 ; 48.436   ; 0.551   ; 49.482              ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.039 ; 0.138 ; 1.736    ; 5.877   ; 4.691               ;
;  inst2|altpll_component|auto_generated|pll1|clk[1] ; 16.626 ; 0.186 ; 2.003    ; 6.144   ; 19.743              ;
;  main_clk                                          ; 7.085  ; 0.149 ; 16.588   ; 1.268   ; 9.377               ;
; Design-wide TNS                                    ; -0.039 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.039 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rdempty_A           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rdempty_B           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrfull_A            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrfull_B            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_hsync           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_vsync           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; main_clk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; direction_analogic[1]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; direction_analogic[0]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; direction_analogic[3]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; direction_analogic[2]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_button                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; select_button           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start_button            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a_button                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tl_button               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tr_button               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_button                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b_button                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rdempty_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; rdempty_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; wrfull_A            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; wrfull_B            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; out_hsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; out_vsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; B[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; B[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; B[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; G[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; G[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; G[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; R[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; R[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; R[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rdempty_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; rdempty_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; wrfull_A            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; wrfull_B            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; out_hsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; out_vsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; B[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; B[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; B[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; G[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; G[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; G[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; R[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; R[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; R[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rdempty_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rdempty_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; wrfull_A            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; wrfull_B            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out_hsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_vsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; G[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 1522       ; 0          ; 37       ; 2        ;
; main_clk                                          ; altera_reserved_tck                               ; false path ; 0          ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 426801     ; 4989       ; 129      ; 184      ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 148502     ; 0          ; 830      ; 0        ;
; main_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 816        ; 0          ; 9        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 807        ; 0          ; 0        ; 0        ;
; main_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1          ; 0          ; 0        ; 0        ;
; altera_reserved_tck                               ; main_clk                                          ; false path ; false path ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk                                          ; 8          ; 0          ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; main_clk                                          ; 1          ; 0          ; 0        ; 0        ;
; main_clk                                          ; main_clk                                          ; 78148      ; 0          ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 1522       ; 0          ; 37       ; 2        ;
; main_clk                                          ; altera_reserved_tck                               ; false path ; 0          ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 426801     ; 4989       ; 129      ; 184      ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 148502     ; 0          ; 830      ; 0        ;
; main_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 816        ; 0          ; 9        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 807        ; 0          ; 0        ; 0        ;
; main_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1          ; 0          ; 0        ; 0        ;
; altera_reserved_tck                               ; main_clk                                          ; false path ; false path ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; main_clk                                          ; 8          ; 0          ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; main_clk                                          ; 1          ; 0          ; 0        ; 0        ;
; main_clk                                          ; main_clk                                          ; 78148      ; 0          ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 67       ; 0        ; 2        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 1961     ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 22       ; 0        ; 0        ;
; main_clk                                          ; main_clk                                          ; 869      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 67       ; 0        ; 2        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 1961     ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 22       ; 0        ; 0        ;
; main_clk                                          ; main_clk                                          ; 869      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 52    ; 52   ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; Base      ; Constrained ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; main_clk                                          ; main_clk                                          ; Base      ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jan  5 17:11:45 2023
Info: Command: quartus_sta ConsoleFPGA -c ConsoleFPGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_doi1
        Info (332166): set_false_path -from **fiforam|cells** -to **fiforam|xq** 
        Info (332166): set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_ed9:dffpipe10|dffe11a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ConsoleFPGA.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[1]} {inst2|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'Arquitetura/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.039
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.039              -0.039 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.085               0.000 main_clk 
    Info (332119):    16.626               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    46.328               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.304               0.000 main_clk 
    Info (332119):     0.357               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.359               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 1.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.736               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.003               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    16.588               0.000 main_clk 
    Info (332119):    48.436               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 altera_reserved_tck 
    Info (332119):     2.204               0.000 main_clk 
    Info (332119):     6.561               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.928               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.691               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.571               0.000 main_clk 
    Info (332119):    19.746               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.626               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.643
    Info (332114): Worst Case Available Settling Time: 36.179 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.485               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.316               0.000 main_clk 
    Info (332119):    17.026               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    46.734               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.288               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.295               0.000 main_clk 
    Info (332119):     0.311               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.312               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 2.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.096               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.335               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    16.951               0.000 main_clk 
    Info (332119):    48.622               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.900
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.900               0.000 altera_reserved_tck 
    Info (332119):     1.930               0.000 main_clk 
    Info (332119):     6.409               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.710               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.714               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.588               0.000 main_clk 
    Info (332119):    19.743               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.604               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.643
    Info (332114): Worst Case Available Settling Time: 36.580 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.231
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.231               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.024               0.000 main_clk 
    Info (332119):    18.002               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    48.118               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.138               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.149               0.000 main_clk 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 3.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.022               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.180               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.791               0.000 main_clk 
    Info (332119):    49.281               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.551               0.000 altera_reserved_tck 
    Info (332119):     1.268               0.000 main_clk 
    Info (332119):     5.877               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.144               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.377               0.000 main_clk 
    Info (332119):    19.756               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.482               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.643
    Info (332114): Worst Case Available Settling Time: 37.843 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 554 megabytes
    Info: Processing ended: Thu Jan  5 17:12:23 2023
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:44


