 ==  Bambu executed with: /tmp/.mount_bambu-kro3S8/usr/bin/bambu -O0 -v 2 --top-fname=mm --compiler=I386_CLANG12 -lm --simulate --simulator=VERILATOR --verilator-parallel --parallel-backend --libm-std-rounding --evaluation --device-name=xc7vx690t-3ffg1930-VVD ../test.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2023 Politecnico di Milano
 Version: PandA 2023.1 - Revision 04336c437a53bc96ae90b74052c455629946ec8b-main

Parameters parsed in 0.13 seconds

Target technology = FPGA
Library Name     : STD_FU
  Total cells    : 3
  - combinational: 0
  - others: 3

Library Name     : STD_FU
  Total cells    : 10
  - combinational: 0
  - others: 10

Library Name     : STD_FU
  Total cells    : 33
  - combinational: 0
  - others: 33

Library Name     : STD_FU
  Total cells    : 8
  - combinational: 0
  - others: 8

Library Name     : STD_FU
  Total cells    : 56
  - combinational: 0
  - others: 56

Library Name     : STD_FU
  Total cells    : 1
  - combinational: 0
  - others: 1

Library Name     : CS_COMPONENT
  Total cells    : 16
  - combinational: 0
  - others: 16

Library Name     : STD_FU
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD_FU
  Total cells    : 0
  - combinational: 0
  - others: 0

Library Name     : STD_FU
  Total cells    : 3
  - combinational: 0
  - others: 3

Library Name     : STD_FU
  Total cells    : 21
  - combinational: 0
  - others: 21

Library Name     : STD
  Total cells    : 14
  - combinational: 0
  - others: 14

Library Name     : STD_COMMON
  Total cells    : 57
  - combinational: 0
  - others: 57

Library Name     : STD_FU
  Total cells    : 28
  - combinational: 0
  - others: 28

Library Name     : STD_PC
  Total cells    : 16
  - combinational: 0
  - others: 16

Library Name     : STD_SOFT_FLOAT
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD
  Total cells    : 72
  - combinational: 0
  - others: 72

Library Name     : STD_FU
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD_FU
  Total cells    : 9
  - combinational: 0
  - others: 9

Library Name     : WBWrapper
  Total cells    : 12
  - combinational: 0
  - others: 12

Available devices:
 - 5CSEMA5F31C6
 - 5SGXEA7N2F45C1
 - EP2C70F896C6
 - EP2C70F896C6-R
 - EP4SGX530KH40C2
 - LFE335EA8FN484C
 - LFE5U85F8BG756C
 - LFE5UM85F8BG756C
 - asap7-BC
 - asap7-TC
 - asap7-WC
 - nangate45
 - nx1h140tsp
 - nx1h35S
 - nx2h540tsc
 - xc4vlx100-10ff1513
 - xc5vlx110t-1ff1136
 - xc5vlx330t-2ff1738
 - xc5vlx50-3ff1153
 - xc6vlx240t-1ff1156
 - xc7a100t-1csg324-VVD
 - xc7vx330t-1ffg1157
 - xc7vx485t-2ffg1761-VVD
 - xc7vx690t-3ffg1930-VVD
 - xc7z020-1clg484
 - xc7z020-1clg484-VVD
 - xc7z020-1clg484-YOSYS-VVD
 - xc7z045-2ffg900-VVD
 - xcku060-3ffva1156-VVD
 - xcu280-2Lfsvh2892-VVD
Library Name     : STD_FU
  Total cells    : 3911
  - combinational: 0
  - others: 3911

!! Unknown ext. calls:
llvm.var.annotation
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: cond_expr optimized, nbits = 5
  Bit Value Opt: bit_xor_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: ne_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 11
  Bit Value Opt: eq_expr optimized, nbits = 11
  Bit Value Opt: bit_and_expr optimized, nbits = 19
  Bit Value Opt: eq_expr optimized, nbits = 19
  Bit Value Opt: bit_and_expr optimized, nbits = 23
  Bit Value Opt: eq_expr optimized, nbits = 23
  Bit Value Opt: bit_and_expr optimized, nbits = 25
  Bit Value Opt: eq_expr optimized, nbits = 25
  Bit Value Opt: bit_and_expr optimized, nbits = 26
  Bit Value Opt: eq_expr optimized, nbits = 26
  Bit Value Opt: bit_and_expr optimized, nbits = 26
  Bit Value Opt: ne_expr optimized, nbits = 26
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: bit_xor_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: ne_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 22
  Bit Value Opt: ne_expr optimized, nbits = 22
  Bit Value Opt: bit_and_expr optimized, nbits = 47
  Bit Value Opt: ne_expr optimized, nbits = 47
  Bit Value Opt: bit_and_expr optimized, nbits = 9
  Bit Value Opt: ne_expr optimized, nbits = 9
  Bit Value Opt: bit_and_expr optimized, nbits = 24
  Bit Value Opt: ne_expr optimized, nbits = 24
  Bit Value Opt: plus_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 7
  Bit Value Opt: plus_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 6
  Bit Value Opt: plus_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 5
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1

  Functions to be synthesized:
    mm
    __float_mule8m23b_127nih
    __float_adde8m23b_127nih


  Memory allocation information:
  Sparse memory alignemnt set to 32 bytes
    Internal variable: internal_475403 - 475403 - internal_475403 in function mm
      Id: 475403
      Base Address: 32
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
Warning: This function uses unknown addresses: mm
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    Spec accesses data having an address unknown at compile time
    Internal data is not externally accessible
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 32
    SIZE bus bitsize: 6
    Internally allocated memory (no private memories): 0
    Internally allocated memory: 4
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function __float_adde8m23b_127nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Module allocation information for function __float_mule8m23b_127nih:
    Number of complex operations: 1
    Number of complex operations: 1
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function __float_adde8m23b_127nih:
    Number of control steps: 4
    Minimum slack: 0.14211997399999216
    Estimated max frequency (MHz): 101.44168902061249
  Time to perform scheduling: 0.04 seconds

  Number of function call sites = 4

  State Transition Graph Information of function __float_adde8m23b_127nih:
    Number of operations: 400
    Number of basic blocks: 3
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_mule8m23b_127nih:
    Number of control steps: 4
    Minimum slack: 0.14046665266666675
    Estimated max frequency (MHz): 101.4246785087923
  Time to perform scheduling: 0.02 seconds

  Number of function call sites = 4

  State Transition Graph Information of function __float_mule8m23b_127nih:
    Number of operations: 124
    Number of basic blocks: 3
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __float_adde8m23b_127nih:
    Bound operations:345/400
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_mule8m23b_127nih:
    Bound operations:105/124
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __float_adde8m23b_127nih:
    Number of storage values inserted: 47
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_mule8m23b_127nih:
    Number of storage values inserted: 6
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_adde8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 47 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_adde8m23b_127nih:
    Number of modules instantiated: 400
    Number of performance conflicts: 28
    Estimated resources area (no Muxes and address logic): 4806
    Estimated area of MUX21: 0
    Total estimated area: 4806
    Estimated number of DSPs: 0
  Time to perform module binding: 0.01 seconds


  Register binding information for function __float_adde8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 47 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_adde8m23b_127nih: 189
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_adde8m23b_127nih: function pipelining may come for free
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_mule8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 6 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_mule8m23b_127nih:
    Number of modules instantiated: 124
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 1401
    Estimated area of MUX21: 0
    Total estimated area: 1401
    Estimated number of DSPs: 3
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float_mule8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 6 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_mule8m23b_127nih: 99
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_mule8m23b_127nih: function pipelining may come for free

  Module allocation information for function mm:
    Number of complex operations: 18
    Number of complex operations: 18
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function mm:
    Number of control steps: 25
    Minimum slack: 0.14046665066665948
    Estimated max frequency (MHz): 101.42467848821829
  Time to perform scheduling: 0.02 seconds

  Number of function call sites = 0

  State Transition Graph Information of function mm:
    Number of operations: 156
    Number of basic blocks: 8
    Number of states: 23
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function mm:
    Bound operations:61/156
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function mm:
    Number of storage values inserted: 54
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function mm:
    Register allocation algorithm obtains a sub-optimal result: 49 registers(LB:32)
  Time to perform register binding: 0.01 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.01 seconds

  Module binding information for function mm:
    Number of modules instantiated: 145
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 9732
    Estimated area of MUX21: 241
    Total estimated area: 9973
    Estimated number of DSPs: 0
  Time to perform module binding: 0.01 seconds


  Register binding information for function mm:
    Register allocation algorithm obtains a sub-optimal result: 49 registers(LB:32)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function mm:
    Number of allocated multiplexers (2-to-1 equivalent): 20
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function mm: 1273
[0m  Parameter in_a (475365) (testvector 0) allocated at 1073741824 : reserved_mem_size = 4096
Padding of 0 for parameter in_a
  Parameter in_b (475366) (testvector 0) allocated at 1073745920 : reserved_mem_size = 4096
Padding of 0 for parameter in_b
  Parameter out_c (475367) (testvector 0) allocated at 1073750016 : reserved_mem_size = 4096
Padding of 0 for parameter out_c
  Parameter in_a (475365) (testvector 1) allocated at 1073754112 : reserved_mem_size = 4096
Padding of 0 for parameter in_a
  Parameter in_b (475366) (testvector 1) allocated at 1073758208 : reserved_mem_size = 4096
Padding of 0 for parameter in_b
  Parameter out_c (475367) (testvector 1) allocated at 1073762304 : reserved_mem_size = 4096
Padding of 0 for parameter out_c
  Parameter in_a (475365) (testvector 2) allocated at 1073766400 : reserved_mem_size = 4096
Padding of 0 for parameter in_a
  Parameter in_b (475366) (testvector 2) allocated at 1073770496 : reserved_mem_size = 4096
Padding of 0 for parameter in_b
  Parameter out_c (475367) (testvector 2) allocated at 1073774592 : reserved_mem_size = 4096
Padding of 0 for parameter out_c
  Parameter in_a (475365) (testvector 3) allocated at 1073778688 : reserved_mem_size = 4096
Padding of 0 for parameter in_a
  Parameter in_b (475366) (testvector 3) allocated at 1073782784 : reserved_mem_size = 4096
Padding of 0 for parameter in_b
  Parameter out_c (475367) (testvector 3) allocated at 1073786880 : reserved_mem_size = 4096
Padding of 0 for parameter out_c
  Parameter in_a (475365) (testvector 4) allocated at 1073790976 : reserved_mem_size = 4096
Padding of 0 for parameter in_a
  Parameter in_b (475366) (testvector 4) allocated at 1073795072 : reserved_mem_size = 4096
Padding of 0 for parameter in_b
  Parameter out_c (475367) (testvector 4) allocated at 1073799168 : reserved_mem_size = 4096
Padding of 0 for parameter out_c
  Parameter in_a (475365) (testvector 5) allocated at 1073803264 : reserved_mem_size = 4096
Padding of 0 for parameter in_a
  Parameter in_b (475366) (testvector 5) allocated at 1073807360 : reserved_mem_size = 4096
Padding of 0 for parameter in_b
  Parameter out_c (475367) (testvector 5) allocated at 1073811456 : reserved_mem_size = 4096
Padding of 0 for parameter out_c
  Parameter in_a (475365) (testvector 6) allocated at 1073815552 : reserved_mem_size = 4096
Padding of 0 for parameter in_a
  Parameter in_b (475366) (testvector 6) allocated at 1073819648 : reserved_mem_size = 4096
Padding of 0 for parameter in_b
  Parameter out_c (475367) (testvector 6) allocated at 1073823744 : reserved_mem_size = 4096
Padding of 0 for parameter out_c
  Parameter in_a (475365) (testvector 7) allocated at 1073827840 : reserved_mem_size = 4096
Padding of 0 for parameter in_a
  Parameter in_b (475366) (testvector 7) allocated at 1073831936 : reserved_mem_size = 4096
Padding of 0 for parameter in_b
  Parameter out_c (475367) (testvector 7) allocated at 1073836032 : reserved_mem_size = 4096
Padding of 0 for parameter out_c
  C-based testbench generation for function mm: /home/zero/Desktop/COaT_project/FromPanda_mm_float_outside_conv/32x32/synthesis_no_opt/HLS_output//simulation/values.c
  Prepared testbench
clang-12: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
clang-12: warning: optimization flag '-fexcess-precision=standard' is not supported [-Wignored-optimization-argument]
clang-12: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
clang-12: warning: optimization flag '-fexcess-precision=standard' is not supported [-Wignored-optimization-argument]

  Summary of resources:
     - ARRAY_1D_STD_DISTRAM_NN_SDS: 1
     - ASSIGN_UNSIGNED_FU: 1
     - BMEMORY_CTRLN: 1
     - IIdata_converter_FU: 2
     - IUdata_converter_FU: 2
     - MUX_GATE: 20
     - OR_GATE: 2
     - UIdata_converter_FU: 2
     - UUdata_converter_FU: 118
     - addr_expr_FU: 1
     - constant_value: 195
     - flipflop_AR: 4
     - lshift_expr_FU: 2
     - lut_expr_FU: 140
     - multi_read_cond_FU: 1
     - read_cond_FU: 1
     - register_SE: 46
     - register_STD: 76
     - rshift_expr_FU: 2
     - ui_bit_and_expr_FU: 60
     - ui_bit_ior_concat_expr_FU: 10
     - ui_bit_ior_expr_FU: 29
     - ui_bit_xor_expr_FU: 2
     - ui_cond_expr_FU: 18
     - ui_eq_expr_FU: 10
     - ui_extract_bit_expr_FU: 350
     - ui_lshift_expr_FU: 68
     - ui_lt_expr_FU: 1
     - ui_minus_expr_FU: 1
     - ui_mult_expr_FU: 3
     - ui_ne_expr_FU: 12
     - ui_plus_expr_FU: 21
     - ui_pointer_plus_expr_FU: 9
     - ui_rshift_expr_FU: 54
     - ui_ternary_plus_expr_FU: 3
     - ui_ternary_pm_expr_FU: 1
Start reading vector           1's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after               149538 cycles.

Simulation completed with success

Start reading vector           2's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after               149538 cycles.

Simulation completed with success

Start reading vector           3's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after               149538 cycles.

Simulation completed with success

Start reading vector           4's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after               149538 cycles.

Simulation completed with success

Start reading vector           5's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after               149538 cycles.

Simulation completed with success

Start reading vector           6's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after               149538 cycles.

Simulation completed with success

Start reading vector           7's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after               149538 cycles.

Simulation completed with success

Start reading vector           8's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after               149538 cycles.

Simulation completed with success

No more values found. Simulation(s) executed:           8.

- /home/zero/Desktop/COaT_project/FromPanda_mm_float_outside_conv/32x32/synthesis_no_opt/HLS_output//simulation/testbench_mm_tb.v:251: Verilog $finish
No more values found. Simulation(s) executed:           8.

- /home/zero/Desktop/COaT_project/FromPanda_mm_float_outside_conv/32x32/synthesis_no_opt/HLS_output//simulation/testbench_mm_tb.v:292: Verilog $finish
- /home/zero/Desktop/COaT_project/FromPanda_mm_float_outside_conv/32x32/synthesis_no_opt/HLS_output//simulation/testbench_mm_tb.v:292: Second verilog $finish, exiting
1. Simulation completed with SUCCESS; Execution time 149538 cycles;
2. Simulation completed with SUCCESS; Execution time 149538 cycles;
3. Simulation completed with SUCCESS; Execution time 149538 cycles;
4. Simulation completed with SUCCESS; Execution time 149538 cycles;
5. Simulation completed with SUCCESS; Execution time 149538 cycles;
6. Simulation completed with SUCCESS; Execution time 149538 cycles;
7. Simulation completed with SUCCESS; Execution time 149538 cycles;
8. Simulation completed with SUCCESS; Execution time 149538 cycles;
Analyzing Xilinx synthesis results
  Total cycles             : 1196304 cycles
  Number of executions     : 8
  Average execution        : 149538 cycles
  Slices                   : 800
  Luts                     : 1687
  Lut FF Pairs             : 1687
  Power                    : 0.35299999999999998
  Registers                : 1527
  DSPs                     : 6
  BRAMs                    : 0
  Clock period             : 10
  Design minimum period    : 12.539999999999999
  Design slack             : -2.5399999999999991
  Frequency                : 79.744816586921857
  AreaxTime                : 3163473.3992399997
  Time                     : 1875.2065199999997
  Tot. Time                : 15001.652159999998
