
# LCD LY

LY is incremented `2` 4-Mhz-clock cycles before the respective scanline is
finished.
LY 153 is shorter than usual,
LY 0 starts early.

* [enable_display/frame0_ly_count_1_dmg08_cgb04c_out99](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/enable_display/frame0_ly_count_1_dmg08_cgb04c_out99.asm)
* [enable_display/frame0_ly_count_2_dmg08_cgb04c_out9A](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/enable_display/frame0_ly_count_2_dmg08_cgb04c_out9A.asm)
* [enable_display/frame0_ly_count_ds_1_cgb04c_out99](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/enable_display/frame0_ly_count_ds_1_cgb04c_out99.asm)
* [enable_display/frame0_ly_count_ds_2_cgb04c_out9A](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/enable_display/frame0_ly_count_ds_2_cgb04c_out9A.asm)

LY 153 is visible for just one machine cycle when scanline 153 begins
(two machine cycles for CGB double speed).

* [enable_display/frame1_ly_count_1_dmg08_cgb04c_out99](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/enable_display/frame1_ly_count_1_dmg08_cgb04c_out99.asm)
* [enable_display/frame1_ly_count_2_dmg08_cgb04c_out9A](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/enable_display/frame1_ly_count_2_dmg08_cgb04c_out9A.asm)
* [enable_display/frame1_ly_count_ds_1_cgb04c_out99](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/enable_display/frame1_ly_count_ds_1_cgb04c_out99.asm)
* [enable_display/frame1_ly_count_ds_2_cgb04c_out9A](
  https://github.com/sinamas/gambatte/tree/master/test/hwtests/enable_display/frame1_ly_count_ds_2_cgb04c_out9A.asm)
