Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug  2 01:45:58 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file thinpad_top_control_sets_placed.rpt
| Design       : thinpad_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   993 |
|    Minimum number of control sets                        |   993 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2539 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   993 |
| >= 0 to < 4        |    77 |
| >= 4 to < 6        |   152 |
| >= 6 to < 8        |    36 |
| >= 8 to < 10       |   136 |
| >= 10 to < 12      |    26 |
| >= 12 to < 14      |    23 |
| >= 14 to < 16      |     2 |
| >= 16              |   541 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12812 |         3359 |
| No           | No                    | Yes                    |              84 |           23 |
| No           | Yes                   | No                     |            4932 |         1337 |
| Yes          | No                    | No                     |            9935 |         2757 |
| Yes          | No                    | Yes                    |             120 |           28 |
| Yes          | Yes                   | No                     |           16658 |         5445 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                                                                                                                                         Enable Signal                                                                                                                                         |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                     |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                        |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                       |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                        |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                       |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                    |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[3]_i_1__0_n_0                                                                                                                  |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__3_n_0                                                                                                                                                      |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                        |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                        |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                       |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                        |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                       |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                        |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                        |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                        |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                        |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                       |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                        |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                      |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                       |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__4_n_0                                                                                                                                                      |                                                                                                                                                                                                                                           |                1 |              1 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                1 |              2 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                           |                1 |              2 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                            | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                2 |              2 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/reset                                                                                                                      |                1 |              2 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[3]_i_1__0_n_0                                                                                                                  |                1 |              2 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/burst[1]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |                1 |              2 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                           |                1 |              2 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                1 |              2 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1_n_0                                                                                                                     |                1 |              2 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                 |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                 |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                 |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                           |                2 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                           |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                           |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                |                2 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                           |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                 |                2 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                           |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                 |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                 |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                 |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                 |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | cpu/cpu_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                 |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                 |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q                                                                                |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              3 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/t_isval_0[0]                                                                                                                                                                                                                 | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                           |                3 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/t_isval_1[0]                                                                                                                                                                                                                 | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Qs                                                                                                                                                                                                                                     | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/t_isval_3[0]                                                                                                                                                                                                                 | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/FSM_onehot_temp[3]_i_1_n_0                                                                                                                                                                                                                          | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/t_isval_7[0]                                                                                                                                                                                                                 | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/t_isval_5[0]                                                                                                                                                                                                                 | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Qs                                                                                                                                                                                                                                     | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                          |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                 |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu2/Qs                                                                                                                                                                                                                                     | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/Qs                                                                                                                                                                                                                                     | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                 |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                          |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                          |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                 |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/stored_araddr                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                3 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                 |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                          |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                        | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                3 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                      | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                 |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                          |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                          |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                           |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                 |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/size[3]_i_2_n_0                                                                                                                                                                                                                             | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/size[3]_i_1_n_0                                                                                                                                                                         |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/E[0]                                                                                                                                                                                                                                   | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/decoding_valid                                                                                                                                                                                                                              | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/size[3]_i_1_n_0                                                                                                                                                                         |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue[3][140]_i_1_n_0                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_size[2]_i_1_n_0                                                                                                                                                             |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                                           |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                  |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue[2][140]_i_1_n_0                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_size[2]_i_1_n_0                                                                                                                                                             |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue[1][140]_i_1_n_0                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_size[2]_i_1_n_0                                                                                                                                                             |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/p_2_out[139]                                                                                                                                                                                                                       | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_size[2]_i_1_n_0                                                                                                                                                             |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_size[3]_i_1_n_0                                                                                                                                                                                                                                    | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |                1 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Qs                                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[12][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                              |                3 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[10][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[16][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[11][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[4][3]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                    |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                              |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                             |                3 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[5][3]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                3 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                    |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                             |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[6][3]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                    |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                             |                3 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                    |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                              |                3 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                              |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                    |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                              |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[8][3]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[9][3]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                             |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/FSM_onehot_Status[3]_i_1__3_n_0                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                    |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                              |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[7][3]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                             |                4 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras_top                                                                                                                                                                                                                                    | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                              |                4 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                              |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                              |                3 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[3][3]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[18][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[27][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[31][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[29][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[30][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[2][3]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[24][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                3 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[28][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_2_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[19][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[23][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                        |                3 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[26][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[25][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[21][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[20][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                             |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[22][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                3 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[15][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                3 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                                                                              |                3 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[17][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                1 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[14][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[13][3]_i_1_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/FSM_onehot_Status[3]_i_2__2_n_0                                                                                                                                                                                                        | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_axi_rvalid_0[0]                                                                                                                                                                                             | cpu/cpu_design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                        |                2 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/FSM_onehot_Status[3]_i_2__0_n_0                                                                                                                                                                                                        | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu2/FSM_onehot_Status[3]_i_2__1_n_0                                                                                                                                                                                                        | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/FSM_onehot_Status[3]_i_2_n_0                                                                                                                                                                                                           | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras_counter                                                                                                                                                                                                                                | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/head0                                                                                                                                                                                                                                             | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                2 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | cpu/cpu_design_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                |                1 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                          | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                          |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                          |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_size[2]_i_1_n_0                                                                                                                                                             |                3 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                           |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                          |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                          |                2 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                           |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                           |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                     | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                           |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                          |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                           |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                      | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                      | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                          |                2 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                           |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                           |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                           |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                           |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[1]                                                                                                           |                1 |              7 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_0[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                          |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_13[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_7[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                7 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_8[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_9[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[1]_0[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/mult/U0/i_synth/sclr_i                                                                                                                                                       |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/sclr_i                                                                                                                                                       |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[2][0]                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                6 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                         |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[1]_1[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                          |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[1]_2[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/mult/U0/i_synth/sclr_i                                                                                                                                                       |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[2]_0[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/mult/U0/i_synth/sclr_i                                                                                                                                                      |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[2]_1[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[2]_10[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[2]_2[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                6 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                         |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[2]_4[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[2]_9[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_0[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[2]_6[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/mult/U0/i_synth/sclr_i                                                                                                                                                      |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[2]_8[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3][0]                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                5 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[2]_3[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                7 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                         |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[2]_7[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_t/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                           |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/E[0]                                                                                                                                                                                                             | cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/rst                                                                                                                                                          |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_t/tickgen/Acc_reg[22]_0[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                           |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/mult/U0/i_synth/sclr_i                                                                                                                                                      |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_11[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                         |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/FSM_onehot_state[7]_i_1_n_0                                                                                                                                                                                                 | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                          |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/wanted_mask[7]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                           |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/mult/U0/i_synth/sclr_i                                                                                                                                                      |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                       | cpu/cpu_design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                        |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                         |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | cpu/cpu_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/mult/U0/i_synth/sclr_i                                                                                                                                                      |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | cpu/cpu_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                               |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                         |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                          |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/mult/U0/i_synth/sclr_i                                                                                                                                                      |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                          |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                            | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/E[0]                                                                                                                                                                                                                                   | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                5 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/RxD_data_ready_reg_1[0]                                                                                                                                                                                                                | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/RxD_data_ready_reg_2[0]                                                                                                                                                                                                                | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                5 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/RxD_data_ready_reg_0[0]                                                                                                                                                                                                                | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_1[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/mult/U0/i_synth/sclr_i                                                                                                                                                       |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_13[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0][0]                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                          |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_11[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_10[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_0[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_12[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/mult/U0/i_synth/sclr_i                                                                                                                                                       |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                          |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_3[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_4[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                6 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_5[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_6[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_7[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_8[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/mult/U0/i_synth/sclr_i                                                                                                                                                       |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[0]_9[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[1][0]                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[7][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_1[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_10[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_15[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_12[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/mult/U0/i_synth/sclr_i                                                                                                                                                       |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_13[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                          |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_4[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                5 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_2[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_14[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_3[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                6 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_5[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                5 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_2[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                5 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/mult/U0/i_synth/sclr_i                                                                                                                                                       |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_4[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                          |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_12[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_3[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_5[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_1[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_8[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/mult/U0/i_synth/sclr_i                                                                                                                                                       |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_9[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_1                                                                          |                2 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_10[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_7[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5][0]                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[3]_6[0]                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tail_reg[5]_11[0]                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/sclr_i                                                                                                                                                       |                1 |              8 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                           |                2 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_intc_0/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                         |                4 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                           |                2 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Dependencies                                                                                                                                                                                                                           | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                3 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                4 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/Dependencies                                                                                                                                                                                                                           | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                5 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                4 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/p_0_in[0]                                                                                                                                                          | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                           |                4 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                4 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                4 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Dependencies                                                                                                                                                                                                                            | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                4 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                4 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Dependencies                                                                                                                                                                                                                           | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                3 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu2/Dependencies                                                                                                                                                                                                                           | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                5 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                           |                2 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                           |                2 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              9 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/awready_i_2_n_0                                                                                                                                                                                                                                         | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                3 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                           |                3 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                           |                3 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                           |                4 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                3 |             10 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |             11 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_r/tickgen/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |                2 |             11 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                4 |             11 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_t/tickgen/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |                2 |             11 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                           |                3 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             12 |
|  clk_50M_IBUF                             | vga800x600at75/vdata                                                                                                                                                                                                                                                                          | vga800x600at75/vdata[11]_i_1_n_0                                                                                                                                                                                                          |                3 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                3 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/araddr[11]_i_1_n_0                                                                                                                                                                                                                                      | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                4 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                           |                3 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                2 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |
|  clk_50M_IBUF                             |                                                                                                                                                                                                                                                                                               | vga800x600at75/hdata[11]_i_1_n_0                                                                                                                                                                                                          |                4 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                4 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                2 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                           |                2 |             12 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/rst                                                                                                                                                          |                7 |             13 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                7 |             14 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                6 |             14 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                          |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                          |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                              |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                              |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                          |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                              |                5 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                          |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                         |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                         |                2 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                          |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                             |                5 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                          |                2 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                              |                6 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                         |                2 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                         |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                          |                5 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                             |                6 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                          |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                          |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                             |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                         |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                         |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                              |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                             |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                           |                2 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                              |                5 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                         |                6 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                         |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                              |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                          |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                          |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                         |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                         |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                          |                2 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                             |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                          |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                          |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                         |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                         |                2 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                              |                5 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                             |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                          |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                          |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                          |                2 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                          |                5 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                              |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/Q[3]                                                                                                              |                4 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                           |                2 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                          |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                          |                3 |             16 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras_top[4]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |                9 |             17 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/q_pop                                                                                                                                                                                                                                       | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/size[3]_i_1_n_0                                                                                                                                                                         |                8 |             18 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                6 |             19 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                4 |             19 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                           |                4 |             19 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                           |                4 |             19 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | cpu/cpu_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                5 |             19 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                           |                6 |             20 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                           |                6 |             20 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                4 |             20 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                5 |             20 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/can_commit_storequeue_0                                                                                                                                                                                                                                | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               12 |             20 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             21 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             21 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                9 |             21 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | cpu/cpu_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                4 |             21 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                           |                3 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                           |                3 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                           |                6 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                           |                6 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                          |                3 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                           |                3 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                           |                4 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                          |                7 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                          |                4 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                          |                3 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                          |                4 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                          |                3 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                           |                3 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                           |                3 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                           |                6 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/Q[3]                                                                                                           |                3 |             22 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_serial_0/inst/uart/ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[0]                                                                                                                                                   |                7 |             23 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                8 |             24 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                9 |             24 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               11 |             24 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                           |                6 |             25 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                           |                5 |             25 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                           |                4 |             25 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                           |                5 |             25 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                           |                5 |             26 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                           |                5 |             26 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                           |                5 |             26 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                           |                5 |             26 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/sclr_i                                                                                                                                                        |                9 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/sclr_i                                                                                                                                                       |                9 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/sclr_i                                                                                                                                                       |                6 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/sclr_i                                                                                                                                                        |                7 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/sclr_i                                                                                                                                                        |               10 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/sclr_i                                                                                                                                                        |                8 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/sclr_i                                                                                                                                                        |                8 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/sclr_i                                                                                                                                                        |                7 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/sclr_i                                                                                                                                                        |                7 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/sclr_i                                                                                                                                                        |                7 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/sclr_i                                                                                                                                                        |                9 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/sclr_i                                                                                                                                                        |                9 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/sclr_i                                                                                                                                                       |                9 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/sclr_i                                                                                                                                                       |               10 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/sclr_i                                                                                                                                                       |                7 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/sclr_i                                                                                                                                                       |                7 |             29 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                  |               19 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[2].areg/x[2][31]_i_1__4_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                9 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[2].areg/x[3][31]_i_1__6_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                9 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[2].areg/x[0][31]_i_1__4_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |               11 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[0].areg/x[0][31]_i_1__2_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[0].areg/x[3][31]_i_1_n_0                                                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[0].areg/x[1][31]_i_1__2_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[0].areg/x[2][31]_i_1__2_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                8 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[0].areg/data[31]_i_2__2_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[0].areg/data[31]_i_1_n_0                                                                                                                                                             |                9 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/x[1][31]_i_1__3_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                8 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/x[2][31]_i_1__3_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/x[0][31]_i_1__3_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                             |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/x[3][31]_i_1__5_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                9 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/data[31]_i_2__6_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/data[31]_i_1__6_n_0                                                                                                                                                          |               10 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[1].areg/x[3][31]_i_1__0_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[1].areg/data[31]_i_2__1_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[1].areg/data[31]_i_1__0_n_0                                                                                                                                                          |                9 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                           |                8 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[1].areg/x[1][31]_i_1__1_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[1].areg/x[0][31]_i_1__1_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[1].areg/x[2][31]_i_1__1_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | cpu/cpu_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                               |               11 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                             |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/resultOutReady1_out                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               13 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/x[3][31]_i_1__2_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/data[31]_i_2__0_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/data[31]_i_1__1_n_0                                                                                                                                                          |                9 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/x[0][31]_i_1__0_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                             |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                           |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/decoding_instruction[31]_i_2_n_0                                                                                                                                                                                                            | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/decoding_instruction[31]_i_1_n_0                                                                                                                                                        |               12 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/resultOutReady1_out                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               10 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                             |                                                                                                                                                                                                                                           |                4 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/x[1][31]_i_1__0_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                           |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/resultOutReady1_out                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[2].areg/x[2][31]_i_1__0_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[3].areg/x[3][31]_i_1__1_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[3].areg/x[2][31]_i_1_n_0                                                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[3].areg/x[1][31]_i_1_n_0                                                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[3].areg/data[31]_i_2_n_0                                                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[3].areg/data[31]_i_1__2_n_0                                                                                                                                                          |               10 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wx/genblk1[3].areg/x[0][31]_i_1_n_0                                                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/resultOutReady1_out                                                                                                                                                                                                             | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                9 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/resultOutReady1_out                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/resultOutReady1_out                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                             |                                                                                                                                                                                                                                           |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                           |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                             |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                             |                                                                                                                                                                                                                                           |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                           |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/stored_pc                                                                                                                                                                                                                               |                                                                                                                                                                                                                                           |               12 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/resultOutReady1_out                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                4 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                            |                                                                                                                                                                                                                                           |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                           |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                             |                                                                                                                                                                                                                                           |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/resultOutReady1_out                                                                                                                                                                                                             | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                            |                                                                                                                                                                                                                                           |                4 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/resultOutReady1_out                                                                                                                                                                                                             | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/resultOutReady1_out                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/result[31]_i_1__5_n_0                                                                                                                                                                                                            | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/resultOutReady1_out                                                                                                                                                                                                             | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/resultOutReady1_out                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                4 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                             |                                                                                                                                                                                                                                           |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                           |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                             |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/resultOutReady1_out                                                                                                                                                                                                             | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                8 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                           |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                            |                                                                                                                                                                                                                                           |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/resultOutReady1_out                                                                                                                                                                                                             | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                8 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                9 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               11 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                            |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                           |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                            |                                                                                                                                                                                                                                           |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                           |                5 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                           |                8 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                           |                8 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/result[31]_i_1_n_0                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               10 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                            |                                                                                                                                                                                                                                           |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[31]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                           |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/x[0][31]_i_1__6_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/x[2][31]_i_1__6_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/data[31]_i_2__3_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/data[31]_i_1__3_n_0                                                                                                                                                          |               10 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/x[3][31]_i_1__3_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[0].areg/x[1][31]_i_1__6_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[1].areg/x[3][31]_i_1__4_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                7 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[1].areg/data[31]_i_2__4_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[1].areg/data[31]_i_1__4_n_0                                                                                                                                                          |               10 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[1].areg/x[2][31]_i_1__5_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[1].areg/x[1][31]_i_1__5_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[1].areg/x[0][31]_i_1__5_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                8 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[2].areg/x[1][31]_i_1__4_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[3].areg/SR[0]                                                                                                                                                                        |                6 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[2].areg/data[31]_i_2__5_n_0                                                                                                                                                                                                              | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[2].areg/data[31]_i_1__5_n_0                                                                                                                                                          |               10 |             32 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                5 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/buffReady_reg_n_0                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                8 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                8 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/buffReady_reg_n_0                                                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/buffReady_reg_n_0                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                7 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                8 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/buffReady__2                                                                                                                                                                                                                    | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                9 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/buffReady__0                                                                                                                                                                                                                     | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                9 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/stored_output[111]_i_1_n_0                                                                                                                                                                                                             | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0_fu/FSM_onehot_Status_reg[2]                                                                                                                                                        |               24 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                8 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                8 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                5 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                8 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                7 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/buffReady_reg_n_0                                                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                8 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                           |                8 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/buffReady_reg_n_0                                                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/buffReady                                                                                                                                                                                                                        | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                9 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/buffReady_reg_n_0                                                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                9 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                5 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/buffReady_reg_n_0                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                9 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/buffReady_reg_n_0                                                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/buffReady_reg_n_0                                                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/buffReady_reg_n_0                                                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                7 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu2/stored_output[111]_i_1__1_n_0                                                                                                                                                                                                          | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu2_fu/FSM_onehot_Status_reg[2]                                                                                                                                                        |               22 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/stored_output[111]_i_1__0_n_0                                                                                                                                                                                                          | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1_fu/FSM_onehot_Status_reg[2]                                                                                                                                                        |               23 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/buffReady_reg_n_0                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                           |                8 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                8 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/stored_output[111]_i_1__2_n_0                                                                                                                                                                                                          | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3_fu/FSM_onehot_Status_reg[2]                                                                                                                                                        |               28 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/buffReady__1                                                                                                                                                                                                                     | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                8 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/buffReady_reg_n_0                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                7 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                8 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/mult/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid                                                                                                                                                                                | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             33 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                           |                7 |             34 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                5 |             34 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                           |                6 |             34 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                           |                5 |             34 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/counter                                                                                                                                                                                                                         | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               11 |             35 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/counter[2]_i_1__1_n_0                                                                                                                                                                                                            | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             35 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/counter                                                                                                                                                                                                                          | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                7 |             35 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/dataBOut[31]_i_1__0_n_0                                                                                                                                                                                                         | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                8 |             35 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/dataAOut[31]_i_1__0_n_0                                                                                                                                                                                                         | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             35 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/dataBOut[31]_i_1_n_0                                                                                                                                                                                                            | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |                6 |             35 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wy/genblk1[2].areg/s00_axi_aresetn_0                                                                                                                                                            |               13 |             40 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                           |                5 |             40 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                           |                5 |             40 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                           |                5 |             40 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                           |                5 |             40 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                  |               16 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[7].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                  |               16 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                  |               13 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[3].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                  |               13 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                  |               14 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                  |               14 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                 |               13 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[11].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                 |               13 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[12].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                 |               14 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[13].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                 |               17 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[14].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                 |               14 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[15].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                 |               17 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                  |               15 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                  |               15 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                  |               15 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/pipe[4]_8[0]                                                                                                  |               13 |             48 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                           |               13 |             49 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |               25 |             50 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                           |               13 |             51 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                           |               14 |             51 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |               11 |             51 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                           |               15 |             51 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/dispatcher_0/can_dispatch                                                                                                                                                                                                                                         | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               21 |             56 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/read_addr_buffer[63]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                           |               17 |             61 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/read_addr[63]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                           |               20 |             61 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[5][63]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[7][63]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               15 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[8][63]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               22 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[9][63]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               21 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/Vs[63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                              | cpu/cpu_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                               |               34 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[15][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               26 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[27][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               25 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[2][63]_i_1_n_0                                                                                                                                                                                                                          | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               25 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[10][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               26 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[16][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               24 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[24][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               29 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/Vs[63]_i_1__0_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[8][63]_i_1_n_0                                                                                                                                                                                                                          | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               43 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[0][63]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               20 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[10][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[11][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               18 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[12][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               19 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[7][63]_i_1_n_0                                                                                                                                                                                                                          | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               45 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[13][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               19 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[14][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               16 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[15][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               14 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[16][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               18 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu2/Vs[63]_i_1__1_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               21 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/Vs[63]_i_1__2_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               18 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/E[0]                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               13 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/t_isval_2[0]                                                                                                                                                                                                                 | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/sram_writing_data[63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                           |               38 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/t_isval_8[0]                                                                                                                                                                                                                 | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               16 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/t_isval_6[0]                                                                                                                                                                                                                 | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               12 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/cdb_rr_arbiter/t_isval_4[0]                                                                                                                                                                                                                 | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               13 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/Vs[63]_i_1__3_n_0                                                                                                                                                                                                                       | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[5][63]_i_1_n_0                                                                                                                                                                                                                          | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               35 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_2_n_0                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/bus_data[63]_i_1_n_0                                                                                                                                                    |               46 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[0][74]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               12 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[10][74]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               11 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[9][63]_i_1_n_0                                                                                                                                                                                                                          | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               51 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[11][74]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               12 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[6][63]_i_1_n_0                                                                                                                                                                                                                          | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               34 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[12][74]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               13 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[13][74]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               11 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[4][63]_i_1_n_0                                                                                                                                                                                                                          | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               31 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[25][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               30 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[14][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               28 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[21][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               27 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[19][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               25 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[28][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               27 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[14][74]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               11 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[20][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               24 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[17][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               23 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[13][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               24 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[1][74]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               11 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[3][74]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |                9 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[22][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               27 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[4][74]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               10 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[23][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               37 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[12][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               25 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[26][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               29 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[5][74]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               10 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[6][74]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               11 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[7][74]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               11 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[8][74]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               10 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[9][74]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               16 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra__0[74]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               14 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[74]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                           |                9 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap                                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               26 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[3][63]_i_1_n_0                                                                                                                                                                                                                          | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               26 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_sum[63]_i_2_n_0                                                                                                                                                                                                      | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_sum[63]_i_1_n_0                                                                                                                                                  |               16 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[6][63]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               13 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/stored_PC[63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                           |               23 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[16][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               15 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[13][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               15 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[19][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               16 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[15][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               14 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[1][63]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[12][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               18 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[20][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               16 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[23][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               16 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[24][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               18 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[18][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               29 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[30][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               37 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[14][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               15 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[22][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               23 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[11][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               18 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[17][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[10][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               18 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[18][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               24 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[21][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               18 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[30][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               22 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[9][63]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               16 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[27][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               24 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[7][63]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               14 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[29][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               15 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[25][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               22 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[2][63]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               12 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[3][63]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               12 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[31][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               55 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[5][63]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[26][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               21 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[28][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               16 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[31][63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               15 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[6][63]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               12 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[8][63]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               18 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/ras[4][63]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               13 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/pc_counter_0/inst/PC[63]_i_1_n_0                                                                                                                                                                                                                                 | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[86]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                           |               23 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[17][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[29][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               37 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                     | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0                                            |               12 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                   | cpu/cpu_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |               18 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/registers_0/inst/reg_heap[11][63]_i_1_n_0                                                                                                                                                                                                                         | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               29 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[19][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               22 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[1][63]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               24 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[20][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[21][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               22 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[22][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               35 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[23][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               18 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[24][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               20 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[25][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               27 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[26][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               33 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[27][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               31 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[28][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               15 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[29][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               17 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[2][63]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               26 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[30][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               31 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[31][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               33 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[3][63]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               15 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[4][63]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               13 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/jump_predictor_0/inst/shadow_ras[18][63]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               31 |             64 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[6][138]_i_2_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[6][138]_i_1_n_0                                                                                                                                                                    |               18 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[25][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               15 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[24][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               12 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[2][63]_i_1_n_0                                                                                                                                                                                                                   | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               23 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[30][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               26 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[31][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               23 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[3][63]_i_1_n_0                                                                                                                                                                                                                   | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               21 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[4][63]_i_1_n_0                                                                                                                                                                                                                   | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               24 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[5][63]_i_1_n_0                                                                                                                                                                                                                   | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               21 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[23][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               25 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[6][63]_i_1_n_0                                                                                                                                                                                                                   | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               21 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[7][63]_i_1_n_0                                                                                                                                                                                                                   | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               24 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/decoding_instruction[31]_i_2_n_0                                                                                                                                                                                                            | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/decoding_pc[63]_i_1_n_0                                                                                                                                                                 |               19 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[8][63]_i_1_n_0                                                                                                                                                                                                                   | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               23 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[9][63]_i_1_n_0                                                                                                                                                                                                                   | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               26 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[14][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               22 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[22][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               25 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[21][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               15 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[20][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               15 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/last_read_data[63]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                           |               25 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[1][63]_i_1_n_0                                                                                                                                                                                                                   | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               23 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[19][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               15 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[13][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               22 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[17][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               12 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[10]                                                                                                                                                                                                                                    | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[2][138]_i_1_n_0                                                                                                                                                                    |               12 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[16][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               12 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[28][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               15 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[11][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               27 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[8][138]_i_2_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[8][138]_i_1_n_0                                                                                                                                                                    |               44 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[7][138]_i_2_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[7][138]_i_1_n_0                                                                                                                                                                    |               30 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[15][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               26 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[5][138]_i_2_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[5][138]_i_1_n_0                                                                                                                                                                    |               18 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[4][138]_i_2_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[4][138]_i_1_n_0                                                                                                                                                                    |               12 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[10][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               25 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[3][138]_i_2_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[3][138]_i_1_n_0                                                                                                                                                                    |               16 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[18][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               12 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[14][138]_i_2_n_0                                                                                                                                                                                                                       | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[14][138]_i_1_n_0                                                                                                                                                                   |               15 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[13][138]_i_2_n_0                                                                                                                                                                                                                       | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[13][138]_i_1_n_0                                                                                                                                                                   |               11 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[12][138]_i_2_n_0                                                                                                                                                                                                                       | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[12][138]_i_1_n_0                                                                                                                                                                   |               10 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[11][138]_i_2_n_0                                                                                                                                                                                                                       | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[11][138]_i_1_n_0                                                                                                                                                                   |               13 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[12][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               24 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[29][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               18 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[27][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               15 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/cached_value[26][63]_i_1_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUBackEnd/renamebuffer_0/inst/renames[1][3]_i_1_n_0                                                                                                                                                                     |               14 |             65 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra__0[138]                                                                                                                                                                                                                                | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[15][138]_i_1_n_0                                                                                                                                                                   |               15 |             66 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[0][138]_i_2_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[0][138]_i_1_n_0                                                                                                                                                                    |               13 |             66 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[1][138]_i_2_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[1][138]_i_1_n_0                                                                                                                                                                    |               13 |             66 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[9][138]_i_2_n_0                                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[9][138]_i_1_n_0                                                                                                                                                                    |               13 |             66 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[10][138]_i_2_n_0                                                                                                                                                                                                                       | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_extra[10][138]_i_1_n_0                                                                                                                                                                   |               16 |             66 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_tlb_fetcher_0/inst/calculated_memoryattr[1][1]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                           |               16 |             66 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[10].stat/counter                                                                                                                                                                                                                         | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               17 |             67 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[8].stat/counter[2]_i_1__2_n_0                                                                                                                                                                                                            | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               10 |             67 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[1].stat/counter[2]_i_1_n_0                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               11 |             67 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_sram_0/inst/thinpad_sram_v1_0_S00_AXI_inst/get_addr/curr_addr[22]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                           |               28 |             67 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[6].stat/counter                                                                                                                                                                                                                          | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               19 |             67 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[5].stat/counter                                                                                                                                                                                                                          | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               21 |             67 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[4].stat/counter                                                                                                                                                                                                                          | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               11 |             67 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[0].stat/counter_0                                                                                                                                                                                                                        | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               15 |             67 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[9].stat/counter                                                                                                                                                                                                                          | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               13 |             67 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/wz/genblk1[2].stat/counter                                                                                                                                                                                                                          | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               11 |             67 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                           |               17 |             68 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                           |               19 |             68 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                           |               21 |             68 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                           |               16 |             68 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                           |               12 |             68 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                           |               14 |             68 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                           |               18 |             68 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                           |               23 |             68 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/thinpad_qusim_0/inst/cop/rst_reg_n_0                                                                                                                                                                                     |               28 |             79 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               35 |             80 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[10][229]_i_1_n_0                                                                                                                                                                                                                     | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               27 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[3][229]_i_1_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               41 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[2][229]_i_1_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               30 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[1][229]_i_1_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               28 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[15][229]_i_1_n_0                                                                                                                                                                                                                     | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               35 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[14][229]_i_1_n_0                                                                                                                                                                                                                     | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               27 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[13][229]_i_1_n_0                                                                                                                                                                                                                     | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               30 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[12][229]_i_1_n_0                                                                                                                                                                                                                     | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               30 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[11][229]_i_1_n_0                                                                                                                                                                                                                     | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               27 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[4][229]_i_1_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               30 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[9][229]_i_1_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               38 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[8][229]_i_1_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               27 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[6][229]_i_1_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               31 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[7][229]_i_1_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               36 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[5][229]_i_1_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               27 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_items_decoded[0][229]_i_1_n_0                                                                                                                                                                                                                      | cpu/cpu_design_i/CPUBackEnd/rob_0/inst/rob_head0                                                                                                                                                                                          |               29 |             84 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                               |               40 |             94 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/stored_output[111]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                           |               50 |             96 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/stored_output[111]_i_1__2_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |               39 |             96 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu2/stored_output[111]_i_1__1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |               36 |             96 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/stored_output[111]_i_1__0_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |               32 |             96 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/calculated_outInstruction[1][31]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                           |               35 |             97 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_memory_accessor_0/inst/stored_PC_physical[63]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |               28 |            127 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/lsu/stored_output[144]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                           |               62 |            129 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue[3][135]_i_1_n_0                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_size[2]_i_1_n_0                                                                                                                                                             |               29 |            133 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/l1_cache_0/inst/write_addr_buffer[63]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |               48 |            133 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/p_2_out[135]                                                                                                                                                                                                                       | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_size[2]_i_1_n_0                                                                                                                                                             |               34 |            133 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue[1][135]_i_1_n_0                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_size[2]_i_1_n_0                                                                                                                                                             |               28 |            133 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/store_queue[2][135]_i_1_n_0                                                                                                                                                                                                        | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstoreunit_0/inst/sq_size[2]_i_1_n_0                                                                                                                                                             |               30 |            133 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu1/stored_pc                                                                                                                                                                                                                              |                                                                                                                                                                                                                                           |               54 |            160 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu3/stored_pc                                                                                                                                                                                                                              |                                                                                                                                                                                                                                           |               39 |            160 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu2/stored_pc                                                                                                                                                                                                                              |                                                                                                                                                                                                                                           |               55 |            160 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/reservestation_0/inst/alu0/stored_pc                                                                                                                                                                                                                              |                                                                                                                                                                                                                                           |               52 |            160 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUBackEnd/LoadStore/loadstore_functionun_0/inst/stored_din                                                                                                                                                                                                                  | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |               33 |            169 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[5][229]_i_2_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[5][229]_i_1_n_0                                                                                                                                                              |               65 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[10][229]_i_2_n_0                                                                                                                                                                                                                 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[10][229]_i_1_n_0                                                                                                                                                             |               57 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[3][229]_i_2_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[3][229]_i_1_n_0                                                                                                                                                              |               54 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[4][229]_i_2_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[4][229]_i_1_n_0                                                                                                                                                              |               73 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[9][229]_i_2_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[9][229]_i_1_n_0                                                                                                                                                              |              125 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[15][229]_i_2_n_0                                                                                                                                                                                                                 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[15][229]_i_1_n_0                                                                                                                                                             |               59 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[14][229]_i_2_n_0                                                                                                                                                                                                                 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[14][229]_i_1_n_0                                                                                                                                                             |               56 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[7][229]_i_2_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[7][229]_i_1_n_0                                                                                                                                                              |               81 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[11][229]_i_2_n_0                                                                                                                                                                                                                 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[11][229]_i_1_n_0                                                                                                                                                             |               56 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[13][229]_i_2_n_0                                                                                                                                                                                                                 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[13][229]_i_1_n_0                                                                                                                                                             |               57 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[0][229]_i_2_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[0][229]_i_1_n_0                                                                                                                                                              |               63 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[6][229]_i_2_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[6][229]_i_1_n_0                                                                                                                                                              |               84 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[12][229]_i_2_n_0                                                                                                                                                                                                                 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[12][229]_i_1_n_0                                                                                                                                                             |               49 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[8][229]_i_2_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[8][229]_i_1_n_0                                                                                                                                                              |              101 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[2][229]_i_2_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[2][229]_i_1_n_0                                                                                                                                                              |               59 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[1][229]_i_2_n_0                                                                                                                                                                                                                  | cpu/cpu_design_i/CPUFrontEnd/if_insn_queue_0/inst/insn_queue[1][229]_i_1_n_0                                                                                                                                                              |               58 |            186 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               | cpu/cpu_design_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                  |              287 |           1274 |
|  cpu/cpu_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                           |             3360 |          14334 |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


