HOMEPAGE="http://${PN}.sf.net/"
SRC_URI="mirror://sourceforge/${PN}/${P}.tar.gz"

CATEGORY="Devel"
SUMMARY="Verilog Code Coverage Analyzer"
DESCRIPTION="Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI
interface) and the design to generate line, toggle, memory, combinational
logic, FSM state/arc and assertion coverage report metrics viewable via GUI or
ASCII format."
