MQNIC_MAX_EQ   = 1
MQNIC_MAX_TXQ  = 32
MQNIC_MAX_RXQ  = 8
MQNIC_MAX_CQ   = MQNIC_MAX_TXQ*2

# Register blocks
MQNIC_RB_REG_TYPE      = 0x00
MQNIC_RB_REG_VER       = 0x04
MQNIC_RB_REG_NEXT_PTR  = 0x08

MQNIC_RB_FW_ID_TYPE            = 0xFFFFFFFF
MQNIC_RB_FW_ID_VER             = 0x00000100
MQNIC_RB_FW_ID_REG_FPGA_ID     = 0x0C
MQNIC_RB_FW_ID_REG_FW_ID       = 0x10
MQNIC_RB_FW_ID_REG_FW_VER      = 0x14
MQNIC_RB_FW_ID_REG_BOARD_ID    = 0x18
MQNIC_RB_FW_ID_REG_BOARD_VER   = 0x1C
MQNIC_RB_FW_ID_REG_BUILD_DATE  = 0x20
MQNIC_RB_FW_ID_REG_GIT_HASH    = 0x24
MQNIC_RB_FW_ID_REG_REL_INFO    = 0x28

MQNIC_RB_GPIO_TYPE          = 0x0000C100
MQNIC_RB_GPIO_VER           = 0x00000100
MQNIC_RB_GPIO_REG_GPIO_IN   = 0x0C
MQNIC_RB_GPIO_REG_GPIO_OUT  = 0x10

MQNIC_RB_I2C_TYPE      = 0x0000C110
MQNIC_RB_I2C_VER       = 0x00000100
MQNIC_RB_I2C_REG_CTRL  = 0x0C

MQNIC_RB_SPI_FLASH_TYPE        = 0x0000C120
MQNIC_RB_SPI_FLASH_VER         = 0x00000100
MQNIC_RB_SPI_FLASH_REG_FORMAT  = 0x0C
MQNIC_RB_SPI_FLASH_REG_CTRL_0  = 0x10
MQNIC_RB_SPI_FLASH_REG_CTRL_1  = 0x14

MQNIC_RB_BPI_FLASH_TYPE        = 0x0000C121
MQNIC_RB_BPI_FLASH_VER         = 0x00000100
MQNIC_RB_BPI_FLASH_REG_FORMAT  = 0x0C
MQNIC_RB_BPI_FLASH_REG_ADDR    = 0x10
MQNIC_RB_BPI_FLASH_REG_DATA    = 0x14
MQNIC_RB_BPI_FLASH_REG_CTRL    = 0x18

MQNIC_RB_ALVEO_BMC_TYPE      = 0x0000C140
MQNIC_RB_ALVEO_BMC_VER       = 0x00000100
MQNIC_RB_ALVEO_BMC_REG_ADDR  = 0x0C
MQNIC_RB_ALVEO_BMC_REG_DATA  = 0x10

MQNIC_RB_GECKO_BMC_TYPE        = 0x0000C141
MQNIC_RB_GECKO_BMC_VER         = 0x00000100
MQNIC_RB_GECKO_BMC_REG_STATUS  = 0x0C
MQNIC_RB_GECKO_BMC_REG_DATA    = 0x10
MQNIC_RB_GECKO_BMC_REG_CMD     = 0x14

MQNIC_RB_STATS_TYPE        = 0x0000C006
MQNIC_RB_STATS_VER         = 0x00000100
MQNIC_RB_STATS_REG_OFFSET  = 0x0C
MQNIC_RB_STATS_REG_COUNT   = 0x10
MQNIC_RB_STATS_REG_STRIDE  = 0x14
MQNIC_RB_STATS_REG_FLAGS   = 0x18

MQNIC_RB_IRQ_TYPE        = 0x0000C007
MQNIC_RB_IRQ_VER         = 0x00000100

MQNIC_RB_CLK_INFO_TYPE         = 0x0000C008
MQNIC_RB_CLK_INFO_VER          = 0x00000100
MQNIC_RB_CLK_INFO_COUNT        = 0x0C
MQNIC_RB_CLK_INFO_REF_NOM_PER  = 0x10
MQNIC_RB_CLK_INFO_CLK_NOM_PER  = 0x18
MQNIC_RB_CLK_INFO_CLK_FREQ     = 0x1C
MQNIC_RB_CLK_INFO_FREQ_BASE    = 0x20

MQNIC_RB_PHC_TYPE               = 0x0000C080
MQNIC_RB_PHC_VER                = 0x00000100
MQNIC_RB_PHC_REG_CTRL           = 0x0C
MQNIC_RB_PHC_REG_CUR_FNS        = 0x10
MQNIC_RB_PHC_REG_CUR_NS         = 0x14
MQNIC_RB_PHC_REG_CUR_SEC_L      = 0x18
MQNIC_RB_PHC_REG_CUR_SEC_H      = 0x1C
MQNIC_RB_PHC_REG_GET_FNS        = 0x20
MQNIC_RB_PHC_REG_GET_NS         = 0x24
MQNIC_RB_PHC_REG_GET_SEC_L      = 0x28
MQNIC_RB_PHC_REG_GET_SEC_H      = 0x2C
MQNIC_RB_PHC_REG_SET_FNS        = 0x30
MQNIC_RB_PHC_REG_SET_NS         = 0x34
MQNIC_RB_PHC_REG_SET_SEC_L      = 0x38
MQNIC_RB_PHC_REG_SET_SEC_H      = 0x3C
MQNIC_RB_PHC_REG_PERIOD_FNS     = 0x40
MQNIC_RB_PHC_REG_PERIOD_NS      = 0x44
MQNIC_RB_PHC_REG_NOM_PERIOD_FNS = 0x48
MQNIC_RB_PHC_REG_NOM_PERIOD_NS  = 0x4C
MQNIC_RB_PHC_REG_ADJ_FNS        = 0x50
MQNIC_RB_PHC_REG_ADJ_NS         = 0x54
MQNIC_RB_PHC_REG_ADJ_COUNT      = 0x58
MQNIC_RB_PHC_REG_ADJ_ACTIVE     = 0x5C

MQNIC_RB_PHC_PEROUT_TYPE              = 0x0000C081
MQNIC_RB_PHC_PEROUT_VER               = 0x00000100
MQNIC_RB_PHC_PEROUT_REG_CTRL          = 0x0C
MQNIC_RB_PHC_PEROUT_REG_START_FNS     = 0x10
MQNIC_RB_PHC_PEROUT_REG_START_NS      = 0x14
MQNIC_RB_PHC_PEROUT_REG_START_SEC_L   = 0x18
MQNIC_RB_PHC_PEROUT_REG_START_SEC_H   = 0x1C
MQNIC_RB_PHC_PEROUT_REG_PERIOD_FNS    = 0x20
MQNIC_RB_PHC_PEROUT_REG_PERIOD_NS     = 0x24
MQNIC_RB_PHC_PEROUT_REG_PERIOD_SEC_L  = 0x28
MQNIC_RB_PHC_PEROUT_REG_PERIOD_SEC_H  = 0x2C
MQNIC_RB_PHC_PEROUT_REG_WIDTH_FNS     = 0x30
MQNIC_RB_PHC_PEROUT_REG_WIDTH_NS      = 0x34
MQNIC_RB_PHC_PEROUT_REG_WIDTH_SEC_L   = 0x38
MQNIC_RB_PHC_PEROUT_REG_WIDTH_SEC_H   = 0x3C

MQNIC_RB_IF_TYPE            = 0x0000C000
MQNIC_RB_IF_VER             = 0x00000100
MQNIC_RB_IF_REG_OFFSET      = 0x0C
MQNIC_RB_IF_REG_COUNT       = 0x10
MQNIC_RB_IF_REG_STRIDE      = 0x14
MQNIC_RB_IF_REG_CSR_OFFSET  = 0x18

MQNIC_RB_IF_CTRL_TYPE            = 0x0000C001
MQNIC_RB_IF_CTRL_VER             = 0x00000400
MQNIC_RB_IF_CTRL_REG_FEATURES    = 0x0C
MQNIC_RB_IF_CTRL_REG_PORT_COUNT  = 0x10
MQNIC_RB_IF_CTRL_REG_SCHED_COUNT = 0x14
MQNIC_RB_IF_CTRL_REG_MAX_TX_MTU  = 0x20
MQNIC_RB_IF_CTRL_REG_MAX_RX_MTU  = 0x24
MQNIC_RB_IF_CTRL_REG_TX_MTU      = 0x28
MQNIC_RB_IF_CTRL_REG_RX_MTU      = 0x2C

MQNIC_IF_FEATURE_RSS      = (1 << 0)
MQNIC_IF_FEATURE_PTP_TS   = (1 << 4)
MQNIC_IF_FEATURE_TX_CSUM  = (1 << 8)
MQNIC_IF_FEATURE_RX_CSUM  = (1 << 9)
MQNIC_IF_FEATURE_RX_HASH  = (1 << 10)

MQNIC_RB_RX_QUEUE_MAP_TYPE             = 0x0000C090
MQNIC_RB_RX_QUEUE_MAP_VER              = 0x00000200
MQNIC_RB_RX_QUEUE_MAP_REG_CFG          = 0x0C
MQNIC_RB_RX_QUEUE_MAP_CH_OFFSET        = 0x10
MQNIC_RB_RX_QUEUE_MAP_CH_STRIDE        = 0x10
MQNIC_RB_RX_QUEUE_MAP_CH_REG_OFFSET    = 0x00
MQNIC_RB_RX_QUEUE_MAP_CH_REG_RSS_MASK  = 0x04
MQNIC_RB_RX_QUEUE_MAP_CH_REG_APP_MASK  = 0x08

MQNIC_RB_EQM_TYPE        = 0x0000C010
MQNIC_RB_EQM_VER         = 0x00000400
MQNIC_RB_EQM_REG_OFFSET  = 0x0C
MQNIC_RB_EQM_REG_COUNT   = 0x10
MQNIC_RB_EQM_REG_STRIDE  = 0x14

MQNIC_RB_CQM_TYPE        = 0x0000C020
MQNIC_RB_CQM_VER         = 0x00000400
MQNIC_RB_CQM_REG_OFFSET  = 0x0C
MQNIC_RB_CQM_REG_COUNT   = 0x10
MQNIC_RB_CQM_REG_STRIDE  = 0x14

MQNIC_RB_TX_QM_TYPE        = 0x0000C030
MQNIC_RB_TX_QM_VER         = 0x00000400
MQNIC_RB_TX_QM_REG_OFFSET  = 0x0C
MQNIC_RB_TX_QM_REG_COUNT   = 0x10
MQNIC_RB_TX_QM_REG_STRIDE  = 0x14

MQNIC_RB_RX_QM_TYPE        = 0x0000C031
MQNIC_RB_RX_QM_VER         = 0x00000400
MQNIC_RB_RX_QM_REG_OFFSET  = 0x0C
MQNIC_RB_RX_QM_REG_COUNT   = 0x10
MQNIC_RB_RX_QM_REG_STRIDE  = 0x14

MQNIC_RB_PORT_TYPE        = 0x0000C002
MQNIC_RB_PORT_VER         = 0x00000200
MQNIC_RB_PORT_REG_OFFSET  = 0x0C

MQNIC_RB_PORT_CTRL_TYPE           = 0x0000C003
MQNIC_RB_PORT_CTRL_VER            = 0x00000200
MQNIC_RB_PORT_CTRL_REG_FEATURES   = 0x0C
MQNIC_RB_PORT_CTRL_REG_TX_STATUS  = 0x10
MQNIC_RB_PORT_CTRL_REG_RX_STATUS  = 0x14

MQNIC_RB_SCHED_BLOCK_TYPE        = 0x0000C004
MQNIC_RB_SCHED_BLOCK_VER         = 0x00000300
MQNIC_RB_SCHED_BLOCK_REG_OFFSET  = 0x0C

MQNIC_RB_SCHED_RR_TYPE           = 0x0000C040
MQNIC_RB_SCHED_RR_VER            = 0x00000100
MQNIC_RB_SCHED_RR_REG_OFFSET     = 0x0C
MQNIC_RB_SCHED_RR_REG_CH_COUNT   = 0x10
MQNIC_RB_SCHED_RR_REG_CH_STRIDE  = 0x14
MQNIC_RB_SCHED_RR_REG_CTRL       = 0x18
MQNIC_RB_SCHED_RR_REG_DEST       = 0x1C

MQNIC_RB_SCHED_CTRL_TDMA_TYPE           = 0x0000C050
MQNIC_RB_SCHED_CTRL_TDMA_VER            = 0x00000100
MQNIC_RB_SCHED_CTRL_TDMA_REG_OFFSET     = 0x0C
MQNIC_RB_SCHED_CTRL_TDMA_REG_CH_COUNT   = 0x10
MQNIC_RB_SCHED_CTRL_TDMA_REG_CH_STRIDE  = 0x14
MQNIC_RB_SCHED_CTRL_TDMA_REG_CTRL       = 0x18
MQNIC_RB_SCHED_CTRL_TDMA_REG_TS_COUNT   = 0x1C

MQNIC_RB_TDMA_SCH_TYPE                     = 0x0000C060
MQNIC_RB_TDMA_SCH_VER                      = 0x00000100
MQNIC_RB_TDMA_SCH_REG_TS_COUNT             = 0x0C
MQNIC_RB_TDMA_SCH_REG_CTRL                 = 0x10
MQNIC_RB_TDMA_SCH_REG_STATUS               = 0x14
MQNIC_RB_TDMA_SCH_REG_SCH_START_FNS        = 0x20
MQNIC_RB_TDMA_SCH_REG_SCH_START_NS         = 0x24
MQNIC_RB_TDMA_SCH_REG_SCH_START_SEC_L      = 0x28
MQNIC_RB_TDMA_SCH_REG_SCH_START_SEC_H      = 0x2C
MQNIC_RB_TDMA_SCH_REG_SCH_PERIOD_FNS       = 0x30
MQNIC_RB_TDMA_SCH_REG_SCH_PERIOD_NS        = 0x34
MQNIC_RB_TDMA_SCH_REG_SCH_PERIOD_SEC_L     = 0x38
MQNIC_RB_TDMA_SCH_REG_SCH_PERIOD_SEC_H     = 0x3C
MQNIC_RB_TDMA_SCH_REG_TS_PERIOD_FNS        = 0x40
MQNIC_RB_TDMA_SCH_REG_TS_PERIOD_NS         = 0x44
MQNIC_RB_TDMA_SCH_REG_TS_PERIOD_SEC_L      = 0x48
MQNIC_RB_TDMA_SCH_REG_TS_PERIOD_SEC_H      = 0x4C
MQNIC_RB_TDMA_SCH_REG_ACTIVE_PERIOD_FNS    = 0x50
MQNIC_RB_TDMA_SCH_REG_ACTIVE_PERIOD_NS     = 0x54
MQNIC_RB_TDMA_SCH_REG_ACTIVE_PERIOD_SEC_L  = 0x58
MQNIC_RB_TDMA_SCH_REG_ACTIVE_PERIOD_SEC_H  = 0x5C

MQNIC_RB_APP_INFO_TYPE    = 0x0000C005
MQNIC_RB_APP_INFO_VER     = 0x00000200
MQNIC_RB_APP_INFO_REG_ID  = 0x0C

MQNIC_QUEUE_BASE_ADDR_VF_REG  = 0x00
MQNIC_QUEUE_CTRL_STATUS_REG   = 0x08
MQNIC_QUEUE_SIZE_CQN_REG      = 0x0C
MQNIC_QUEUE_PTR_REG           = 0x10
MQNIC_QUEUE_PROD_PTR_REG      = 0x10
MQNIC_QUEUE_CONS_PTR_REG      = 0x12

MQNIC_QUEUE_ENABLE_MASK  = 0x00000001
MQNIC_QUEUE_ACTIVE_MASK  = 0x00000008
MQNIC_QUEUE_PTR_MASK     = 0xFFFF

MQNIC_QUEUE_CMD_SET_VF_ID     = 0x80010000
MQNIC_QUEUE_CMD_SET_SIZE      = 0x80020000
MQNIC_QUEUE_CMD_SET_CQN       = 0xC0000000
MQNIC_QUEUE_CMD_SET_PROD_PTR  = 0x80800000
MQNIC_QUEUE_CMD_SET_CONS_PTR  = 0x80900000
MQNIC_QUEUE_CMD_SET_ENABLE    = 0x40000100

MQNIC_CQ_BASE_ADDR_VF_REG  = 0x00
MQNIC_CQ_CTRL_STATUS_REG   = 0x08
MQNIC_CQ_PTR_REG           = 0x0C
MQNIC_CQ_PROD_PTR_REG      = 0x0C
MQNIC_CQ_CONS_PTR_REG      = 0x0E

MQNIC_CQ_ENABLE_MASK  = 0x00010000
MQNIC_CQ_ARM_MASK     = 0x00020000
MQNIC_CQ_ACTIVE_MASK  = 0x00080000
MQNIC_CQ_PTR_MASK     = 0xFFFF

MQNIC_CQ_CMD_SET_VF_ID         = 0x80010000
MQNIC_CQ_CMD_SET_SIZE          = 0x80020000
MQNIC_CQ_CMD_SET_EQN           = 0xC0000000
MQNIC_CQ_CMD_SET_PROD_PTR      = 0x80800000
MQNIC_CQ_CMD_SET_CONS_PTR      = 0x80900000
MQNIC_CQ_CMD_SET_CONS_PTR_ARM  = 0x80910000
MQNIC_CQ_CMD_SET_ENABLE        = 0x40000100
MQNIC_CQ_CMD_SET_ARM           = 0x40000200

MQNIC_EQ_BASE_ADDR_VF_REG  = 0x00
MQNIC_EQ_CTRL_STATUS_REG   = 0x08
MQNIC_EQ_PTR_REG           = 0x0C
MQNIC_EQ_PROD_PTR_REG      = 0x0C
MQNIC_EQ_CONS_PTR_REG      = 0x0E

MQNIC_EQ_ENABLE_MASK  = 0x00010000
MQNIC_EQ_ARM_MASK     = 0x00020000
MQNIC_EQ_ACTIVE_MASK  = 0x00080000
MQNIC_EQ_PTR_MASK     = 0xFFFF

MQNIC_EQ_CMD_SET_VF_ID         = 0x80010000
MQNIC_EQ_CMD_SET_SIZE          = 0x80020000
MQNIC_EQ_CMD_SET_IRQN          = 0xC0000000
MQNIC_EQ_CMD_SET_PROD_PTR      = 0x80800000
MQNIC_EQ_CMD_SET_CONS_PTR      = 0x80900000
MQNIC_EQ_CMD_SET_CONS_PTR_ARM  = 0x80910000
MQNIC_EQ_CMD_SET_ENABLE        = 0x40000100
MQNIC_EQ_CMD_SET_ARM           = 0x40000200

MQNIC_EVENT_TYPE_CPL = 0x0000

MQNIC_DESC_SIZE = 16
MQNIC_CPL_SIZE = 32
MQNIC_EVENT_SIZE = 32
