/* Generated by Yosys 0.9+2406 (git sha1 492e2b1, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:1.1-57.10" *)
module pw_modulator(reset, X, fsm_clk, Z);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:3.8-3.9" *)
  input X;
  wire X_LUT2_I1_O;
  wire X_LUT3_I0_I2;
  wire X_LUT3_I1_I0;
  wire X_LUT3_I1_I2;
  wire X_LUT3_I1_I2_LUT3_O_I0;
  wire X_LUT3_I2_I0;
  wire X_LUT3_I2_I1;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:37.1-53.4" *)
  wire \X_LUT3_I2_O(0) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:37.1-53.4" *)
  wire \X_LUT3_I2_O(1) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:37.1-53.4" *)
  wire \X_LUT3_I2_O(2) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:37.1-53.4" *)
  wire \X_LUT3_I2_O(3) ;
  wire X_LUT3_I2_O_LUT3_O_I0;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:5.13-5.14" *)
  output Z;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:37.1-53.4" *)
  wire Z_dffc_Q_D;
  wire Z_dffc_Q_D_LUT3_O_I0;
  wire Z_dffc_Q_D_LUT3_O_I1;
  wire Z_dffc_Q_D_LUT3_O_I2;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:11.8-11.11" *)
  wire clk;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(0) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(1) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(10) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(11) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(12) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(13) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(14) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(15) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(16) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(17) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(18) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(19) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(2) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(20) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(21) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(22) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(23) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(24) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(25) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(26) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(3) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(4) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(5) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(6) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(7) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(8) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:9.13-9.18" *)
  wire \delay(9) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(0) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(1) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(10) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(11) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(12) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(13) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(14) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(15) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(16) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(17) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(18) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(19) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(2) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(20) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(21) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(22) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(23) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(24) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(25) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(3) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(4) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(5) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(6) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(7) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(8) ;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire \delay_dffc_Q_9_D(9) ;
  wire delay_dffc_Q_9_D_LUT3_O_1_I0;
  wire delay_dffc_Q_9_D_LUT3_O_2_I0;
  wire delay_dffc_Q_9_D_LUT4_O_10_I0;
  wire delay_dffc_Q_9_D_LUT4_O_10_I0_LUT2_O_I0;
  wire delay_dffc_Q_9_D_LUT4_O_11_I0;
  wire delay_dffc_Q_9_D_LUT4_O_12_I0;
  wire delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1_I2;
  wire delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1_O;
  wire delay_dffc_Q_9_D_LUT4_O_13_I0;
  wire delay_dffc_Q_9_D_LUT4_O_14_I0;
  wire delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1;
  wire delay_dffc_Q_9_D_LUT4_O_15_I0;
  wire delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1;
  wire delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3_O;
  wire delay_dffc_Q_9_D_LUT4_O_16_I0;
  wire delay_dffc_Q_9_D_LUT4_O_17_I0;
  wire delay_dffc_Q_9_D_LUT4_O_17_I0_LUT2_O_I1;
  wire delay_dffc_Q_9_D_LUT4_O_18_I0;
  wire delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1;
  wire delay_dffc_Q_9_D_LUT4_O_19_I0;
  wire delay_dffc_Q_9_D_LUT4_O_19_I0_LUT2_O_I1;
  wire delay_dffc_Q_9_D_LUT4_O_1_I0;
  wire delay_dffc_Q_9_D_LUT4_O_20_I0;
  wire delay_dffc_Q_9_D_LUT4_O_21_I0;
  wire delay_dffc_Q_9_D_LUT4_O_2_I0;
  wire delay_dffc_Q_9_D_LUT4_O_2_I0_LUT2_O_I1;
  wire delay_dffc_Q_9_D_LUT4_O_3_I0;
  wire delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1;
  wire delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3_O;
  wire delay_dffc_Q_9_D_LUT4_O_4_I0;
  wire delay_dffc_Q_9_D_LUT4_O_5_I0;
  wire delay_dffc_Q_9_D_LUT4_O_5_I0_LUT2_O_I1;
  wire delay_dffc_Q_9_D_LUT4_O_6_I0;
  wire delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1;
  wire delay_dffc_Q_9_D_LUT4_O_7_I0;
  wire delay_dffc_Q_9_D_LUT4_O_8_I0;
  wire delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2;
  wire delay_dffc_Q_9_D_LUT4_O_9_I0;
  wire delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1_O;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:4.13-4.20" *)
  output fsm_clk;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4" *)
  wire fsm_clk_dffe_Q_D;
  wire fsm_clk_dffe_Q_EN;
  wire fsm_clk_dffe_Q_EN_LUT3_O_I0;
  wire fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2;
  wire fsm_clk_dffe_Q_EN_LUT3_O_I1;
  wire fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0;
  wire fsm_clk_dffe_Q_EN_LUT3_O_I2;
  wire fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2;
  wire fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I0;
  wire fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I1;
  wire fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:2.8-2.13" *)
  input reset;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:10.12-10.25" *)
  wire \state_current(0) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:10.12-10.25" *)
  wire \state_current(1) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:10.12-10.25" *)
  wire \state_current(2) ;
  (* init = 1'h0 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:10.12-10.25" *)
  wire \state_current(3) ;
  ckpad #(
    .IO_LOC("X20Y33"),
    .IO_PAD("33"),
    .IO_TYPE("CLOCK")
  ) _4_ (
    .P(reset),
    .Q(_1_)
  );
  logic_0 _5_ (
    .a(\delay_dffc_Q_9_D(25) )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X18Y32"),
    .IO_PAD("32"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .P(X),
    .Q(_2_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y32"),
    .IO_PAD("31"),
    .IO_TYPE("BIDIR")
  ) _7_ (
    .A(_3_),
    .P(Z)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _8_ (
    .A(_0_),
    .P(fsm_clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:37.1-53.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc A_dffc_Q (
    .CLK(_0_),
    .CLR(_1_),
    .D(\X_LUT3_I2_O(3) ),
    .Q(\state_current(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:37.1-53.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc B_dffc_Q (
    .CLK(_0_),
    .CLR(_1_),
    .D(\X_LUT3_I2_O(2) ),
    .Q(\state_current(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:37.1-53.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc C_dffc_Q (
    .CLK(_0_),
    .CLR(_1_),
    .D(\X_LUT3_I2_O(1) ),
    .Q(\state_current(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:37.1-53.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc D_dffc_Q (
    .CLK(_0_),
    .CLR(_1_),
    .D(\X_LUT3_I2_O(0) ),
    .Q(\state_current(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) X_LUT2_I1 (
    .I0(\state_current(0) ),
    .I1(_2_),
    .O(X_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) X_LUT2_I1_O_LUT2_I1 (
    .I0(\state_current(3) ),
    .I1(X_LUT2_I1_O),
    .O(Z_dffc_Q_D_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) X_LUT2_I1_O_LUT3_I0 (
    .I0(X_LUT2_I1_O),
    .I1(\state_current(2) ),
    .I2(\state_current(1) ),
    .O(X_LUT3_I2_O_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h019)
  ) X_LUT3_I0 (
    .I0(_2_),
    .I1(X_LUT3_I1_I0),
    .I2(X_LUT3_I0_I2),
    .O(\X_LUT3_I2_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) X_LUT3_I0_I2_LUT2_O (
    .I0(\state_current(3) ),
    .I1(\state_current(0) ),
    .O(X_LUT3_I0_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h083)
  ) X_LUT3_I1 (
    .I0(X_LUT3_I1_I0),
    .I1(_2_),
    .I2(X_LUT3_I1_I2),
    .O(\X_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) X_LUT3_I1_I0_LUT3_O (
    .I0(\state_current(2) ),
    .I1(\state_current(0) ),
    .I2(\state_current(1) ),
    .O(X_LUT3_I1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) X_LUT3_I1_I2_LUT3_O (
    .I0(X_LUT3_I1_I2_LUT3_O_I0),
    .I1(\state_current(0) ),
    .I2(\state_current(3) ),
    .O(X_LUT3_I1_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) X_LUT3_I1_I2_LUT3_O_I0_LUT3_O (
    .I0(\state_current(1) ),
    .I1(\state_current(2) ),
    .I2(\state_current(0) ),
    .O(X_LUT3_I1_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) X_LUT3_I2 (
    .I0(X_LUT3_I2_I0),
    .I1(X_LUT3_I2_I1),
    .I2(_2_),
    .O(\X_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h014)
  ) X_LUT3_I2_I0_LUT3_O (
    .I0(\X_LUT3_I2_O(3) ),
    .I1(\state_current(2) ),
    .I2(\state_current(1) ),
    .O(X_LUT3_I2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) X_LUT3_I2_I1_LUT3_O (
    .I0(\state_current(3) ),
    .I1(\state_current(2) ),
    .I2(\state_current(1) ),
    .O(X_LUT3_I2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) X_LUT3_I2_O_LUT3_O (
    .I0(X_LUT3_I2_O_LUT3_O_I0),
    .I1(\state_current(2) ),
    .I2(\state_current(0) ),
    .O(\X_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:37.1-53.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc Z_dffc_Q (
    .CLK(_0_),
    .CLR(_1_),
    .D(Z_dffc_Q_D),
    .Q(_3_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fd)
  ) Z_dffc_Q_D_LUT3_O (
    .I0(Z_dffc_Q_D_LUT3_O_I0),
    .I1(Z_dffc_Q_D_LUT3_O_I1),
    .I2(Z_dffc_Q_D_LUT3_O_I2),
    .O(Z_dffc_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) Z_dffc_Q_D_LUT3_O_I0_LUT3_O (
    .I0(\state_current(0) ),
    .I1(\state_current(2) ),
    .I2(\state_current(1) ),
    .O(Z_dffc_Q_D_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) Z_dffc_Q_D_LUT3_O_I1_LUT3_O (
    .I0(\state_current(0) ),
    .I1(\state_current(3) ),
    .I2(\state_current(1) ),
    .O(Z_dffc_Q_D_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(25) ),
    .Q(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_1 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(25) ),
    .Q(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_10 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(16) ),
    .Q(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_11 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(15) ),
    .Q(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_12 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(14) ),
    .Q(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_13 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(13) ),
    .Q(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_14 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(12) ),
    .Q(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_15 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(11) ),
    .Q(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_16 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(10) ),
    .Q(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_17 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(9) ),
    .Q(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_18 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(8) ),
    .Q(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_19 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(7) ),
    .Q(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_2 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(24) ),
    .Q(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_20 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(6) ),
    .Q(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_21 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(5) ),
    .Q(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_22 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(4) ),
    .Q(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_23 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(3) ),
    .Q(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_24 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(2) ),
    .Q(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_25 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(1) ),
    .Q(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_26 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(0) ),
    .Q(\delay(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_3 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(23) ),
    .Q(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_4 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(22) ),
    .Q(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_5 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(21) ),
    .Q(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_6 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(20) ),
    .Q(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_7 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(19) ),
    .Q(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_8 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(18) ),
    .Q(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:21.1-35.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc delay_dffc_Q_9 (
    .CLK(clk),
    .CLR(_1_),
    .D(\delay_dffc_Q_9_D(17) ),
    .Q(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dffc_Q_9_D_LUT3_O (
    .I0(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .O(\delay_dffc_Q_9_D(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) delay_dffc_Q_9_D_LUT3_O_1 (
    .I0(delay_dffc_Q_9_D_LUT3_O_1_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .O(\delay_dffc_Q_9_D(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dffc_Q_9_D_LUT3_O_1_I0_LUT3_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dffc_Q_9_D_LUT3_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) delay_dffc_Q_9_D_LUT3_O_2 (
    .I0(delay_dffc_Q_9_D_LUT3_O_2_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .O(\delay_dffc_Q_9_D(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT3_O_2_I0_LUT2_O (
    .I0(\delay(22) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dffc_Q_9_D_LUT3_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2202)
  ) delay_dffc_Q_9_D_LUT4_O (
    .I0(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I1(\delay(0) ),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_1 (
    .I0(delay_dffc_Q_9_D_LUT4_O_1_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_10 (
    .I0(delay_dffc_Q_9_D_LUT4_O_10_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_10_I0_LUT2_O (
    .I0(delay_dffc_Q_9_D_LUT4_O_10_I0_LUT2_O_I0),
    .I1(\delay(12) ),
    .O(delay_dffc_Q_9_D_LUT4_O_10_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dffc_Q_9_D_LUT4_O_10_I0_LUT2_O_I0_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dffc_Q_9_D_LUT4_O_10_I0_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_11 (
    .I0(delay_dffc_Q_9_D_LUT4_O_11_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dffc_Q_9_D_LUT4_O_11_I0_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dffc_Q_9_D_LUT4_O_11_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_12 (
    .I0(delay_dffc_Q_9_D_LUT4_O_12_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O (
    .I0(\delay(10) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dffc_Q_9_D_LUT4_O_12_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1 (
    .I0(\delay(11) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_12_I0),
    .I2(delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1_I2),
    .O(delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_13 (
    .I0(delay_dffc_Q_9_D_LUT4_O_13_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dffc_Q_9_D_LUT4_O_13_I0_LUT3_O (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_13_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_14 (
    .I0(delay_dffc_Q_9_D_LUT4_O_14_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O (
    .I0(\delay(8) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_14_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O (
    .I0(\delay(7) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h091)
  ) delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2 (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_15 (
    .I0(delay_dffc_Q_9_D_LUT4_O_15_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O (
    .I0(\delay(7) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_15_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3 (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(\delay(7) ),
    .I3(delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(\delay(4) ),
    .I3(delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_16 (
    .I0(delay_dffc_Q_9_D_LUT4_O_16_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dffc_Q_9_D_LUT4_O_16_I0_LUT3_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(delay_dffc_Q_9_D_LUT4_O_17_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_16_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_17 (
    .I0(delay_dffc_Q_9_D_LUT4_O_17_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_17_I0_LUT2_O (
    .I0(\delay(5) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_17_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_17_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dffc_Q_9_D_LUT4_O_17_I0_LUT2_O_I1_LUT2_O (
    .I0(\delay(4) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_17_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_18 (
    .I0(delay_dffc_Q_9_D_LUT4_O_18_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O (
    .I0(\delay(4) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_18_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(3) ),
    .I1(\delay(2) ),
    .I2(\delay(1) ),
    .I3(\delay(0) ),
    .O(delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_19 (
    .I0(delay_dffc_Q_9_D_LUT4_O_19_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_19_I0_LUT2_O (
    .I0(\delay(3) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_19_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_19_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dffc_Q_9_D_LUT4_O_19_I0_LUT2_O_I1_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dffc_Q_9_D_LUT4_O_19_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dffc_Q_9_D_LUT4_O_1_I0_LUT3_O (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .I2(delay_dffc_Q_9_D_LUT4_O_2_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_2 (
    .I0(delay_dffc_Q_9_D_LUT4_O_2_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_20 (
    .I0(delay_dffc_Q_9_D_LUT4_O_20_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dffc_Q_9_D_LUT4_O_20_I0_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dffc_Q_9_D_LUT4_O_20_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_21 (
    .I0(delay_dffc_Q_9_D_LUT4_O_21_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_21_I0_LUT2_O (
    .I0(\delay(1) ),
    .I1(\delay(0) ),
    .O(delay_dffc_Q_9_D_LUT4_O_21_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_2_I0_LUT2_O (
    .I0(\delay(20) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_2_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dffc_Q_9_D_LUT4_O_2_I0_LUT2_O_I1_LUT2_O (
    .I0(\delay(19) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_2_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_3 (
    .I0(delay_dffc_Q_9_D_LUT4_O_3_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O (
    .I0(\delay(19) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_3_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3 (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .I2(\delay(19) ),
    .I3(delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(\delay(16) ),
    .I3(delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_4 (
    .I0(delay_dffc_Q_9_D_LUT4_O_4_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dffc_Q_9_D_LUT4_O_4_I0_LUT3_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(delay_dffc_Q_9_D_LUT4_O_5_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_4_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_5 (
    .I0(delay_dffc_Q_9_D_LUT4_O_5_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_5_I0_LUT2_O (
    .I0(\delay(17) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_5_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_5_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dffc_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O (
    .I0(\delay(16) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_5_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_6 (
    .I0(delay_dffc_Q_9_D_LUT4_O_6_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O (
    .I0(\delay(16) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1),
    .O(delay_dffc_Q_9_D_LUT4_O_6_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .I2(\delay(13) ),
    .I3(delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2),
    .O(delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0 (
    .I0(delay_dffc_Q_9_D_LUT4_O_6_I0),
    .I1(delay_dffc_Q_9_D_LUT4_O_7_I0),
    .I2(delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1_O),
    .O(fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_7 (
    .I0(delay_dffc_Q_9_D_LUT4_O_7_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h09c)
  ) delay_dffc_Q_9_D_LUT4_O_7_I0_LUT3_O (
    .I0(delay_dffc_Q_9_D_LUT4_O_8_I0),
    .I1(\delay(15) ),
    .I2(\delay(14) ),
    .O(delay_dffc_Q_9_D_LUT4_O_7_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_8 (
    .I0(delay_dffc_Q_9_D_LUT4_O_8_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O (
    .I0(\delay(14) ),
    .I1(\delay(13) ),
    .I2(delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2),
    .O(delay_dffc_Q_9_D_LUT4_O_8_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .I2(\delay(10) ),
    .I3(delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8808)
  ) delay_dffc_Q_9_D_LUT4_O_9 (
    .I0(delay_dffc_Q_9_D_LUT4_O_9_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(\delay_dffc_Q_9_D(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dffc_Q_9_D_LUT4_O_9_I0_LUT2_O (
    .I0(\delay(13) ),
    .I1(delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2),
    .O(delay_dffc_Q_9_D_LUT4_O_9_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1115)
  ) delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1 (
    .I0(delay_dffc_Q_9_D_LUT4_O_8_I0),
    .I1(delay_dffc_Q_9_D_LUT4_O_9_I0),
    .I2(delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1_O),
    .I3(delay_dffc_Q_9_D_LUT4_O_10_I0),
    .O(delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe fsm_clk_dffe_Q (
    .CLK(clk),
    .D(fsm_clk_dffe_Q_D),
    .EN(fsm_clk_dffe_Q_EN),
    .Q(_0_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) fsm_clk_dffe_Q_D_LUT1_O (
    .I0(_0_),
    .O(fsm_clk_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) fsm_clk_dffe_Q_EN_LUT3_O (
    .I0(fsm_clk_dffe_Q_EN_LUT3_O_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I1),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I2),
    .O(fsm_clk_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h081)
  ) fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O (
    .I0(\delay(26) ),
    .I1(\delay(25) ),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2),
    .O(fsm_clk_dffe_Q_EN_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O (
    .I0(\delay(24) ),
    .I1(\delay(23) ),
    .I2(\delay(22) ),
    .I3(delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3_O),
    .O(fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O (
    .I0(fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0),
    .I1(\delay(24) ),
    .O(fsm_clk_dffe_Q_EN_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3_O),
    .O(fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1011)
  ) fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O (
    .I0(delay_dffc_Q_9_D_LUT3_O_2_I0),
    .I1(delay_dffc_Q_9_D_LUT3_O_1_I0),
    .I2(fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2),
    .I3(fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3),
    .O(fsm_clk_dffe_Q_EN_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O (
    .I0(fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I0),
    .I1(fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I1),
    .I2(delay_dffc_Q_9_D_LUT4_O_3_I0),
    .O(fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h081)
  ) fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I0_LUT3_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(delay_dffc_Q_9_D_LUT4_O_5_I0_LUT2_O_I1),
    .O(fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT2_O (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .O(fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./assignment/pw_modulator.v:17.21-19.2" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(clk)
  );
endmodule
