

================================================================
== Vivado HLS Report for 'TPG'
================================================================
* Date:           Tue Jun 25 17:13:57 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        ProjL
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.33|      6.82|        1.04|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|     461|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|     222|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     222|     461|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |algo_unpacked_mulbkb_U1  |algo_unpacked_mulbkb  |  i0 * i1  |
    |algo_unpacked_mulcud_U2  |algo_unpacked_mulcud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |addconv_3_cast_fu_501_p2        |     +    |      0|  0|  18|          18|          18|
    |addconv_3_fu_495_p2             |     +    |      0|  0|  18|          19|          19|
    |tmp3_fu_463_p2                  |     +    |      0|  0|  18|          19|          19|
    |tmp4_fu_479_p2                  |     +    |      0|  0|  18|          19|          19|
    |tmp5_fu_469_p2                  |     +    |      0|  0|  18|          19|          19|
    |tmp_16_fu_474_p2                |     +    |      0|  0|  25|          18|          18|
    |tmp_19_fu_484_p2                |     +    |      0|  0|  25|          18|          18|
    |tmp_20_fu_490_p2                |     +    |      0|  0|  18|          18|          18|
    |p_neg_fu_263_p2                 |     -    |      0|  0|  31|           1|          24|
    |r_V_3_fu_211_p2                 |     -    |      0|  0|  20|          13|          13|
    |r_V_4_fu_285_p2                 |     -    |      0|  0|  32|          25|          25|
    |r_V_6_2_fu_401_p2               |     -    |      0|  0|  31|          24|          24|
    |r_V_6_3_fu_443_p2               |     -    |      0|  0|  31|          24|          24|
    |ap_block_pp0_stage0_01001       |    and   |      0|  0|   2|           1|           1|
    |or_cond1_fu_536_p2              |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_561_p2                 |   icmp   |      0|  0|  11|           6|           1|
    |icmp_fu_365_p2                  |   icmp   |      0|  0|  11|           7|           1|
    |tmp_2_fu_343_p2                 |   icmp   |      0|  0|  18|          18|           1|
    |tmp_3_fu_531_p2                 |   icmp   |      0|  0|  18|          19|          19|
    |tmp_4_fu_349_p2                 |   icmp   |      0|  0|  18|          19|          19|
    |ap_block_pp0_stage0_subdone     |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_515_p2               |    or    |      0|  0|   2|           1|           1|
    |agg_result_V_1_fu_575_p3        |  select  |      0|  0|  10|           1|          10|
    |filterOutput_V_fu_520_p3        |  select  |      0|  0|  18|           1|           1|
    |linearizerOutput_V_1_fu_242_p3  |  select  |      0|  0|  18|           1|           1|
    |p_phitmp3_fu_567_p3             |  select  |      0|  0|  10|           1|           2|
    |tmpPeak_V_fu_541_p3             |  select  |      0|  0|  16|           1|          10|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 461|         314|         329|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |filterOutput_V_reg_683                       |  18|   0|   18|          0|
    |icmp_reg_673                                 |   1|   0|    1|          0|
    |icmp_reg_673_pp0_iter1_reg                   |   1|   0|    1|          0|
    |linearizerOutput_V_1_reg_625                 |  18|   0|   18|          0|
    |mul_V_reg_642                                |  19|   0|   19|          0|
    |r_0_peak_reg_V_read_1_reg_619                |  19|   0|   19|          0|
    |r_0_peak_reg_V_read_1_reg_619_pp0_iter1_reg  |  19|   0|   19|          0|
    |r_0_shift_reg_V_rea_reg_631                  |  18|   0|   18|          0|
    |tmp_15_reg_653                               |  18|   0|   18|          0|
    |tmp_17_reg_658                               |  18|   0|   18|          0|
    |tmp_18_1_reg_647                             |  16|   0|   16|          0|
    |tmp_2_reg_663                                |   1|   0|    1|          0|
    |tmp_4_reg_668                                |   1|   0|    1|          0|
    |tmp_4_reg_668_pp0_iter1_reg                  |   1|   0|    1|          0|
    |tmp_578_reg_637                              |  19|   0|   19|          0|
    |tmp_6_reg_678                                |  16|   0|   16|          0|
    |tmp_6_reg_678_pp0_iter1_reg                  |  16|   0|   16|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 222|   0|  222|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |         TPG         | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |         TPG         | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |         TPG         | return value |
|ap_done                   | out |    1| ap_ctrl_hs |         TPG         | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |         TPG         | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |         TPG         | return value |
|ap_ce                     |  in |    1| ap_ctrl_hs |         TPG         | return value |
|ap_return_0               | out |   16| ap_ctrl_hs |         TPG         | return value |
|ap_return_1               | out |   19| ap_ctrl_hs |         TPG         | return value |
|ap_return_2               | out |   19| ap_ctrl_hs |         TPG         | return value |
|data_int_V                |  in |   14|   ap_none  |      data_int_V     |    scalar    |
|lincoeff_V                |  in |   24|   ap_none  |      lincoeff_V     |    scalar    |
|r_0_shift_reg_V_i         |  in |   18|   ap_ovld  |   r_0_shift_reg_V   |    pointer   |
|r_0_shift_reg_V_o         | out |   18|   ap_ovld  |   r_0_shift_reg_V   |    pointer   |
|r_0_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  |   r_0_shift_reg_V   |    pointer   |
|r_1_shift_reg_V_i         |  in |   18|   ap_ovld  |   r_1_shift_reg_V   |    pointer   |
|r_1_shift_reg_V_o         | out |   18|   ap_ovld  |   r_1_shift_reg_V   |    pointer   |
|r_1_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  |   r_1_shift_reg_V   |    pointer   |
|r_2_shift_reg_V_i         |  in |   18|   ap_ovld  |   r_2_shift_reg_V   |    pointer   |
|r_2_shift_reg_V_o         | out |   18|   ap_ovld  |   r_2_shift_reg_V   |    pointer   |
|r_2_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  |   r_2_shift_reg_V   |    pointer   |
|r_3_shift_reg_V_i         |  in |   18|   ap_ovld  |   r_3_shift_reg_V   |    pointer   |
|r_3_shift_reg_V_o         | out |   18|   ap_ovld  |   r_3_shift_reg_V   |    pointer   |
|r_3_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  |   r_3_shift_reg_V   |    pointer   |
|r_0_peak_reg_V_read       |  in |   19|   ap_none  | r_0_peak_reg_V_read |    scalar    |
|r_1_peak_reg_V_read       |  in |   19|   ap_none  | r_1_peak_reg_V_read |    scalar    |
+--------------------------+-----+-----+------------+---------------------+--------------+

