(S (NP (NP (DT A) (JJ neuromorphic) (NN chip)) (SBAR (WHNP (IN that)) (S (VP (NNS combines) (NP (NP (NNP CMOS) (NN analog) (VBG spiking) (NNS neurons)) (CC and) (NP (JJ memristive) (NNS synapses))))))) (VP (VBZ offers) (NP (NP (DT a) (JJ promising) (NN solution)) (PP (TO to) (NP (JJ brain-inspired) (NN computing)))) (, ,) (SBAR (IN as) (S (NP (PRP it)) (VP (MD can) (VP (VB provide) (NP (JJ massive) (JJ neural) (NN network) (NN parallelism) (CC and) (NN density))))))) (. .))
(S (NP (JJ Previous) (JJ hybrid) (NN analog) (NNP CMOS-memristor) (NNS approaches)) (VP (VP (VBD required) (NP (JJ extensive) (NNP CMOS) (NN circuitry)) (PP (IN for) (NP (NN training)))) (, ,) (CC and) (VP (ADVP (RB thus)) (VBD eliminated) (NP (NP (JJS most)) (PP (IN of) (NP (NP (DT the) (NN density) (NNS advantages)) (VP (VBN gained) (PP (IN by) (NP (NP (DT the) (NN adoption)) (PP (IN of) (NP (NN memristor) (NNS synapses))))))))))) (. .))
(S (ADVP (RB Further)) (, ,) (NP (PRP they)) (VP (VBD used) (NP (JJ different) (NNS waveforms)) (PP (IN for) (NP (ADJP (NN pre) (CC and) (JJ post-synaptic)) (NNS spikes))) (SBAR (WHNP (WDT that)) (S (VP (VBD added) (NP (JJ undesirable) (NN circuit) (NN overhead)))))) (. .))
(S (ADVP (RB Here)) (NP (PRP we)) (VP (VBP describe) (NP (NP (DT a) (NN hardware) (NN architecture)) (SBAR (WHNP (WDT that)) (S (VP (MD can) (VP (VB feature) (NP (NP (NP (DT a) (JJ large) (NN number)) (PP (IN of) (NP (NN memristor) (NNS synapses)))) (SBAR (S (VP (TO to) (VP (VB learn) (NP (NN real-world) (NNS patterns))))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP present) (NP (NP (DT a) (NN versatile) (NNP CMOS) (NN neuron)) (SBAR (WHNP (WDT that)) (S (VP (VP (VBZ combines) (NP (NN integrate-and-fire) (NN behavior))) (, ,) (VP (VBZ drives) (NP (JJ passive) (NNS memristors))) (CC and) (VP (NNS implements) (NP (JJ competitive) (NN learning)) (PP (IN in) (NP (DT a) (JJ compact) (NN circuit) (NN module)))) (, ,) (CC and) (VP (VBZ enables) (NP (JJ in-situ) (NN plasticity)) (PP (IN in) (NP (DT the) (NN memristor) (VBZ synapses))))))))) (. .))
(S (NP (PRP We)) (VP (VBP demonstrate) (NP (NNS handwritten-digits) (NN recognition)) (PP (VBG using) (NP (DT the) (VBN proposed) (NN architecture))) (S (VP (VBG using) (NP (JJ transistor-level) (NN circuit) (NNS simulations))))) (. .))
(S (SBAR (IN As) (S (NP (DT the) (JJ described) (JJ neuromorphic) (NN architecture)) (VP (VBZ is) (ADJP (JJ homogeneous))))) (, ,) (NP (PRP it)) (VP (VBZ realizes) (NP (NP (DT a) (JJ fundamental) (NN building) (NN block)) (PP (IN for) (NP (NP (JJ large-scale) (JJ energy-efficient) (JJ brain-inspired) (NN silicon) (NNS chips)) (SBAR (WHNP (WDT that)) (S (VP (MD could) (VP (VB lead) (PP (TO to) (NP (JJ next-generation) (JJ cognitive) (NN computing))))))))))) (. .))
