;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, @1
	ADD -1, <-20
	SUB @-127, 100
	DJN -1, @-20
	CMP -700, -1
	SLT 20, @12
	CMP 10, 9
	DJN 6, @100
	SUB #107, 100
	JMZ -30, 9
	CMP -700, -1
	CMP @121, 103
	CMP -207, <-120
	ADD 91, <-20
	ADD 6, <100
	SUB -700, -1
	ADD 6, <100
	CMP -207, <-120
	SUB @-127, 100
	DJN -1, @-20
	SUB -26, 403
	SUB 70, 0
	CMP -207, <-120
	CMP -207, <-120
	ADD -207, <-120
	CMP @-10, -29
	SUB -700, -1
	SUB -700, -1
	DJN <-127, 100
	SUB -207, <-120
	ADD #270, <1
	SLT 20, @12
	SUB -207, <-120
	CMP @-127, 100
	SUB -26, 403
	SUB -26, 402
	SLT 20, @12
	SUB -26, 403
	SUB -26, 403
	SUB -700, -1
	SUB @-127, 100
	ADD #270, <1
	SPL 0, <402
	SPL 0, <402
	ADD #270, <1
	ADD #270, <1
	SUB -26, 403
	SUB -26, 403
