 
****************************************
Report : timing
        -path full_clock
        -delay max
        -nets
        -max_paths 30
        -transition_time
Design : vec_div
Version: V-2023.12-SP5
Date   : Thu Dec  5 18:18:40 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: out_r_reg_3__14_
              (rising edge-triggered flip-flop)
  Endpoint: out[62] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__14_/CLK (DFFARX1_RVT)       0.05      0.00       0.00 r
  out_r_reg_3__14_/Q (DFFARX1_RVT)         0.02      0.11       0.11 f
  out[62] (net)                  2                   0.00       0.11 f
  out[62] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__13_
              (rising edge-triggered flip-flop)
  Endpoint: out[61] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__13_/CLK (DFFARX1_RVT)       0.05      0.00       0.00 r
  out_r_reg_3__13_/Q (DFFARX1_RVT)         0.02      0.11       0.11 f
  out[61] (net)                  2                   0.00       0.11 f
  out[61] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__12_
              (rising edge-triggered flip-flop)
  Endpoint: out[60] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__12_/CLK (DFFARX1_RVT)       0.05      0.00       0.00 r
  out_r_reg_3__12_/Q (DFFARX1_RVT)         0.02      0.11       0.11 f
  out[60] (net)                  2                   0.00       0.11 f
  out[60] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__11_
              (rising edge-triggered flip-flop)
  Endpoint: out[59] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__11_/CLK (DFFARX1_RVT)       0.05      0.00       0.00 r
  out_r_reg_3__11_/Q (DFFARX1_RVT)         0.02      0.11       0.11 f
  out[59] (net)                  2                   0.00       0.11 f
  out[59] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__10_
              (rising edge-triggered flip-flop)
  Endpoint: out[58] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__10_/CLK (DFFARX1_RVT)       0.05      0.00       0.00 r
  out_r_reg_3__10_/Q (DFFARX1_RVT)         0.02      0.11       0.11 f
  out[58] (net)                  2                   0.00       0.11 f
  out[58] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__9_
              (rising edge-triggered flip-flop)
  Endpoint: out[57] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__9_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_3__9_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[57] (net)                  2                   0.00       0.11 f
  out[57] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__8_
              (rising edge-triggered flip-flop)
  Endpoint: out[56] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__8_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_3__8_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[56] (net)                  2                   0.00       0.11 f
  out[56] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__7_
              (rising edge-triggered flip-flop)
  Endpoint: out[55] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__7_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_3__7_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[55] (net)                  2                   0.00       0.11 f
  out[55] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__6_
              (rising edge-triggered flip-flop)
  Endpoint: out[54] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__6_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_3__6_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[54] (net)                  2                   0.00       0.11 f
  out[54] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__5_
              (rising edge-triggered flip-flop)
  Endpoint: out[53] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__5_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_3__5_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[53] (net)                  2                   0.00       0.11 f
  out[53] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__4_
              (rising edge-triggered flip-flop)
  Endpoint: out[52] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__4_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_3__4_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[52] (net)                  2                   0.00       0.11 f
  out[52] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__3_
              (rising edge-triggered flip-flop)
  Endpoint: out[51] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__3_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_3__3_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[51] (net)                  2                   0.00       0.11 f
  out[51] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__2_
              (rising edge-triggered flip-flop)
  Endpoint: out[50] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__2_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_3__2_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[50] (net)                  2                   0.00       0.11 f
  out[50] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__1_
              (rising edge-triggered flip-flop)
  Endpoint: out[49] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__1_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_3__1_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[49] (net)                  2                   0.00       0.11 f
  out[49] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_3__0_
              (rising edge-triggered flip-flop)
  Endpoint: out[48] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__0_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_3__0_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[48] (net)                  2                   0.00       0.11 f
  out[48] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__15_
              (rising edge-triggered flip-flop)
  Endpoint: out[47] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__15_/CLK (DFFARX1_RVT)       0.05      0.00       0.00 r
  out_r_reg_2__15_/Q (DFFARX1_RVT)         0.02      0.11       0.11 f
  out[47] (net)                  2                   0.00       0.11 f
  out[47] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__14_
              (rising edge-triggered flip-flop)
  Endpoint: out[46] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__14_/CLK (DFFARX1_RVT)       0.05      0.00       0.00 r
  out_r_reg_2__14_/Q (DFFARX1_RVT)         0.02      0.11       0.11 f
  out[46] (net)                  2                   0.00       0.11 f
  out[46] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__13_
              (rising edge-triggered flip-flop)
  Endpoint: out[45] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__13_/CLK (DFFARX1_RVT)       0.05      0.00       0.00 r
  out_r_reg_2__13_/Q (DFFARX1_RVT)         0.02      0.11       0.11 f
  out[45] (net)                  2                   0.00       0.11 f
  out[45] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__12_
              (rising edge-triggered flip-flop)
  Endpoint: out[44] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__12_/CLK (DFFARX1_RVT)       0.05      0.00       0.00 r
  out_r_reg_2__12_/Q (DFFARX1_RVT)         0.02      0.11       0.11 f
  out[44] (net)                  2                   0.00       0.11 f
  out[44] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__11_
              (rising edge-triggered flip-flop)
  Endpoint: out[43] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__11_/CLK (DFFARX1_RVT)       0.05      0.00       0.00 r
  out_r_reg_2__11_/Q (DFFARX1_RVT)         0.02      0.11       0.11 f
  out[43] (net)                  2                   0.00       0.11 f
  out[43] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__10_
              (rising edge-triggered flip-flop)
  Endpoint: out[42] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__10_/CLK (DFFARX1_RVT)       0.05      0.00       0.00 r
  out_r_reg_2__10_/Q (DFFARX1_RVT)         0.02      0.11       0.11 f
  out[42] (net)                  2                   0.00       0.11 f
  out[42] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__9_
              (rising edge-triggered flip-flop)
  Endpoint: out[41] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__9_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_2__9_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[41] (net)                  2                   0.00       0.11 f
  out[41] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__8_
              (rising edge-triggered flip-flop)
  Endpoint: out[40] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__8_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_2__8_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[40] (net)                  2                   0.00       0.11 f
  out[40] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__7_
              (rising edge-triggered flip-flop)
  Endpoint: out[39] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__7_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_2__7_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[39] (net)                  2                   0.00       0.11 f
  out[39] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__6_
              (rising edge-triggered flip-flop)
  Endpoint: out[38] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__6_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_2__6_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[38] (net)                  2                   0.00       0.11 f
  out[38] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__5_
              (rising edge-triggered flip-flop)
  Endpoint: out[37] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__5_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_2__5_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[37] (net)                  2                   0.00       0.11 f
  out[37] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__4_
              (rising edge-triggered flip-flop)
  Endpoint: out[36] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__4_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_2__4_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[36] (net)                  2                   0.00       0.11 f
  out[36] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__3_
              (rising edge-triggered flip-flop)
  Endpoint: out[35] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__3_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_2__3_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[35] (net)                  2                   0.00       0.11 f
  out[35] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__2_
              (rising edge-triggered flip-flop)
  Endpoint: out[34] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__2_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_2__2_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[34] (net)                  2                   0.00       0.11 f
  out[34] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: out_r_reg_2__1_
              (rising edge-triggered flip-flop)
  Endpoint: out[33] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_2__1_/CLK (DFFARX1_RVT)        0.05      0.00       0.00 r
  out_r_reg_2__1_/Q (DFFARX1_RVT)          0.02      0.11       0.11 f
  out[33] (net)                  2                   0.00       0.11 f
  out[33] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
