{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1375803611654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1375803611655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 00:40:11 2013 " "Processing started: Wed Aug 07 00:40:11 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1375803611655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1375803611655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoCRobot -c SoCRobot " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoCRobot -c SoCRobot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1375803611655 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1375803612165 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(390) " "Verilog HDL warning at FPGA_Processing.v(390): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 390 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1375803612257 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(392) " "Verilog HDL warning at FPGA_Processing.v(392): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 392 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1375803612257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Processing " "Found entity 1: FPGA_Processing" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1375803612260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1375803612260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1375803612273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1375803612273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Processing " "Elaborating entity \"FPGA_Processing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1375803612384 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vadr FPGA_Processing.v(274) " "Verilog HDL Always Construct warning at FPGA_Processing.v(274): inferring latch(es) for variable \"vadr\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 274 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1375803612395 "|FPGA_Processing"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vdd FPGA_Processing.v(352) " "Verilog HDL Always Construct warning at FPGA_Processing.v(352): variable \"vdd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1375803612396 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "FPGA_Processing.v(352) " "Verilog HDL Synthesis Attribute warning at FPGA_Processing.v(352): ignoring full_case attribute on case statement with explicit default case item" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 352 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1375803612397 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 FPGA_Processing.v(395) " "Verilog HDL assignment warning at FPGA_Processing.v(395): truncated value with size 18 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1375803612397 "|FPGA_Processing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "FPGA_Processing.v" "RAM_inst" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/RAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/RAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1375803612507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612508 ""}  } { { "RAM.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/RAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1375803612508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59g1 " "Found entity 1: altsyncram_59g1" {  } { { "db/altsyncram_59g1.tdf" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/altsyncram_59g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1375803612630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1375803612630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59g1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated " "Elaborating entity \"altsyncram_59g1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1375803612719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1375803612719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_59g1.tdf" "decode3" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/altsyncram_59g1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1375803612812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1375803612812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_59g1.tdf" "mux2" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/altsyncram_59g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1375803612814 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[8\] " "Converted tri-state buffer \"vmem_data\[8\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[7\] " "Converted tri-state buffer \"vmem_data\[7\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[6\] " "Converted tri-state buffer \"vmem_data\[6\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[15\] " "Converted tri-state buffer \"vmem_data\[15\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[14\] " "Converted tri-state buffer \"vmem_data\[14\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[13\] " "Converted tri-state buffer \"vmem_data\[13\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[12\] " "Converted tri-state buffer \"vmem_data\[12\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[11\] " "Converted tri-state buffer \"vmem_data\[11\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[0\] " "Converted tri-state buffer \"vmem_data\[0\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[10\] " "Converted tri-state buffer \"vmem_data\[10\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[1\] " "Converted tri-state buffer \"vmem_data\[1\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[9\] " "Converted tri-state buffer \"vmem_data\[9\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[2\] " "Converted tri-state buffer \"vmem_data\[2\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[3\] " "Converted tri-state buffer \"vmem_data\[3\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[4\] " "Converted tri-state buffer \"vmem_data\[4\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[5\] " "Converted tri-state buffer \"vmem_data\[5\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 308 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1375803613294 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1375803613294 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 221 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 223 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 328 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 222 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 133 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1375803614740 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1375803614740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1375803615199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/SoCRobot.map.smsg " "Generated suppressed messages file C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/SoCRobot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1375803615988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1375803616236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1375803616236 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[0\] " "No output dependent on input pin \"vpo\[0\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1375803616376 "|FPGA_Processing|vpo[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[1\] " "No output dependent on input pin \"vpo\[1\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1375803616376 "|FPGA_Processing|vpo[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[2\] " "No output dependent on input pin \"vpo\[2\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1375803616376 "|FPGA_Processing|vpo[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[3\] " "No output dependent on input pin \"vpo\[3\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1375803616376 "|FPGA_Processing|vpo[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[4\] " "No output dependent on input pin \"vpo\[4\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1375803616376 "|FPGA_Processing|vpo[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[5\] " "No output dependent on input pin \"vpo\[5\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1375803616376 "|FPGA_Processing|vpo[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[6\] " "No output dependent on input pin \"vpo\[6\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1375803616376 "|FPGA_Processing|vpo[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[7\] " "No output dependent on input pin \"vpo\[7\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1375803616376 "|FPGA_Processing|vpo[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eamem_adr\[16\] " "No output dependent on input pin \"eamem_adr\[16\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1375803616376 "|FPGA_Processing|eamem_adr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eamem_adr\[17\] " "No output dependent on input pin \"eamem_adr\[17\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1375803616376 "|FPGA_Processing|eamem_adr[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1375803616376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "485 " "Implemented 485 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1375803616378 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1375803616378 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1375803616378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "293 " "Implemented 293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1375803616378 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1375803616378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1375803616378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1375803616407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 00:40:16 2013 " "Processing ended: Wed Aug 07 00:40:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1375803616407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1375803616407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1375803616407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1375803616407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1375803617907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1375803617908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 00:40:17 2013 " "Processing started: Wed Aug 07 00:40:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1375803617908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1375803617908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SoCRobot -c SoCRobot " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SoCRobot -c SoCRobot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1375803617909 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1375803618036 ""}
{ "Info" "0" "" "Project  = SoCRobot" {  } {  } 0 0 "Project  = SoCRobot" 0 0 "Fitter" 0 0 1375803618037 ""}
{ "Info" "0" "" "Revision = SoCRobot" {  } {  } 0 0 "Revision = SoCRobot" 0 0 "Fitter" 0 0 1375803618037 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1375803618145 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SoCRobot EP4CE75U19I7 " "Selected device EP4CE75U19I7 for design \"SoCRobot\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1375803618169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1375803618279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1375803618279 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1375803618523 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1375803618541 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40U19I7 " "Device EP4CE40U19I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1375803619170 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40U19A7 " "Device EP4CE40U19A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1375803619170 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30U19A7 " "Device EP4CE30U19A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1375803619170 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55U19I7 " "Device EP4CE55U19I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1375803619170 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1375803619170 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 2920 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1375803619174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 2922 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1375803619174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 2924 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1375803619174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 2926 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1375803619174 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1375803619174 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1375803619177 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1375803619189 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SoCRobot.sdc " "Synopsys Design Constraints File file not found: 'SoCRobot.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1375803621729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1375803621730 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1375803621746 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1375803621748 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1375803621750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_lsdr~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_lsdr~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1375803621819 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lsdr~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 2883 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1375803621819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_llc~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Automatically promoted node clk_llc~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1375803621819 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_llc~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 2887 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1375803621819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_llc2~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk_llc2~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1375803621819 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_llc2~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 2891 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1375803621819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div\[1\]  " "Automatically promoted node clk_div\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1375803621819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1375803621819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div\[1\]~0 " "Destination node clk_div\[1\]~0" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 59 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1375803621819 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1375803621819 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 59 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1375803621819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vadr\[14\]  " "Automatically promoted node vadr\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1375803621820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vadr\[14\]~43 " "Destination node vadr\[14\]~43" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 264 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vadr[14]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1375803621820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode893w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode893w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/decode_rsa.tdf" 39 13 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode893w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1375803621820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vmem_addr\[14\]~0 " "Destination node vmem_addr\[14\]~0" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 307 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vmem_addr[14]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1375803621820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode883w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode883w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/decode_rsa.tdf" 38 13 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode883w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1375803621820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode873w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode873w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/decode_rsa.tdf" 37 13 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode873w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1375803621820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode903w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode903w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/decode_rsa.tdf" 40 13 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode903w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 577 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1375803621820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode843w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode843w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/decode_rsa.tdf" 34 13 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode843w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 578 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1375803621820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode853w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode853w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/decode_rsa.tdf" 35 13 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode853w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1375803621820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode826w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode826w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/decode_rsa.tdf" 33 13 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode826w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1375803621820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode863w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode863w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/db/decode_rsa.tdf" 36 13 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode863w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1375803621820 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1375803621820 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 264 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vadr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1375803621820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1375803622522 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1375803622524 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1375803622524 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1375803622527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1375803622530 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1375803622532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1375803622533 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1375803622535 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1375803622628 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1375803622631 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1375803622631 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1375803622719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1375803630331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1375803630848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1375803630875 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1375803638194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1375803638194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1375803638997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X47_Y25 X58_Y36 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X47_Y25 to location X58_Y36" {  } { { "loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X47_Y25 to location X58_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X47_Y25 to location X58_Y36"} 47 25 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1375803646269 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1375803646269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1375803656253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1375803656258 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1375803656258 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.43 " "Total time spent on timing analysis during the Fitter is 2.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1375803656357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1375803656457 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1375803657418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1375803657511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1375803658456 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1375803659470 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "60 Cyclone IV E " "60 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[0\] 3.3-V LVCMOS C21 " "Pin vpo\[0\] uses I/O standard 3.3-V LVCMOS at C21" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[0\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[1\] 3.3-V LVCMOS C22 " "Pin vpo\[1\] uses I/O standard 3.3-V LVCMOS at C22" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[1\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[2\] 3.3-V LVCMOS D21 " "Pin vpo\[2\] uses I/O standard 3.3-V LVCMOS at D21" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[2\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[3\] 3.3-V LVCMOS D22 " "Pin vpo\[3\] uses I/O standard 3.3-V LVCMOS at D22" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[3\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[4\] 3.3-V LVCMOS F17 " "Pin vpo\[4\] uses I/O standard 3.3-V LVCMOS at F17" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[4\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[5\] 3.3-V LVCMOS F19 " "Pin vpo\[5\] uses I/O standard 3.3-V LVCMOS at F19" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[5\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[6\] 3.3-V LVCMOS F21 " "Pin vpo\[6\] uses I/O standard 3.3-V LVCMOS at F21" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[6\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[7\] 3.3-V LVCMOS F22 " "Pin vpo\[7\] uses I/O standard 3.3-V LVCMOS at F22" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[7\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[16\] 3.3-V LVCMOS J1 " "Pin eamem_adr\[16\] uses I/O standard 3.3-V LVCMOS at J1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[16] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[16\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[17\] 3.3-V LVCMOS J2 " "Pin eamem_adr\[17\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[17] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[17\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[0\] 3.3-V LVCMOS V4 " "Pin eamem_data\[0\] uses I/O standard 3.3-V LVCMOS at V4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[0\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[1\] 3.3-V LVCMOS V3 " "Pin eamem_data\[1\] uses I/O standard 3.3-V LVCMOS at V3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[1\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[2\] 3.3-V LVCMOS AA1 " "Pin eamem_data\[2\] uses I/O standard 3.3-V LVCMOS at AA1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[2\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[3\] 3.3-V LVCMOS L6 " "Pin eamem_data\[3\] uses I/O standard 3.3-V LVCMOS at L6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[3\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[4\] 3.3-V LVCMOS M1 " "Pin eamem_data\[4\] uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[4\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[5\] 3.3-V LVCMOS M2 " "Pin eamem_data\[5\] uses I/O standard 3.3-V LVCMOS at M2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[5\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[6\] 3.3-V LVCMOS M3 " "Pin eamem_data\[6\] uses I/O standard 3.3-V LVCMOS at M3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[6\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[7\] 3.3-V LVCMOS M4 " "Pin eamem_data\[7\] uses I/O standard 3.3-V LVCMOS at M4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[7\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[8\] 3.3-V LVCMOS M6 " "Pin eamem_data\[8\] uses I/O standard 3.3-V LVCMOS at M6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[8\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[9\] 3.3-V LVCMOS N1 " "Pin eamem_data\[9\] uses I/O standard 3.3-V LVCMOS at N1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[9\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[10\] 3.3-V LVCMOS N2 " "Pin eamem_data\[10\] uses I/O standard 3.3-V LVCMOS at N2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[10] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[10\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[11\] 3.3-V LVCMOS N5 " "Pin eamem_data\[11\] uses I/O standard 3.3-V LVCMOS at N5" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[11\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[12\] 3.3-V LVCMOS N6 " "Pin eamem_data\[12\] uses I/O standard 3.3-V LVCMOS at N6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[12\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[13\] 3.3-V LVCMOS P1 " "Pin eamem_data\[13\] uses I/O standard 3.3-V LVCMOS at P1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[13\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[14\] 3.3-V LVCMOS P2 " "Pin eamem_data\[14\] uses I/O standard 3.3-V LVCMOS at P2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[14\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_data\[15\] 3.3-V LVCMOS P3 " "Pin eamem_data\[15\] uses I/O standard 3.3-V LVCMOS at P3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_data[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_data\[15\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_csx 3.3-V LVCMOS AA5 " "Pin eamem_csx uses I/O standard 3.3-V LVCMOS at AA5" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_csx } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_csx" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_csx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_lsdr 3.3-V LVCMOS T2 " "Pin clk_lsdr uses I/O standard 3.3-V LVCMOS at T2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_lsdr } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lsdr" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lsdr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resetx 3.3-V LVCMOS T16 " "Pin resetx uses I/O standard 3.3-V LVCMOS at T16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { resetx } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "resetx" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "odd 3.3-V LVCMOS A11 " "Pin odd uses I/O standard 3.3-V LVCMOS at A11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { odd } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "odd" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { odd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vref 3.3-V LVCMOS AA11 " "Pin vref uses I/O standard 3.3-V LVCMOS at AA11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vref } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vref" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vref } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_llc 3.3-V LVCMOS T21 " "Pin clk_llc uses I/O standard 3.3-V LVCMOS at T21" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_llc } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_llc" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_llc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "href 3.3-V LVCMOS AA12 " "Pin href uses I/O standard 3.3-V LVCMOS at AA12" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { href } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "href" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_wrx 3.3-V LVCMOS AA8 " "Pin eamem_wrx uses I/O standard 3.3-V LVCMOS at AA8" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_wrx } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_wrx" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_wrx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_rdx 3.3-V LVCMOS AA7 " "Pin eamem_rdx uses I/O standard 3.3-V LVCMOS at AA7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_rdx } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_rdx" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_rdx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_llc2 3.3-V LVCMOS G21 " "Pin clk_llc2 uses I/O standard 3.3-V LVCMOS at G21" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_llc2 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_llc2" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_llc2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[14\] 3.3-V LVCMOS H6 " "Pin eamem_adr\[14\] uses I/O standard 3.3-V LVCMOS at H6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[14\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[15\] 3.3-V LVCMOS H7 " "Pin eamem_adr\[15\] uses I/O standard 3.3-V LVCMOS at H7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[15\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[13\] 3.3-V LVCMOS H4 " "Pin eamem_adr\[13\] uses I/O standard 3.3-V LVCMOS at H4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[13\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[0\] 3.3-V LVCMOS B2 " "Pin eamem_adr\[0\] uses I/O standard 3.3-V LVCMOS at B2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[0\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[1\] 3.3-V LVCMOS C1 " "Pin eamem_adr\[1\] uses I/O standard 3.3-V LVCMOS at C1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[1\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[2\] 3.3-V LVCMOS C2 " "Pin eamem_adr\[2\] uses I/O standard 3.3-V LVCMOS at C2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[2\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[3\] 3.3-V LVCMOS D2 " "Pin eamem_adr\[3\] uses I/O standard 3.3-V LVCMOS at D2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[3\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[4\] 3.3-V LVCMOS E1 " "Pin eamem_adr\[4\] uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[4\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[5\] 3.3-V LVCMOS E3 " "Pin eamem_adr\[5\] uses I/O standard 3.3-V LVCMOS at E3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[5\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[6\] 3.3-V LVCMOS F1 " "Pin eamem_adr\[6\] uses I/O standard 3.3-V LVCMOS at F1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[6\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[7\] 3.3-V LVCMOS F2 " "Pin eamem_adr\[7\] uses I/O standard 3.3-V LVCMOS at F2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[7\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[8\] 3.3-V LVCMOS G3 " "Pin eamem_adr\[8\] uses I/O standard 3.3-V LVCMOS at G3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[8\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[9\] 3.3-V LVCMOS G4 " "Pin eamem_adr\[9\] uses I/O standard 3.3-V LVCMOS at G4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[9\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[10\] 3.3-V LVCMOS H1 " "Pin eamem_adr\[10\] uses I/O standard 3.3-V LVCMOS at H1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[10] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[10\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[11\] 3.3-V LVCMOS H2 " "Pin eamem_adr\[11\] uses I/O standard 3.3-V LVCMOS at H2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[11\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eamem_adr\[12\] 3.3-V LVCMOS H3 " "Pin eamem_adr\[12\] uses I/O standard 3.3-V LVCMOS at H3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { eamem_adr[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eamem_adr\[12\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { eamem_adr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[15\] 3.3-V LVCMOS J20 " "Pin vpo\[15\] uses I/O standard 3.3-V LVCMOS at J20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[15\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[14\] 3.3-V LVCMOS J19 " "Pin vpo\[14\] uses I/O standard 3.3-V LVCMOS at J19" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[14\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[12\] 3.3-V LVCMOS H22 " "Pin vpo\[12\] uses I/O standard 3.3-V LVCMOS at H22" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[12\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[13\] 3.3-V LVCMOS J18 " "Pin vpo\[13\] uses I/O standard 3.3-V LVCMOS at J18" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[13\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[8\] 3.3-V LVCMOS H17 " "Pin vpo\[8\] uses I/O standard 3.3-V LVCMOS at H17" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[8\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[10\] 3.3-V LVCMOS H20 " "Pin vpo\[10\] uses I/O standard 3.3-V LVCMOS at H20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[10] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[10\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[9\] 3.3-V LVCMOS H19 " "Pin vpo\[9\] uses I/O standard 3.3-V LVCMOS at H19" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[9\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vpo\[11\] 3.3-V LVCMOS H21 " "Pin vpo\[11\] uses I/O standard 3.3-V LVCMOS at H21" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { vpo[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "vpo\[11\]" } } } } { "FPGA_Processing.v" "" { Text "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/FPGA_Processing.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vpo[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1375803661107 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1375803661107 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/SoCRobot.fit.smsg " "Generated suppressed messages file C:/Users/YooSanghoon/Desktop/SoC Robot/FPGA_Processing/SoCRobot.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1375803661349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1375803662123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 00:41:02 2013 " "Processing ended: Wed Aug 07 00:41:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1375803662123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1375803662123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1375803662123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1375803662123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1375803663466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1375803663467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 00:41:03 2013 " "Processing started: Wed Aug 07 00:41:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1375803663467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1375803663467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SoCRobot -c SoCRobot " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SoCRobot -c SoCRobot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1375803663467 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1375803668129 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1375803668268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1375803670046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 00:41:10 2013 " "Processing ended: Wed Aug 07 00:41:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1375803670046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1375803670046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1375803670046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1375803670046 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1375803670672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1375803671577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1375803671578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 00:41:10 2013 " "Processing started: Wed Aug 07 00:41:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1375803671578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1375803671578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SoCRobot -c SoCRobot " "Command: quartus_sta SoCRobot -c SoCRobot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1375803671578 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1375803671716 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1375803671991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1375803672101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1375803672101 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SoCRobot.sdc " "Synopsys Design Constraints File file not found: 'SoCRobot.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1375803672668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1375803672668 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vadr\[14\] vadr\[14\] " "create_clock -period 1.000 -name vadr\[14\] vadr\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1375803672673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div\[1\] clk_div\[1\] " "create_clock -period 1.000 -name clk_div\[1\] clk_div\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1375803672673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name href href " "create_clock -period 1.000 -name href href" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1375803672673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_llc2 clk_llc2 " "create_clock -period 1.000 -name clk_llc2 clk_llc2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1375803672673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_lsdr clk_lsdr " "create_clock -period 1.000 -name clk_lsdr clk_lsdr" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1375803672673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_llc clk_llc " "create_clock -period 1.000 -name clk_llc clk_llc" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1375803672673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name odd odd " "create_clock -period 1.000 -name odd odd" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1375803672673 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1375803672673 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1375803673138 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673141 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1375803673144 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1375803673158 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1375803673347 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1375803673347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.932 " "Worst-case setup slack is -5.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.932     -2670.387 clk_lsdr  " "   -5.932     -2670.387 clk_lsdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.574       -98.322 clk_llc  " "   -3.574       -98.322 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.655       -19.693 clk_div\[1\]  " "   -1.655       -19.693 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836        -3.112 vadr\[14\]  " "   -0.836        -3.112 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244        -0.244 clk_llc2  " "   -0.244        -0.244 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 href  " "    0.203         0.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 odd  " "    0.203         0.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1375803673349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.976 " "Worst-case hold slack is -0.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.976       -10.750 clk_div\[1\]  " "   -0.976       -10.750 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017        -0.017 clk_llc2  " "   -0.017        -0.017 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006        -0.006 clk_llc  " "   -0.006        -0.006 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016         0.000 clk_lsdr  " "    0.016         0.000 clk_lsdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415         0.000 vadr\[14\]  " "    0.415         0.000 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449         0.000 href  " "    0.449         0.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449         0.000 odd  " "    0.449         0.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1375803673368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1375803673371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1375803673374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1773.380 clk_lsdr  " "   -3.000     -1773.380 clk_lsdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -63.395 clk_llc  " "   -3.000       -63.395 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.570 clk_llc2  " "   -3.000        -5.570 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 href  " "   -3.000        -4.285 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 odd  " "   -3.000        -4.285 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -24.415 clk_div\[1\]  " "   -1.285       -24.415 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.710 vadr\[14\]  " "   -1.285        -7.710 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803673377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1375803673377 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1375803673705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1375803673755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1375803674852 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675005 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1375803675040 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1375803675040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.243 " "Worst-case setup slack is -5.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.243     -2302.917 clk_lsdr  " "   -5.243     -2302.917 clk_lsdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.019       -82.366 clk_llc  " "   -3.019       -82.366 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.230       -14.478 clk_div\[1\]  " "   -1.230       -14.478 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592        -1.967 vadr\[14\]  " "   -0.592        -1.967 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097        -0.097 clk_llc2  " "   -0.097        -0.097 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320         0.000 href  " "    0.320         0.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320         0.000 odd  " "    0.320         0.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1375803675047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.831 " "Worst-case hold slack is -0.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.831        -9.729 clk_div\[1\]  " "   -0.831        -9.729 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024         0.000 clk_lsdr  " "    0.024         0.000 clk_lsdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103         0.000 clk_llc2  " "    0.103         0.000 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116         0.000 clk_llc  " "    0.116         0.000 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 vadr\[14\]  " "    0.353         0.000 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 href  " "    0.382         0.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 odd  " "    0.382         0.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1375803675067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1375803675075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1375803675082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1734.340 clk_lsdr  " "   -3.000     -1734.340 clk_lsdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -63.395 clk_llc  " "   -3.000       -63.395 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.570 clk_llc2  " "   -3.000        -5.570 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 href  " "   -3.000        -4.285 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 odd  " "   -3.000        -4.285 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -24.415 clk_div\[1\]  " "   -1.285       -24.415 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.710 vadr\[14\]  " "   -1.285        -7.710 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1375803675090 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1375803675513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675830 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1375803675845 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1375803675845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.512 " "Worst-case setup slack is -2.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.512      -978.510 clk_lsdr  " "   -2.512      -978.510 clk_lsdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.107       -23.274 clk_llc  " "   -1.107       -23.274 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230        -1.724 clk_div\[1\]  " "   -0.230        -1.724 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013         0.000 clk_llc2  " "    0.013         0.000 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 vadr\[14\]  " "    0.161         0.000 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642         0.000 href  " "    0.642         0.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642         0.000 odd  " "    0.642         0.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1375803675856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.635 " "Worst-case hold slack is -0.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.635        -7.415 clk_div\[1\]  " "   -0.635        -7.415 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082        -0.089 clk_llc  " "   -0.082        -0.089 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042        -0.042 clk_lsdr  " "   -0.042        -0.042 clk_lsdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003        -0.003 clk_llc2  " "   -0.003        -0.003 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 vadr\[14\]  " "    0.179         0.000 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197         0.000 href  " "    0.197         0.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197         0.000 odd  " "    0.197         0.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1375803675881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1375803675893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1375803675905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -883.876 clk_lsdr  " "   -3.000      -883.876 clk_lsdr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -63.788 clk_llc  " "   -3.000       -63.788 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.731 clk_llc2  " "   -3.000        -5.731 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.201 odd  " "   -3.000        -4.201 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.167 href  " "   -3.000        -4.167 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 clk_div\[1\]  " "   -1.000       -19.000 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 vadr\[14\]  " "   -1.000        -6.000 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1375803675917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1375803675917 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1375803677084 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1375803677093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1375803677294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 00:41:17 2013 " "Processing ended: Wed Aug 07 00:41:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1375803677294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1375803677294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1375803677294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1375803677294 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1375803678130 ""}
