
*** Running vivado
    with args -log design_1_batch_align2D_0_9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_batch_align2D_0_9.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_batch_align2D_0_9.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/davide/FPGA-HLS/svo_align2d_hls/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.125 ; gain = 0.000 ; free physical = 129 ; free virtual = 3282
Command: synth_design -top design_1_batch_align2D_0_9 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12593 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2240.586 ; gain = 0.000 ; free physical = 119 ; free virtual = 1434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_batch_align2D_0_9' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_9/synth/design_1_batch_align2D_0_9.v:59]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:12]
	Parameter ap_ST_fsm_state1 bound to: 39'b000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 39'b000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 39'b000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 39'b000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 39'b000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 39'b000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 39'b000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 39'b000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 39'b000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 39'b000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 39'b000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 39'b000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 39'b000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 39'b000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 39'b000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 39'b000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 39'b000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 39'b000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 39'b000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 39'b000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 39'b000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 39'b000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 39'b000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 39'b000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 39'b000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 39'b000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 39'b000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 39'b000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 39'b000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 39'b000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 39'b000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 39'b000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 39'b000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 39'b000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 39'b000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 39'b000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 39'b001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 39'b010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 39'b100000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:210]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_ctrl_s_axi' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_ctrl_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_CUR_PX_ESTIMATE_DATA_0 bound to: 6'b010000 
	Parameter ADDR_CUR_PX_ESTIMATE_DATA_1 bound to: 6'b010100 
	Parameter ADDR_CUR_PX_ESTIMATE_CTRL bound to: 6'b011000 
	Parameter ADDR_CONVERGED_DATA_0 bound to: 6'b011100 
	Parameter ADDR_CONVERGED_DATA_1 bound to: 6'b100000 
	Parameter ADDR_CONVERGED_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_ctrl_s_axi.v:204]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_ctrl_s_axi' (1#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_ctrl_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_throttl' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_throttl' (2#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_write' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_fifo' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_fifo' (3#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_reg_slice' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_reg_slice' (4#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_fifo__parameterized0' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_fifo__parameterized0' (4#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_buffer' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_buffer' (5#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_fifo__parameterized1' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_fifo__parameterized1' (5#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_fifo__parameterized2' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_fifo__parameterized2' (5#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_write' (6#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_read' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_buffer__parameterized0' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_buffer__parameterized0' (6#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_reg_slice__parameterized0' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_reg_slice__parameterized0' (6#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_read' (7#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi' (8#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_fmul_0_max_dsp_32' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/ip/batch_align2D_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at '/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/ip/batch_align2D_ap_fmul_0_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_fmul_0_max_dsp_32' (24#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/ip/batch_align2D_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1' (25#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:1163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:1180]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:1182]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D' (26#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_batch_align2D_0_9' (27#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_9/synth/design_1_batch_align2D_0_9.v:59]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2271.395 ; gain = 30.809 ; free physical = 244 ; free virtual = 1351
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2283.270 ; gain = 42.684 ; free physical = 240 ; free virtual = 1350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2283.270 ; gain = 42.684 ; free physical = 240 ; free virtual = 1350
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_9/constraints/batch_align2D_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2412.004 ; gain = 0.000 ; free physical = 191 ; free virtual = 1197
Finished Parsing XDC File [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_9/constraints/batch_align2D_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_batch_align2D_0_9_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_batch_align2D_0_9_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.004 ; gain = 0.000 ; free physical = 188 ; free virtual = 1197
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2412.004 ; gain = 0.000 ; free physical = 184 ; free virtual = 1200
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 2412.004 ; gain = 171.418 ; free physical = 187 ; free virtual = 1250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 2412.004 ; gain = 171.418 ; free physical = 183 ; free virtual = 1247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_batch_align2D_0_9_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 2412.004 ; gain = 171.418 ; free physical = 180 ; free virtual = 1244
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'batch_align2D_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'batch_align2D_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_gmem_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4471] merging register 'gmem_addr_1_reg_331_reg[63:62]' into 'gmem_addr_reg_324_reg[63:62]' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:1190]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'batch_align2D_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'batch_align2D_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 2412.004 ; gain = 171.418 ; free physical = 167 ; free virtual = 1240
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[70]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[68]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[70]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[68]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[67]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[31]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[5]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[0]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[1]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[2]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[3]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[4]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[11]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[6]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[7]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[8]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[9]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[10]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[17]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[12]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[13]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[14]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[15]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[16]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[18]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[19]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[20]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[21]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[22]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[23]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[24]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[25]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[26]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[27]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[28]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[29] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[95] )
WARNING: [Synth 8-3332] Sequential element (batch_align2D_ctrl_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module batch_align2D.
WARNING: [Synth 8-3332] Sequential element (batch_align2D_ctrl_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module batch_align2D.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:17 . Memory (MB): peak = 2412.004 ; gain = 171.418 ; free physical = 166 ; free virtual = 1255
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_4/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_67/batch_align2D_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

*** Running vivado
    with args -log design_1_batch_align2D_0_9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_batch_align2D_0_9.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_batch_align2D_0_9.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/davide/FPGA-HLS/svo_align2d_hls/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1396.828 ; gain = 0.000 ; free physical = 3832 ; free virtual = 7645
Command: synth_design -top design_1_batch_align2D_0_9 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2866 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2239.688 ; gain = 0.000 ; free physical = 959 ; free virtual = 4937
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_batch_align2D_0_9' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_9/synth/design_1_batch_align2D_0_9.v:59]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:12]
	Parameter ap_ST_fsm_state1 bound to: 39'b000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 39'b000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 39'b000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 39'b000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 39'b000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 39'b000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 39'b000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 39'b000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 39'b000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 39'b000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 39'b000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 39'b000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 39'b000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 39'b000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 39'b000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 39'b000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 39'b000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 39'b000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 39'b000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 39'b000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 39'b000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 39'b000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 39'b000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 39'b000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 39'b000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 39'b000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 39'b000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 39'b000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 39'b000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 39'b000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 39'b000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 39'b000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 39'b000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 39'b000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 39'b000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 39'b000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 39'b001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 39'b010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 39'b100000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:210]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_ctrl_s_axi' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_ctrl_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_CUR_PX_ESTIMATE_DATA_0 bound to: 6'b010000 
	Parameter ADDR_CUR_PX_ESTIMATE_DATA_1 bound to: 6'b010100 
	Parameter ADDR_CUR_PX_ESTIMATE_CTRL bound to: 6'b011000 
	Parameter ADDR_CONVERGED_DATA_0 bound to: 6'b011100 
	Parameter ADDR_CONVERGED_DATA_1 bound to: 6'b100000 
	Parameter ADDR_CONVERGED_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_ctrl_s_axi.v:204]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_ctrl_s_axi' (1#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_ctrl_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_throttl' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_throttl' (2#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_write' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_fifo' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_fifo' (3#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_reg_slice' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_reg_slice' (4#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_fifo__parameterized0' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_fifo__parameterized0' (4#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_buffer' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_buffer' (5#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_fifo__parameterized1' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_fifo__parameterized1' (5#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_fifo__parameterized2' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_fifo__parameterized2' (5#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_write' (6#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_read' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_buffer__parameterized0' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_buffer__parameterized0' (6#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_gmem_m_axi_reg_slice__parameterized0' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_reg_slice__parameterized0' (6#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi_read' (7#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_gmem_m_axi' (8#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'batch_align2D_ap_fmul_0_max_dsp_32' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/ip/batch_align2D_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at '/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/ip/batch_align2D_ap_fmul_0_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'batch_align2D_ap_fmul_0_max_dsp_32' (24#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/ip/batch_align2D_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1' (25#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:1163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:1180]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:1182]
INFO: [Synth 8-6155] done synthesizing module 'batch_align2D' (26#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_batch_align2D_0_9' (27#1) [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_9/synth/design_1_batch_align2D_0_9.v:59]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 2271.496 ; gain = 31.809 ; free physical = 935 ; free virtual = 4920
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2283.371 ; gain = 43.684 ; free physical = 916 ; free virtual = 4901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2283.371 ; gain = 43.684 ; free physical = 916 ; free virtual = 4901
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_9/constraints/batch_align2D_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2411.105 ; gain = 0.000 ; free physical = 600 ; free virtual = 4599
Finished Parsing XDC File [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ip/design_1_batch_align2D_0_9/constraints/batch_align2D_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_batch_align2D_0_9_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_batch_align2D_0_9_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.105 ; gain = 0.000 ; free physical = 590 ; free virtual = 4589
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2411.105 ; gain = 0.000 ; free physical = 584 ; free virtual = 4584
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 2411.105 ; gain = 171.418 ; free physical = 626 ; free virtual = 4626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 2411.105 ; gain = 171.418 ; free physical = 631 ; free virtual = 4631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_batch_align2D_0_9_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:07 . Memory (MB): peak = 2411.105 ; gain = 171.418 ; free physical = 638 ; free virtual = 4638
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'batch_align2D_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'batch_align2D_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_gmem_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D_gmem_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batch_align2D_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4471] merging register 'gmem_addr_1_reg_331_reg[63:62]' into 'gmem_addr_reg_324_reg[63:62]' [/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.srcs/sources_1/bd/design_1/ipshared/9643/hdl/verilog/batch_align2D.v:1190]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'batch_align2D_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'batch_align2D_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batch_align2D_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:01:09 . Memory (MB): peak = 2411.105 ; gain = 171.418 ; free physical = 586 ; free virtual = 4587
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/batch_align2D_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[70]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[68]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[70]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[68]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[67]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[31]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[5]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[0]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[1]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[2]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[3]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[4]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[11]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[6]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[7]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[8]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[9]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[10]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[17]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[12]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[13]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[14]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[15]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[16]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[18]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[19]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[20]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[21]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[22]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[23]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[24]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[25]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[26]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[27]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[28]' (FDE) to 'inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U1/din1_buf1_reg[29] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[95] )
WARNING: [Synth 8-3332] Sequential element (batch_align2D_ctrl_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module batch_align2D.
WARNING: [Synth 8-3332] Sequential element (batch_align2D_ctrl_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module batch_align2D.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\batch_align2D_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:26 . Memory (MB): peak = 2411.105 ; gain = 171.418 ; free physical = 907 ; free virtual = 4936
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_4/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_67/batch_align2D_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:02:42 . Memory (MB): peak = 2802.707 ; gain = 563.020 ; free physical = 121 ; free virtual = 3851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:51 . Memory (MB): peak = 2876.512 ; gain = 636.824 ; free physical = 143 ; free virtual = 3717
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/batch_align2D_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/batch_align2D_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:01 ; elapsed = 00:02:56 . Memory (MB): peak = 2884.520 ; gain = 644.832 ; free physical = 126 ; free virtual = 3573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:03:00 . Memory (MB): peak = 2884.520 ; gain = 644.832 ; free physical = 128 ; free virtual = 3445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:03:00 . Memory (MB): peak = 2884.520 ; gain = 644.832 ; free physical = 127 ; free virtual = 3445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:03:01 . Memory (MB): peak = 2884.520 ; gain = 644.832 ; free physical = 131 ; free virtual = 3448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:03:01 . Memory (MB): peak = 2884.520 ; gain = 644.832 ; free physical = 130 ; free virtual = 3448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:03:01 . Memory (MB): peak = 2884.520 ; gain = 644.832 ; free physical = 128 ; free virtual = 3446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:03:01 . Memory (MB): peak = 2884.520 ; gain = 644.832 ; free physical = 128 ; free virtual = 3445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    62|
|2     |DSP48E1  |     3|
|3     |LUT1     |    26|
|4     |LUT2     |   168|
|5     |LUT3     |   730|
|6     |LUT4     |   196|
|7     |LUT5     |    88|
|8     |LUT6     |   374|
|9     |MUXCY    |    12|
|10    |RAMB18E2 |     2|
|11    |SRL16E   |   134|
|12    |XORCY    |     8|
|13    |FDRE     |  2194|
|14    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:03:01 . Memory (MB): peak = 2884.520 ; gain = 644.832 ; free physical = 128 ; free virtual = 3445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 94 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:02:37 . Memory (MB): peak = 2884.520 ; gain = 517.098 ; free physical = 166 ; free virtual = 3484
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:03:01 . Memory (MB): peak = 2884.527 ; gain = 644.832 ; free physical = 166 ; free virtual = 3484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.301 ; gain = 0.000 ; free physical = 214 ; free virtual = 3470
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  (CARRY4) => CARRY8: 2 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
191 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:03:39 . Memory (MB): peak = 2909.301 ; gain = 1512.473 ; free physical = 319 ; free virtual = 3578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2909.301 ; gain = 0.000 ; free physical = 318 ; free virtual = 3577
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_batch_align2D_0_9_synth_1/design_1_batch_align2D_0_9.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_batch_align2D_0_9, cache-ID = 6618d3cd2b6e1902
INFO: [Coretcl 2-1174] Renamed 34 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2933.312 ; gain = 0.000 ; free physical = 1822 ; free virtual = 5095
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_batch_align2D_0_9_synth_1/design_1_batch_align2D_0_9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_batch_align2D_0_9_utilization_synth.rpt -pb design_1_batch_align2D_0_9_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 20:00:16 2019...
