Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May  6 18:13:40 2025
| Host         : cosmos running 64-bit major release  (build 9200)
| Command      : report_drc -file BEEP_TOP_drc_routed.rpt -pb BEEP_TOP_drc_routed.pb -rpx BEEP_TOP_drc_routed.rpx
| Design       : BEEP_TOP
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 55
+----------+----------+----------------------------+--------+
| Rule     | Severity | Description                | Checks |
+----------+----------+----------------------------+--------+
| PDRC-132 | Warning  | SLICE_PairEqSame_A6A5_WARN | 15     |
| PDRC-140 | Warning  | SLICE_PairEqSame_A6A5_WARN | 8      |
| PDRC-153 | Warning  | Gated clock check          | 31     |
| ZPS7-1   | Warning  | PS7 block required         | 1      |
+----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
PDRC-132#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X26Y56 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X27Y58 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#3 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X31Y51 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#4 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X31Y58 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#5 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X33Y51 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#6 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X33Y55 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#7 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X35Y47 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#8 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X35Y51 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#9 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X35Y58 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#10 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X36Y47 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#11 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X37Y47 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#12 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X37Y59 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#13 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X39Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#14 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X39Y59 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#15 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X40Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X28Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X30Y52 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#3 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X30Y58 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#4 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X32Y55 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#5 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X34Y51 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#6 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X34Y56 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#7 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X34Y60 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#8 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X38Y59 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net beep_play/count_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[0]_LDC_i_1/O, cell beep_play/count_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net beep_play/count_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[10]_LDC_i_1/O, cell beep_play/count_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net beep_play/count_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[11]_LDC_i_1/O, cell beep_play/count_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net beep_play/count_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[12]_LDC_i_1/O, cell beep_play/count_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net beep_play/count_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[13]_LDC_i_1/O, cell beep_play/count_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net beep_play/count_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[14]_LDC_i_1/O, cell beep_play/count_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net beep_play/count_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[15]_LDC_i_1/O, cell beep_play/count_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net beep_play/count_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[16]_LDC_i_1/O, cell beep_play/count_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net beep_play/count_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[17]_LDC_i_1/O, cell beep_play/count_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net beep_play/count_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[18]_LDC_i_1/O, cell beep_play/count_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net beep_play/count_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[19]_LDC_i_1/O, cell beep_play/count_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net beep_play/count_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[1]_LDC_i_1/O, cell beep_play/count_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net beep_play/count_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[20]_LDC_i_1/O, cell beep_play/count_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net beep_play/count_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[21]_LDC_i_1/O, cell beep_play/count_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net beep_play/count_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[22]_LDC_i_1/O, cell beep_play/count_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net beep_play/count_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[23]_LDC_i_1/O, cell beep_play/count_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net beep_play/count_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[24]_LDC_i_1/O, cell beep_play/count_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net beep_play/count_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[25]_LDC_i_1/O, cell beep_play/count_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net beep_play/count_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[26]_LDC_i_1/O, cell beep_play/count_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net beep_play/count_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[27]_LDC_i_1/O, cell beep_play/count_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net beep_play/count_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[28]_LDC_i_1/O, cell beep_play/count_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net beep_play/count_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[29]_LDC_i_1/O, cell beep_play/count_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net beep_play/count_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[2]_LDC_i_1/O, cell beep_play/count_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net beep_play/count_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[30]_LDC_i_1/O, cell beep_play/count_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net beep_play/count_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[3]_LDC_i_1/O, cell beep_play/count_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net beep_play/count_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[4]_LDC_i_1/O, cell beep_play/count_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net beep_play/count_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[5]_LDC_i_1/O, cell beep_play/count_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net beep_play/count_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[6]_LDC_i_1/O, cell beep_play/count_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net beep_play/count_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[7]_LDC_i_1/O, cell beep_play/count_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net beep_play/count_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[8]_LDC_i_1/O, cell beep_play/count_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net beep_play/count_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin beep_play/count_reg[9]_LDC_i_1/O, cell beep_play/count_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


