Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri May 11 15:25:59 2018
| Host         : DESKTOP-DHRBTQ5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pwm_generator_control_sets_placed.rpt
| Design       : pwm_generator
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      5 |            1 |
|      8 |            2 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            7 |
| No           | No                    | Yes                    |              14 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              48 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------+------------------+------------------+----------------+
|  clk_BUFG      |                    | g_rst_IBUF       |                1 |              2 |
| ~Clk_IBUF_BUFG |                    |                  |                2 |              2 |
|  clk_BUFG      |                    |                  |                1 |              5 |
| ~clk_BUFG      |                    |                  |                2 |              8 |
|  Clk_IBUF_BUFG |                    |                  |                2 |              8 |
|  Clk_IBUF_BUFG |                    | clk_BUFG         |                3 |             12 |
|  clk_BUFG      | average_mem/p_0_in |                  |               13 |             48 |
+----------------+--------------------+------------------+------------------+----------------+


