// Seed: 2974992335
`resetall
module module_0 (
    input  logic id_0
    , id_2,
    output logic id_1
);
  logic id_3;
  assign #1 id_3 = 1;
  type_9(
      1 ^ id_1, 1, id_2
  );
  tri id_4;
  assign id_2 = {1 == id_4[1]{id_0}};
  tri0 id_5;
  assign id_5[1] = 1;
endmodule
