// Seed: 3661103983
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2 = 1;
  reg   id_3;
  initial begin
    id_3 = "" - 1;
    if (1) id_3 <= id_2 - 1;
  end
endmodule
