Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jul  5 15:37:38 2025
| Host         : everlasting running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (6102)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (6102)
---------------------------------
 There are 6102 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.578      -69.760                    467                15029        0.021        0.000                      0                15013        3.000        0.000                       0                  6591  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_in                                                                                      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 9.837}      19.674          50.828          
  clkfbout_clk_wiz_0                                                                        {0.000 25.000}     50.000          20.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                      {0.000 9.837}      19.674          50.828          
  clkfbout_clk_wiz_0_1                                                                      {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             -0.578      -69.760                    467                13641        0.160        0.000                      0                13641        8.587        0.000                       0                  6104  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         47.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.165        0.000                      0                  928        0.080        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           -0.575      -68.391                    460                13641        0.160        0.000                      0                13641        8.587        0.000                       0                  6104  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.588        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               -0.578      -69.760                    467                13641        0.021        0.000                      0                13641  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.164        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.164        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             -0.578      -69.760                    467                13641        0.021        0.000                      0                13641  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0_1                                                                             31.588        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               11.199        0.000                      0                  344        0.336        0.000                      0                  344  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               11.199        0.000                      0                  344        0.197        0.000                      0                  344  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             11.199        0.000                      0                  344        0.197        0.000                      0                  344  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                             11.202        0.000                      0                  344        0.336        0.000                      0                  344  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.844        0.000                      0                  100        0.318        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          467  Failing Endpoints,  Worst Slack       -0.578ns,  Total Violation      -69.760ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[44][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.802ns  (logic 5.826ns (29.421%)  route 13.976ns (70.579%))
  Logic Levels:           23  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.127 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.555    -0.957    cpu_3/dp/pcreg/clk_out1
    SLICE_X47Y53         FDCE                                         r  cpu_3/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  cpu_3/dp/pcreg/q_reg[2]/Q
                         net (fo=27, routed)          1.341     0.840    ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X50Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=6, routed)           0.727     1.691    cpu_3/dp/rf/spo[1]
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.815 r  cpu_3/dp/rf/rf_reg_r2_0_15_0_5_i_3__2/O
                         net (fo=37, routed)          1.272     3.087    cpu_3/dp/rf/rf_reg_r2_0_15_6_11/ADDRB1
    SLICE_X52Y52         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.239 r  cpu_3/dp/rf/rf_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.777     4.016    cpu_3/dp/rf/rd20[8]
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.348     4.364 r  cpu_3/dp/rf/mul_i_159__2/O
                         net (fo=42, routed)          0.746     5.110    cpu_3/dp/rf/rf_reg_r2_0_15_6_11_2
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.124     5.234 r  cpu_3/dp/rf/mul_i_266__2/O
                         net (fo=4, routed)           0.740     5.974    cpu_3/dp/rf/mul_i_266__2_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.098 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=4, routed)           1.048     7.146    cpu_3/dp/rf/mul_i_194__2_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.270 r  cpu_3/dp/rf/mul_i_95__2/O
                         net (fo=1, routed)           0.688     7.959    cpu_3/dp/rf/mul_i_95__2_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.083 r  cpu_3/dp/rf/mul_i_29__2/O
                         net (fo=36, routed)          0.761     8.844    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[3]
    SLICE_X56Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.968 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.968    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.546 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.589    10.134    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.301    10.435 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.435    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.833 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.055 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.603    11.658    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.299    11.957 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2/O
                         net (fo=1, routed)           0.000    11.957    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.337 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.337    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.556 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.533    13.089    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X53Y56         LUT2 (Prop_lut2_I0_O)        0.295    13.384 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.384    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.631 f  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.512    14.142    cpu_3/dp/alu_u/MUL_Result[8]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.299    14.441 f  cpu_3/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__1/O
                         net (fo=14, routed)          0.000    14.441    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_4__2
    SLICE_X51Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    14.658 f  cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_18__1/O
                         net (fo=21, routed)          1.070    15.729    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_48__1
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299    16.028 r  cpu_3/dp/rf/RAM_reg[44][15]_i_16/O
                         net (fo=18, routed)          1.238    17.265    cpu_3/dp/rf/RAM_reg[44][15]_i_24_0
    SLICE_X14Y42         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  cpu_3/dp/rf/RAM_reg[44][15]_i_6/O
                         net (fo=1, routed)           0.508    17.897    cpu_2/c/cl/flagreg0/RAM_reg_reg[44][15]_2
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.021 r  cpu_2/c/cl/flagreg0/RAM_reg[44][15]_i_1/O
                         net (fo=16, routed)          0.824    18.845    dm/RAM_reg_reg[44][15]_0[0]
    SLICE_X15Y39         FDRE                                         r  dm/RAM_reg_reg[44][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.448    18.127    dm/clk_out1
    SLICE_X15Y39         FDRE                                         r  dm/RAM_reg_reg[44][7]/C
                         clock pessimism              0.484    18.611    
                         clock uncertainty           -0.138    18.472    
    SLICE_X15Y39         FDRE (Setup_fdre_C_CE)      -0.205    18.267    dm/RAM_reg_reg[44][7]
  -------------------------------------------------------------------
                         required time                         18.267    
                         arrival time                         -18.845    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.480ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[44][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.741ns  (logic 5.826ns (29.512%)  route 13.915ns (70.488%))
  Logic Levels:           23  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.128 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.555    -0.957    cpu_3/dp/pcreg/clk_out1
    SLICE_X47Y53         FDCE                                         r  cpu_3/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  cpu_3/dp/pcreg/q_reg[2]/Q
                         net (fo=27, routed)          1.341     0.840    ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X50Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=6, routed)           0.727     1.691    cpu_3/dp/rf/spo[1]
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.815 r  cpu_3/dp/rf/rf_reg_r2_0_15_0_5_i_3__2/O
                         net (fo=37, routed)          1.272     3.087    cpu_3/dp/rf/rf_reg_r2_0_15_6_11/ADDRB1
    SLICE_X52Y52         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.239 r  cpu_3/dp/rf/rf_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.777     4.016    cpu_3/dp/rf/rd20[8]
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.348     4.364 r  cpu_3/dp/rf/mul_i_159__2/O
                         net (fo=42, routed)          0.746     5.110    cpu_3/dp/rf/rf_reg_r2_0_15_6_11_2
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.124     5.234 r  cpu_3/dp/rf/mul_i_266__2/O
                         net (fo=4, routed)           0.740     5.974    cpu_3/dp/rf/mul_i_266__2_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.098 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=4, routed)           1.048     7.146    cpu_3/dp/rf/mul_i_194__2_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.270 r  cpu_3/dp/rf/mul_i_95__2/O
                         net (fo=1, routed)           0.688     7.959    cpu_3/dp/rf/mul_i_95__2_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.083 r  cpu_3/dp/rf/mul_i_29__2/O
                         net (fo=36, routed)          0.761     8.844    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[3]
    SLICE_X56Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.968 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.968    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.546 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.589    10.134    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.301    10.435 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.435    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.833 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.055 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.603    11.658    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.299    11.957 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2/O
                         net (fo=1, routed)           0.000    11.957    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.337 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.337    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.556 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.533    13.089    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X53Y56         LUT2 (Prop_lut2_I0_O)        0.295    13.384 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.384    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.631 f  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.512    14.142    cpu_3/dp/alu_u/MUL_Result[8]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.299    14.441 f  cpu_3/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__1/O
                         net (fo=14, routed)          0.000    14.441    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_4__2
    SLICE_X51Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    14.658 f  cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_18__1/O
                         net (fo=21, routed)          1.070    15.729    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_48__1
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299    16.028 r  cpu_3/dp/rf/RAM_reg[44][15]_i_16/O
                         net (fo=18, routed)          1.238    17.265    cpu_3/dp/rf/RAM_reg[44][15]_i_24_0
    SLICE_X14Y42         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  cpu_3/dp/rf/RAM_reg[44][15]_i_6/O
                         net (fo=1, routed)           0.508    17.897    cpu_2/c/cl/flagreg0/RAM_reg_reg[44][15]_2
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.021 r  cpu_2/c/cl/flagreg0/RAM_reg[44][15]_i_1/O
                         net (fo=16, routed)          0.763    18.784    dm/RAM_reg_reg[44][15]_0[0]
    SLICE_X14Y42         FDRE                                         r  dm/RAM_reg_reg[44][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.449    18.128    dm/clk_out1
    SLICE_X14Y42         FDRE                                         r  dm/RAM_reg_reg[44][13]/C
                         clock pessimism              0.484    18.612    
                         clock uncertainty           -0.138    18.473    
    SLICE_X14Y42         FDRE (Setup_fdre_C_CE)      -0.169    18.304    dm/RAM_reg_reg[44][13]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -18.784    
  -------------------------------------------------------------------
                         slack                                 -0.480    

Slack (VIOLATED) :        -0.423ns  (required time - arrival time)
  Source:                 cpu_1/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[35][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.637ns  (logic 8.253ns (42.028%)  route 11.384ns (57.972%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.113 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.551    -0.961    cpu_1/dp/pcreg/clk_out1
    SLICE_X54Y66         FDCE                                         r  cpu_1/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518    -0.443 f  cpu_1/dp/pcreg/q_reg[2]/Q
                         net (fo=28, routed)          0.637     0.194    cpu_1/dp/pcreg/DI[0]
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.124     0.318 r  cpu_1/dp/pcreg/mul_i_225__1/O
                         net (fo=1, routed)           0.000     0.318    cpu_1/dp/pcreg/mul_i_225__1_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.868 r  cpu_1/dp/pcreg/mul_i_118__0/CO[3]
                         net (fo=1, routed)           0.000     0.868    cpu_1/dp/pcreg/mul_i_118__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.982 r  cpu_1/dp/pcreg/mul_i_117__0/CO[3]
                         net (fo=1, routed)           0.000     0.982    cpu_1/dp/pcreg/mul_i_117__0_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.204 r  cpu_1/dp/pcreg/mul_i_116__0/O[0]
                         net (fo=1, routed)           0.463     1.667    cpu_1/dp/alu_u/a[8]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.498 r  cpu_1/dp/alu_u/mul_i_35__0/CO[3]
                         net (fo=1, routed)           0.000     2.498    cpu_1/dp/alu_u/mul_i_35__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.612 r  cpu_1/dp/alu_u/mul_i_33__0/CO[3]
                         net (fo=1, routed)           0.000     2.612    cpu_1/dp/alu_u/mul_i_33__0_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.726 r  cpu_1/dp/alu_u/sum_carry__3_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.726    cpu_1/dp/pcreg/CO[0]
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.039 r  cpu_1/dp/pcreg/sum_carry__4_i_9__0/O[3]
                         net (fo=8, routed)           0.843     3.882    cpu_1/dp/rf/r15[23]
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.306     4.188 r  cpu_1/dp/rf/mul_i_315__0/O
                         net (fo=6, routed)           0.658     4.847    cpu_1/dp/rf/mul_i_315__0_n_0
    SLICE_X58Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.971 r  cpu_1/dp/rf/mul_i_266__0/O
                         net (fo=4, routed)           0.827     5.798    cpu_1/dp/rf/mul_i_266__0_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.922 r  cpu_1/dp/rf/mul_i_208__0/O
                         net (fo=4, routed)           0.999     6.921    cpu_1/dp/rf/mul_i_208__0_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  cpu_1/dp/rf/mul_i_105__0/O
                         net (fo=1, routed)           0.555     7.600    cpu_1/dp/rf/mul_i_105__0_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.724 r  cpu_1/dp/rf/mul_i_31__0/O
                         net (fo=36, routed)          0.608     8.332    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X50Y63         LUT4 (Prop_lut4_I2_O)        0.124     8.456 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     8.456    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.989 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.312 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.416     9.728    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X51Y63         LUT2 (Prop_lut2_I0_O)        0.306    10.034 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    10.034    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.435 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.435    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.769 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.461    11.230    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X49Y64         LUT2 (Prop_lut2_I0_O)        0.303    11.533 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.533    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.934 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    11.934    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.156 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.406    12.563    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.299    12.862 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    12.862    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.109 f  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.634    13.743    cpu_1/dp/alu_u/MUL_Result[8]
    SLICE_X46Y59         LUT6 (Prop_lut6_I3_O)        0.299    14.042 f  cpu_1/dp/alu_u/rf_reg_r1_0_15_6_11_i_48/O
                         net (fo=14, routed)          0.000    14.042    cpu_1/dp/rf/rf_reg_r1_0_15_6_11_i_4__0
    SLICE_X46Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    14.256 f  cpu_1/dp/rf/rf_reg_r1_0_15_6_11_i_18/O
                         net (fo=21, routed)          1.335    15.591    cpu_1/dp/rf/rf_reg_r1_0_15_6_11_i_48
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.297    15.888 r  cpu_1/dp/rf/RAM_reg[35][15]_i_18/O
                         net (fo=17, routed)          1.058    16.946    cpu_3/dp/rf/RAM_reg_reg[35][15]_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I2_O)        0.124    17.070 r  cpu_3/dp/rf/RAM_reg[35][15]_i_6/O
                         net (fo=1, routed)           0.799    17.869    cpu_2/c/cl/flagreg0/RAM_reg_reg[35][15]_2
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124    17.993 r  cpu_2/c/cl/flagreg0/RAM_reg[35][15]_i_1/O
                         net (fo=16, routed)          0.683    18.676    dm/RAM_reg_reg[35][15]_7[0]
    SLICE_X32Y30         FDRE                                         r  dm/RAM_reg_reg[35][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.434    18.113    dm/clk_out1
    SLICE_X32Y30         FDRE                                         r  dm/RAM_reg_reg[35][2]/C
                         clock pessimism              0.484    18.597    
                         clock uncertainty           -0.138    18.458    
    SLICE_X32Y30         FDRE (Setup_fdre_C_CE)      -0.205    18.253    dm/RAM_reg_reg[35][2]
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                         -18.676    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[23][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.722ns  (logic 5.526ns (28.020%)  route 14.196ns (71.980%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.192 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          1.449    15.934    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  cpu_5/dp/rf/RAM_reg[23][15]_i_14/O
                         net (fo=1, routed)           0.309    16.367    cpu_5/dp/rf/RAM_reg[23][15]_i_14_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    16.491 r  cpu_5/dp/rf/RAM_reg[23][15]_i_4/O
                         net (fo=18, routed)          1.436    17.927    cpu_2/c/cl/flagreg0/RAM_reg_reg[23][15]_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.051 r  cpu_2/c/cl/flagreg0/RAM_reg[23][15]_i_1/O
                         net (fo=16, routed)          0.699    18.750    dm/RAM_reg_reg[23][15]_0[0]
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.513    18.192    dm/clk_out1
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][0]/C
                         clock pessimism              0.484    18.676    
                         clock uncertainty           -0.138    18.537    
    SLICE_X59Y36         FDRE (Setup_fdre_C_CE)      -0.205    18.332    dm/RAM_reg_reg[23][0]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -18.750    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[23][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.722ns  (logic 5.526ns (28.020%)  route 14.196ns (71.980%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.192 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          1.449    15.934    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  cpu_5/dp/rf/RAM_reg[23][15]_i_14/O
                         net (fo=1, routed)           0.309    16.367    cpu_5/dp/rf/RAM_reg[23][15]_i_14_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    16.491 r  cpu_5/dp/rf/RAM_reg[23][15]_i_4/O
                         net (fo=18, routed)          1.436    17.927    cpu_2/c/cl/flagreg0/RAM_reg_reg[23][15]_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.051 r  cpu_2/c/cl/flagreg0/RAM_reg[23][15]_i_1/O
                         net (fo=16, routed)          0.699    18.750    dm/RAM_reg_reg[23][15]_0[0]
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.513    18.192    dm/clk_out1
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][4]/C
                         clock pessimism              0.484    18.676    
                         clock uncertainty           -0.138    18.537    
    SLICE_X59Y36         FDRE (Setup_fdre_C_CE)      -0.205    18.332    dm/RAM_reg_reg[23][4]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -18.750    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[34][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 5.794ns (29.384%)  route 13.924ns (70.616%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.197 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          0.000    14.485    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    14.702 f  cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_18__3/O
                         net (fo=21, routed)          1.378    16.080    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_48__3
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.299    16.379 r  cpu_5/dp/rf/RAM_reg[34][15]_i_4/O
                         net (fo=18, routed)          1.506    17.885    cpu_2/c/cl/flagreg0/RAM_reg_reg[34][15]_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.009 r  cpu_2/c/cl/flagreg0/RAM_reg[34][15]_i_1/O
                         net (fo=16, routed)          0.738    18.747    dm/RAM_reg_reg[34][15]_0[0]
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.518    18.197    dm/clk_out1
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][0]/C
                         clock pessimism              0.484    18.681    
                         clock uncertainty           -0.138    18.542    
    SLICE_X58Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.337    dm/RAM_reg_reg[34][0]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[34][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 5.794ns (29.384%)  route 13.924ns (70.616%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.197 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          0.000    14.485    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    14.702 f  cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_18__3/O
                         net (fo=21, routed)          1.378    16.080    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_48__3
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.299    16.379 r  cpu_5/dp/rf/RAM_reg[34][15]_i_4/O
                         net (fo=18, routed)          1.506    17.885    cpu_2/c/cl/flagreg0/RAM_reg_reg[34][15]_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.009 r  cpu_2/c/cl/flagreg0/RAM_reg[34][15]_i_1/O
                         net (fo=16, routed)          0.738    18.747    dm/RAM_reg_reg[34][15]_0[0]
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.518    18.197    dm/clk_out1
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][11]/C
                         clock pessimism              0.484    18.681    
                         clock uncertainty           -0.138    18.542    
    SLICE_X58Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.337    dm/RAM_reg_reg[34][11]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[34][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 5.794ns (29.384%)  route 13.924ns (70.616%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.197 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          0.000    14.485    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    14.702 f  cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_18__3/O
                         net (fo=21, routed)          1.378    16.080    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_48__3
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.299    16.379 r  cpu_5/dp/rf/RAM_reg[34][15]_i_4/O
                         net (fo=18, routed)          1.506    17.885    cpu_2/c/cl/flagreg0/RAM_reg_reg[34][15]_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.009 r  cpu_2/c/cl/flagreg0/RAM_reg[34][15]_i_1/O
                         net (fo=16, routed)          0.738    18.747    dm/RAM_reg_reg[34][15]_0[0]
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.518    18.197    dm/clk_out1
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][6]/C
                         clock pessimism              0.484    18.681    
                         clock uncertainty           -0.138    18.542    
    SLICE_X58Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.337    dm/RAM_reg_reg[34][6]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.400ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.639ns  (logic 8.653ns (44.060%)  route 10.986ns (55.940%))
  Logic Levels:           28  (CARRY4=15 LUT2=4 LUT3=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.118 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.558    -0.954    cpu_7/dp/pcreg/clk_out1
    SLICE_X53Y20         FDCE                                         r  cpu_7/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  cpu_7/dp/pcreg/q_reg[5]/Q
                         net (fo=29, routed)          0.745     0.248    cpu_7/dp/pcreg/PC_7[2]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.885 r  cpu_7/dp/pcreg/mul_i_102__6/CO[3]
                         net (fo=1, routed)           0.000     0.885    cpu_7/dp/pcreg/mul_i_102__6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.002 r  cpu_7/dp/pcreg/mul_i_101__6/CO[3]
                         net (fo=1, routed)           0.000     1.002    cpu_7/dp/pcreg/mul_i_101__6_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.119 r  cpu_7/dp/pcreg/mul_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.119    cpu_7/dp/pcreg/mul_i_98_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.434 r  cpu_7/dp/pcreg/sum_carry__3_i_13__6/O[3]
                         net (fo=1, routed)           0.640     2.074    cpu_7/dp/pcreg/a[20]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     2.782 r  cpu_7/dp/pcreg/sum_carry__3_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     2.782    cpu_7/dp/alu_u/sum_carry__4_i_3__6[0]
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.896 r  cpu_7/dp/alu_u/sum_carry__4_i_9__6/CO[3]
                         net (fo=1, routed)           0.009     2.905    cpu_7/dp/pcreg/sum_carry__5_i_3__6[0]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  cpu_7/dp/pcreg/sum_carry__5_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     3.019    cpu_7/c/cl/flagreg0/CO[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  cpu_7/c/cl/flagreg0/sum_carry__6_i_8__6/O[1]
                         net (fo=6, routed)           1.008     4.361    cpu_7/dp/rf/O[1]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.303     4.664 r  cpu_7/dp/rf/sum_carry__6_i_14__6/O
                         net (fo=7, routed)           0.572     5.236    cpu_7/dp/rf/sum_carry__6_i_14__6_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.360 r  cpu_7/dp/rf/mul_i_240__6/O
                         net (fo=2, routed)           0.458     5.817    cpu_7/dp/rf/mul_i_240__6_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.941 r  cpu_7/dp/rf/mul_i_222__6/O
                         net (fo=2, routed)           0.315     6.256    cpu_7/dp/rf/mul_i_222__6_n_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.380 r  cpu_7/dp/rf/mul_i_125__6/O
                         net (fo=2, routed)           0.682     7.062    cpu_7/dp/rf/mul_i_125__6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  cpu_7/dp/rf/mul_i_51__6/O
                         net (fo=1, routed)           0.735     7.921    cpu_7/dp/rf/mul_i_51__6_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.045 r  cpu_7/dp/rf/mul_i_20__6/O
                         net (fo=23, routed)          1.346     9.391    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[12]
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     9.515 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.515    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.155 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.598    10.753    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[3]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.306    11.059 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_3/O
                         net (fo=1, routed)           0.000    11.059    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_3_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.609 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry/CO[3]
                         net (fo=1, routed)           0.009    11.618    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.931 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/O[3]
                         net (fo=1, routed)           0.995    12.926    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[7]
    SLICE_X50Y31         LUT2 (Prop_lut2_I1_O)        0.306    13.232 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.232    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.765 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.765    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.088 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[1]
                         net (fo=3, routed)           0.719    14.807    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[13]
    SLICE_X51Y29         LUT2 (Prop_lut2_I1_O)        0.306    15.113 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4/O
                         net (fo=1, routed)           0.000    15.113    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.663 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.663    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.976 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.457    16.433    cpu_7/dp/alu_u/MUL_Result[31]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.306    16.739 f  cpu_7/dp/alu_u/q[1]_i_4__22/O
                         net (fo=1, routed)           0.306    17.045    cpu_7/dp/alu_u/q[1]_i_4__22_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.169 r  cpu_7/dp/alu_u/q[1]_i_2__15/O
                         net (fo=3, routed)           0.579    17.748    cpu_7/dp/alu_u/q[1]_i_6__14
    SLICE_X58Y27         LUT2 (Prop_lut2_I1_O)        0.124    17.872 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_1__6/O
                         net (fo=2, routed)           0.813    18.685    cpu_7/dp/rf/rf_reg_r2_0_15_30_31/DIA1
    SLICE_X56Y22         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.439    18.118    cpu_7/dp/rf/rf_reg_r2_0_15_30_31/WCLK
    SLICE_X56Y22         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.564    18.682    
                         clock uncertainty           -0.138    18.543    
    SLICE_X56Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.285    cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.285    
                         arrival time                         -18.685    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.392ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.790ns  (logic 8.317ns (42.026%)  route 11.473ns (57.974%))
  Logic Levels:           28  (CARRY4=15 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.180 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.558    -0.954    cpu_7/dp/pcreg/clk_out1
    SLICE_X53Y20         FDCE                                         r  cpu_7/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  cpu_7/dp/pcreg/q_reg[5]/Q
                         net (fo=29, routed)          0.745     0.248    cpu_7/dp/pcreg/PC_7[2]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.885 r  cpu_7/dp/pcreg/mul_i_102__6/CO[3]
                         net (fo=1, routed)           0.000     0.885    cpu_7/dp/pcreg/mul_i_102__6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.002 r  cpu_7/dp/pcreg/mul_i_101__6/CO[3]
                         net (fo=1, routed)           0.000     1.002    cpu_7/dp/pcreg/mul_i_101__6_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.119 r  cpu_7/dp/pcreg/mul_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.119    cpu_7/dp/pcreg/mul_i_98_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.434 r  cpu_7/dp/pcreg/sum_carry__3_i_13__6/O[3]
                         net (fo=1, routed)           0.640     2.074    cpu_7/dp/pcreg/a[20]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     2.782 r  cpu_7/dp/pcreg/sum_carry__3_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     2.782    cpu_7/dp/alu_u/sum_carry__4_i_3__6[0]
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.896 r  cpu_7/dp/alu_u/sum_carry__4_i_9__6/CO[3]
                         net (fo=1, routed)           0.009     2.905    cpu_7/dp/pcreg/sum_carry__5_i_3__6[0]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  cpu_7/dp/pcreg/sum_carry__5_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     3.019    cpu_7/c/cl/flagreg0/CO[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  cpu_7/c/cl/flagreg0/sum_carry__6_i_8__6/O[1]
                         net (fo=6, routed)           1.008     4.361    cpu_7/dp/rf/O[1]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.303     4.664 r  cpu_7/dp/rf/sum_carry__6_i_14__6/O
                         net (fo=7, routed)           0.572     5.236    cpu_7/dp/rf/sum_carry__6_i_14__6_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.360 r  cpu_7/dp/rf/mul_i_240__6/O
                         net (fo=2, routed)           0.458     5.817    cpu_7/dp/rf/mul_i_240__6_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.941 r  cpu_7/dp/rf/mul_i_222__6/O
                         net (fo=2, routed)           0.315     6.256    cpu_7/dp/rf/mul_i_222__6_n_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.380 r  cpu_7/dp/rf/mul_i_125__6/O
                         net (fo=2, routed)           0.682     7.062    cpu_7/dp/rf/mul_i_125__6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  cpu_7/dp/rf/mul_i_51__6/O
                         net (fo=1, routed)           0.735     7.921    cpu_7/dp/rf/mul_i_51__6_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.045 r  cpu_7/dp/rf/mul_i_20__6/O
                         net (fo=23, routed)          1.574     9.620    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.124     9.744 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.744    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig59_out
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.276 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.276    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[6]_7
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.589 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.587    11.176    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[11]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.306    11.482 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.482    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_i_3_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.032 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.032    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.366 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__2/O[1]
                         net (fo=4, routed)           1.041    13.406    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[13]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.303    13.709 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    13.709    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.085    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.304 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[0]
                         net (fo=3, routed)           0.727    15.032    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[16]
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.295    15.327 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.327    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.907 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[2]
                         net (fo=1, routed)           0.651    16.558    cpu_7/dp/alu_u/MUL_Result[30]
    SLICE_X56Y28         LUT5 (Prop_lut5_I1_O)        0.302    16.860 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_4__6/O
                         net (fo=1, routed)           0.496    17.356    cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_4__6_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.480 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__6/O
                         net (fo=3, routed)           0.369    17.849    cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__6_n_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    17.973 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_2__6/O
                         net (fo=2, routed)           0.864    18.837    cpu_7/dp/rf/rf_reg_r1_0_15_30_31/DIA0
    SLICE_X60Y24         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.501    18.180    cpu_7/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X60Y24         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA/CLK
                         clock pessimism              0.564    18.744    
                         clock uncertainty           -0.138    18.605    
    SLICE_X60Y24         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    18.444    cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         18.444    
                         arrival time                         -18.837    
  -------------------------------------------------------------------
                         slack                                 -0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.800%)  route 0.174ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X44Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/Q
                         net (fo=1, routed)           0.174    -0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X42Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.833    -0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.274    -0.582    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.592    -0.589    <hidden>
    SLICE_X1Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  <hidden>
                         net (fo=1, routed)           0.116    -0.332    <hidden>
    SLICE_X1Y10          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.864    -0.826    <hidden>
    SLICE_X1Y10          FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.075    -0.497    <hidden>
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.554    -0.627    <hidden>
    SLICE_X32Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  <hidden>
                         net (fo=1, routed)           0.085    -0.401    <hidden>
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.356 r  <hidden>
                         net (fo=1, routed)           0.000    -0.356    <hidden>
    SLICE_X33Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.821    -0.869    <hidden>
    SLICE_X33Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.614    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.092    -0.522    <hidden>
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.585    -0.596    <hidden>
    SLICE_X4Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  <hidden>
                         net (fo=1, routed)           0.085    -0.370    <hidden>
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  <hidden>
                         net (fo=1, routed)           0.000    -0.325    <hidden>
    SLICE_X5Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.854    -0.836    <hidden>
    SLICE_X5Y19          FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.583    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.092    -0.491    <hidden>
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.562    -0.619    <hidden>
    SLICE_X48Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=1, routed)           0.085    -0.393    <hidden>
    SLICE_X49Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.348 r  <hidden>
                         net (fo=1, routed)           0.000    -0.348    <hidden>
    SLICE_X49Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.831    -0.859    <hidden>
    SLICE_X49Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.606    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.092    -0.514    <hidden>
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.592    -0.589    <hidden>
    SLICE_X5Y9           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  <hidden>
                         net (fo=1, routed)           0.112    -0.336    <hidden>
    SLICE_X5Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.863    -0.827    <hidden>
    SLICE_X5Y8           FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.071    -0.502    <hidden>
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.559    -0.622    <hidden>
    SLICE_X28Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  <hidden>
                         net (fo=1, routed)           0.087    -0.395    <hidden>
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  <hidden>
                         net (fo=1, routed)           0.000    -0.350    <hidden>
    SLICE_X29Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.828    -0.862    <hidden>
    SLICE_X29Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.609    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.092    -0.517    <hidden>
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.562    -0.619    <hidden>
    SLICE_X32Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=1, routed)           0.087    -0.392    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.045    -0.347 r  <hidden>
                         net (fo=1, routed)           0.000    -0.347    <hidden>
    SLICE_X33Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.831    -0.859    <hidden>
    SLICE_X33Y8          FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.606    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.092    -0.514    <hidden>
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.563    -0.618    <hidden>
    SLICE_X28Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.087    -0.391    <hidden>
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.045    -0.346 r  <hidden>
                         net (fo=1, routed)           0.000    -0.346    <hidden>
    SLICE_X29Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.833    -0.857    <hidden>
    SLICE_X29Y3          FDRE                                         r  <hidden>
                         clock pessimism              0.251    -0.605    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.092    -0.513    <hidden>
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.560    -0.621    <hidden>
    SLICE_X44Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  <hidden>
                         net (fo=1, routed)           0.086    -0.395    <hidden>
    SLICE_X45Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.350 r  <hidden>
                         net (fo=1, routed)           0.000    -0.350    <hidden>
    SLICE_X45Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.829    -0.861    <hidden>
    SLICE_X45Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.608    
    SLICE_X45Y13         FDRE (Hold_fdre_C_D)         0.091    -0.517    <hidden>
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 9.837 }
Period(ns):         19.674
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         19.674      16.730     RAMB18_X1Y6      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         19.674      16.730     RAMB18_X1Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.674      16.730     RAMB36_X1Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         19.674      16.730     RAMB36_X1Y2      <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         19.674      17.519     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.674      18.425     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         19.674      18.674     SLICE_X15Y4      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.674      18.674     SLICE_X15Y0      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.674      18.674     SLICE_X15Y0      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.674      18.674     SLICE_X15Y0      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.674      193.686    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X56Y71     cpu_1/dp/rf/rf_reg_r1_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X56Y71     cpu_1/dp/rf/rf_reg_r1_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y23     cpu_0/dp/rf/rf_reg_r2_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y23     cpu_0/dp/rf/rf_reg_r2_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y23     cpu_0/dp/rf/rf_reg_r2_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.836ns (26.859%)  route 5.000ns (73.141%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.095 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.743     5.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.297     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.969     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.288     8.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I1_O)        0.154     8.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.000     9.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.327    10.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X6Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.326    36.421    
                         clock uncertainty           -0.035    36.386    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)        0.077    36.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.463    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                 26.165    

Slack (MET) :             26.260ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 1.836ns (27.423%)  route 4.859ns (72.577%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.095 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.743     5.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.297     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.969     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.288     8.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I1_O)        0.154     8.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.859     9.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I1_O)        0.327    10.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X7Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.326    36.421    
                         clock uncertainty           -0.035    36.386    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)        0.031    36.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.417    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                 26.260    

Slack (MET) :             26.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 1.836ns (27.553%)  route 4.828ns (72.447%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.095 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.743     5.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.297     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.969     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.288     8.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I1_O)        0.154     8.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.828     9.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I1_O)        0.327    10.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X7Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.326    36.421    
                         clock uncertainty           -0.035    36.386    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)        0.029    36.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.415    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                 26.289    

Slack (MET) :             26.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.836ns (27.719%)  route 4.788ns (72.281%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.095 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.743     5.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.297     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.969     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.288     8.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I1_O)        0.154     8.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.788     9.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.327    10.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X6Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.326    36.421    
                         clock uncertainty           -0.035    36.386    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)        0.081    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.467    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                 26.381    

Slack (MET) :             26.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 1.836ns (28.933%)  route 4.510ns (71.067%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.095 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.743     5.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.297     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.969     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.288     8.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I1_O)        0.154     8.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.510     9.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.327     9.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X6Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.326    36.421    
                         clock uncertainty           -0.035    36.386    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)        0.079    36.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.465    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                 26.657    

Slack (MET) :             26.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 1.836ns (28.979%)  route 4.500ns (71.021%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 36.095 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.743     5.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.297     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.969     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.288     8.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I1_O)        0.154     8.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.500     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.327     9.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X6Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.517    36.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.326    36.421    
                         clock uncertainty           -0.035    36.386    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)        0.079    36.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.465    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                 26.667    

Slack (MET) :             26.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.836ns (29.838%)  route 4.317ns (70.162%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 36.097 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.743     5.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.297     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.969     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.288     8.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I1_O)        0.154     8.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.317     9.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.327     9.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.615    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519    36.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.365    36.462    
                         clock uncertainty           -0.035    36.427    
    SLICE_X3Y4           FDRE (Setup_fdre_C_D)        0.031    36.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.458    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                 26.842    

Slack (MET) :             27.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.603ns (27.118%)  route 4.308ns (72.882%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 36.097 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.743     5.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.297     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.969     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.293     8.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.303     9.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     9.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519    36.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.365    36.462    
                         clock uncertainty           -0.035    36.427    
    SLICE_X3Y4           FDRE (Setup_fdre_C_D)        0.029    36.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 27.082    

Slack (MET) :             27.383ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 1.603ns (28.560%)  route 4.010ns (71.440%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 36.097 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.743     5.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.297     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.969     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.632     8.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     8.284 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.667     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519    36.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.365    36.462    
                         clock uncertainty           -0.035    36.427    
    SLICE_X3Y4           FDRE (Setup_fdre_C_D)        0.031    36.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.458    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 27.383    

Slack (MET) :             27.653ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.945ns (20.670%)  route 3.627ns (79.330%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.635     3.459    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y3           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.456     3.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124     4.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.834     5.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.825     6.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X10Y3          LUT4 (Prop_lut4_I1_O)        0.124     6.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.422     7.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I4_O)        0.117     7.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.691     8.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X9Y1           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X9Y1           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.326    36.355    
                         clock uncertainty           -0.035    36.320    
    SLICE_X9Y1           FDRE (Setup_fdre_C_R)       -0.636    35.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.684    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                 27.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.528%)  route 0.262ns (61.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.164     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.262     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.343     1.314    
    SLICE_X56Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.528%)  route 0.262ns (61.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.164     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.262     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.343     1.314    
    SLICE_X56Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.528%)  route 0.262ns (61.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.164     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.262     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.343     1.314    
    SLICE_X56Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.528%)  route 0.262ns (61.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.164     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.262     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.343     1.314    
    SLICE_X56Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.528%)  route 0.262ns (61.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.164     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.262     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.343     1.314    
    SLICE_X56Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.528%)  route 0.262ns (61.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.164     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.262     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.343     1.314    
    SLICE_X56Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.528%)  route 0.262ns (61.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.164     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.262     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.343     1.314    
    SLICE_X56Y2          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.528%)  route 0.262ns (61.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.164     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.262     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X56Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.343     1.314    
    SLICE_X56Y2          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.122     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X54Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X54Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.364     1.293    
    SLICE_X54Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X43Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.054     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[13]
    SLICE_X42Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X42Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism             -0.366     1.286    
    SLICE_X42Y3          FDRE (Hold_fdre_C_D)         0.076     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X9Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X9Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X9Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X9Y5     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X9Y5     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X9Y5     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X9Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X9Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X9Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          460  Failing Endpoints,  Worst Slack       -0.575ns,  Total Violation      -68.391ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[44][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.802ns  (logic 5.826ns (29.421%)  route 13.976ns (70.579%))
  Logic Levels:           23  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.127 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.555    -0.957    cpu_3/dp/pcreg/clk_out1
    SLICE_X47Y53         FDCE                                         r  cpu_3/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  cpu_3/dp/pcreg/q_reg[2]/Q
                         net (fo=27, routed)          1.341     0.840    ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X50Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=6, routed)           0.727     1.691    cpu_3/dp/rf/spo[1]
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.815 r  cpu_3/dp/rf/rf_reg_r2_0_15_0_5_i_3__2/O
                         net (fo=37, routed)          1.272     3.087    cpu_3/dp/rf/rf_reg_r2_0_15_6_11/ADDRB1
    SLICE_X52Y52         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.239 r  cpu_3/dp/rf/rf_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.777     4.016    cpu_3/dp/rf/rd20[8]
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.348     4.364 r  cpu_3/dp/rf/mul_i_159__2/O
                         net (fo=42, routed)          0.746     5.110    cpu_3/dp/rf/rf_reg_r2_0_15_6_11_2
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.124     5.234 r  cpu_3/dp/rf/mul_i_266__2/O
                         net (fo=4, routed)           0.740     5.974    cpu_3/dp/rf/mul_i_266__2_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.098 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=4, routed)           1.048     7.146    cpu_3/dp/rf/mul_i_194__2_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.270 r  cpu_3/dp/rf/mul_i_95__2/O
                         net (fo=1, routed)           0.688     7.959    cpu_3/dp/rf/mul_i_95__2_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.083 r  cpu_3/dp/rf/mul_i_29__2/O
                         net (fo=36, routed)          0.761     8.844    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[3]
    SLICE_X56Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.968 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.968    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.546 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.589    10.134    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.301    10.435 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.435    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.833 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.055 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.603    11.658    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.299    11.957 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2/O
                         net (fo=1, routed)           0.000    11.957    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.337 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.337    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.556 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.533    13.089    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X53Y56         LUT2 (Prop_lut2_I0_O)        0.295    13.384 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.384    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.631 f  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.512    14.142    cpu_3/dp/alu_u/MUL_Result[8]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.299    14.441 f  cpu_3/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__1/O
                         net (fo=14, routed)          0.000    14.441    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_4__2
    SLICE_X51Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    14.658 f  cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_18__1/O
                         net (fo=21, routed)          1.070    15.729    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_48__1
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299    16.028 r  cpu_3/dp/rf/RAM_reg[44][15]_i_16/O
                         net (fo=18, routed)          1.238    17.265    cpu_3/dp/rf/RAM_reg[44][15]_i_24_0
    SLICE_X14Y42         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  cpu_3/dp/rf/RAM_reg[44][15]_i_6/O
                         net (fo=1, routed)           0.508    17.897    cpu_2/c/cl/flagreg0/RAM_reg_reg[44][15]_2
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.021 r  cpu_2/c/cl/flagreg0/RAM_reg[44][15]_i_1/O
                         net (fo=16, routed)          0.824    18.845    dm/RAM_reg_reg[44][15]_0[0]
    SLICE_X15Y39         FDRE                                         r  dm/RAM_reg_reg[44][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.448    18.127    dm/clk_out1
    SLICE_X15Y39         FDRE                                         r  dm/RAM_reg_reg[44][7]/C
                         clock pessimism              0.484    18.611    
                         clock uncertainty           -0.135    18.475    
    SLICE_X15Y39         FDRE (Setup_fdre_C_CE)      -0.205    18.270    dm/RAM_reg_reg[44][7]
  -------------------------------------------------------------------
                         required time                         18.270    
                         arrival time                         -18.845    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.477ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[44][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.741ns  (logic 5.826ns (29.512%)  route 13.915ns (70.488%))
  Logic Levels:           23  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.128 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.555    -0.957    cpu_3/dp/pcreg/clk_out1
    SLICE_X47Y53         FDCE                                         r  cpu_3/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  cpu_3/dp/pcreg/q_reg[2]/Q
                         net (fo=27, routed)          1.341     0.840    ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X50Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=6, routed)           0.727     1.691    cpu_3/dp/rf/spo[1]
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.815 r  cpu_3/dp/rf/rf_reg_r2_0_15_0_5_i_3__2/O
                         net (fo=37, routed)          1.272     3.087    cpu_3/dp/rf/rf_reg_r2_0_15_6_11/ADDRB1
    SLICE_X52Y52         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.239 r  cpu_3/dp/rf/rf_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.777     4.016    cpu_3/dp/rf/rd20[8]
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.348     4.364 r  cpu_3/dp/rf/mul_i_159__2/O
                         net (fo=42, routed)          0.746     5.110    cpu_3/dp/rf/rf_reg_r2_0_15_6_11_2
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.124     5.234 r  cpu_3/dp/rf/mul_i_266__2/O
                         net (fo=4, routed)           0.740     5.974    cpu_3/dp/rf/mul_i_266__2_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.098 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=4, routed)           1.048     7.146    cpu_3/dp/rf/mul_i_194__2_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.270 r  cpu_3/dp/rf/mul_i_95__2/O
                         net (fo=1, routed)           0.688     7.959    cpu_3/dp/rf/mul_i_95__2_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.083 r  cpu_3/dp/rf/mul_i_29__2/O
                         net (fo=36, routed)          0.761     8.844    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[3]
    SLICE_X56Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.968 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.968    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.546 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.589    10.134    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.301    10.435 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.435    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.833 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.055 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.603    11.658    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.299    11.957 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2/O
                         net (fo=1, routed)           0.000    11.957    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.337 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.337    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.556 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.533    13.089    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X53Y56         LUT2 (Prop_lut2_I0_O)        0.295    13.384 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.384    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.631 f  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.512    14.142    cpu_3/dp/alu_u/MUL_Result[8]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.299    14.441 f  cpu_3/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__1/O
                         net (fo=14, routed)          0.000    14.441    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_4__2
    SLICE_X51Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    14.658 f  cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_18__1/O
                         net (fo=21, routed)          1.070    15.729    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_48__1
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299    16.028 r  cpu_3/dp/rf/RAM_reg[44][15]_i_16/O
                         net (fo=18, routed)          1.238    17.265    cpu_3/dp/rf/RAM_reg[44][15]_i_24_0
    SLICE_X14Y42         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  cpu_3/dp/rf/RAM_reg[44][15]_i_6/O
                         net (fo=1, routed)           0.508    17.897    cpu_2/c/cl/flagreg0/RAM_reg_reg[44][15]_2
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.021 r  cpu_2/c/cl/flagreg0/RAM_reg[44][15]_i_1/O
                         net (fo=16, routed)          0.763    18.784    dm/RAM_reg_reg[44][15]_0[0]
    SLICE_X14Y42         FDRE                                         r  dm/RAM_reg_reg[44][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.449    18.128    dm/clk_out1
    SLICE_X14Y42         FDRE                                         r  dm/RAM_reg_reg[44][13]/C
                         clock pessimism              0.484    18.612    
                         clock uncertainty           -0.135    18.476    
    SLICE_X14Y42         FDRE (Setup_fdre_C_CE)      -0.169    18.307    dm/RAM_reg_reg[44][13]
  -------------------------------------------------------------------
                         required time                         18.307    
                         arrival time                         -18.784    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.420ns  (required time - arrival time)
  Source:                 cpu_1/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[35][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.637ns  (logic 8.253ns (42.028%)  route 11.384ns (57.972%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.113 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.551    -0.961    cpu_1/dp/pcreg/clk_out1
    SLICE_X54Y66         FDCE                                         r  cpu_1/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518    -0.443 f  cpu_1/dp/pcreg/q_reg[2]/Q
                         net (fo=28, routed)          0.637     0.194    cpu_1/dp/pcreg/DI[0]
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.124     0.318 r  cpu_1/dp/pcreg/mul_i_225__1/O
                         net (fo=1, routed)           0.000     0.318    cpu_1/dp/pcreg/mul_i_225__1_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.868 r  cpu_1/dp/pcreg/mul_i_118__0/CO[3]
                         net (fo=1, routed)           0.000     0.868    cpu_1/dp/pcreg/mul_i_118__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.982 r  cpu_1/dp/pcreg/mul_i_117__0/CO[3]
                         net (fo=1, routed)           0.000     0.982    cpu_1/dp/pcreg/mul_i_117__0_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.204 r  cpu_1/dp/pcreg/mul_i_116__0/O[0]
                         net (fo=1, routed)           0.463     1.667    cpu_1/dp/alu_u/a[8]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.498 r  cpu_1/dp/alu_u/mul_i_35__0/CO[3]
                         net (fo=1, routed)           0.000     2.498    cpu_1/dp/alu_u/mul_i_35__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.612 r  cpu_1/dp/alu_u/mul_i_33__0/CO[3]
                         net (fo=1, routed)           0.000     2.612    cpu_1/dp/alu_u/mul_i_33__0_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.726 r  cpu_1/dp/alu_u/sum_carry__3_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.726    cpu_1/dp/pcreg/CO[0]
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.039 r  cpu_1/dp/pcreg/sum_carry__4_i_9__0/O[3]
                         net (fo=8, routed)           0.843     3.882    cpu_1/dp/rf/r15[23]
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.306     4.188 r  cpu_1/dp/rf/mul_i_315__0/O
                         net (fo=6, routed)           0.658     4.847    cpu_1/dp/rf/mul_i_315__0_n_0
    SLICE_X58Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.971 r  cpu_1/dp/rf/mul_i_266__0/O
                         net (fo=4, routed)           0.827     5.798    cpu_1/dp/rf/mul_i_266__0_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.922 r  cpu_1/dp/rf/mul_i_208__0/O
                         net (fo=4, routed)           0.999     6.921    cpu_1/dp/rf/mul_i_208__0_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  cpu_1/dp/rf/mul_i_105__0/O
                         net (fo=1, routed)           0.555     7.600    cpu_1/dp/rf/mul_i_105__0_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.724 r  cpu_1/dp/rf/mul_i_31__0/O
                         net (fo=36, routed)          0.608     8.332    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X50Y63         LUT4 (Prop_lut4_I2_O)        0.124     8.456 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     8.456    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.989 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.312 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.416     9.728    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X51Y63         LUT2 (Prop_lut2_I0_O)        0.306    10.034 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    10.034    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.435 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.435    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.769 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.461    11.230    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X49Y64         LUT2 (Prop_lut2_I0_O)        0.303    11.533 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.533    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.934 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    11.934    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.156 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.406    12.563    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.299    12.862 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    12.862    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.109 f  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.634    13.743    cpu_1/dp/alu_u/MUL_Result[8]
    SLICE_X46Y59         LUT6 (Prop_lut6_I3_O)        0.299    14.042 f  cpu_1/dp/alu_u/rf_reg_r1_0_15_6_11_i_48/O
                         net (fo=14, routed)          0.000    14.042    cpu_1/dp/rf/rf_reg_r1_0_15_6_11_i_4__0
    SLICE_X46Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    14.256 f  cpu_1/dp/rf/rf_reg_r1_0_15_6_11_i_18/O
                         net (fo=21, routed)          1.335    15.591    cpu_1/dp/rf/rf_reg_r1_0_15_6_11_i_48
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.297    15.888 r  cpu_1/dp/rf/RAM_reg[35][15]_i_18/O
                         net (fo=17, routed)          1.058    16.946    cpu_3/dp/rf/RAM_reg_reg[35][15]_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I2_O)        0.124    17.070 r  cpu_3/dp/rf/RAM_reg[35][15]_i_6/O
                         net (fo=1, routed)           0.799    17.869    cpu_2/c/cl/flagreg0/RAM_reg_reg[35][15]_2
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124    17.993 r  cpu_2/c/cl/flagreg0/RAM_reg[35][15]_i_1/O
                         net (fo=16, routed)          0.683    18.676    dm/RAM_reg_reg[35][15]_7[0]
    SLICE_X32Y30         FDRE                                         r  dm/RAM_reg_reg[35][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.434    18.113    dm/clk_out1
    SLICE_X32Y30         FDRE                                         r  dm/RAM_reg_reg[35][2]/C
                         clock pessimism              0.484    18.597    
                         clock uncertainty           -0.135    18.461    
    SLICE_X32Y30         FDRE (Setup_fdre_C_CE)      -0.205    18.256    dm/RAM_reg_reg[35][2]
  -------------------------------------------------------------------
                         required time                         18.256    
                         arrival time                         -18.676    
  -------------------------------------------------------------------
                         slack                                 -0.420    

Slack (VIOLATED) :        -0.415ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[23][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.722ns  (logic 5.526ns (28.020%)  route 14.196ns (71.980%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.192 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          1.449    15.934    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  cpu_5/dp/rf/RAM_reg[23][15]_i_14/O
                         net (fo=1, routed)           0.309    16.367    cpu_5/dp/rf/RAM_reg[23][15]_i_14_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    16.491 r  cpu_5/dp/rf/RAM_reg[23][15]_i_4/O
                         net (fo=18, routed)          1.436    17.927    cpu_2/c/cl/flagreg0/RAM_reg_reg[23][15]_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.051 r  cpu_2/c/cl/flagreg0/RAM_reg[23][15]_i_1/O
                         net (fo=16, routed)          0.699    18.750    dm/RAM_reg_reg[23][15]_0[0]
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.513    18.192    dm/clk_out1
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][0]/C
                         clock pessimism              0.484    18.676    
                         clock uncertainty           -0.135    18.540    
    SLICE_X59Y36         FDRE (Setup_fdre_C_CE)      -0.205    18.335    dm/RAM_reg_reg[23][0]
  -------------------------------------------------------------------
                         required time                         18.335    
                         arrival time                         -18.750    
  -------------------------------------------------------------------
                         slack                                 -0.415    

Slack (VIOLATED) :        -0.415ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[23][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.722ns  (logic 5.526ns (28.020%)  route 14.196ns (71.980%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.192 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          1.449    15.934    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  cpu_5/dp/rf/RAM_reg[23][15]_i_14/O
                         net (fo=1, routed)           0.309    16.367    cpu_5/dp/rf/RAM_reg[23][15]_i_14_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    16.491 r  cpu_5/dp/rf/RAM_reg[23][15]_i_4/O
                         net (fo=18, routed)          1.436    17.927    cpu_2/c/cl/flagreg0/RAM_reg_reg[23][15]_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.051 r  cpu_2/c/cl/flagreg0/RAM_reg[23][15]_i_1/O
                         net (fo=16, routed)          0.699    18.750    dm/RAM_reg_reg[23][15]_0[0]
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.513    18.192    dm/clk_out1
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][4]/C
                         clock pessimism              0.484    18.676    
                         clock uncertainty           -0.135    18.540    
    SLICE_X59Y36         FDRE (Setup_fdre_C_CE)      -0.205    18.335    dm/RAM_reg_reg[23][4]
  -------------------------------------------------------------------
                         required time                         18.335    
                         arrival time                         -18.750    
  -------------------------------------------------------------------
                         slack                                 -0.415    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[34][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 5.794ns (29.384%)  route 13.924ns (70.616%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.197 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          0.000    14.485    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    14.702 f  cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_18__3/O
                         net (fo=21, routed)          1.378    16.080    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_48__3
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.299    16.379 r  cpu_5/dp/rf/RAM_reg[34][15]_i_4/O
                         net (fo=18, routed)          1.506    17.885    cpu_2/c/cl/flagreg0/RAM_reg_reg[34][15]_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.009 r  cpu_2/c/cl/flagreg0/RAM_reg[34][15]_i_1/O
                         net (fo=16, routed)          0.738    18.747    dm/RAM_reg_reg[34][15]_0[0]
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.518    18.197    dm/clk_out1
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][0]/C
                         clock pessimism              0.484    18.681    
                         clock uncertainty           -0.135    18.545    
    SLICE_X58Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.340    dm/RAM_reg_reg[34][0]
  -------------------------------------------------------------------
                         required time                         18.340    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[34][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 5.794ns (29.384%)  route 13.924ns (70.616%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.197 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          0.000    14.485    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    14.702 f  cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_18__3/O
                         net (fo=21, routed)          1.378    16.080    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_48__3
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.299    16.379 r  cpu_5/dp/rf/RAM_reg[34][15]_i_4/O
                         net (fo=18, routed)          1.506    17.885    cpu_2/c/cl/flagreg0/RAM_reg_reg[34][15]_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.009 r  cpu_2/c/cl/flagreg0/RAM_reg[34][15]_i_1/O
                         net (fo=16, routed)          0.738    18.747    dm/RAM_reg_reg[34][15]_0[0]
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.518    18.197    dm/clk_out1
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][11]/C
                         clock pessimism              0.484    18.681    
                         clock uncertainty           -0.135    18.545    
    SLICE_X58Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.340    dm/RAM_reg_reg[34][11]
  -------------------------------------------------------------------
                         required time                         18.340    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[34][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 5.794ns (29.384%)  route 13.924ns (70.616%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.197 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          0.000    14.485    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    14.702 f  cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_18__3/O
                         net (fo=21, routed)          1.378    16.080    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_48__3
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.299    16.379 r  cpu_5/dp/rf/RAM_reg[34][15]_i_4/O
                         net (fo=18, routed)          1.506    17.885    cpu_2/c/cl/flagreg0/RAM_reg_reg[34][15]_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.009 r  cpu_2/c/cl/flagreg0/RAM_reg[34][15]_i_1/O
                         net (fo=16, routed)          0.738    18.747    dm/RAM_reg_reg[34][15]_0[0]
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.518    18.197    dm/clk_out1
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][6]/C
                         clock pessimism              0.484    18.681    
                         clock uncertainty           -0.135    18.545    
    SLICE_X58Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.340    dm/RAM_reg_reg[34][6]
  -------------------------------------------------------------------
                         required time                         18.340    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.639ns  (logic 8.653ns (44.060%)  route 10.986ns (55.940%))
  Logic Levels:           28  (CARRY4=15 LUT2=4 LUT3=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.118 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.558    -0.954    cpu_7/dp/pcreg/clk_out1
    SLICE_X53Y20         FDCE                                         r  cpu_7/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  cpu_7/dp/pcreg/q_reg[5]/Q
                         net (fo=29, routed)          0.745     0.248    cpu_7/dp/pcreg/PC_7[2]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.885 r  cpu_7/dp/pcreg/mul_i_102__6/CO[3]
                         net (fo=1, routed)           0.000     0.885    cpu_7/dp/pcreg/mul_i_102__6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.002 r  cpu_7/dp/pcreg/mul_i_101__6/CO[3]
                         net (fo=1, routed)           0.000     1.002    cpu_7/dp/pcreg/mul_i_101__6_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.119 r  cpu_7/dp/pcreg/mul_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.119    cpu_7/dp/pcreg/mul_i_98_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.434 r  cpu_7/dp/pcreg/sum_carry__3_i_13__6/O[3]
                         net (fo=1, routed)           0.640     2.074    cpu_7/dp/pcreg/a[20]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     2.782 r  cpu_7/dp/pcreg/sum_carry__3_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     2.782    cpu_7/dp/alu_u/sum_carry__4_i_3__6[0]
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.896 r  cpu_7/dp/alu_u/sum_carry__4_i_9__6/CO[3]
                         net (fo=1, routed)           0.009     2.905    cpu_7/dp/pcreg/sum_carry__5_i_3__6[0]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  cpu_7/dp/pcreg/sum_carry__5_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     3.019    cpu_7/c/cl/flagreg0/CO[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  cpu_7/c/cl/flagreg0/sum_carry__6_i_8__6/O[1]
                         net (fo=6, routed)           1.008     4.361    cpu_7/dp/rf/O[1]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.303     4.664 r  cpu_7/dp/rf/sum_carry__6_i_14__6/O
                         net (fo=7, routed)           0.572     5.236    cpu_7/dp/rf/sum_carry__6_i_14__6_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.360 r  cpu_7/dp/rf/mul_i_240__6/O
                         net (fo=2, routed)           0.458     5.817    cpu_7/dp/rf/mul_i_240__6_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.941 r  cpu_7/dp/rf/mul_i_222__6/O
                         net (fo=2, routed)           0.315     6.256    cpu_7/dp/rf/mul_i_222__6_n_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.380 r  cpu_7/dp/rf/mul_i_125__6/O
                         net (fo=2, routed)           0.682     7.062    cpu_7/dp/rf/mul_i_125__6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  cpu_7/dp/rf/mul_i_51__6/O
                         net (fo=1, routed)           0.735     7.921    cpu_7/dp/rf/mul_i_51__6_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.045 r  cpu_7/dp/rf/mul_i_20__6/O
                         net (fo=23, routed)          1.346     9.391    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[12]
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     9.515 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.515    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.155 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.598    10.753    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[3]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.306    11.059 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_3/O
                         net (fo=1, routed)           0.000    11.059    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_3_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.609 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry/CO[3]
                         net (fo=1, routed)           0.009    11.618    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.931 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/O[3]
                         net (fo=1, routed)           0.995    12.926    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[7]
    SLICE_X50Y31         LUT2 (Prop_lut2_I1_O)        0.306    13.232 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.232    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.765 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.765    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.088 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[1]
                         net (fo=3, routed)           0.719    14.807    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[13]
    SLICE_X51Y29         LUT2 (Prop_lut2_I1_O)        0.306    15.113 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4/O
                         net (fo=1, routed)           0.000    15.113    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.663 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.663    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.976 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.457    16.433    cpu_7/dp/alu_u/MUL_Result[31]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.306    16.739 f  cpu_7/dp/alu_u/q[1]_i_4__22/O
                         net (fo=1, routed)           0.306    17.045    cpu_7/dp/alu_u/q[1]_i_4__22_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.169 r  cpu_7/dp/alu_u/q[1]_i_2__15/O
                         net (fo=3, routed)           0.579    17.748    cpu_7/dp/alu_u/q[1]_i_6__14
    SLICE_X58Y27         LUT2 (Prop_lut2_I1_O)        0.124    17.872 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_1__6/O
                         net (fo=2, routed)           0.813    18.685    cpu_7/dp/rf/rf_reg_r2_0_15_30_31/DIA1
    SLICE_X56Y22         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.439    18.118    cpu_7/dp/rf/rf_reg_r2_0_15_30_31/WCLK
    SLICE_X56Y22         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.564    18.682    
                         clock uncertainty           -0.135    18.546    
    SLICE_X56Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.288    cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -18.685    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.790ns  (logic 8.317ns (42.026%)  route 11.473ns (57.974%))
  Logic Levels:           28  (CARRY4=15 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.180 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.558    -0.954    cpu_7/dp/pcreg/clk_out1
    SLICE_X53Y20         FDCE                                         r  cpu_7/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  cpu_7/dp/pcreg/q_reg[5]/Q
                         net (fo=29, routed)          0.745     0.248    cpu_7/dp/pcreg/PC_7[2]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.885 r  cpu_7/dp/pcreg/mul_i_102__6/CO[3]
                         net (fo=1, routed)           0.000     0.885    cpu_7/dp/pcreg/mul_i_102__6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.002 r  cpu_7/dp/pcreg/mul_i_101__6/CO[3]
                         net (fo=1, routed)           0.000     1.002    cpu_7/dp/pcreg/mul_i_101__6_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.119 r  cpu_7/dp/pcreg/mul_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.119    cpu_7/dp/pcreg/mul_i_98_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.434 r  cpu_7/dp/pcreg/sum_carry__3_i_13__6/O[3]
                         net (fo=1, routed)           0.640     2.074    cpu_7/dp/pcreg/a[20]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     2.782 r  cpu_7/dp/pcreg/sum_carry__3_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     2.782    cpu_7/dp/alu_u/sum_carry__4_i_3__6[0]
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.896 r  cpu_7/dp/alu_u/sum_carry__4_i_9__6/CO[3]
                         net (fo=1, routed)           0.009     2.905    cpu_7/dp/pcreg/sum_carry__5_i_3__6[0]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  cpu_7/dp/pcreg/sum_carry__5_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     3.019    cpu_7/c/cl/flagreg0/CO[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  cpu_7/c/cl/flagreg0/sum_carry__6_i_8__6/O[1]
                         net (fo=6, routed)           1.008     4.361    cpu_7/dp/rf/O[1]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.303     4.664 r  cpu_7/dp/rf/sum_carry__6_i_14__6/O
                         net (fo=7, routed)           0.572     5.236    cpu_7/dp/rf/sum_carry__6_i_14__6_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.360 r  cpu_7/dp/rf/mul_i_240__6/O
                         net (fo=2, routed)           0.458     5.817    cpu_7/dp/rf/mul_i_240__6_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.941 r  cpu_7/dp/rf/mul_i_222__6/O
                         net (fo=2, routed)           0.315     6.256    cpu_7/dp/rf/mul_i_222__6_n_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.380 r  cpu_7/dp/rf/mul_i_125__6/O
                         net (fo=2, routed)           0.682     7.062    cpu_7/dp/rf/mul_i_125__6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  cpu_7/dp/rf/mul_i_51__6/O
                         net (fo=1, routed)           0.735     7.921    cpu_7/dp/rf/mul_i_51__6_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.045 r  cpu_7/dp/rf/mul_i_20__6/O
                         net (fo=23, routed)          1.574     9.620    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.124     9.744 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.744    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig59_out
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.276 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.276    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[6]_7
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.589 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.587    11.176    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[11]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.306    11.482 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.482    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_i_3_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.032 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.032    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.366 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__2/O[1]
                         net (fo=4, routed)           1.041    13.406    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[13]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.303    13.709 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    13.709    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.085    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.304 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[0]
                         net (fo=3, routed)           0.727    15.032    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[16]
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.295    15.327 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.327    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.907 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[2]
                         net (fo=1, routed)           0.651    16.558    cpu_7/dp/alu_u/MUL_Result[30]
    SLICE_X56Y28         LUT5 (Prop_lut5_I1_O)        0.302    16.860 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_4__6/O
                         net (fo=1, routed)           0.496    17.356    cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_4__6_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.480 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__6/O
                         net (fo=3, routed)           0.369    17.849    cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__6_n_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    17.973 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_2__6/O
                         net (fo=2, routed)           0.864    18.837    cpu_7/dp/rf/rf_reg_r1_0_15_30_31/DIA0
    SLICE_X60Y24         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.501    18.180    cpu_7/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X60Y24         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA/CLK
                         clock pessimism              0.564    18.744    
                         clock uncertainty           -0.135    18.608    
    SLICE_X60Y24         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    18.447    cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                         -18.837    
  -------------------------------------------------------------------
                         slack                                 -0.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.800%)  route 0.174ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X44Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/Q
                         net (fo=1, routed)           0.174    -0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X42Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.833    -0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.274    -0.582    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.592    -0.589    <hidden>
    SLICE_X1Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  <hidden>
                         net (fo=1, routed)           0.116    -0.332    <hidden>
    SLICE_X1Y10          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.864    -0.826    <hidden>
    SLICE_X1Y10          FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.075    -0.497    <hidden>
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.554    -0.627    <hidden>
    SLICE_X32Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  <hidden>
                         net (fo=1, routed)           0.085    -0.401    <hidden>
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.356 r  <hidden>
                         net (fo=1, routed)           0.000    -0.356    <hidden>
    SLICE_X33Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.821    -0.869    <hidden>
    SLICE_X33Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.614    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.092    -0.522    <hidden>
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.585    -0.596    <hidden>
    SLICE_X4Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  <hidden>
                         net (fo=1, routed)           0.085    -0.370    <hidden>
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  <hidden>
                         net (fo=1, routed)           0.000    -0.325    <hidden>
    SLICE_X5Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.854    -0.836    <hidden>
    SLICE_X5Y19          FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.583    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.092    -0.491    <hidden>
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.562    -0.619    <hidden>
    SLICE_X48Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=1, routed)           0.085    -0.393    <hidden>
    SLICE_X49Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.348 r  <hidden>
                         net (fo=1, routed)           0.000    -0.348    <hidden>
    SLICE_X49Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.831    -0.859    <hidden>
    SLICE_X49Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.606    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.092    -0.514    <hidden>
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.592    -0.589    <hidden>
    SLICE_X5Y9           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  <hidden>
                         net (fo=1, routed)           0.112    -0.336    <hidden>
    SLICE_X5Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.863    -0.827    <hidden>
    SLICE_X5Y8           FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.071    -0.502    <hidden>
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.559    -0.622    <hidden>
    SLICE_X28Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  <hidden>
                         net (fo=1, routed)           0.087    -0.395    <hidden>
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  <hidden>
                         net (fo=1, routed)           0.000    -0.350    <hidden>
    SLICE_X29Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.828    -0.862    <hidden>
    SLICE_X29Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.609    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.092    -0.517    <hidden>
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.562    -0.619    <hidden>
    SLICE_X32Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=1, routed)           0.087    -0.392    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.045    -0.347 r  <hidden>
                         net (fo=1, routed)           0.000    -0.347    <hidden>
    SLICE_X33Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.831    -0.859    <hidden>
    SLICE_X33Y8          FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.606    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.092    -0.514    <hidden>
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.563    -0.618    <hidden>
    SLICE_X28Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.087    -0.391    <hidden>
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.045    -0.346 r  <hidden>
                         net (fo=1, routed)           0.000    -0.346    <hidden>
    SLICE_X29Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.833    -0.857    <hidden>
    SLICE_X29Y3          FDRE                                         r  <hidden>
                         clock pessimism              0.251    -0.605    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.092    -0.513    <hidden>
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.560    -0.621    <hidden>
    SLICE_X44Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  <hidden>
                         net (fo=1, routed)           0.086    -0.395    <hidden>
    SLICE_X45Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.350 r  <hidden>
                         net (fo=1, routed)           0.000    -0.350    <hidden>
    SLICE_X45Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.829    -0.861    <hidden>
    SLICE_X45Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.608    
    SLICE_X45Y13         FDRE (Hold_fdre_C_D)         0.091    -0.517    <hidden>
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 9.837 }
Period(ns):         19.674
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         19.674      16.730     RAMB18_X1Y6      <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         19.674      16.730     RAMB18_X1Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.674      16.730     RAMB36_X1Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         19.674      16.730     RAMB36_X1Y2      <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         19.674      17.519     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.674      18.425     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         19.674      18.674     SLICE_X15Y4      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.674      18.674     SLICE_X15Y0      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.674      18.674     SLICE_X15Y0      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.674      18.674     SLICE_X15Y0      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.674      193.686    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y33     cpu_0/dp/rf/rf_reg_r2_0_15_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X56Y71     cpu_1/dp/rf/rf_reg_r1_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X56Y71     cpu_1/dp/rf/rf_reg_r1_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         9.837       8.587      SLICE_X10Y25     cpu_0/dp/rf/rf_reg_r1_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y23     cpu_0/dp/rf/rf_reg_r2_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y23     cpu_0/dp/rf/rf_reg_r2_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.837       8.587      SLICE_X12Y23     cpu_0/dp/rf/rf_reg_r2_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.588ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.307ns  (logic 0.518ns (39.628%)  route 0.789ns (60.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.789     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y1          FDCE (Setup_fdce_C_D)       -0.105    32.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.895    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                 31.588    

Slack (MET) :             31.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.897ns  (logic 0.419ns (46.699%)  route 0.478ns (53.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X53Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.478     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X51Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y2          FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 31.838    

Slack (MET) :             31.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.364%)  route 0.596ns (56.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.596     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y1          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 31.853    

Slack (MET) :             31.879ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.026ns  (logic 0.456ns (44.437%)  route 0.570ns (55.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.570     1.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y1          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                 31.879    

Slack (MET) :             31.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.988ns  (logic 0.518ns (52.452%)  route 0.470ns (47.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X52Y1          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.470     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X49Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y1          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 31.917    

Slack (MET) :             31.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.986ns  (logic 0.518ns (52.557%)  route 0.468ns (47.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X42Y0          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.468     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X40Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y0          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 31.919    

Slack (MET) :             31.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.951ns  (logic 0.518ns (54.444%)  route 0.433ns (45.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X42Y0          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.433     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X40Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y0          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                 31.956    

Slack (MET) :             31.991ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.914ns  (logic 0.456ns (49.881%)  route 0.458ns (50.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X53Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.458     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X51Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y2          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 31.991    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          467  Failing Endpoints,  Worst Slack       -0.578ns,  Total Violation      -69.760ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[44][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.802ns  (logic 5.826ns (29.421%)  route 13.976ns (70.579%))
  Logic Levels:           23  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.127 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.555    -0.957    cpu_3/dp/pcreg/clk_out1
    SLICE_X47Y53         FDCE                                         r  cpu_3/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  cpu_3/dp/pcreg/q_reg[2]/Q
                         net (fo=27, routed)          1.341     0.840    ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X50Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=6, routed)           0.727     1.691    cpu_3/dp/rf/spo[1]
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.815 r  cpu_3/dp/rf/rf_reg_r2_0_15_0_5_i_3__2/O
                         net (fo=37, routed)          1.272     3.087    cpu_3/dp/rf/rf_reg_r2_0_15_6_11/ADDRB1
    SLICE_X52Y52         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.239 r  cpu_3/dp/rf/rf_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.777     4.016    cpu_3/dp/rf/rd20[8]
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.348     4.364 r  cpu_3/dp/rf/mul_i_159__2/O
                         net (fo=42, routed)          0.746     5.110    cpu_3/dp/rf/rf_reg_r2_0_15_6_11_2
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.124     5.234 r  cpu_3/dp/rf/mul_i_266__2/O
                         net (fo=4, routed)           0.740     5.974    cpu_3/dp/rf/mul_i_266__2_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.098 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=4, routed)           1.048     7.146    cpu_3/dp/rf/mul_i_194__2_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.270 r  cpu_3/dp/rf/mul_i_95__2/O
                         net (fo=1, routed)           0.688     7.959    cpu_3/dp/rf/mul_i_95__2_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.083 r  cpu_3/dp/rf/mul_i_29__2/O
                         net (fo=36, routed)          0.761     8.844    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[3]
    SLICE_X56Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.968 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.968    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.546 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.589    10.134    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.301    10.435 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.435    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.833 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.055 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.603    11.658    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.299    11.957 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2/O
                         net (fo=1, routed)           0.000    11.957    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.337 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.337    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.556 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.533    13.089    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X53Y56         LUT2 (Prop_lut2_I0_O)        0.295    13.384 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.384    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.631 f  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.512    14.142    cpu_3/dp/alu_u/MUL_Result[8]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.299    14.441 f  cpu_3/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__1/O
                         net (fo=14, routed)          0.000    14.441    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_4__2
    SLICE_X51Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    14.658 f  cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_18__1/O
                         net (fo=21, routed)          1.070    15.729    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_48__1
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299    16.028 r  cpu_3/dp/rf/RAM_reg[44][15]_i_16/O
                         net (fo=18, routed)          1.238    17.265    cpu_3/dp/rf/RAM_reg[44][15]_i_24_0
    SLICE_X14Y42         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  cpu_3/dp/rf/RAM_reg[44][15]_i_6/O
                         net (fo=1, routed)           0.508    17.897    cpu_2/c/cl/flagreg0/RAM_reg_reg[44][15]_2
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.021 r  cpu_2/c/cl/flagreg0/RAM_reg[44][15]_i_1/O
                         net (fo=16, routed)          0.824    18.845    dm/RAM_reg_reg[44][15]_0[0]
    SLICE_X15Y39         FDRE                                         r  dm/RAM_reg_reg[44][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.448    18.127    dm/clk_out1
    SLICE_X15Y39         FDRE                                         r  dm/RAM_reg_reg[44][7]/C
                         clock pessimism              0.484    18.611    
                         clock uncertainty           -0.138    18.472    
    SLICE_X15Y39         FDRE (Setup_fdre_C_CE)      -0.205    18.267    dm/RAM_reg_reg[44][7]
  -------------------------------------------------------------------
                         required time                         18.267    
                         arrival time                         -18.845    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.480ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[44][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.741ns  (logic 5.826ns (29.512%)  route 13.915ns (70.488%))
  Logic Levels:           23  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.128 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.555    -0.957    cpu_3/dp/pcreg/clk_out1
    SLICE_X47Y53         FDCE                                         r  cpu_3/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  cpu_3/dp/pcreg/q_reg[2]/Q
                         net (fo=27, routed)          1.341     0.840    ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X50Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=6, routed)           0.727     1.691    cpu_3/dp/rf/spo[1]
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.815 r  cpu_3/dp/rf/rf_reg_r2_0_15_0_5_i_3__2/O
                         net (fo=37, routed)          1.272     3.087    cpu_3/dp/rf/rf_reg_r2_0_15_6_11/ADDRB1
    SLICE_X52Y52         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.239 r  cpu_3/dp/rf/rf_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.777     4.016    cpu_3/dp/rf/rd20[8]
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.348     4.364 r  cpu_3/dp/rf/mul_i_159__2/O
                         net (fo=42, routed)          0.746     5.110    cpu_3/dp/rf/rf_reg_r2_0_15_6_11_2
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.124     5.234 r  cpu_3/dp/rf/mul_i_266__2/O
                         net (fo=4, routed)           0.740     5.974    cpu_3/dp/rf/mul_i_266__2_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.098 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=4, routed)           1.048     7.146    cpu_3/dp/rf/mul_i_194__2_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.270 r  cpu_3/dp/rf/mul_i_95__2/O
                         net (fo=1, routed)           0.688     7.959    cpu_3/dp/rf/mul_i_95__2_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.083 r  cpu_3/dp/rf/mul_i_29__2/O
                         net (fo=36, routed)          0.761     8.844    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[3]
    SLICE_X56Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.968 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.968    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.546 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.589    10.134    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.301    10.435 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.435    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.833 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.055 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.603    11.658    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.299    11.957 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2/O
                         net (fo=1, routed)           0.000    11.957    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.337 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.337    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.556 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.533    13.089    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X53Y56         LUT2 (Prop_lut2_I0_O)        0.295    13.384 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.384    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.631 f  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.512    14.142    cpu_3/dp/alu_u/MUL_Result[8]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.299    14.441 f  cpu_3/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__1/O
                         net (fo=14, routed)          0.000    14.441    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_4__2
    SLICE_X51Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    14.658 f  cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_18__1/O
                         net (fo=21, routed)          1.070    15.729    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_48__1
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299    16.028 r  cpu_3/dp/rf/RAM_reg[44][15]_i_16/O
                         net (fo=18, routed)          1.238    17.265    cpu_3/dp/rf/RAM_reg[44][15]_i_24_0
    SLICE_X14Y42         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  cpu_3/dp/rf/RAM_reg[44][15]_i_6/O
                         net (fo=1, routed)           0.508    17.897    cpu_2/c/cl/flagreg0/RAM_reg_reg[44][15]_2
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.021 r  cpu_2/c/cl/flagreg0/RAM_reg[44][15]_i_1/O
                         net (fo=16, routed)          0.763    18.784    dm/RAM_reg_reg[44][15]_0[0]
    SLICE_X14Y42         FDRE                                         r  dm/RAM_reg_reg[44][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.449    18.128    dm/clk_out1
    SLICE_X14Y42         FDRE                                         r  dm/RAM_reg_reg[44][13]/C
                         clock pessimism              0.484    18.612    
                         clock uncertainty           -0.138    18.473    
    SLICE_X14Y42         FDRE (Setup_fdre_C_CE)      -0.169    18.304    dm/RAM_reg_reg[44][13]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -18.784    
  -------------------------------------------------------------------
                         slack                                 -0.480    

Slack (VIOLATED) :        -0.423ns  (required time - arrival time)
  Source:                 cpu_1/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[35][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.637ns  (logic 8.253ns (42.028%)  route 11.384ns (57.972%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.113 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.551    -0.961    cpu_1/dp/pcreg/clk_out1
    SLICE_X54Y66         FDCE                                         r  cpu_1/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518    -0.443 f  cpu_1/dp/pcreg/q_reg[2]/Q
                         net (fo=28, routed)          0.637     0.194    cpu_1/dp/pcreg/DI[0]
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.124     0.318 r  cpu_1/dp/pcreg/mul_i_225__1/O
                         net (fo=1, routed)           0.000     0.318    cpu_1/dp/pcreg/mul_i_225__1_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.868 r  cpu_1/dp/pcreg/mul_i_118__0/CO[3]
                         net (fo=1, routed)           0.000     0.868    cpu_1/dp/pcreg/mul_i_118__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.982 r  cpu_1/dp/pcreg/mul_i_117__0/CO[3]
                         net (fo=1, routed)           0.000     0.982    cpu_1/dp/pcreg/mul_i_117__0_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.204 r  cpu_1/dp/pcreg/mul_i_116__0/O[0]
                         net (fo=1, routed)           0.463     1.667    cpu_1/dp/alu_u/a[8]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.498 r  cpu_1/dp/alu_u/mul_i_35__0/CO[3]
                         net (fo=1, routed)           0.000     2.498    cpu_1/dp/alu_u/mul_i_35__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.612 r  cpu_1/dp/alu_u/mul_i_33__0/CO[3]
                         net (fo=1, routed)           0.000     2.612    cpu_1/dp/alu_u/mul_i_33__0_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.726 r  cpu_1/dp/alu_u/sum_carry__3_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.726    cpu_1/dp/pcreg/CO[0]
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.039 r  cpu_1/dp/pcreg/sum_carry__4_i_9__0/O[3]
                         net (fo=8, routed)           0.843     3.882    cpu_1/dp/rf/r15[23]
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.306     4.188 r  cpu_1/dp/rf/mul_i_315__0/O
                         net (fo=6, routed)           0.658     4.847    cpu_1/dp/rf/mul_i_315__0_n_0
    SLICE_X58Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.971 r  cpu_1/dp/rf/mul_i_266__0/O
                         net (fo=4, routed)           0.827     5.798    cpu_1/dp/rf/mul_i_266__0_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.922 r  cpu_1/dp/rf/mul_i_208__0/O
                         net (fo=4, routed)           0.999     6.921    cpu_1/dp/rf/mul_i_208__0_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  cpu_1/dp/rf/mul_i_105__0/O
                         net (fo=1, routed)           0.555     7.600    cpu_1/dp/rf/mul_i_105__0_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.724 r  cpu_1/dp/rf/mul_i_31__0/O
                         net (fo=36, routed)          0.608     8.332    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X50Y63         LUT4 (Prop_lut4_I2_O)        0.124     8.456 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     8.456    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.989 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.312 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.416     9.728    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X51Y63         LUT2 (Prop_lut2_I0_O)        0.306    10.034 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    10.034    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.435 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.435    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.769 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.461    11.230    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X49Y64         LUT2 (Prop_lut2_I0_O)        0.303    11.533 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.533    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.934 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    11.934    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.156 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.406    12.563    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.299    12.862 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    12.862    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.109 f  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.634    13.743    cpu_1/dp/alu_u/MUL_Result[8]
    SLICE_X46Y59         LUT6 (Prop_lut6_I3_O)        0.299    14.042 f  cpu_1/dp/alu_u/rf_reg_r1_0_15_6_11_i_48/O
                         net (fo=14, routed)          0.000    14.042    cpu_1/dp/rf/rf_reg_r1_0_15_6_11_i_4__0
    SLICE_X46Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    14.256 f  cpu_1/dp/rf/rf_reg_r1_0_15_6_11_i_18/O
                         net (fo=21, routed)          1.335    15.591    cpu_1/dp/rf/rf_reg_r1_0_15_6_11_i_48
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.297    15.888 r  cpu_1/dp/rf/RAM_reg[35][15]_i_18/O
                         net (fo=17, routed)          1.058    16.946    cpu_3/dp/rf/RAM_reg_reg[35][15]_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I2_O)        0.124    17.070 r  cpu_3/dp/rf/RAM_reg[35][15]_i_6/O
                         net (fo=1, routed)           0.799    17.869    cpu_2/c/cl/flagreg0/RAM_reg_reg[35][15]_2
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124    17.993 r  cpu_2/c/cl/flagreg0/RAM_reg[35][15]_i_1/O
                         net (fo=16, routed)          0.683    18.676    dm/RAM_reg_reg[35][15]_7[0]
    SLICE_X32Y30         FDRE                                         r  dm/RAM_reg_reg[35][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.434    18.113    dm/clk_out1
    SLICE_X32Y30         FDRE                                         r  dm/RAM_reg_reg[35][2]/C
                         clock pessimism              0.484    18.597    
                         clock uncertainty           -0.138    18.458    
    SLICE_X32Y30         FDRE (Setup_fdre_C_CE)      -0.205    18.253    dm/RAM_reg_reg[35][2]
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                         -18.676    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[23][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.722ns  (logic 5.526ns (28.020%)  route 14.196ns (71.980%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.192 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          1.449    15.934    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  cpu_5/dp/rf/RAM_reg[23][15]_i_14/O
                         net (fo=1, routed)           0.309    16.367    cpu_5/dp/rf/RAM_reg[23][15]_i_14_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    16.491 r  cpu_5/dp/rf/RAM_reg[23][15]_i_4/O
                         net (fo=18, routed)          1.436    17.927    cpu_2/c/cl/flagreg0/RAM_reg_reg[23][15]_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.051 r  cpu_2/c/cl/flagreg0/RAM_reg[23][15]_i_1/O
                         net (fo=16, routed)          0.699    18.750    dm/RAM_reg_reg[23][15]_0[0]
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.513    18.192    dm/clk_out1
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][0]/C
                         clock pessimism              0.484    18.676    
                         clock uncertainty           -0.138    18.537    
    SLICE_X59Y36         FDRE (Setup_fdre_C_CE)      -0.205    18.332    dm/RAM_reg_reg[23][0]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -18.750    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[23][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.722ns  (logic 5.526ns (28.020%)  route 14.196ns (71.980%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.192 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          1.449    15.934    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  cpu_5/dp/rf/RAM_reg[23][15]_i_14/O
                         net (fo=1, routed)           0.309    16.367    cpu_5/dp/rf/RAM_reg[23][15]_i_14_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    16.491 r  cpu_5/dp/rf/RAM_reg[23][15]_i_4/O
                         net (fo=18, routed)          1.436    17.927    cpu_2/c/cl/flagreg0/RAM_reg_reg[23][15]_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.051 r  cpu_2/c/cl/flagreg0/RAM_reg[23][15]_i_1/O
                         net (fo=16, routed)          0.699    18.750    dm/RAM_reg_reg[23][15]_0[0]
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.513    18.192    dm/clk_out1
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][4]/C
                         clock pessimism              0.484    18.676    
                         clock uncertainty           -0.138    18.537    
    SLICE_X59Y36         FDRE (Setup_fdre_C_CE)      -0.205    18.332    dm/RAM_reg_reg[23][4]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -18.750    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[34][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 5.794ns (29.384%)  route 13.924ns (70.616%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.197 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          0.000    14.485    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    14.702 f  cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_18__3/O
                         net (fo=21, routed)          1.378    16.080    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_48__3
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.299    16.379 r  cpu_5/dp/rf/RAM_reg[34][15]_i_4/O
                         net (fo=18, routed)          1.506    17.885    cpu_2/c/cl/flagreg0/RAM_reg_reg[34][15]_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.009 r  cpu_2/c/cl/flagreg0/RAM_reg[34][15]_i_1/O
                         net (fo=16, routed)          0.738    18.747    dm/RAM_reg_reg[34][15]_0[0]
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.518    18.197    dm/clk_out1
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][0]/C
                         clock pessimism              0.484    18.681    
                         clock uncertainty           -0.138    18.542    
    SLICE_X58Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.337    dm/RAM_reg_reg[34][0]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[34][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 5.794ns (29.384%)  route 13.924ns (70.616%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.197 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          0.000    14.485    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    14.702 f  cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_18__3/O
                         net (fo=21, routed)          1.378    16.080    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_48__3
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.299    16.379 r  cpu_5/dp/rf/RAM_reg[34][15]_i_4/O
                         net (fo=18, routed)          1.506    17.885    cpu_2/c/cl/flagreg0/RAM_reg_reg[34][15]_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.009 r  cpu_2/c/cl/flagreg0/RAM_reg[34][15]_i_1/O
                         net (fo=16, routed)          0.738    18.747    dm/RAM_reg_reg[34][15]_0[0]
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.518    18.197    dm/clk_out1
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][11]/C
                         clock pessimism              0.484    18.681    
                         clock uncertainty           -0.138    18.542    
    SLICE_X58Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.337    dm/RAM_reg_reg[34][11]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[34][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 5.794ns (29.384%)  route 13.924ns (70.616%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.197 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          0.000    14.485    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    14.702 f  cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_18__3/O
                         net (fo=21, routed)          1.378    16.080    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_48__3
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.299    16.379 r  cpu_5/dp/rf/RAM_reg[34][15]_i_4/O
                         net (fo=18, routed)          1.506    17.885    cpu_2/c/cl/flagreg0/RAM_reg_reg[34][15]_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.009 r  cpu_2/c/cl/flagreg0/RAM_reg[34][15]_i_1/O
                         net (fo=16, routed)          0.738    18.747    dm/RAM_reg_reg[34][15]_0[0]
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.518    18.197    dm/clk_out1
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][6]/C
                         clock pessimism              0.484    18.681    
                         clock uncertainty           -0.138    18.542    
    SLICE_X58Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.337    dm/RAM_reg_reg[34][6]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.400ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.639ns  (logic 8.653ns (44.060%)  route 10.986ns (55.940%))
  Logic Levels:           28  (CARRY4=15 LUT2=4 LUT3=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.118 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.558    -0.954    cpu_7/dp/pcreg/clk_out1
    SLICE_X53Y20         FDCE                                         r  cpu_7/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  cpu_7/dp/pcreg/q_reg[5]/Q
                         net (fo=29, routed)          0.745     0.248    cpu_7/dp/pcreg/PC_7[2]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.885 r  cpu_7/dp/pcreg/mul_i_102__6/CO[3]
                         net (fo=1, routed)           0.000     0.885    cpu_7/dp/pcreg/mul_i_102__6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.002 r  cpu_7/dp/pcreg/mul_i_101__6/CO[3]
                         net (fo=1, routed)           0.000     1.002    cpu_7/dp/pcreg/mul_i_101__6_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.119 r  cpu_7/dp/pcreg/mul_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.119    cpu_7/dp/pcreg/mul_i_98_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.434 r  cpu_7/dp/pcreg/sum_carry__3_i_13__6/O[3]
                         net (fo=1, routed)           0.640     2.074    cpu_7/dp/pcreg/a[20]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     2.782 r  cpu_7/dp/pcreg/sum_carry__3_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     2.782    cpu_7/dp/alu_u/sum_carry__4_i_3__6[0]
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.896 r  cpu_7/dp/alu_u/sum_carry__4_i_9__6/CO[3]
                         net (fo=1, routed)           0.009     2.905    cpu_7/dp/pcreg/sum_carry__5_i_3__6[0]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  cpu_7/dp/pcreg/sum_carry__5_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     3.019    cpu_7/c/cl/flagreg0/CO[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  cpu_7/c/cl/flagreg0/sum_carry__6_i_8__6/O[1]
                         net (fo=6, routed)           1.008     4.361    cpu_7/dp/rf/O[1]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.303     4.664 r  cpu_7/dp/rf/sum_carry__6_i_14__6/O
                         net (fo=7, routed)           0.572     5.236    cpu_7/dp/rf/sum_carry__6_i_14__6_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.360 r  cpu_7/dp/rf/mul_i_240__6/O
                         net (fo=2, routed)           0.458     5.817    cpu_7/dp/rf/mul_i_240__6_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.941 r  cpu_7/dp/rf/mul_i_222__6/O
                         net (fo=2, routed)           0.315     6.256    cpu_7/dp/rf/mul_i_222__6_n_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.380 r  cpu_7/dp/rf/mul_i_125__6/O
                         net (fo=2, routed)           0.682     7.062    cpu_7/dp/rf/mul_i_125__6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  cpu_7/dp/rf/mul_i_51__6/O
                         net (fo=1, routed)           0.735     7.921    cpu_7/dp/rf/mul_i_51__6_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.045 r  cpu_7/dp/rf/mul_i_20__6/O
                         net (fo=23, routed)          1.346     9.391    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[12]
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     9.515 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.515    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.155 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.598    10.753    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[3]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.306    11.059 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_3/O
                         net (fo=1, routed)           0.000    11.059    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_3_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.609 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry/CO[3]
                         net (fo=1, routed)           0.009    11.618    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.931 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/O[3]
                         net (fo=1, routed)           0.995    12.926    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[7]
    SLICE_X50Y31         LUT2 (Prop_lut2_I1_O)        0.306    13.232 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.232    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.765 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.765    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.088 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[1]
                         net (fo=3, routed)           0.719    14.807    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[13]
    SLICE_X51Y29         LUT2 (Prop_lut2_I1_O)        0.306    15.113 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4/O
                         net (fo=1, routed)           0.000    15.113    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.663 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.663    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.976 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.457    16.433    cpu_7/dp/alu_u/MUL_Result[31]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.306    16.739 f  cpu_7/dp/alu_u/q[1]_i_4__22/O
                         net (fo=1, routed)           0.306    17.045    cpu_7/dp/alu_u/q[1]_i_4__22_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.169 r  cpu_7/dp/alu_u/q[1]_i_2__15/O
                         net (fo=3, routed)           0.579    17.748    cpu_7/dp/alu_u/q[1]_i_6__14
    SLICE_X58Y27         LUT2 (Prop_lut2_I1_O)        0.124    17.872 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_1__6/O
                         net (fo=2, routed)           0.813    18.685    cpu_7/dp/rf/rf_reg_r2_0_15_30_31/DIA1
    SLICE_X56Y22         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.439    18.118    cpu_7/dp/rf/rf_reg_r2_0_15_30_31/WCLK
    SLICE_X56Y22         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.564    18.682    
                         clock uncertainty           -0.138    18.543    
    SLICE_X56Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.285    cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.285    
                         arrival time                         -18.685    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.392ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.790ns  (logic 8.317ns (42.026%)  route 11.473ns (57.974%))
  Logic Levels:           28  (CARRY4=15 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.180 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.558    -0.954    cpu_7/dp/pcreg/clk_out1
    SLICE_X53Y20         FDCE                                         r  cpu_7/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  cpu_7/dp/pcreg/q_reg[5]/Q
                         net (fo=29, routed)          0.745     0.248    cpu_7/dp/pcreg/PC_7[2]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.885 r  cpu_7/dp/pcreg/mul_i_102__6/CO[3]
                         net (fo=1, routed)           0.000     0.885    cpu_7/dp/pcreg/mul_i_102__6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.002 r  cpu_7/dp/pcreg/mul_i_101__6/CO[3]
                         net (fo=1, routed)           0.000     1.002    cpu_7/dp/pcreg/mul_i_101__6_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.119 r  cpu_7/dp/pcreg/mul_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.119    cpu_7/dp/pcreg/mul_i_98_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.434 r  cpu_7/dp/pcreg/sum_carry__3_i_13__6/O[3]
                         net (fo=1, routed)           0.640     2.074    cpu_7/dp/pcreg/a[20]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     2.782 r  cpu_7/dp/pcreg/sum_carry__3_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     2.782    cpu_7/dp/alu_u/sum_carry__4_i_3__6[0]
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.896 r  cpu_7/dp/alu_u/sum_carry__4_i_9__6/CO[3]
                         net (fo=1, routed)           0.009     2.905    cpu_7/dp/pcreg/sum_carry__5_i_3__6[0]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  cpu_7/dp/pcreg/sum_carry__5_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     3.019    cpu_7/c/cl/flagreg0/CO[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  cpu_7/c/cl/flagreg0/sum_carry__6_i_8__6/O[1]
                         net (fo=6, routed)           1.008     4.361    cpu_7/dp/rf/O[1]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.303     4.664 r  cpu_7/dp/rf/sum_carry__6_i_14__6/O
                         net (fo=7, routed)           0.572     5.236    cpu_7/dp/rf/sum_carry__6_i_14__6_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.360 r  cpu_7/dp/rf/mul_i_240__6/O
                         net (fo=2, routed)           0.458     5.817    cpu_7/dp/rf/mul_i_240__6_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.941 r  cpu_7/dp/rf/mul_i_222__6/O
                         net (fo=2, routed)           0.315     6.256    cpu_7/dp/rf/mul_i_222__6_n_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.380 r  cpu_7/dp/rf/mul_i_125__6/O
                         net (fo=2, routed)           0.682     7.062    cpu_7/dp/rf/mul_i_125__6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  cpu_7/dp/rf/mul_i_51__6/O
                         net (fo=1, routed)           0.735     7.921    cpu_7/dp/rf/mul_i_51__6_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.045 r  cpu_7/dp/rf/mul_i_20__6/O
                         net (fo=23, routed)          1.574     9.620    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.124     9.744 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.744    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig59_out
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.276 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.276    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[6]_7
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.589 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.587    11.176    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[11]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.306    11.482 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.482    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_i_3_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.032 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.032    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.366 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__2/O[1]
                         net (fo=4, routed)           1.041    13.406    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[13]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.303    13.709 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    13.709    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.085    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.304 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[0]
                         net (fo=3, routed)           0.727    15.032    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[16]
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.295    15.327 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.327    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.907 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[2]
                         net (fo=1, routed)           0.651    16.558    cpu_7/dp/alu_u/MUL_Result[30]
    SLICE_X56Y28         LUT5 (Prop_lut5_I1_O)        0.302    16.860 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_4__6/O
                         net (fo=1, routed)           0.496    17.356    cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_4__6_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.480 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__6/O
                         net (fo=3, routed)           0.369    17.849    cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__6_n_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    17.973 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_2__6/O
                         net (fo=2, routed)           0.864    18.837    cpu_7/dp/rf/rf_reg_r1_0_15_30_31/DIA0
    SLICE_X60Y24         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.501    18.180    cpu_7/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X60Y24         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA/CLK
                         clock pessimism              0.564    18.744    
                         clock uncertainty           -0.138    18.605    
    SLICE_X60Y24         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    18.444    cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         18.444    
                         arrival time                         -18.837    
  -------------------------------------------------------------------
                         slack                                 -0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.800%)  route 0.174ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X44Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/Q
                         net (fo=1, routed)           0.174    -0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X42Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.833    -0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.274    -0.582    
                         clock uncertainty            0.138    -0.444    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.592    -0.589    <hidden>
    SLICE_X1Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  <hidden>
                         net (fo=1, routed)           0.116    -0.332    <hidden>
    SLICE_X1Y10          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.864    -0.826    <hidden>
    SLICE_X1Y10          FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.138    -0.434    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.075    -0.359    <hidden>
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.554    -0.627    <hidden>
    SLICE_X32Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  <hidden>
                         net (fo=1, routed)           0.085    -0.401    <hidden>
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.356 r  <hidden>
                         net (fo=1, routed)           0.000    -0.356    <hidden>
    SLICE_X33Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.821    -0.869    <hidden>
    SLICE_X33Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.138    -0.476    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.092    -0.384    <hidden>
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.585    -0.596    <hidden>
    SLICE_X4Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  <hidden>
                         net (fo=1, routed)           0.085    -0.370    <hidden>
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  <hidden>
                         net (fo=1, routed)           0.000    -0.325    <hidden>
    SLICE_X5Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.854    -0.836    <hidden>
    SLICE_X5Y19          FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.138    -0.445    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.092    -0.353    <hidden>
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.562    -0.619    <hidden>
    SLICE_X48Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=1, routed)           0.085    -0.393    <hidden>
    SLICE_X49Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.348 r  <hidden>
                         net (fo=1, routed)           0.000    -0.348    <hidden>
    SLICE_X49Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.831    -0.859    <hidden>
    SLICE_X49Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.092    -0.376    <hidden>
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.592    -0.589    <hidden>
    SLICE_X5Y9           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  <hidden>
                         net (fo=1, routed)           0.112    -0.336    <hidden>
    SLICE_X5Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.863    -0.827    <hidden>
    SLICE_X5Y8           FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.138    -0.435    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.071    -0.364    <hidden>
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.559    -0.622    <hidden>
    SLICE_X28Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  <hidden>
                         net (fo=1, routed)           0.087    -0.395    <hidden>
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  <hidden>
                         net (fo=1, routed)           0.000    -0.350    <hidden>
    SLICE_X29Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.828    -0.862    <hidden>
    SLICE_X29Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.138    -0.471    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.092    -0.379    <hidden>
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.562    -0.619    <hidden>
    SLICE_X32Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=1, routed)           0.087    -0.392    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.045    -0.347 r  <hidden>
                         net (fo=1, routed)           0.000    -0.347    <hidden>
    SLICE_X33Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.831    -0.859    <hidden>
    SLICE_X33Y8          FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.092    -0.376    <hidden>
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.563    -0.618    <hidden>
    SLICE_X28Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.087    -0.391    <hidden>
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.045    -0.346 r  <hidden>
                         net (fo=1, routed)           0.000    -0.346    <hidden>
    SLICE_X29Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.833    -0.857    <hidden>
    SLICE_X29Y3          FDRE                                         r  <hidden>
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.138    -0.467    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.092    -0.375    <hidden>
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.560    -0.621    <hidden>
    SLICE_X44Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  <hidden>
                         net (fo=1, routed)           0.086    -0.395    <hidden>
    SLICE_X45Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.350 r  <hidden>
                         net (fo=1, routed)           0.000    -0.350    <hidden>
    SLICE_X45Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.829    -0.861    <hidden>
    SLICE_X45Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.138    -0.470    
    SLICE_X45Y13         FDRE (Hold_fdre_C_D)         0.091    -0.379    <hidden>
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.029    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.164ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.164ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        1.405ns  (logic 0.456ns (32.453%)  route 0.949ns (67.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X44Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.949     1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X45Y1          FDCE (Setup_fdce_C_D)       -0.105    19.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.569    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                 18.164    

Slack (MET) :             18.366ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        1.252ns  (logic 0.456ns (36.420%)  route 0.796ns (63.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.796     1.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X52Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X52Y1          FDCE (Setup_fdce_C_D)       -0.056    19.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.618    
                         arrival time                          -1.252    
  -------------------------------------------------------------------
                         slack                                 18.366    

Slack (MET) :             18.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.838%)  route 0.582ns (58.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.582     1.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X45Y1          FDCE (Setup_fdce_C_D)       -0.265    19.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.409    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 18.408    

Slack (MET) :             18.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        0.965ns  (logic 0.419ns (43.428%)  route 0.546ns (56.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.546     0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X53Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X53Y2          FDCE (Setup_fdce_C_D)       -0.268    19.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.406    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 18.441    

Slack (MET) :             18.515ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.760%)  route 0.610ns (57.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.610     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X53Y1          FDCE (Setup_fdce_C_D)       -0.093    19.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.581    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 18.515    

Slack (MET) :             18.537ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.745%)  route 0.586ns (56.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.586     1.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X53Y1          FDCE (Setup_fdce_C_D)       -0.095    19.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.579    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 18.537    

Slack (MET) :             18.584ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.720%)  route 0.587ns (56.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X40Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.587     1.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X42Y1          FDCE (Setup_fdce_C_D)       -0.047    19.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.627    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 18.584    

Slack (MET) :             18.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (49.981%)  route 0.456ns (50.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.456     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X43Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X43Y0          FDCE (Setup_fdce_C_D)       -0.095    19.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.579    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                 18.667    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.164ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.164ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        1.405ns  (logic 0.456ns (32.453%)  route 0.949ns (67.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X44Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.949     1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X45Y1          FDCE (Setup_fdce_C_D)       -0.105    19.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.569    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                 18.164    

Slack (MET) :             18.366ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        1.252ns  (logic 0.456ns (36.420%)  route 0.796ns (63.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.796     1.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X52Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X52Y1          FDCE (Setup_fdce_C_D)       -0.056    19.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.618    
                         arrival time                          -1.252    
  -------------------------------------------------------------------
                         slack                                 18.366    

Slack (MET) :             18.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.838%)  route 0.582ns (58.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.582     1.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X45Y1          FDCE (Setup_fdce_C_D)       -0.265    19.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.409    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 18.408    

Slack (MET) :             18.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        0.965ns  (logic 0.419ns (43.428%)  route 0.546ns (56.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.546     0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X53Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X53Y2          FDCE (Setup_fdce_C_D)       -0.268    19.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.406    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 18.441    

Slack (MET) :             18.515ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.760%)  route 0.610ns (57.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.610     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X53Y1          FDCE (Setup_fdce_C_D)       -0.093    19.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.581    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 18.515    

Slack (MET) :             18.537ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.745%)  route 0.586ns (56.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.586     1.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X53Y1          FDCE (Setup_fdce_C_D)       -0.095    19.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.579    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 18.537    

Slack (MET) :             18.584ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.720%)  route 0.587ns (56.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X40Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.587     1.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X42Y1          FDCE (Setup_fdce_C_D)       -0.047    19.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.627    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 18.584    

Slack (MET) :             18.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (MaxDelay Path 19.674ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (49.981%)  route 0.456ns (50.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.674ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.456     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X43Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.674    19.674    
    SLICE_X43Y0          FDCE (Setup_fdce_C_D)       -0.095    19.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.579    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                 18.667    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          467  Failing Endpoints,  Worst Slack       -0.578ns,  Total Violation      -69.760ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[44][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.802ns  (logic 5.826ns (29.421%)  route 13.976ns (70.579%))
  Logic Levels:           23  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.127 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.555    -0.957    cpu_3/dp/pcreg/clk_out1
    SLICE_X47Y53         FDCE                                         r  cpu_3/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  cpu_3/dp/pcreg/q_reg[2]/Q
                         net (fo=27, routed)          1.341     0.840    ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X50Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=6, routed)           0.727     1.691    cpu_3/dp/rf/spo[1]
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.815 r  cpu_3/dp/rf/rf_reg_r2_0_15_0_5_i_3__2/O
                         net (fo=37, routed)          1.272     3.087    cpu_3/dp/rf/rf_reg_r2_0_15_6_11/ADDRB1
    SLICE_X52Y52         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.239 r  cpu_3/dp/rf/rf_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.777     4.016    cpu_3/dp/rf/rd20[8]
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.348     4.364 r  cpu_3/dp/rf/mul_i_159__2/O
                         net (fo=42, routed)          0.746     5.110    cpu_3/dp/rf/rf_reg_r2_0_15_6_11_2
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.124     5.234 r  cpu_3/dp/rf/mul_i_266__2/O
                         net (fo=4, routed)           0.740     5.974    cpu_3/dp/rf/mul_i_266__2_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.098 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=4, routed)           1.048     7.146    cpu_3/dp/rf/mul_i_194__2_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.270 r  cpu_3/dp/rf/mul_i_95__2/O
                         net (fo=1, routed)           0.688     7.959    cpu_3/dp/rf/mul_i_95__2_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.083 r  cpu_3/dp/rf/mul_i_29__2/O
                         net (fo=36, routed)          0.761     8.844    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[3]
    SLICE_X56Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.968 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.968    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.546 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.589    10.134    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.301    10.435 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.435    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.833 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.055 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.603    11.658    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.299    11.957 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2/O
                         net (fo=1, routed)           0.000    11.957    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.337 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.337    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.556 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.533    13.089    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X53Y56         LUT2 (Prop_lut2_I0_O)        0.295    13.384 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.384    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.631 f  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.512    14.142    cpu_3/dp/alu_u/MUL_Result[8]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.299    14.441 f  cpu_3/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__1/O
                         net (fo=14, routed)          0.000    14.441    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_4__2
    SLICE_X51Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    14.658 f  cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_18__1/O
                         net (fo=21, routed)          1.070    15.729    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_48__1
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299    16.028 r  cpu_3/dp/rf/RAM_reg[44][15]_i_16/O
                         net (fo=18, routed)          1.238    17.265    cpu_3/dp/rf/RAM_reg[44][15]_i_24_0
    SLICE_X14Y42         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  cpu_3/dp/rf/RAM_reg[44][15]_i_6/O
                         net (fo=1, routed)           0.508    17.897    cpu_2/c/cl/flagreg0/RAM_reg_reg[44][15]_2
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.021 r  cpu_2/c/cl/flagreg0/RAM_reg[44][15]_i_1/O
                         net (fo=16, routed)          0.824    18.845    dm/RAM_reg_reg[44][15]_0[0]
    SLICE_X15Y39         FDRE                                         r  dm/RAM_reg_reg[44][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.448    18.127    dm/clk_out1
    SLICE_X15Y39         FDRE                                         r  dm/RAM_reg_reg[44][7]/C
                         clock pessimism              0.484    18.611    
                         clock uncertainty           -0.138    18.472    
    SLICE_X15Y39         FDRE (Setup_fdre_C_CE)      -0.205    18.267    dm/RAM_reg_reg[44][7]
  -------------------------------------------------------------------
                         required time                         18.267    
                         arrival time                         -18.845    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.480ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[44][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.741ns  (logic 5.826ns (29.512%)  route 13.915ns (70.488%))
  Logic Levels:           23  (CARRY4=6 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.128 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.555    -0.957    cpu_3/dp/pcreg/clk_out1
    SLICE_X47Y53         FDCE                                         r  cpu_3/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  cpu_3/dp/pcreg/q_reg[2]/Q
                         net (fo=27, routed)          1.341     0.840    ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X50Y52         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  ROM_4/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=6, routed)           0.727     1.691    cpu_3/dp/rf/spo[1]
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.124     1.815 r  cpu_3/dp/rf/rf_reg_r2_0_15_0_5_i_3__2/O
                         net (fo=37, routed)          1.272     3.087    cpu_3/dp/rf/rf_reg_r2_0_15_6_11/ADDRB1
    SLICE_X52Y52         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.239 r  cpu_3/dp/rf/rf_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.777     4.016    cpu_3/dp/rf/rd20[8]
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.348     4.364 r  cpu_3/dp/rf/mul_i_159__2/O
                         net (fo=42, routed)          0.746     5.110    cpu_3/dp/rf/rf_reg_r2_0_15_6_11_2
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.124     5.234 r  cpu_3/dp/rf/mul_i_266__2/O
                         net (fo=4, routed)           0.740     5.974    cpu_3/dp/rf/mul_i_266__2_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.098 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=4, routed)           1.048     7.146    cpu_3/dp/rf/mul_i_194__2_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.270 r  cpu_3/dp/rf/mul_i_95__2/O
                         net (fo=1, routed)           0.688     7.959    cpu_3/dp/rf/mul_i_95__2_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.083 r  cpu_3/dp/rf/mul_i_29__2/O
                         net (fo=36, routed)          0.761     8.844    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[3]
    SLICE_X56Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.968 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.968    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.546 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.589    10.134    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X55Y50         LUT2 (Prop_lut2_I1_O)        0.301    10.435 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.435    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.833 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.833    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.055 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[0]
                         net (fo=2, routed)           0.603    11.658    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.299    11.957 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2/O
                         net (fo=1, routed)           0.000    11.957    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_2_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.337 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.337    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.556 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.533    13.089    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X53Y56         LUT2 (Prop_lut2_I0_O)        0.295    13.384 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.384    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.631 f  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.512    14.142    cpu_3/dp/alu_u/MUL_Result[8]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.299    14.441 f  cpu_3/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__1/O
                         net (fo=14, routed)          0.000    14.441    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_4__2
    SLICE_X51Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    14.658 f  cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_18__1/O
                         net (fo=21, routed)          1.070    15.729    cpu_3/dp/rf/rf_reg_r1_0_15_6_11_i_48__1
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299    16.028 r  cpu_3/dp/rf/RAM_reg[44][15]_i_16/O
                         net (fo=18, routed)          1.238    17.265    cpu_3/dp/rf/RAM_reg[44][15]_i_24_0
    SLICE_X14Y42         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  cpu_3/dp/rf/RAM_reg[44][15]_i_6/O
                         net (fo=1, routed)           0.508    17.897    cpu_2/c/cl/flagreg0/RAM_reg_reg[44][15]_2
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.021 r  cpu_2/c/cl/flagreg0/RAM_reg[44][15]_i_1/O
                         net (fo=16, routed)          0.763    18.784    dm/RAM_reg_reg[44][15]_0[0]
    SLICE_X14Y42         FDRE                                         r  dm/RAM_reg_reg[44][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.449    18.128    dm/clk_out1
    SLICE_X14Y42         FDRE                                         r  dm/RAM_reg_reg[44][13]/C
                         clock pessimism              0.484    18.612    
                         clock uncertainty           -0.138    18.473    
    SLICE_X14Y42         FDRE (Setup_fdre_C_CE)      -0.169    18.304    dm/RAM_reg_reg[44][13]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -18.784    
  -------------------------------------------------------------------
                         slack                                 -0.480    

Slack (VIOLATED) :        -0.423ns  (required time - arrival time)
  Source:                 cpu_1/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[35][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.637ns  (logic 8.253ns (42.028%)  route 11.384ns (57.972%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.113 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.551    -0.961    cpu_1/dp/pcreg/clk_out1
    SLICE_X54Y66         FDCE                                         r  cpu_1/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518    -0.443 f  cpu_1/dp/pcreg/q_reg[2]/Q
                         net (fo=28, routed)          0.637     0.194    cpu_1/dp/pcreg/DI[0]
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.124     0.318 r  cpu_1/dp/pcreg/mul_i_225__1/O
                         net (fo=1, routed)           0.000     0.318    cpu_1/dp/pcreg/mul_i_225__1_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.868 r  cpu_1/dp/pcreg/mul_i_118__0/CO[3]
                         net (fo=1, routed)           0.000     0.868    cpu_1/dp/pcreg/mul_i_118__0_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.982 r  cpu_1/dp/pcreg/mul_i_117__0/CO[3]
                         net (fo=1, routed)           0.000     0.982    cpu_1/dp/pcreg/mul_i_117__0_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.204 r  cpu_1/dp/pcreg/mul_i_116__0/O[0]
                         net (fo=1, routed)           0.463     1.667    cpu_1/dp/alu_u/a[8]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     2.498 r  cpu_1/dp/alu_u/mul_i_35__0/CO[3]
                         net (fo=1, routed)           0.000     2.498    cpu_1/dp/alu_u/mul_i_35__0_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.612 r  cpu_1/dp/alu_u/mul_i_33__0/CO[3]
                         net (fo=1, routed)           0.000     2.612    cpu_1/dp/alu_u/mul_i_33__0_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.726 r  cpu_1/dp/alu_u/sum_carry__3_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.726    cpu_1/dp/pcreg/CO[0]
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.039 r  cpu_1/dp/pcreg/sum_carry__4_i_9__0/O[3]
                         net (fo=8, routed)           0.843     3.882    cpu_1/dp/rf/r15[23]
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.306     4.188 r  cpu_1/dp/rf/mul_i_315__0/O
                         net (fo=6, routed)           0.658     4.847    cpu_1/dp/rf/mul_i_315__0_n_0
    SLICE_X58Y68         LUT3 (Prop_lut3_I0_O)        0.124     4.971 r  cpu_1/dp/rf/mul_i_266__0/O
                         net (fo=4, routed)           0.827     5.798    cpu_1/dp/rf/mul_i_266__0_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.922 r  cpu_1/dp/rf/mul_i_208__0/O
                         net (fo=4, routed)           0.999     6.921    cpu_1/dp/rf/mul_i_208__0_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.045 r  cpu_1/dp/rf/mul_i_105__0/O
                         net (fo=1, routed)           0.555     7.600    cpu_1/dp/rf/mul_i_105__0_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.724 r  cpu_1/dp/rf/mul_i_31__0/O
                         net (fo=36, routed)          0.608     8.332    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X50Y63         LUT4 (Prop_lut4_I2_O)        0.124     8.456 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     8.456    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.989 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.989    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.312 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.416     9.728    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X51Y63         LUT2 (Prop_lut2_I0_O)        0.306    10.034 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    10.034    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.435 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.435    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.769 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.461    11.230    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X49Y64         LUT2 (Prop_lut2_I0_O)        0.303    11.533 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.533    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.934 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    11.934    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.156 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.406    12.563    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.299    12.862 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    12.862    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.109 f  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.634    13.743    cpu_1/dp/alu_u/MUL_Result[8]
    SLICE_X46Y59         LUT6 (Prop_lut6_I3_O)        0.299    14.042 f  cpu_1/dp/alu_u/rf_reg_r1_0_15_6_11_i_48/O
                         net (fo=14, routed)          0.000    14.042    cpu_1/dp/rf/rf_reg_r1_0_15_6_11_i_4__0
    SLICE_X46Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    14.256 f  cpu_1/dp/rf/rf_reg_r1_0_15_6_11_i_18/O
                         net (fo=21, routed)          1.335    15.591    cpu_1/dp/rf/rf_reg_r1_0_15_6_11_i_48
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.297    15.888 r  cpu_1/dp/rf/RAM_reg[35][15]_i_18/O
                         net (fo=17, routed)          1.058    16.946    cpu_3/dp/rf/RAM_reg_reg[35][15]_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I2_O)        0.124    17.070 r  cpu_3/dp/rf/RAM_reg[35][15]_i_6/O
                         net (fo=1, routed)           0.799    17.869    cpu_2/c/cl/flagreg0/RAM_reg_reg[35][15]_2
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124    17.993 r  cpu_2/c/cl/flagreg0/RAM_reg[35][15]_i_1/O
                         net (fo=16, routed)          0.683    18.676    dm/RAM_reg_reg[35][15]_7[0]
    SLICE_X32Y30         FDRE                                         r  dm/RAM_reg_reg[35][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.434    18.113    dm/clk_out1
    SLICE_X32Y30         FDRE                                         r  dm/RAM_reg_reg[35][2]/C
                         clock pessimism              0.484    18.597    
                         clock uncertainty           -0.138    18.458    
    SLICE_X32Y30         FDRE (Setup_fdre_C_CE)      -0.205    18.253    dm/RAM_reg_reg[35][2]
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                         -18.676    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[23][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.722ns  (logic 5.526ns (28.020%)  route 14.196ns (71.980%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.192 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          1.449    15.934    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  cpu_5/dp/rf/RAM_reg[23][15]_i_14/O
                         net (fo=1, routed)           0.309    16.367    cpu_5/dp/rf/RAM_reg[23][15]_i_14_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    16.491 r  cpu_5/dp/rf/RAM_reg[23][15]_i_4/O
                         net (fo=18, routed)          1.436    17.927    cpu_2/c/cl/flagreg0/RAM_reg_reg[23][15]_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.051 r  cpu_2/c/cl/flagreg0/RAM_reg[23][15]_i_1/O
                         net (fo=16, routed)          0.699    18.750    dm/RAM_reg_reg[23][15]_0[0]
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.513    18.192    dm/clk_out1
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][0]/C
                         clock pessimism              0.484    18.676    
                         clock uncertainty           -0.138    18.537    
    SLICE_X59Y36         FDRE (Setup_fdre_C_CE)      -0.205    18.332    dm/RAM_reg_reg[23][0]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -18.750    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[23][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.722ns  (logic 5.526ns (28.020%)  route 14.196ns (71.980%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.192 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          1.449    15.934    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.058 r  cpu_5/dp/rf/RAM_reg[23][15]_i_14/O
                         net (fo=1, routed)           0.309    16.367    cpu_5/dp/rf/RAM_reg[23][15]_i_14_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124    16.491 r  cpu_5/dp/rf/RAM_reg[23][15]_i_4/O
                         net (fo=18, routed)          1.436    17.927    cpu_2/c/cl/flagreg0/RAM_reg_reg[23][15]_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.124    18.051 r  cpu_2/c/cl/flagreg0/RAM_reg[23][15]_i_1/O
                         net (fo=16, routed)          0.699    18.750    dm/RAM_reg_reg[23][15]_0[0]
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.513    18.192    dm/clk_out1
    SLICE_X59Y36         FDRE                                         r  dm/RAM_reg_reg[23][4]/C
                         clock pessimism              0.484    18.676    
                         clock uncertainty           -0.138    18.537    
    SLICE_X59Y36         FDRE (Setup_fdre_C_CE)      -0.205    18.332    dm/RAM_reg_reg[23][4]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -18.750    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[34][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 5.794ns (29.384%)  route 13.924ns (70.616%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.197 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          0.000    14.485    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    14.702 f  cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_18__3/O
                         net (fo=21, routed)          1.378    16.080    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_48__3
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.299    16.379 r  cpu_5/dp/rf/RAM_reg[34][15]_i_4/O
                         net (fo=18, routed)          1.506    17.885    cpu_2/c/cl/flagreg0/RAM_reg_reg[34][15]_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.009 r  cpu_2/c/cl/flagreg0/RAM_reg[34][15]_i_1/O
                         net (fo=16, routed)          0.738    18.747    dm/RAM_reg_reg[34][15]_0[0]
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.518    18.197    dm/clk_out1
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][0]/C
                         clock pessimism              0.484    18.681    
                         clock uncertainty           -0.138    18.542    
    SLICE_X58Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.337    dm/RAM_reg_reg[34][0]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[34][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 5.794ns (29.384%)  route 13.924ns (70.616%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.197 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          0.000    14.485    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    14.702 f  cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_18__3/O
                         net (fo=21, routed)          1.378    16.080    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_48__3
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.299    16.379 r  cpu_5/dp/rf/RAM_reg[34][15]_i_4/O
                         net (fo=18, routed)          1.506    17.885    cpu_2/c/cl/flagreg0/RAM_reg_reg[34][15]_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.009 r  cpu_2/c/cl/flagreg0/RAM_reg[34][15]_i_1/O
                         net (fo=16, routed)          0.738    18.747    dm/RAM_reg_reg[34][15]_0[0]
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.518    18.197    dm/clk_out1
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][11]/C
                         clock pessimism              0.484    18.681    
                         clock uncertainty           -0.138    18.542    
    SLICE_X58Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.337    dm/RAM_reg_reg[34][11]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dm/RAM_reg_reg[34][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 5.794ns (29.384%)  route 13.924ns (70.616%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.197 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.540    -0.972    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y72         FDCE                                         r  cpu_5/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  cpu_5/dp/pcreg/q_reg[3]/Q
                         net (fo=28, routed)          1.081     0.565    ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X11Y75         LUT5 (Prop_lut5_I1_O)        0.124     0.689 r  ROM_6/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.639     1.328    cpu_5/dp/rf/spo[20]
    SLICE_X11Y73         LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  cpu_5/dp/rf/rf_reg_r2_0_15_0_5_i_3__4/O
                         net (fo=37, routed)          1.369     2.821    cpu_5/dp/rf/rf_reg_r2_0_15_24_29/ADDRA1
    SLICE_X10Y76         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     2.967 r  cpu_5/dp/rf/rf_reg_r2_0_15_24_29/RAMA/O
                         net (fo=4, routed)           0.853     3.820    cpu_5/dp/rf/rd20[24]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.328     4.148 r  cpu_5/dp/rf/mul_i_315__4/O
                         net (fo=6, routed)           0.577     4.725    cpu_5/dp/rf/mul_i_315__4_n_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I0_O)        0.124     4.849 r  cpu_5/dp/rf/mul_i_266__4/O
                         net (fo=4, routed)           0.828     5.678    cpu_5/dp/rf/mul_i_266__4_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  cpu_5/dp/rf/mul_i_208__4/O
                         net (fo=4, routed)           0.831     6.633    cpu_5/dp/rf/mul_i_208__4_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I3_O)        0.124     6.757 r  cpu_5/dp/rf/mul_i_100__4/O
                         net (fo=1, routed)           0.642     7.398    cpu_5/dp/rf/mul_i_100__4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  cpu_5/dp/rf/mul_i_30__4/O
                         net (fo=22, routed)          0.650     8.173    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.297    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.875 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=1, routed)           0.667     9.541    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[2]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.301     9.842 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.842    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.222 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.222    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.545 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.800    11.346    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.652 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.652    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.053 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.053    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.275 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.595    12.870    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    13.169    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.416 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.770    14.186    cpu_5/dp/alu_u/MUL_Result[8]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.299    14.485 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_6_11_i_48__3/O
                         net (fo=14, routed)          0.000    14.485    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_4__4
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    14.702 f  cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_18__3/O
                         net (fo=21, routed)          1.378    16.080    cpu_5/dp/rf/rf_reg_r1_0_15_6_11_i_48__3
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.299    16.379 r  cpu_5/dp/rf/RAM_reg[34][15]_i_4/O
                         net (fo=18, routed)          1.506    17.885    cpu_2/c/cl/flagreg0/RAM_reg_reg[34][15]_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    18.009 r  cpu_2/c/cl/flagreg0/RAM_reg[34][15]_i_1/O
                         net (fo=16, routed)          0.738    18.747    dm/RAM_reg_reg[34][15]_0[0]
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.518    18.197    dm/clk_out1
    SLICE_X58Y43         FDRE                                         r  dm/RAM_reg_reg[34][6]/C
                         clock pessimism              0.484    18.681    
                         clock uncertainty           -0.138    18.542    
    SLICE_X58Y43         FDRE (Setup_fdre_C_CE)      -0.205    18.337    dm/RAM_reg_reg[34][6]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.400ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.639ns  (logic 8.653ns (44.060%)  route 10.986ns (55.940%))
  Logic Levels:           28  (CARRY4=15 LUT2=4 LUT3=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.118 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.558    -0.954    cpu_7/dp/pcreg/clk_out1
    SLICE_X53Y20         FDCE                                         r  cpu_7/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  cpu_7/dp/pcreg/q_reg[5]/Q
                         net (fo=29, routed)          0.745     0.248    cpu_7/dp/pcreg/PC_7[2]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.885 r  cpu_7/dp/pcreg/mul_i_102__6/CO[3]
                         net (fo=1, routed)           0.000     0.885    cpu_7/dp/pcreg/mul_i_102__6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.002 r  cpu_7/dp/pcreg/mul_i_101__6/CO[3]
                         net (fo=1, routed)           0.000     1.002    cpu_7/dp/pcreg/mul_i_101__6_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.119 r  cpu_7/dp/pcreg/mul_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.119    cpu_7/dp/pcreg/mul_i_98_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.434 r  cpu_7/dp/pcreg/sum_carry__3_i_13__6/O[3]
                         net (fo=1, routed)           0.640     2.074    cpu_7/dp/pcreg/a[20]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     2.782 r  cpu_7/dp/pcreg/sum_carry__3_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     2.782    cpu_7/dp/alu_u/sum_carry__4_i_3__6[0]
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.896 r  cpu_7/dp/alu_u/sum_carry__4_i_9__6/CO[3]
                         net (fo=1, routed)           0.009     2.905    cpu_7/dp/pcreg/sum_carry__5_i_3__6[0]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  cpu_7/dp/pcreg/sum_carry__5_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     3.019    cpu_7/c/cl/flagreg0/CO[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  cpu_7/c/cl/flagreg0/sum_carry__6_i_8__6/O[1]
                         net (fo=6, routed)           1.008     4.361    cpu_7/dp/rf/O[1]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.303     4.664 r  cpu_7/dp/rf/sum_carry__6_i_14__6/O
                         net (fo=7, routed)           0.572     5.236    cpu_7/dp/rf/sum_carry__6_i_14__6_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.360 r  cpu_7/dp/rf/mul_i_240__6/O
                         net (fo=2, routed)           0.458     5.817    cpu_7/dp/rf/mul_i_240__6_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.941 r  cpu_7/dp/rf/mul_i_222__6/O
                         net (fo=2, routed)           0.315     6.256    cpu_7/dp/rf/mul_i_222__6_n_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.380 r  cpu_7/dp/rf/mul_i_125__6/O
                         net (fo=2, routed)           0.682     7.062    cpu_7/dp/rf/mul_i_125__6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  cpu_7/dp/rf/mul_i_51__6/O
                         net (fo=1, routed)           0.735     7.921    cpu_7/dp/rf/mul_i_51__6_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.045 r  cpu_7/dp/rf/mul_i_20__6/O
                         net (fo=23, routed)          1.346     9.391    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[12]
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     9.515 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.515    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.155 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.598    10.753    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[3]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.306    11.059 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_3/O
                         net (fo=1, routed)           0.000    11.059    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_3_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.609 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry/CO[3]
                         net (fo=1, routed)           0.009    11.618    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.931 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/O[3]
                         net (fo=1, routed)           0.995    12.926    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[7]
    SLICE_X50Y31         LUT2 (Prop_lut2_I1_O)        0.306    13.232 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.232    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.765 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.765    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.088 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[1]
                         net (fo=3, routed)           0.719    14.807    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[13]
    SLICE_X51Y29         LUT2 (Prop_lut2_I1_O)        0.306    15.113 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4/O
                         net (fo=1, routed)           0.000    15.113    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.663 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.663    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.976 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.457    16.433    cpu_7/dp/alu_u/MUL_Result[31]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.306    16.739 f  cpu_7/dp/alu_u/q[1]_i_4__22/O
                         net (fo=1, routed)           0.306    17.045    cpu_7/dp/alu_u/q[1]_i_4__22_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.169 r  cpu_7/dp/alu_u/q[1]_i_2__15/O
                         net (fo=3, routed)           0.579    17.748    cpu_7/dp/alu_u/q[1]_i_6__14
    SLICE_X58Y27         LUT2 (Prop_lut2_I1_O)        0.124    17.872 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_1__6/O
                         net (fo=2, routed)           0.813    18.685    cpu_7/dp/rf/rf_reg_r2_0_15_30_31/DIA1
    SLICE_X56Y22         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.439    18.118    cpu_7/dp/rf/rf_reg_r2_0_15_30_31/WCLK
    SLICE_X56Y22         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.564    18.682    
                         clock uncertainty           -0.138    18.543    
    SLICE_X56Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.285    cpu_7/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.285    
                         arrival time                         -18.685    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.392ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.790ns  (logic 8.317ns (42.026%)  route 11.473ns (57.974%))
  Logic Levels:           28  (CARRY4=15 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 18.180 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.558    -0.954    cpu_7/dp/pcreg/clk_out1
    SLICE_X53Y20         FDCE                                         r  cpu_7/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  cpu_7/dp/pcreg/q_reg[5]/Q
                         net (fo=29, routed)          0.745     0.248    cpu_7/dp/pcreg/PC_7[2]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.885 r  cpu_7/dp/pcreg/mul_i_102__6/CO[3]
                         net (fo=1, routed)           0.000     0.885    cpu_7/dp/pcreg/mul_i_102__6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.002 r  cpu_7/dp/pcreg/mul_i_101__6/CO[3]
                         net (fo=1, routed)           0.000     1.002    cpu_7/dp/pcreg/mul_i_101__6_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.119 r  cpu_7/dp/pcreg/mul_i_98/CO[3]
                         net (fo=1, routed)           0.000     1.119    cpu_7/dp/pcreg/mul_i_98_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.434 r  cpu_7/dp/pcreg/sum_carry__3_i_13__6/O[3]
                         net (fo=1, routed)           0.640     2.074    cpu_7/dp/pcreg/a[20]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     2.782 r  cpu_7/dp/pcreg/sum_carry__3_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     2.782    cpu_7/dp/alu_u/sum_carry__4_i_3__6[0]
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.896 r  cpu_7/dp/alu_u/sum_carry__4_i_9__6/CO[3]
                         net (fo=1, routed)           0.009     2.905    cpu_7/dp/pcreg/sum_carry__5_i_3__6[0]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  cpu_7/dp/pcreg/sum_carry__5_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     3.019    cpu_7/c/cl/flagreg0/CO[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  cpu_7/c/cl/flagreg0/sum_carry__6_i_8__6/O[1]
                         net (fo=6, routed)           1.008     4.361    cpu_7/dp/rf/O[1]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.303     4.664 r  cpu_7/dp/rf/sum_carry__6_i_14__6/O
                         net (fo=7, routed)           0.572     5.236    cpu_7/dp/rf/sum_carry__6_i_14__6_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.360 r  cpu_7/dp/rf/mul_i_240__6/O
                         net (fo=2, routed)           0.458     5.817    cpu_7/dp/rf/mul_i_240__6_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.941 r  cpu_7/dp/rf/mul_i_222__6/O
                         net (fo=2, routed)           0.315     6.256    cpu_7/dp/rf/mul_i_222__6_n_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.380 r  cpu_7/dp/rf/mul_i_125__6/O
                         net (fo=2, routed)           0.682     7.062    cpu_7/dp/rf/mul_i_125__6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  cpu_7/dp/rf/mul_i_51__6/O
                         net (fo=1, routed)           0.735     7.921    cpu_7/dp/rf/mul_i_51__6_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124     8.045 r  cpu_7/dp/rf/mul_i_20__6/O
                         net (fo=23, routed)          1.574     9.620    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[12]
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.124     9.744 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.744    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig59_out
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.276 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.276    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[6]_7
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.589 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.587    11.176    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[11]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.306    11.482 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.482    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_i_3_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.032 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.032    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.366 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__2/O[1]
                         net (fo=4, routed)           1.041    13.406    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[13]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.303    13.709 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    13.709    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.085    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.304 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[0]
                         net (fo=3, routed)           0.727    15.032    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[16]
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.295    15.327 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.327    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.907 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[2]
                         net (fo=1, routed)           0.651    16.558    cpu_7/dp/alu_u/MUL_Result[30]
    SLICE_X56Y28         LUT5 (Prop_lut5_I1_O)        0.302    16.860 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_4__6/O
                         net (fo=1, routed)           0.496    17.356    cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_4__6_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.480 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__6/O
                         net (fo=3, routed)           0.369    17.849    cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__6_n_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    17.973 r  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_2__6/O
                         net (fo=2, routed)           0.864    18.837    cpu_7/dp/rf/rf_reg_r1_0_15_30_31/DIA0
    SLICE_X60Y24         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.501    18.180    cpu_7/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X60Y24         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA/CLK
                         clock pessimism              0.564    18.744    
                         clock uncertainty           -0.138    18.605    
    SLICE_X60Y24         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    18.444    cpu_7/dp/rf/rf_reg_r1_0_15_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         18.444    
                         arrival time                         -18.837    
  -------------------------------------------------------------------
                         slack                                 -0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.800%)  route 0.174ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X44Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/Q
                         net (fo=1, routed)           0.174    -0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X42Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.833    -0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.274    -0.582    
                         clock uncertainty            0.138    -0.444    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.592    -0.589    <hidden>
    SLICE_X1Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  <hidden>
                         net (fo=1, routed)           0.116    -0.332    <hidden>
    SLICE_X1Y10          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.864    -0.826    <hidden>
    SLICE_X1Y10          FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.138    -0.434    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.075    -0.359    <hidden>
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.554    -0.627    <hidden>
    SLICE_X32Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  <hidden>
                         net (fo=1, routed)           0.085    -0.401    <hidden>
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.356 r  <hidden>
                         net (fo=1, routed)           0.000    -0.356    <hidden>
    SLICE_X33Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.821    -0.869    <hidden>
    SLICE_X33Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.138    -0.476    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.092    -0.384    <hidden>
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.585    -0.596    <hidden>
    SLICE_X4Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  <hidden>
                         net (fo=1, routed)           0.085    -0.370    <hidden>
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.045    -0.325 r  <hidden>
                         net (fo=1, routed)           0.000    -0.325    <hidden>
    SLICE_X5Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.854    -0.836    <hidden>
    SLICE_X5Y19          FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.138    -0.445    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.092    -0.353    <hidden>
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.562    -0.619    <hidden>
    SLICE_X48Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=1, routed)           0.085    -0.393    <hidden>
    SLICE_X49Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.348 r  <hidden>
                         net (fo=1, routed)           0.000    -0.348    <hidden>
    SLICE_X49Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.831    -0.859    <hidden>
    SLICE_X49Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.092    -0.376    <hidden>
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.592    -0.589    <hidden>
    SLICE_X5Y9           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  <hidden>
                         net (fo=1, routed)           0.112    -0.336    <hidden>
    SLICE_X5Y8           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.863    -0.827    <hidden>
    SLICE_X5Y8           FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.138    -0.435    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.071    -0.364    <hidden>
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.559    -0.622    <hidden>
    SLICE_X28Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  <hidden>
                         net (fo=1, routed)           0.087    -0.395    <hidden>
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  <hidden>
                         net (fo=1, routed)           0.000    -0.350    <hidden>
    SLICE_X29Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.828    -0.862    <hidden>
    SLICE_X29Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.138    -0.471    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.092    -0.379    <hidden>
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.562    -0.619    <hidden>
    SLICE_X32Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=1, routed)           0.087    -0.392    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.045    -0.347 r  <hidden>
                         net (fo=1, routed)           0.000    -0.347    <hidden>
    SLICE_X33Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.831    -0.859    <hidden>
    SLICE_X33Y8          FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.092    -0.376    <hidden>
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.563    -0.618    <hidden>
    SLICE_X28Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.087    -0.391    <hidden>
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.045    -0.346 r  <hidden>
                         net (fo=1, routed)           0.000    -0.346    <hidden>
    SLICE_X29Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.833    -0.857    <hidden>
    SLICE_X29Y3          FDRE                                         r  <hidden>
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.138    -0.467    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.092    -0.375    <hidden>
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.560    -0.621    <hidden>
    SLICE_X44Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  <hidden>
                         net (fo=1, routed)           0.086    -0.395    <hidden>
    SLICE_X45Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.350 r  <hidden>
                         net (fo=1, routed)           0.000    -0.350    <hidden>
    SLICE_X45Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.829    -0.861    <hidden>
    SLICE_X45Y13         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.138    -0.470    
    SLICE_X45Y13         FDRE (Hold_fdre_C_D)         0.091    -0.379    <hidden>
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.029    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.588ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.307ns  (logic 0.518ns (39.628%)  route 0.789ns (60.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.789     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y1          FDCE (Setup_fdce_C_D)       -0.105    32.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.895    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                 31.588    

Slack (MET) :             31.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.897ns  (logic 0.419ns (46.699%)  route 0.478ns (53.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X53Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.478     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X51Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y2          FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 31.838    

Slack (MET) :             31.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.364%)  route 0.596ns (56.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.596     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y1          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 31.853    

Slack (MET) :             31.879ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.026ns  (logic 0.456ns (44.437%)  route 0.570ns (55.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.570     1.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y1          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                 31.879    

Slack (MET) :             31.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.988ns  (logic 0.518ns (52.452%)  route 0.470ns (47.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X52Y1          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.470     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X49Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y1          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 31.917    

Slack (MET) :             31.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.986ns  (logic 0.518ns (52.557%)  route 0.468ns (47.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X42Y0          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.468     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X40Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y0          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 31.919    

Slack (MET) :             31.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.951ns  (logic 0.518ns (54.444%)  route 0.433ns (45.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X42Y0          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.433     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X40Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y0          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                 31.956    

Slack (MET) :             31.991ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.914ns  (logic 0.456ns (49.881%)  route 0.458ns (50.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X53Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.458     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X51Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y2          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 31.991    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.456ns (5.831%)  route 7.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.116 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.365     6.857    cpu_4/dp/pcreg/ready
    SLICE_X48Y88         FDCE                                         f  cpu_4/dp/pcreg/q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.438    18.116    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y88         FDCE                                         r  cpu_4/dp/pcreg/q_reg[29]/C
                         clock pessimism              0.484    18.600    
                         clock uncertainty           -0.138    18.462    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.057    cpu_4/dp/pcreg/q_reg[29]
  -------------------------------------------------------------------
                         required time                         18.057    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.199    

Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.456ns (5.831%)  route 7.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.116 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.365     6.857    cpu_4/dp/pcreg/ready
    SLICE_X48Y88         FDCE                                         f  cpu_4/dp/pcreg/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.438    18.116    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y88         FDCE                                         r  cpu_4/dp/pcreg/q_reg[30]/C
                         clock pessimism              0.484    18.600    
                         clock uncertainty           -0.138    18.462    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.057    cpu_4/dp/pcreg/q_reg[30]
  -------------------------------------------------------------------
                         required time                         18.057    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.199    

Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.456ns (5.831%)  route 7.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.116 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.365     6.857    cpu_4/dp/pcreg/ready
    SLICE_X48Y88         FDCE                                         f  cpu_4/dp/pcreg/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.438    18.116    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y88         FDCE                                         r  cpu_4/dp/pcreg/q_reg[31]/C
                         clock pessimism              0.484    18.600    
                         clock uncertainty           -0.138    18.462    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.057    cpu_4/dp/pcreg/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.057    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.199    

Slack (MET) :             11.331ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/c/cl/flagreg0/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 0.456ns (5.870%)  route 7.313ns (94.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.110 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.313     6.805    cpu_4/c/cl/flagreg0/ready
    SLICE_X42Y85         FDCE                                         f  cpu_4/c/cl/flagreg0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.432    18.110    cpu_4/c/cl/flagreg0/clk_out1
    SLICE_X42Y85         FDCE                                         r  cpu_4/c/cl/flagreg0/q_reg[1]/C
                         clock pessimism              0.484    18.594    
                         clock uncertainty           -0.138    18.456    
    SLICE_X42Y85         FDCE (Recov_fdce_C_CLR)     -0.319    18.137    cpu_4/c/cl/flagreg0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.137    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                 11.331    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.138    18.461    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.056    cpu_4/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.138    18.461    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.056    cpu_4/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[27]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.138    18.461    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.056    cpu_4/dp/pcreg/q_reg[27]
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[28]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.138    18.461    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.056    cpu_4/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_1/dp/pcreg/q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 0.456ns (5.973%)  route 7.178ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.106 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.178     6.671    cpu_1/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_1/dp/pcreg/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.428    18.106    cpu_1/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_1/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.484    18.590    
                         clock uncertainty           -0.138    18.452    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    18.133    cpu_1/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 11.462    

Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_1/dp/pcreg/q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 0.456ns (5.973%)  route 7.178ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.106 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.178     6.671    cpu_1/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_1/dp/pcreg/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.428    18.106    cpu_1/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_1/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.484    18.590    
                         clock uncertainty           -0.138    18.452    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    18.133    cpu_1/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 11.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.334%)  route 0.119ns (45.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.563    -0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.119    -0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X31Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X31Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X31Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.220%)  route 0.397ns (70.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.397    -0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y1          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.833    -0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.503    -0.353    
    SLICE_X38Y1          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.565    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X44Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X44Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X44Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.565    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X44Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X44Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X44Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.456ns (5.831%)  route 7.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.116 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.365     6.857    cpu_4/dp/pcreg/ready
    SLICE_X48Y88         FDCE                                         f  cpu_4/dp/pcreg/q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.438    18.116    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y88         FDCE                                         r  cpu_4/dp/pcreg/q_reg[29]/C
                         clock pessimism              0.484    18.600    
                         clock uncertainty           -0.138    18.462    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.057    cpu_4/dp/pcreg/q_reg[29]
  -------------------------------------------------------------------
                         required time                         18.057    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.199    

Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.456ns (5.831%)  route 7.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.116 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.365     6.857    cpu_4/dp/pcreg/ready
    SLICE_X48Y88         FDCE                                         f  cpu_4/dp/pcreg/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.438    18.116    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y88         FDCE                                         r  cpu_4/dp/pcreg/q_reg[30]/C
                         clock pessimism              0.484    18.600    
                         clock uncertainty           -0.138    18.462    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.057    cpu_4/dp/pcreg/q_reg[30]
  -------------------------------------------------------------------
                         required time                         18.057    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.199    

Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.456ns (5.831%)  route 7.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.116 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.365     6.857    cpu_4/dp/pcreg/ready
    SLICE_X48Y88         FDCE                                         f  cpu_4/dp/pcreg/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.438    18.116    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y88         FDCE                                         r  cpu_4/dp/pcreg/q_reg[31]/C
                         clock pessimism              0.484    18.600    
                         clock uncertainty           -0.138    18.462    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.057    cpu_4/dp/pcreg/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.057    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.199    

Slack (MET) :             11.331ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/c/cl/flagreg0/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 0.456ns (5.870%)  route 7.313ns (94.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.110 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.313     6.805    cpu_4/c/cl/flagreg0/ready
    SLICE_X42Y85         FDCE                                         f  cpu_4/c/cl/flagreg0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.432    18.110    cpu_4/c/cl/flagreg0/clk_out1
    SLICE_X42Y85         FDCE                                         r  cpu_4/c/cl/flagreg0/q_reg[1]/C
                         clock pessimism              0.484    18.594    
                         clock uncertainty           -0.138    18.456    
    SLICE_X42Y85         FDCE (Recov_fdce_C_CLR)     -0.319    18.137    cpu_4/c/cl/flagreg0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.137    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                 11.331    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.138    18.461    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.056    cpu_4/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.138    18.461    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.056    cpu_4/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[27]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.138    18.461    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.056    cpu_4/dp/pcreg/q_reg[27]
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[28]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.138    18.461    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.056    cpu_4/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_1/dp/pcreg/q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 0.456ns (5.973%)  route 7.178ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.106 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.178     6.671    cpu_1/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_1/dp/pcreg/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.428    18.106    cpu_1/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_1/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.484    18.590    
                         clock uncertainty           -0.138    18.452    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    18.133    cpu_1/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 11.462    

Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_1/dp/pcreg/q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 0.456ns (5.973%)  route 7.178ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.106 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.178     6.671    cpu_1/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_1/dp/pcreg/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.428    18.106    cpu_1/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_1/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.484    18.590    
                         clock uncertainty           -0.138    18.452    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    18.133    cpu_1/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 11.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.334%)  route 0.119ns (45.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.563    -0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.119    -0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X31Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X31Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.138    -0.464    
    SLICE_X31Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.220%)  route 0.397ns (70.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.397    -0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y1          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.833    -0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.138    -0.215    
    SLICE_X38Y1          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.274    -0.577    
                         clock uncertainty            0.138    -0.439    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.274    -0.577    
                         clock uncertainty            0.138    -0.439    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.274    -0.577    
                         clock uncertainty            0.138    -0.439    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.274    -0.577    
                         clock uncertainty            0.138    -0.439    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.274    -0.577    
                         clock uncertainty            0.138    -0.439    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.274    -0.577    
                         clock uncertainty            0.138    -0.439    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.565    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X44Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X44Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.138    -0.462    
    SLICE_X44Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.565    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X44Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X44Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.138    -0.462    
    SLICE_X44Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.456ns (5.831%)  route 7.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.116 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.365     6.857    cpu_4/dp/pcreg/ready
    SLICE_X48Y88         FDCE                                         f  cpu_4/dp/pcreg/q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.438    18.116    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y88         FDCE                                         r  cpu_4/dp/pcreg/q_reg[29]/C
                         clock pessimism              0.484    18.600    
                         clock uncertainty           -0.138    18.462    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.057    cpu_4/dp/pcreg/q_reg[29]
  -------------------------------------------------------------------
                         required time                         18.057    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.199    

Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.456ns (5.831%)  route 7.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.116 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.365     6.857    cpu_4/dp/pcreg/ready
    SLICE_X48Y88         FDCE                                         f  cpu_4/dp/pcreg/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.438    18.116    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y88         FDCE                                         r  cpu_4/dp/pcreg/q_reg[30]/C
                         clock pessimism              0.484    18.600    
                         clock uncertainty           -0.138    18.462    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.057    cpu_4/dp/pcreg/q_reg[30]
  -------------------------------------------------------------------
                         required time                         18.057    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.199    

Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.456ns (5.831%)  route 7.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.116 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.365     6.857    cpu_4/dp/pcreg/ready
    SLICE_X48Y88         FDCE                                         f  cpu_4/dp/pcreg/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.438    18.116    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y88         FDCE                                         r  cpu_4/dp/pcreg/q_reg[31]/C
                         clock pessimism              0.484    18.600    
                         clock uncertainty           -0.138    18.462    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.057    cpu_4/dp/pcreg/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.057    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.199    

Slack (MET) :             11.331ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/c/cl/flagreg0/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 0.456ns (5.870%)  route 7.313ns (94.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.110 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.313     6.805    cpu_4/c/cl/flagreg0/ready
    SLICE_X42Y85         FDCE                                         f  cpu_4/c/cl/flagreg0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.432    18.110    cpu_4/c/cl/flagreg0/clk_out1
    SLICE_X42Y85         FDCE                                         r  cpu_4/c/cl/flagreg0/q_reg[1]/C
                         clock pessimism              0.484    18.594    
                         clock uncertainty           -0.138    18.456    
    SLICE_X42Y85         FDCE (Recov_fdce_C_CLR)     -0.319    18.137    cpu_4/c/cl/flagreg0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.137    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                 11.331    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.138    18.461    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.056    cpu_4/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.138    18.461    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.056    cpu_4/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[27]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.138    18.461    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.056    cpu_4/dp/pcreg/q_reg[27]
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.337ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[28]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.138    18.461    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.056    cpu_4/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.337    

Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_1/dp/pcreg/q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 0.456ns (5.973%)  route 7.178ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.106 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.178     6.671    cpu_1/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_1/dp/pcreg/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.428    18.106    cpu_1/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_1/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.484    18.590    
                         clock uncertainty           -0.138    18.452    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    18.133    cpu_1/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 11.462    

Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_1/dp/pcreg/q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 0.456ns (5.973%)  route 7.178ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.106 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.178     6.671    cpu_1/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_1/dp/pcreg/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.428    18.106    cpu_1/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_1/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.484    18.590    
                         clock uncertainty           -0.138    18.452    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    18.133    cpu_1/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                         18.133    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 11.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.334%)  route 0.119ns (45.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.563    -0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.119    -0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X31Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X31Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.138    -0.464    
    SLICE_X31Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.220%)  route 0.397ns (70.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.397    -0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y1          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.833    -0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.138    -0.215    
    SLICE_X38Y1          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.274    -0.577    
                         clock uncertainty            0.138    -0.439    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.274    -0.577    
                         clock uncertainty            0.138    -0.439    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.274    -0.577    
                         clock uncertainty            0.138    -0.439    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.274    -0.577    
                         clock uncertainty            0.138    -0.439    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.274    -0.577    
                         clock uncertainty            0.138    -0.439    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.274    -0.577    
                         clock uncertainty            0.138    -0.439    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.565    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X44Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X44Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.138    -0.462    
    SLICE_X44Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.565    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X44Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X44Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.138    -0.462    
    SLICE_X44Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.202ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.456ns (5.831%)  route 7.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.116 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.365     6.857    cpu_4/dp/pcreg/ready
    SLICE_X48Y88         FDCE                                         f  cpu_4/dp/pcreg/q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.438    18.116    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y88         FDCE                                         r  cpu_4/dp/pcreg/q_reg[29]/C
                         clock pessimism              0.484    18.600    
                         clock uncertainty           -0.135    18.464    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.059    cpu_4/dp/pcreg/q_reg[29]
  -------------------------------------------------------------------
                         required time                         18.059    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.202    

Slack (MET) :             11.202ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.456ns (5.831%)  route 7.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.116 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.365     6.857    cpu_4/dp/pcreg/ready
    SLICE_X48Y88         FDCE                                         f  cpu_4/dp/pcreg/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.438    18.116    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y88         FDCE                                         r  cpu_4/dp/pcreg/q_reg[30]/C
                         clock pessimism              0.484    18.600    
                         clock uncertainty           -0.135    18.464    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.059    cpu_4/dp/pcreg/q_reg[30]
  -------------------------------------------------------------------
                         required time                         18.059    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.202    

Slack (MET) :             11.202ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.456ns (5.831%)  route 7.365ns (94.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.116 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.365     6.857    cpu_4/dp/pcreg/ready
    SLICE_X48Y88         FDCE                                         f  cpu_4/dp/pcreg/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.438    18.116    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y88         FDCE                                         r  cpu_4/dp/pcreg/q_reg[31]/C
                         clock pessimism              0.484    18.600    
                         clock uncertainty           -0.135    18.464    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.059    cpu_4/dp/pcreg/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.059    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.202    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/c/cl/flagreg0/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 0.456ns (5.870%)  route 7.313ns (94.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.110 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.313     6.805    cpu_4/c/cl/flagreg0/ready
    SLICE_X42Y85         FDCE                                         f  cpu_4/c/cl/flagreg0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.432    18.110    cpu_4/c/cl/flagreg0/clk_out1
    SLICE_X42Y85         FDCE                                         r  cpu_4/c/cl/flagreg0/q_reg[1]/C
                         clock pessimism              0.484    18.594    
                         clock uncertainty           -0.135    18.458    
    SLICE_X42Y85         FDCE (Recov_fdce_C_CLR)     -0.319    18.139    cpu_4/c/cl/flagreg0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.139    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                 11.334    

Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.135    18.463    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.058    cpu_4/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.058    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.135    18.463    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.058    cpu_4/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                         18.058    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[27]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.135    18.463    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.058    cpu_4/dp/pcreg/q_reg[27]
  -------------------------------------------------------------------
                         required time                         18.058    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_4/dp/pcreg/q_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.456ns (5.936%)  route 7.226ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.115 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.226     6.719    cpu_4/dp/pcreg/ready
    SLICE_X48Y87         FDCE                                         f  cpu_4/dp/pcreg/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.437    18.115    cpu_4/dp/pcreg/clk_out1
    SLICE_X48Y87         FDCE                                         r  cpu_4/dp/pcreg/q_reg[28]/C
                         clock pessimism              0.484    18.599    
                         clock uncertainty           -0.135    18.463    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    18.058    cpu_4/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                         18.058    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.465ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_1/dp/pcreg/q_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 0.456ns (5.973%)  route 7.178ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.106 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.178     6.671    cpu_1/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_1/dp/pcreg/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.428    18.106    cpu_1/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_1/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.484    18.590    
                         clock uncertainty           -0.135    18.454    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    18.135    cpu_1/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.135    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 11.465    

Slack (MET) :             11.465ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            cpu_1/dp/pcreg/q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.674ns  (clk_out1_clk_wiz_0_1 rise@19.674ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 0.456ns (5.973%)  route 7.178ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.106 - 19.674 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.548    -0.964    clk
    SLICE_X39Y27         FDSE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.508 f  ready_reg/Q
                         net (fo=261, routed)         7.178     6.671    cpu_1/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_1/dp/pcreg/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.674    19.674 r  
    W5                                                0.000    19.674 r  clk_in (IN)
                         net (fo=0)                   0.000    19.674    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.062 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.224    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.007 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.588    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.679 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        1.428    18.106    cpu_1/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_1/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.484    18.590    
                         clock uncertainty           -0.135    18.454    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    18.135    cpu_1/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                         18.135    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 11.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.334%)  route 0.119ns (45.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.563    -0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.119    -0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X31Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X31Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X31Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.220%)  route 0.397ns (70.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.397    -0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y1          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.833    -0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.503    -0.353    
    SLICE_X38Y1          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.838    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.274    -0.577    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.565    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X44Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X44Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X44Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.837ns period=19.674ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.565    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X44Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6102, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X44Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X44Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.103ns (25.205%)  route 3.273ns (74.795%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.998     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y3           LUT4 (Prop_lut4_I1_O)        0.327     6.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     6.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.357     7.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.644     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y5           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y5           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.326    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y5           FDCE (Recov_fdce_C_CLR)     -0.636    35.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 27.844    

Slack (MET) :             27.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.103ns (25.205%)  route 3.273ns (74.795%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.998     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y3           LUT4 (Prop_lut4_I1_O)        0.327     6.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     6.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.357     7.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.644     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y5           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y5           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.326    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y5           FDCE (Recov_fdce_C_CLR)     -0.636    35.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 27.844    

Slack (MET) :             27.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.103ns (25.205%)  route 3.273ns (74.795%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.998     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y3           LUT4 (Prop_lut4_I1_O)        0.327     6.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     6.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.357     7.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.644     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y5           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y5           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.326    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y5           FDCE (Recov_fdce_C_CLR)     -0.636    35.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 27.844    

Slack (MET) :             27.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.103ns (26.049%)  route 3.131ns (73.951%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.998     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y3           LUT4 (Prop_lut4_I1_O)        0.327     6.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     6.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.357     7.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.502     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.326    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.636    35.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 27.986    

Slack (MET) :             27.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.103ns (26.049%)  route 3.131ns (73.951%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.998     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y3           LUT4 (Prop_lut4_I1_O)        0.327     6.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     6.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.357     7.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.502     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.326    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.636    35.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 27.986    

Slack (MET) :             27.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.103ns (26.049%)  route 3.131ns (73.951%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.998     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y3           LUT4 (Prop_lut4_I1_O)        0.327     6.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     6.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.357     7.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.502     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.326    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.636    35.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 27.986    

Slack (MET) :             27.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.103ns (26.049%)  route 3.131ns (73.951%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.998     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y3           LUT4 (Prop_lut4_I1_O)        0.327     6.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     6.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.357     7.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.502     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.326    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.636    35.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 27.986    

Slack (MET) :             27.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.103ns (26.049%)  route 3.131ns (73.951%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.998     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y3           LUT4 (Prop_lut4_I1_O)        0.327     6.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     6.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.357     7.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.502     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.326    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.636    35.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 27.986    

Slack (MET) :             27.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.103ns (26.049%)  route 3.131ns (73.951%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.998     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y3           LUT4 (Prop_lut4_I1_O)        0.327     6.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     6.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.357     7.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.502     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.326    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.636    35.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 27.986    

Slack (MET) :             27.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.103ns (26.049%)  route 3.131ns (73.951%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y4           FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     3.881 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.998     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X9Y3           LUT4 (Prop_lut4_I1_O)        0.327     6.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     6.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y3          LUT1 (Prop_lut1_I0_O)        0.357     7.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.502     7.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y4           FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y4           FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.326    36.354    
                         clock uncertainty           -0.035    36.319    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.636    35.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.683    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 27.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.313%)  route 0.123ns (46.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X52Y0          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.367     1.290    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.313%)  route 0.123ns (46.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X52Y0          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.367     1.290    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.313%)  route 0.123ns (46.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X52Y0          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.367     1.290    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.313%)  route 0.123ns (46.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X52Y0          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.367     1.290    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.313%)  route 0.123ns (46.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X52Y0          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.367     1.290    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.313%)  route 0.123ns (46.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X52Y0          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.367     1.290    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.850%)  route 0.136ns (49.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.136     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X48Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X48Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.363     1.293    
    SLICE_X48Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.850%)  route 0.136ns (49.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.136     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X48Y2          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X48Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.363     1.293    
    SLICE_X48Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.447%)  route 0.199ns (58.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.199     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X52Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X52Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.364     1.293    
    SLICE_X52Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.447%)  route 0.199ns (58.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.199     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X52Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X52Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.364     1.293    
    SLICE_X52Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.391    





