<?xml version="1.0" encoding="UTF-8" standalone="no" ?><entity name="StateMachineEditor_import"><interface bustype="wire" clock="clock" direction="end" name="reset"><port direction="Input" name="reset" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clock" direction="end" name="ready"><port direction="Input" name="ready" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clock" direction="end" name="counter"><port direction="Input" name="counter" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="24"/></interface><interface bustype="wire" clock="clock" direction="end" name="data_end"><port direction="Input" name="data_end" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clock" direction="start" name="state"><port direction="Output" name="state" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="3"/></interface><hdl><native hdl-name="StateMachineEditor" language="VHDL"/></hdl></entity>