#ifndef MANGO_PCIE_PHY_H
#define MANGO_PCIE_PHY_H

#include "mango_pcie.h"

const struct cdns_reg_pairs phy_reg_nobfr_common_cfg_sets[] = {
	// PHY Register settings
	{0xC003, 0x0144},       // PHY_PIPE_COM_LOCK_CFG2
	{0xE000, 0x3300},       // PHY_PMA_CMN
	// General PMA Common Settings
	{0x00A0, 0x002F},
	// PLL PMA Common Setting
	{0x0048, 0x0105},
	{0x0049, 0x2105},
	{0x004A, 0x3106},
	{0x0050, 0x8804},
	{0x005A, 0x0CDB},
	{0x0062, 0x1219},
	// If the following write is the only Common PMA write,
	// it must be preceded by a read to PMA Common address offset 0x0000.
	{0x0023, 0x413B}
};

const struct cdns_reg_pairs phy_reg_bfr_common_cfg_sets[] = {
	// PHY Register settings
	{0xC003, 0x0144},
	{0xC00E, 0x0002},
	{0xE000, 0x3300},
	// General PMA Common Settings
	{0x0098, 0x2100},
	{0x00A0, 0x002F},
	// PLL PMA Common Setting
	{0x0048, 0x0105},
	{0x00C8, 0x0105},
	{0x004A, 0x3106},
	{0x00CA, 0x2105},
	{0x0050, 0x8804},
	{0x005A, 0x0CDB},
	{0x00DA, 0x0CDB},
	{0x0062, 0x1219},
	{0x00E2, 0x1912},
	// If the following write is the only Common PMA write,
	// it must be preceded by a read to PMA Common address offset 0x0000.
	{0x0023, 0x413B}
};

const struct cdns_reg_pairs phy_reg_port_cfg_sets[] = {
	// Begin PMA Lane Writes for Port: 0
	// Port Config: port_mode=pcie_via_pipe  port_width=32
	// port_fullrt=1000 port_lt=NA port_drv_mode=NA port_fts=no refclk_freq=25
	{0x6003, 0x6910},
	{0x6006, 0x0000},
	{0x603B, 0x000C},
	{0x604C, 0x0D33},
	{0x606F, 0x9602},
	{0x6071, 0x0271},
	{0x6081, 0x813E},
	{0x6085, 0x8E82},
	{0x6086, 0x933A},
	{0x6087, 0x8F5B},
	{0x6088, 0x8B4B},
	{0x6091, 0x033C},
	{0x6096, 0x0003},
	{0x6097, 0x44CC},
	{0x609B, 0x088C},
	{0x609C, 0x8000},
	{0x60AC, 0x1F1F},
	{0x60AD, 0x0080},
	{0x60AF, 0x1C08},
	{0x60C4, 0x0003},
	{0x60D0, 0x3C3C},
	{0x60E1, 0x3100},
	{0x60EA, 0x0551},
	{0x60EB, 0x0022},
	{0x60EC, 0x0010},
	{0x60ED, 0x0010},
	{0x60EE, 0x0008},
	{0x60F5, 0x1561},
	{0x60F8, 0x1561},
	{0x60FA, 0x00B0},
	{0x60FB, 0x00A6},
	{0x60FC, 0x01B6},
	{0x60FF, 0x0336},
	{0x6100, 0x0788},
	{0x6101, 0x0777},
	{0x6102, 0x0BCC},
	{0x6103, 0x0888},
	{0x6104, 0x0DFF},
	{0x6105, 0x0888},
	{0x6106, 0x0CDD},
	{0x6107, 0x0888},
	{0x6108, 0x0CDD},
	{0x6109, 0x0888},
	{0x610A, 0x0CDD},
	{0x610B, 0x0599},
	{0x610C, 0x0DEE},
	{0x610D, 0x0084},
	{0x610E, 0x0399},
	{0x610F, 0x0DEE},
	{0x6111, 0x28FF},
	{0x6115, 0x0160},
	{0x6116, 0x0008},
	{0x6118, 0x1000},
	{0x611A, 0x0100},
	{0x611B, 0x0080},
	{0x611C, 0x0024},
	{0x611D, 0x0024},
	{0x611E, 0x01FF},
	{0x6121, 0x001F},
	{0x6122, 0x1CE7},
	{0x6123, 0x1D67},
	{0x6125, 0x001F},
	{0x6126, 0x4000},
	{0x6148, 0x2011},
	{0x6151, 0x0606},
	{0x6152, 0x0100},
	{0x6155, 0x0220},
	{0x6158, 0xFE21},
	{0x6159, 0x2121},
	{0x615C, 0x5882},
	{0x6161, 0x0023},
	// Include the following write to rxterm_enable_preg if desire to target 85ohm
	// RX termination impedance rather than the default 100ohm
	{0x619D, 0x0000},       // rxterm_enable_preg
	{0x61B0, 0x559E},
	{0x61D8, 0x0019},
	{0x61D9, 0x7FFF},
	{0x61DA, 0x0028},
	{0x61DB, 0x0028},
	{0x61DC, 0x0005},
	{0x61DD, 0x000F},
	{0x61DE, 0x7FC3},
	{0x61DF, 0x7F81},
	{0x61E0, 0x7FC3},
	{0x61E1, 0x7FC3},
	{0x61E2, 0x7F81},
	{0x61E3, 0x7FF1},
	{0x61E4, 0x0000},
	{0x61E5, 0x1000},
	{0x61E6, 0x5336},
	{0x61E7, 0x5336},
	{0x61E8, 0x0000},
	{0x61F3, 0x392B},
};

const struct cdns_reg_pairs vga_lut_cfg_sets[] = {
	{0x0000, 0x0401},
	{0x0001, 0x0402},
	{0x0002, 0x0403},
	{0x0003, 0x0404},
	{0x0004, 0x0405},
	{0x0005, 0x0406},
	{0x0006, 0x0407},
	{0x0007, 0x0408},

	{0x0008, 0x0409},
	{0x0009, 0x040A},
	{0x000A, 0x040B},
	{0x000B, 0x040C},
	{0x000C, 0x040D},
	{0x000D, 0x050D},
	{0x000E, 0x050E},
	{0x000F, 0x060F},

	{0x0010, 0x0610},
	{0x0011, 0x0710},
	{0x0012, 0x0711},
	{0x0013, 0x0812},
	{0x0014, 0x0813},
	{0x0015, 0x0913},
	{0x0016, 0x0914},
	{0x0017, 0x0A15},

	{0x0018, 0x0A16},
	{0x0019, 0x0B16},
	{0x001A, 0x0B17},
	{0x001B, 0x0C18},
	{0x001C, 0x0C19},
	{0x001D, 0x0D19},
	{0x001E, 0x0D1A},
	{0x001F, 0x0E1B},

	{0x0020, 0x0E1C},
	{0x0021, 0x0F1C},
	{0x0022, 0x0F1D},
	{0x0023, 0x101E},
	{0x0024, 0x101F},
	{0x0025, 0x111F},
	{0x0026, 0x1120},
	{0x0027, 0x1221},

	{0x0028, 0x1221},
	{0x0029, 0x1322},
	{0x002A, 0x1322},
	{0x002B, 0x1423},
	{0x002C, 0x1423},
	{0x002D, 0x1524},
	{0x002E, 0x1525},
	{0x002F, 0x1626},

	{0x0030, 0x1627},
	{0x0031, 0x1728},
	{0x0032, 0x1729},
	{0x0033, 0x1829},
	{0x0034, 0x182A},
	{0x0035, 0x192C},
	{0x0036, 0x192D},
	{0x0037, 0x1A2E},

	{0x0038, 0x1A2F},
	{0x0039, 0x1B30},
	{0x003A, 0x1B31},
	{0x003B, 0x1B32},
	{0x003C, 0x1B33},
	{0x003D, 0x1B34},
	{0x003E, 0x1B35},
	{0x003F, 0x1B36}
};

#endif
