INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/cmdline/adder8_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module adder8_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/cmdline/adder8.sv" into library work
INFO: [VRFC 10-311] analyzing module adder8
