{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667605031816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667605031817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  5 02:37:11 2022 " "Processing started: Sat Nov  5 02:37:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667605031817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605031817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605031818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667605032128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1667605032128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Beeper.v 1 1 " "Found 1 design units, including 1 entities, in source file Beeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 beeper " "Found entity 1: beeper" {  } { { "Beeper.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Beeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667605051935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605051935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Selector.v 1 1 " "Found 1 design units, including 1 entities, in source file Selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667605051936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605051936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667605051937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605051937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667605052008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:selector " "Elaborating entity \"selector\" for hierarchy \"selector:selector\"" {  } { { "top.v" "selector" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667605052010 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tone Selector.v(58) " "Verilog HDL Always Construct warning at Selector.v(58): inferring latch(es) for variable \"tone\", which holds its previous value in one or more paths through the always construct" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1667605052011 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[0\] Selector.v(60) " "Inferred latch for \"tone\[0\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052011 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[1\] Selector.v(60) " "Inferred latch for \"tone\[1\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[2\] Selector.v(60) " "Inferred latch for \"tone\[2\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[3\] Selector.v(60) " "Inferred latch for \"tone\[3\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[4\] Selector.v(60) " "Inferred latch for \"tone\[4\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[5\] Selector.v(60) " "Inferred latch for \"tone\[5\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[6\] Selector.v(60) " "Inferred latch for \"tone\[6\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[7\] Selector.v(60) " "Inferred latch for \"tone\[7\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[8\] Selector.v(60) " "Inferred latch for \"tone\[8\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[9\] Selector.v(60) " "Inferred latch for \"tone\[9\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[10\] Selector.v(60) " "Inferred latch for \"tone\[10\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[11\] Selector.v(60) " "Inferred latch for \"tone\[11\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[12\] Selector.v(60) " "Inferred latch for \"tone\[12\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[13\] Selector.v(60) " "Inferred latch for \"tone\[13\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[14\] Selector.v(60) " "Inferred latch for \"tone\[14\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[15\] Selector.v(60) " "Inferred latch for \"tone\[15\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[16\] Selector.v(60) " "Inferred latch for \"tone\[16\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[17\] Selector.v(60) " "Inferred latch for \"tone\[17\]\" at Selector.v(60)" {  } { { "Selector.v" "" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/Selector.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605052012 "|top|selector:selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beeper beeper:beeper " "Elaborating entity \"beeper\" for hierarchy \"beeper:beeper\"" {  } { { "top.v" "beeper" { Text "/home/user/Desktop/MegaSuperFPGAProject_restored/top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667605052013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667605053080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667605053916 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667605053916 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667605054044 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667605054044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667605054044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667605054044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667605054051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  5 02:37:34 2022 " "Processing ended: Sat Nov  5 02:37:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667605054051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667605054051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667605054051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667605054051 ""}
