$date
	Wed Dec  3 17:19:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_gen_prop $end
$var wire 1 ! P $end
$var wire 1 " G $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ! P $end
$var wire 1 " G $end
$scope module u_and $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Y $end
$upscope $end
$scope module u_xor $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 & n3 $end
$var wire 1 ' n2 $end
$var wire 1 ( n1 $end
$var wire 1 ! Y $end
$scope module u1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ( Y $end
$upscope $end
$scope module u2 $end
$var wire 1 # A $end
$var wire 1 ( B $end
$var wire 1 ' Y $end
$upscope $end
$scope module u3 $end
$var wire 1 $ A $end
$var wire 1 ( B $end
$var wire 1 & Y $end
$upscope $end
$scope module u4 $end
$var wire 1 ' A $end
$var wire 1 & B $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1(
1'
1&
b0 %
0$
0#
0"
0!
$end
#10000
1!
0&
1$
b1 %
#20000
0'
1&
1#
0$
b10 %
#30000
0!
1'
0(
1&
1"
1$
b11 %
#40000
b100 %
#60000
