VERILOG_SOURCES = /code/rtl/one_hot_gen.sv
TOPLEVEL        = one_hot_gen
MODULE          = test_one_hot_gen
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 1-debug-and-fix-one_hot_gen
WAVE            = true