<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/vendor/lowrisc_ibex/vendor/google_riscv-dv/src/riscv_instr_pkg.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">   1</a>
<a href="#l-2">   2</a>
<a href="#l-3">   3</a>
<a href="#l-4">   4</a>
<a href="#l-5">   5</a>
<a href="#l-6">   6</a>
<a href="#l-7">   7</a>
<a href="#l-8">   8</a>
<a href="#l-9">   9</a>
<a href="#l-10">  10</a>
<a href="#l-11">  11</a>
<a href="#l-12">  12</a>
<a href="#l-13">  13</a>
<a href="#l-14">  14</a>
<a href="#l-15">  15</a>
<a href="#l-16">  16</a>
<a href="#l-17">  17</a>
<a href="#l-18">  18</a>
<a href="#l-19">  19</a>
<a href="#l-20">  20</a>
<a href="#l-21">  21</a>
<a href="#l-22">  22</a>
<a href="#l-23">  23</a>
<a href="#l-24">  24</a>
<a href="#l-25">  25</a>
<a href="#l-26">  26</a>
<a href="#l-27">  27</a>
<a href="#l-28">  28</a>
<a href="#l-29">  29</a>
<a href="#l-30">  30</a>
<a href="#l-31">  31</a>
<a href="#l-32">  32</a>
<a href="#l-33">  33</a>
<a href="#l-34">  34</a>
<a href="#l-35">  35</a>
<a href="#l-36">  36</a>
<a href="#l-37">  37</a>
<a href="#l-38">  38</a>
<a href="#l-39">  39</a>
<a href="#l-40">  40</a>
<a href="#l-41">  41</a>
<a href="#l-42">  42</a>
<a href="#l-43">  43</a>
<a href="#l-44">  44</a>
<a href="#l-45">  45</a>
<a href="#l-46">  46</a>
<a href="#l-47">  47</a>
<a href="#l-48">  48</a>
<a href="#l-49">  49</a>
<a href="#l-50">  50</a>
<a href="#l-51">  51</a>
<a href="#l-52">  52</a>
<a href="#l-53">  53</a>
<a href="#l-54">  54</a>
<a href="#l-55">  55</a>
<a href="#l-56">  56</a>
<a href="#l-57">  57</a>
<a href="#l-58">  58</a>
<a href="#l-59">  59</a>
<a href="#l-60">  60</a>
<a href="#l-61">  61</a>
<a href="#l-62">  62</a>
<a href="#l-63">  63</a>
<a href="#l-64">  64</a>
<a href="#l-65">  65</a>
<a href="#l-66">  66</a>
<a href="#l-67">  67</a>
<a href="#l-68">  68</a>
<a href="#l-69">  69</a>
<a href="#l-70">  70</a>
<a href="#l-71">  71</a>
<a href="#l-72">  72</a>
<a href="#l-73">  73</a>
<a href="#l-74">  74</a>
<a href="#l-75">  75</a>
<a href="#l-76">  76</a>
<a href="#l-77">  77</a>
<a href="#l-78">  78</a>
<a href="#l-79">  79</a>
<a href="#l-80">  80</a>
<a href="#l-81">  81</a>
<a href="#l-82">  82</a>
<a href="#l-83">  83</a>
<a href="#l-84">  84</a>
<a href="#l-85">  85</a>
<a href="#l-86">  86</a>
<a href="#l-87">  87</a>
<a href="#l-88">  88</a>
<a href="#l-89">  89</a>
<a href="#l-90">  90</a>
<a href="#l-91">  91</a>
<a href="#l-92">  92</a>
<a href="#l-93">  93</a>
<a href="#l-94">  94</a>
<a href="#l-95">  95</a>
<a href="#l-96">  96</a>
<a href="#l-97">  97</a>
<a href="#l-98">  98</a>
<a href="#l-99">  99</a>
<a href="#l-100"> 100</a>
<a href="#l-101"> 101</a>
<a href="#l-102"> 102</a>
<a href="#l-103"> 103</a>
<a href="#l-104"> 104</a>
<a href="#l-105"> 105</a>
<a href="#l-106"> 106</a>
<a href="#l-107"> 107</a>
<a href="#l-108"> 108</a>
<a href="#l-109"> 109</a>
<a href="#l-110"> 110</a>
<a href="#l-111"> 111</a>
<a href="#l-112"> 112</a>
<a href="#l-113"> 113</a>
<a href="#l-114"> 114</a>
<a href="#l-115"> 115</a>
<a href="#l-116"> 116</a>
<a href="#l-117"> 117</a>
<a href="#l-118"> 118</a>
<a href="#l-119"> 119</a>
<a href="#l-120"> 120</a>
<a href="#l-121"> 121</a>
<a href="#l-122"> 122</a>
<a href="#l-123"> 123</a>
<a href="#l-124"> 124</a>
<a href="#l-125"> 125</a>
<a href="#l-126"> 126</a>
<a href="#l-127"> 127</a>
<a href="#l-128"> 128</a>
<a href="#l-129"> 129</a>
<a href="#l-130"> 130</a>
<a href="#l-131"> 131</a>
<a href="#l-132"> 132</a>
<a href="#l-133"> 133</a>
<a href="#l-134"> 134</a>
<a href="#l-135"> 135</a>
<a href="#l-136"> 136</a>
<a href="#l-137"> 137</a>
<a href="#l-138"> 138</a>
<a href="#l-139"> 139</a>
<a href="#l-140"> 140</a>
<a href="#l-141"> 141</a>
<a href="#l-142"> 142</a>
<a href="#l-143"> 143</a>
<a href="#l-144"> 144</a>
<a href="#l-145"> 145</a>
<a href="#l-146"> 146</a>
<a href="#l-147"> 147</a>
<a href="#l-148"> 148</a>
<a href="#l-149"> 149</a>
<a href="#l-150"> 150</a>
<a href="#l-151"> 151</a>
<a href="#l-152"> 152</a>
<a href="#l-153"> 153</a>
<a href="#l-154"> 154</a>
<a href="#l-155"> 155</a>
<a href="#l-156"> 156</a>
<a href="#l-157"> 157</a>
<a href="#l-158"> 158</a>
<a href="#l-159"> 159</a>
<a href="#l-160"> 160</a>
<a href="#l-161"> 161</a>
<a href="#l-162"> 162</a>
<a href="#l-163"> 163</a>
<a href="#l-164"> 164</a>
<a href="#l-165"> 165</a>
<a href="#l-166"> 166</a>
<a href="#l-167"> 167</a>
<a href="#l-168"> 168</a>
<a href="#l-169"> 169</a>
<a href="#l-170"> 170</a>
<a href="#l-171"> 171</a>
<a href="#l-172"> 172</a>
<a href="#l-173"> 173</a>
<a href="#l-174"> 174</a>
<a href="#l-175"> 175</a>
<a href="#l-176"> 176</a>
<a href="#l-177"> 177</a>
<a href="#l-178"> 178</a>
<a href="#l-179"> 179</a>
<a href="#l-180"> 180</a>
<a href="#l-181"> 181</a>
<a href="#l-182"> 182</a>
<a href="#l-183"> 183</a>
<a href="#l-184"> 184</a>
<a href="#l-185"> 185</a>
<a href="#l-186"> 186</a>
<a href="#l-187"> 187</a>
<a href="#l-188"> 188</a>
<a href="#l-189"> 189</a>
<a href="#l-190"> 190</a>
<a href="#l-191"> 191</a>
<a href="#l-192"> 192</a>
<a href="#l-193"> 193</a>
<a href="#l-194"> 194</a>
<a href="#l-195"> 195</a>
<a href="#l-196"> 196</a>
<a href="#l-197"> 197</a>
<a href="#l-198"> 198</a>
<a href="#l-199"> 199</a>
<a href="#l-200"> 200</a>
<a href="#l-201"> 201</a>
<a href="#l-202"> 202</a>
<a href="#l-203"> 203</a>
<a href="#l-204"> 204</a>
<a href="#l-205"> 205</a>
<a href="#l-206"> 206</a>
<a href="#l-207"> 207</a>
<a href="#l-208"> 208</a>
<a href="#l-209"> 209</a>
<a href="#l-210"> 210</a>
<a href="#l-211"> 211</a>
<a href="#l-212"> 212</a>
<a href="#l-213"> 213</a>
<a href="#l-214"> 214</a>
<a href="#l-215"> 215</a>
<a href="#l-216"> 216</a>
<a href="#l-217"> 217</a>
<a href="#l-218"> 218</a>
<a href="#l-219"> 219</a>
<a href="#l-220"> 220</a>
<a href="#l-221"> 221</a>
<a href="#l-222"> 222</a>
<a href="#l-223"> 223</a>
<a href="#l-224"> 224</a>
<a href="#l-225"> 225</a>
<a href="#l-226"> 226</a>
<a href="#l-227"> 227</a>
<a href="#l-228"> 228</a>
<a href="#l-229"> 229</a>
<a href="#l-230"> 230</a>
<a href="#l-231"> 231</a>
<a href="#l-232"> 232</a>
<a href="#l-233"> 233</a>
<a href="#l-234"> 234</a>
<a href="#l-235"> 235</a>
<a href="#l-236"> 236</a>
<a href="#l-237"> 237</a>
<a href="#l-238"> 238</a>
<a href="#l-239"> 239</a>
<a href="#l-240"> 240</a>
<a href="#l-241"> 241</a>
<a href="#l-242"> 242</a>
<a href="#l-243"> 243</a>
<a href="#l-244"> 244</a>
<a href="#l-245"> 245</a>
<a href="#l-246"> 246</a>
<a href="#l-247"> 247</a>
<a href="#l-248"> 248</a>
<a href="#l-249"> 249</a>
<a href="#l-250"> 250</a>
<a href="#l-251"> 251</a>
<a href="#l-252"> 252</a>
<a href="#l-253"> 253</a>
<a href="#l-254"> 254</a>
<a href="#l-255"> 255</a>
<a href="#l-256"> 256</a>
<a href="#l-257"> 257</a>
<a href="#l-258"> 258</a>
<a href="#l-259"> 259</a>
<a href="#l-260"> 260</a>
<a href="#l-261"> 261</a>
<a href="#l-262"> 262</a>
<a href="#l-263"> 263</a>
<a href="#l-264"> 264</a>
<a href="#l-265"> 265</a>
<a href="#l-266"> 266</a>
<a href="#l-267"> 267</a>
<a href="#l-268"> 268</a>
<a href="#l-269"> 269</a>
<a href="#l-270"> 270</a>
<a href="#l-271"> 271</a>
<a href="#l-272"> 272</a>
<a href="#l-273"> 273</a>
<a href="#l-274"> 274</a>
<a href="#l-275"> 275</a>
<a href="#l-276"> 276</a>
<a href="#l-277"> 277</a>
<a href="#l-278"> 278</a>
<a href="#l-279"> 279</a>
<a href="#l-280"> 280</a>
<a href="#l-281"> 281</a>
<a href="#l-282"> 282</a>
<a href="#l-283"> 283</a>
<a href="#l-284"> 284</a>
<a href="#l-285"> 285</a>
<a href="#l-286"> 286</a>
<a href="#l-287"> 287</a>
<a href="#l-288"> 288</a>
<a href="#l-289"> 289</a>
<a href="#l-290"> 290</a>
<a href="#l-291"> 291</a>
<a href="#l-292"> 292</a>
<a href="#l-293"> 293</a>
<a href="#l-294"> 294</a>
<a href="#l-295"> 295</a>
<a href="#l-296"> 296</a>
<a href="#l-297"> 297</a>
<a href="#l-298"> 298</a>
<a href="#l-299"> 299</a>
<a href="#l-300"> 300</a>
<a href="#l-301"> 301</a>
<a href="#l-302"> 302</a>
<a href="#l-303"> 303</a>
<a href="#l-304"> 304</a>
<a href="#l-305"> 305</a>
<a href="#l-306"> 306</a>
<a href="#l-307"> 307</a>
<a href="#l-308"> 308</a>
<a href="#l-309"> 309</a>
<a href="#l-310"> 310</a>
<a href="#l-311"> 311</a>
<a href="#l-312"> 312</a>
<a href="#l-313"> 313</a>
<a href="#l-314"> 314</a>
<a href="#l-315"> 315</a>
<a href="#l-316"> 316</a>
<a href="#l-317"> 317</a>
<a href="#l-318"> 318</a>
<a href="#l-319"> 319</a>
<a href="#l-320"> 320</a>
<a href="#l-321"> 321</a>
<a href="#l-322"> 322</a>
<a href="#l-323"> 323</a>
<a href="#l-324"> 324</a>
<a href="#l-325"> 325</a>
<a href="#l-326"> 326</a>
<a href="#l-327"> 327</a>
<a href="#l-328"> 328</a>
<a href="#l-329"> 329</a>
<a href="#l-330"> 330</a>
<a href="#l-331"> 331</a>
<a href="#l-332"> 332</a>
<a href="#l-333"> 333</a>
<a href="#l-334"> 334</a>
<a href="#l-335"> 335</a>
<a href="#l-336"> 336</a>
<a href="#l-337"> 337</a>
<a href="#l-338"> 338</a>
<a href="#l-339"> 339</a>
<a href="#l-340"> 340</a>
<a href="#l-341"> 341</a>
<a href="#l-342"> 342</a>
<a href="#l-343"> 343</a>
<a href="#l-344"> 344</a>
<a href="#l-345"> 345</a>
<a href="#l-346"> 346</a>
<a href="#l-347"> 347</a>
<a href="#l-348"> 348</a>
<a href="#l-349"> 349</a>
<a href="#l-350"> 350</a>
<a href="#l-351"> 351</a>
<a href="#l-352"> 352</a>
<a href="#l-353"> 353</a>
<a href="#l-354"> 354</a>
<a href="#l-355"> 355</a>
<a href="#l-356"> 356</a>
<a href="#l-357"> 357</a>
<a href="#l-358"> 358</a>
<a href="#l-359"> 359</a>
<a href="#l-360"> 360</a>
<a href="#l-361"> 361</a>
<a href="#l-362"> 362</a>
<a href="#l-363"> 363</a>
<a href="#l-364"> 364</a>
<a href="#l-365"> 365</a>
<a href="#l-366"> 366</a>
<a href="#l-367"> 367</a>
<a href="#l-368"> 368</a>
<a href="#l-369"> 369</a>
<a href="#l-370"> 370</a>
<a href="#l-371"> 371</a>
<a href="#l-372"> 372</a>
<a href="#l-373"> 373</a>
<a href="#l-374"> 374</a>
<a href="#l-375"> 375</a>
<a href="#l-376"> 376</a>
<a href="#l-377"> 377</a>
<a href="#l-378"> 378</a>
<a href="#l-379"> 379</a>
<a href="#l-380"> 380</a>
<a href="#l-381"> 381</a>
<a href="#l-382"> 382</a>
<a href="#l-383"> 383</a>
<a href="#l-384"> 384</a>
<a href="#l-385"> 385</a>
<a href="#l-386"> 386</a>
<a href="#l-387"> 387</a>
<a href="#l-388"> 388</a>
<a href="#l-389"> 389</a>
<a href="#l-390"> 390</a>
<a href="#l-391"> 391</a>
<a href="#l-392"> 392</a>
<a href="#l-393"> 393</a>
<a href="#l-394"> 394</a>
<a href="#l-395"> 395</a>
<a href="#l-396"> 396</a>
<a href="#l-397"> 397</a>
<a href="#l-398"> 398</a>
<a href="#l-399"> 399</a>
<a href="#l-400"> 400</a>
<a href="#l-401"> 401</a>
<a href="#l-402"> 402</a>
<a href="#l-403"> 403</a>
<a href="#l-404"> 404</a>
<a href="#l-405"> 405</a>
<a href="#l-406"> 406</a>
<a href="#l-407"> 407</a>
<a href="#l-408"> 408</a>
<a href="#l-409"> 409</a>
<a href="#l-410"> 410</a>
<a href="#l-411"> 411</a>
<a href="#l-412"> 412</a>
<a href="#l-413"> 413</a>
<a href="#l-414"> 414</a>
<a href="#l-415"> 415</a>
<a href="#l-416"> 416</a>
<a href="#l-417"> 417</a>
<a href="#l-418"> 418</a>
<a href="#l-419"> 419</a>
<a href="#l-420"> 420</a>
<a href="#l-421"> 421</a>
<a href="#l-422"> 422</a>
<a href="#l-423"> 423</a>
<a href="#l-424"> 424</a>
<a href="#l-425"> 425</a>
<a href="#l-426"> 426</a>
<a href="#l-427"> 427</a>
<a href="#l-428"> 428</a>
<a href="#l-429"> 429</a>
<a href="#l-430"> 430</a>
<a href="#l-431"> 431</a>
<a href="#l-432"> 432</a>
<a href="#l-433"> 433</a>
<a href="#l-434"> 434</a>
<a href="#l-435"> 435</a>
<a href="#l-436"> 436</a>
<a href="#l-437"> 437</a>
<a href="#l-438"> 438</a>
<a href="#l-439"> 439</a>
<a href="#l-440"> 440</a>
<a href="#l-441"> 441</a>
<a href="#l-442"> 442</a>
<a href="#l-443"> 443</a>
<a href="#l-444"> 444</a>
<a href="#l-445"> 445</a>
<a href="#l-446"> 446</a>
<a href="#l-447"> 447</a>
<a href="#l-448"> 448</a>
<a href="#l-449"> 449</a>
<a href="#l-450"> 450</a>
<a href="#l-451"> 451</a>
<a href="#l-452"> 452</a>
<a href="#l-453"> 453</a>
<a href="#l-454"> 454</a>
<a href="#l-455"> 455</a>
<a href="#l-456"> 456</a>
<a href="#l-457"> 457</a>
<a href="#l-458"> 458</a>
<a href="#l-459"> 459</a>
<a href="#l-460"> 460</a>
<a href="#l-461"> 461</a>
<a href="#l-462"> 462</a>
<a href="#l-463"> 463</a>
<a href="#l-464"> 464</a>
<a href="#l-465"> 465</a>
<a href="#l-466"> 466</a>
<a href="#l-467"> 467</a>
<a href="#l-468"> 468</a>
<a href="#l-469"> 469</a>
<a href="#l-470"> 470</a>
<a href="#l-471"> 471</a>
<a href="#l-472"> 472</a>
<a href="#l-473"> 473</a>
<a href="#l-474"> 474</a>
<a href="#l-475"> 475</a>
<a href="#l-476"> 476</a>
<a href="#l-477"> 477</a>
<a href="#l-478"> 478</a>
<a href="#l-479"> 479</a>
<a href="#l-480"> 480</a>
<a href="#l-481"> 481</a>
<a href="#l-482"> 482</a>
<a href="#l-483"> 483</a>
<a href="#l-484"> 484</a>
<a href="#l-485"> 485</a>
<a href="#l-486"> 486</a>
<a href="#l-487"> 487</a>
<a href="#l-488"> 488</a>
<a href="#l-489"> 489</a>
<a href="#l-490"> 490</a>
<a href="#l-491"> 491</a>
<a href="#l-492"> 492</a>
<a href="#l-493"> 493</a>
<a href="#l-494"> 494</a>
<a href="#l-495"> 495</a>
<a href="#l-496"> 496</a>
<a href="#l-497"> 497</a>
<a href="#l-498"> 498</a>
<a href="#l-499"> 499</a>
<a href="#l-500"> 500</a>
<a href="#l-501"> 501</a>
<a href="#l-502"> 502</a>
<a href="#l-503"> 503</a>
<a href="#l-504"> 504</a>
<a href="#l-505"> 505</a>
<a href="#l-506"> 506</a>
<a href="#l-507"> 507</a>
<a href="#l-508"> 508</a>
<a href="#l-509"> 509</a>
<a href="#l-510"> 510</a>
<a href="#l-511"> 511</a>
<a href="#l-512"> 512</a>
<a href="#l-513"> 513</a>
<a href="#l-514"> 514</a>
<a href="#l-515"> 515</a>
<a href="#l-516"> 516</a>
<a href="#l-517"> 517</a>
<a href="#l-518"> 518</a>
<a href="#l-519"> 519</a>
<a href="#l-520"> 520</a>
<a href="#l-521"> 521</a>
<a href="#l-522"> 522</a>
<a href="#l-523"> 523</a>
<a href="#l-524"> 524</a>
<a href="#l-525"> 525</a>
<a href="#l-526"> 526</a>
<a href="#l-527"> 527</a>
<a href="#l-528"> 528</a>
<a href="#l-529"> 529</a>
<a href="#l-530"> 530</a>
<a href="#l-531"> 531</a>
<a href="#l-532"> 532</a>
<a href="#l-533"> 533</a>
<a href="#l-534"> 534</a>
<a href="#l-535"> 535</a>
<a href="#l-536"> 536</a>
<a href="#l-537"> 537</a>
<a href="#l-538"> 538</a>
<a href="#l-539"> 539</a>
<a href="#l-540"> 540</a>
<a href="#l-541"> 541</a>
<a href="#l-542"> 542</a>
<a href="#l-543"> 543</a>
<a href="#l-544"> 544</a>
<a href="#l-545"> 545</a>
<a href="#l-546"> 546</a>
<a href="#l-547"> 547</a>
<a href="#l-548"> 548</a>
<a href="#l-549"> 549</a>
<a href="#l-550"> 550</a>
<a href="#l-551"> 551</a>
<a href="#l-552"> 552</a>
<a href="#l-553"> 553</a>
<a href="#l-554"> 554</a>
<a href="#l-555"> 555</a>
<a href="#l-556"> 556</a>
<a href="#l-557"> 557</a>
<a href="#l-558"> 558</a>
<a href="#l-559"> 559</a>
<a href="#l-560"> 560</a>
<a href="#l-561"> 561</a>
<a href="#l-562"> 562</a>
<a href="#l-563"> 563</a>
<a href="#l-564"> 564</a>
<a href="#l-565"> 565</a>
<a href="#l-566"> 566</a>
<a href="#l-567"> 567</a>
<a href="#l-568"> 568</a>
<a href="#l-569"> 569</a>
<a href="#l-570"> 570</a>
<a href="#l-571"> 571</a>
<a href="#l-572"> 572</a>
<a href="#l-573"> 573</a>
<a href="#l-574"> 574</a>
<a href="#l-575"> 575</a>
<a href="#l-576"> 576</a>
<a href="#l-577"> 577</a>
<a href="#l-578"> 578</a>
<a href="#l-579"> 579</a>
<a href="#l-580"> 580</a>
<a href="#l-581"> 581</a>
<a href="#l-582"> 582</a>
<a href="#l-583"> 583</a>
<a href="#l-584"> 584</a>
<a href="#l-585"> 585</a>
<a href="#l-586"> 586</a>
<a href="#l-587"> 587</a>
<a href="#l-588"> 588</a>
<a href="#l-589"> 589</a>
<a href="#l-590"> 590</a>
<a href="#l-591"> 591</a>
<a href="#l-592"> 592</a>
<a href="#l-593"> 593</a>
<a href="#l-594"> 594</a>
<a href="#l-595"> 595</a>
<a href="#l-596"> 596</a>
<a href="#l-597"> 597</a>
<a href="#l-598"> 598</a>
<a href="#l-599"> 599</a>
<a href="#l-600"> 600</a>
<a href="#l-601"> 601</a>
<a href="#l-602"> 602</a>
<a href="#l-603"> 603</a>
<a href="#l-604"> 604</a>
<a href="#l-605"> 605</a>
<a href="#l-606"> 606</a>
<a href="#l-607"> 607</a>
<a href="#l-608"> 608</a>
<a href="#l-609"> 609</a>
<a href="#l-610"> 610</a>
<a href="#l-611"> 611</a>
<a href="#l-612"> 612</a>
<a href="#l-613"> 613</a>
<a href="#l-614"> 614</a>
<a href="#l-615"> 615</a>
<a href="#l-616"> 616</a>
<a href="#l-617"> 617</a>
<a href="#l-618"> 618</a>
<a href="#l-619"> 619</a>
<a href="#l-620"> 620</a>
<a href="#l-621"> 621</a>
<a href="#l-622"> 622</a>
<a href="#l-623"> 623</a>
<a href="#l-624"> 624</a>
<a href="#l-625"> 625</a>
<a href="#l-626"> 626</a>
<a href="#l-627"> 627</a>
<a href="#l-628"> 628</a>
<a href="#l-629"> 629</a>
<a href="#l-630"> 630</a>
<a href="#l-631"> 631</a>
<a href="#l-632"> 632</a>
<a href="#l-633"> 633</a>
<a href="#l-634"> 634</a>
<a href="#l-635"> 635</a>
<a href="#l-636"> 636</a>
<a href="#l-637"> 637</a>
<a href="#l-638"> 638</a>
<a href="#l-639"> 639</a>
<a href="#l-640"> 640</a>
<a href="#l-641"> 641</a>
<a href="#l-642"> 642</a>
<a href="#l-643"> 643</a>
<a href="#l-644"> 644</a>
<a href="#l-645"> 645</a>
<a href="#l-646"> 646</a>
<a href="#l-647"> 647</a>
<a href="#l-648"> 648</a>
<a href="#l-649"> 649</a>
<a href="#l-650"> 650</a>
<a href="#l-651"> 651</a>
<a href="#l-652"> 652</a>
<a href="#l-653"> 653</a>
<a href="#l-654"> 654</a>
<a href="#l-655"> 655</a>
<a href="#l-656"> 656</a>
<a href="#l-657"> 657</a>
<a href="#l-658"> 658</a>
<a href="#l-659"> 659</a>
<a href="#l-660"> 660</a>
<a href="#l-661"> 661</a>
<a href="#l-662"> 662</a>
<a href="#l-663"> 663</a>
<a href="#l-664"> 664</a>
<a href="#l-665"> 665</a>
<a href="#l-666"> 666</a>
<a href="#l-667"> 667</a>
<a href="#l-668"> 668</a>
<a href="#l-669"> 669</a>
<a href="#l-670"> 670</a>
<a href="#l-671"> 671</a>
<a href="#l-672"> 672</a>
<a href="#l-673"> 673</a>
<a href="#l-674"> 674</a>
<a href="#l-675"> 675</a>
<a href="#l-676"> 676</a>
<a href="#l-677"> 677</a>
<a href="#l-678"> 678</a>
<a href="#l-679"> 679</a>
<a href="#l-680"> 680</a>
<a href="#l-681"> 681</a>
<a href="#l-682"> 682</a>
<a href="#l-683"> 683</a>
<a href="#l-684"> 684</a>
<a href="#l-685"> 685</a>
<a href="#l-686"> 686</a>
<a href="#l-687"> 687</a>
<a href="#l-688"> 688</a>
<a href="#l-689"> 689</a>
<a href="#l-690"> 690</a>
<a href="#l-691"> 691</a>
<a href="#l-692"> 692</a>
<a href="#l-693"> 693</a>
<a href="#l-694"> 694</a>
<a href="#l-695"> 695</a>
<a href="#l-696"> 696</a>
<a href="#l-697"> 697</a>
<a href="#l-698"> 698</a>
<a href="#l-699"> 699</a>
<a href="#l-700"> 700</a>
<a href="#l-701"> 701</a>
<a href="#l-702"> 702</a>
<a href="#l-703"> 703</a>
<a href="#l-704"> 704</a>
<a href="#l-705"> 705</a>
<a href="#l-706"> 706</a>
<a href="#l-707"> 707</a>
<a href="#l-708"> 708</a>
<a href="#l-709"> 709</a>
<a href="#l-710"> 710</a>
<a href="#l-711"> 711</a>
<a href="#l-712"> 712</a>
<a href="#l-713"> 713</a>
<a href="#l-714"> 714</a>
<a href="#l-715"> 715</a>
<a href="#l-716"> 716</a>
<a href="#l-717"> 717</a>
<a href="#l-718"> 718</a>
<a href="#l-719"> 719</a>
<a href="#l-720"> 720</a>
<a href="#l-721"> 721</a>
<a href="#l-722"> 722</a>
<a href="#l-723"> 723</a>
<a href="#l-724"> 724</a>
<a href="#l-725"> 725</a>
<a href="#l-726"> 726</a>
<a href="#l-727"> 727</a>
<a href="#l-728"> 728</a>
<a href="#l-729"> 729</a>
<a href="#l-730"> 730</a>
<a href="#l-731"> 731</a>
<a href="#l-732"> 732</a>
<a href="#l-733"> 733</a>
<a href="#l-734"> 734</a>
<a href="#l-735"> 735</a>
<a href="#l-736"> 736</a>
<a href="#l-737"> 737</a>
<a href="#l-738"> 738</a>
<a href="#l-739"> 739</a>
<a href="#l-740"> 740</a>
<a href="#l-741"> 741</a>
<a href="#l-742"> 742</a>
<a href="#l-743"> 743</a>
<a href="#l-744"> 744</a>
<a href="#l-745"> 745</a>
<a href="#l-746"> 746</a>
<a href="#l-747"> 747</a>
<a href="#l-748"> 748</a>
<a href="#l-749"> 749</a>
<a href="#l-750"> 750</a>
<a href="#l-751"> 751</a>
<a href="#l-752"> 752</a>
<a href="#l-753"> 753</a>
<a href="#l-754"> 754</a>
<a href="#l-755"> 755</a>
<a href="#l-756"> 756</a>
<a href="#l-757"> 757</a>
<a href="#l-758"> 758</a>
<a href="#l-759"> 759</a>
<a href="#l-760"> 760</a>
<a href="#l-761"> 761</a>
<a href="#l-762"> 762</a>
<a href="#l-763"> 763</a>
<a href="#l-764"> 764</a>
<a href="#l-765"> 765</a>
<a href="#l-766"> 766</a>
<a href="#l-767"> 767</a>
<a href="#l-768"> 768</a>
<a href="#l-769"> 769</a>
<a href="#l-770"> 770</a>
<a href="#l-771"> 771</a>
<a href="#l-772"> 772</a>
<a href="#l-773"> 773</a>
<a href="#l-774"> 774</a>
<a href="#l-775"> 775</a>
<a href="#l-776"> 776</a>
<a href="#l-777"> 777</a>
<a href="#l-778"> 778</a>
<a href="#l-779"> 779</a>
<a href="#l-780"> 780</a>
<a href="#l-781"> 781</a>
<a href="#l-782"> 782</a>
<a href="#l-783"> 783</a>
<a href="#l-784"> 784</a>
<a href="#l-785"> 785</a>
<a href="#l-786"> 786</a>
<a href="#l-787"> 787</a>
<a href="#l-788"> 788</a>
<a href="#l-789"> 789</a>
<a href="#l-790"> 790</a>
<a href="#l-791"> 791</a>
<a href="#l-792"> 792</a>
<a href="#l-793"> 793</a>
<a href="#l-794"> 794</a>
<a href="#l-795"> 795</a>
<a href="#l-796"> 796</a>
<a href="#l-797"> 797</a>
<a href="#l-798"> 798</a>
<a href="#l-799"> 799</a>
<a href="#l-800"> 800</a>
<a href="#l-801"> 801</a>
<a href="#l-802"> 802</a>
<a href="#l-803"> 803</a>
<a href="#l-804"> 804</a>
<a href="#l-805"> 805</a>
<a href="#l-806"> 806</a>
<a href="#l-807"> 807</a>
<a href="#l-808"> 808</a>
<a href="#l-809"> 809</a>
<a href="#l-810"> 810</a>
<a href="#l-811"> 811</a>
<a href="#l-812"> 812</a>
<a href="#l-813"> 813</a>
<a href="#l-814"> 814</a>
<a href="#l-815"> 815</a>
<a href="#l-816"> 816</a>
<a href="#l-817"> 817</a>
<a href="#l-818"> 818</a>
<a href="#l-819"> 819</a>
<a href="#l-820"> 820</a>
<a href="#l-821"> 821</a>
<a href="#l-822"> 822</a>
<a href="#l-823"> 823</a>
<a href="#l-824"> 824</a>
<a href="#l-825"> 825</a>
<a href="#l-826"> 826</a>
<a href="#l-827"> 827</a>
<a href="#l-828"> 828</a>
<a href="#l-829"> 829</a>
<a href="#l-830"> 830</a>
<a href="#l-831"> 831</a>
<a href="#l-832"> 832</a>
<a href="#l-833"> 833</a>
<a href="#l-834"> 834</a>
<a href="#l-835"> 835</a>
<a href="#l-836"> 836</a>
<a href="#l-837"> 837</a>
<a href="#l-838"> 838</a>
<a href="#l-839"> 839</a>
<a href="#l-840"> 840</a>
<a href="#l-841"> 841</a>
<a href="#l-842"> 842</a>
<a href="#l-843"> 843</a>
<a href="#l-844"> 844</a>
<a href="#l-845"> 845</a>
<a href="#l-846"> 846</a>
<a href="#l-847"> 847</a>
<a href="#l-848"> 848</a>
<a href="#l-849"> 849</a>
<a href="#l-850"> 850</a>
<a href="#l-851"> 851</a>
<a href="#l-852"> 852</a>
<a href="#l-853"> 853</a>
<a href="#l-854"> 854</a>
<a href="#l-855"> 855</a>
<a href="#l-856"> 856</a>
<a href="#l-857"> 857</a>
<a href="#l-858"> 858</a>
<a href="#l-859"> 859</a>
<a href="#l-860"> 860</a>
<a href="#l-861"> 861</a>
<a href="#l-862"> 862</a>
<a href="#l-863"> 863</a>
<a href="#l-864"> 864</a>
<a href="#l-865"> 865</a>
<a href="#l-866"> 866</a>
<a href="#l-867"> 867</a>
<a href="#l-868"> 868</a>
<a href="#l-869"> 869</a>
<a href="#l-870"> 870</a>
<a href="#l-871"> 871</a>
<a href="#l-872"> 872</a>
<a href="#l-873"> 873</a>
<a href="#l-874"> 874</a>
<a href="#l-875"> 875</a>
<a href="#l-876"> 876</a>
<a href="#l-877"> 877</a>
<a href="#l-878"> 878</a>
<a href="#l-879"> 879</a>
<a href="#l-880"> 880</a>
<a href="#l-881"> 881</a>
<a href="#l-882"> 882</a>
<a href="#l-883"> 883</a>
<a href="#l-884"> 884</a>
<a href="#l-885"> 885</a>
<a href="#l-886"> 886</a>
<a href="#l-887"> 887</a>
<a href="#l-888"> 888</a>
<a href="#l-889"> 889</a>
<a href="#l-890"> 890</a>
<a href="#l-891"> 891</a>
<a href="#l-892"> 892</a>
<a href="#l-893"> 893</a>
<a href="#l-894"> 894</a>
<a href="#l-895"> 895</a>
<a href="#l-896"> 896</a>
<a href="#l-897"> 897</a>
<a href="#l-898"> 898</a>
<a href="#l-899"> 899</a>
<a href="#l-900"> 900</a>
<a href="#l-901"> 901</a>
<a href="#l-902"> 902</a>
<a href="#l-903"> 903</a>
<a href="#l-904"> 904</a>
<a href="#l-905"> 905</a>
<a href="#l-906"> 906</a>
<a href="#l-907"> 907</a>
<a href="#l-908"> 908</a>
<a href="#l-909"> 909</a>
<a href="#l-910"> 910</a>
<a href="#l-911"> 911</a>
<a href="#l-912"> 912</a>
<a href="#l-913"> 913</a>
<a href="#l-914"> 914</a>
<a href="#l-915"> 915</a>
<a href="#l-916"> 916</a>
<a href="#l-917"> 917</a>
<a href="#l-918"> 918</a>
<a href="#l-919"> 919</a>
<a href="#l-920"> 920</a>
<a href="#l-921"> 921</a>
<a href="#l-922"> 922</a>
<a href="#l-923"> 923</a>
<a href="#l-924"> 924</a>
<a href="#l-925"> 925</a>
<a href="#l-926"> 926</a>
<a href="#l-927"> 927</a>
<a href="#l-928"> 928</a>
<a href="#l-929"> 929</a>
<a href="#l-930"> 930</a>
<a href="#l-931"> 931</a>
<a href="#l-932"> 932</a>
<a href="#l-933"> 933</a>
<a href="#l-934"> 934</a>
<a href="#l-935"> 935</a>
<a href="#l-936"> 936</a>
<a href="#l-937"> 937</a>
<a href="#l-938"> 938</a>
<a href="#l-939"> 939</a>
<a href="#l-940"> 940</a>
<a href="#l-941"> 941</a>
<a href="#l-942"> 942</a>
<a href="#l-943"> 943</a>
<a href="#l-944"> 944</a>
<a href="#l-945"> 945</a>
<a href="#l-946"> 946</a>
<a href="#l-947"> 947</a>
<a href="#l-948"> 948</a>
<a href="#l-949"> 949</a>
<a href="#l-950"> 950</a>
<a href="#l-951"> 951</a>
<a href="#l-952"> 952</a>
<a href="#l-953"> 953</a>
<a href="#l-954"> 954</a>
<a href="#l-955"> 955</a>
<a href="#l-956"> 956</a>
<a href="#l-957"> 957</a>
<a href="#l-958"> 958</a>
<a href="#l-959"> 959</a>
<a href="#l-960"> 960</a>
<a href="#l-961"> 961</a>
<a href="#l-962"> 962</a>
<a href="#l-963"> 963</a>
<a href="#l-964"> 964</a>
<a href="#l-965"> 965</a>
<a href="#l-966"> 966</a>
<a href="#l-967"> 967</a>
<a href="#l-968"> 968</a>
<a href="#l-969"> 969</a>
<a href="#l-970"> 970</a>
<a href="#l-971"> 971</a>
<a href="#l-972"> 972</a>
<a href="#l-973"> 973</a>
<a href="#l-974"> 974</a>
<a href="#l-975"> 975</a>
<a href="#l-976"> 976</a>
<a href="#l-977"> 977</a>
<a href="#l-978"> 978</a>
<a href="#l-979"> 979</a>
<a href="#l-980"> 980</a>
<a href="#l-981"> 981</a>
<a href="#l-982"> 982</a>
<a href="#l-983"> 983</a>
<a href="#l-984"> 984</a>
<a href="#l-985"> 985</a>
<a href="#l-986"> 986</a>
<a href="#l-987"> 987</a>
<a href="#l-988"> 988</a>
<a href="#l-989"> 989</a>
<a href="#l-990"> 990</a>
<a href="#l-991"> 991</a>
<a href="#l-992"> 992</a>
<a href="#l-993"> 993</a>
<a href="#l-994"> 994</a>
<a href="#l-995"> 995</a>
<a href="#l-996"> 996</a>
<a href="#l-997"> 997</a>
<a href="#l-998"> 998</a>
<a href="#l-999"> 999</a>
<a href="#l-1000">1000</a>
<a href="#l-1001">1001</a>
<a href="#l-1002">1002</a>
<a href="#l-1003">1003</a>
<a href="#l-1004">1004</a>
<a href="#l-1005">1005</a>
<a href="#l-1006">1006</a>
<a href="#l-1007">1007</a>
<a href="#l-1008">1008</a>
<a href="#l-1009">1009</a>
<a href="#l-1010">1010</a>
<a href="#l-1011">1011</a>
<a href="#l-1012">1012</a>
<a href="#l-1013">1013</a>
<a href="#l-1014">1014</a>
<a href="#l-1015">1015</a>
<a href="#l-1016">1016</a>
<a href="#l-1017">1017</a>
<a href="#l-1018">1018</a>
<a href="#l-1019">1019</a>
<a href="#l-1020">1020</a>
<a href="#l-1021">1021</a>
<a href="#l-1022">1022</a>
<a href="#l-1023">1023</a>
<a href="#l-1024">1024</a>
<a href="#l-1025">1025</a>
<a href="#l-1026">1026</a>
<a href="#l-1027">1027</a>
<a href="#l-1028">1028</a>
<a href="#l-1029">1029</a>
<a href="#l-1030">1030</a>
<a href="#l-1031">1031</a>
<a href="#l-1032">1032</a>
<a href="#l-1033">1033</a>
<a href="#l-1034">1034</a>
<a href="#l-1035">1035</a>
<a href="#l-1036">1036</a>
<a href="#l-1037">1037</a>
<a href="#l-1038">1038</a>
<a href="#l-1039">1039</a>
<a href="#l-1040">1040</a>
<a href="#l-1041">1041</a>
<a href="#l-1042">1042</a>
<a href="#l-1043">1043</a>
<a href="#l-1044">1044</a>
<a href="#l-1045">1045</a>
<a href="#l-1046">1046</a>
<a href="#l-1047">1047</a>
<a href="#l-1048">1048</a>
<a href="#l-1049">1049</a>
<a href="#l-1050">1050</a>
<a href="#l-1051">1051</a>
<a href="#l-1052">1052</a>
<a href="#l-1053">1053</a>
<a href="#l-1054">1054</a>
<a href="#l-1055">1055</a>
<a href="#l-1056">1056</a>
<a href="#l-1057">1057</a>
<a href="#l-1058">1058</a>
<a href="#l-1059">1059</a>
<a href="#l-1060">1060</a>
<a href="#l-1061">1061</a>
<a href="#l-1062">1062</a>
<a href="#l-1063">1063</a>
<a href="#l-1064">1064</a>
<a href="#l-1065">1065</a>
<a href="#l-1066">1066</a>
<a href="#l-1067">1067</a>
<a href="#l-1068">1068</a>
<a href="#l-1069">1069</a>
<a href="#l-1070">1070</a>
<a href="#l-1071">1071</a>
<a href="#l-1072">1072</a>
<a href="#l-1073">1073</a>
<a href="#l-1074">1074</a>
<a href="#l-1075">1075</a>
<a href="#l-1076">1076</a>
<a href="#l-1077">1077</a>
<a href="#l-1078">1078</a>
<a href="#l-1079">1079</a>
<a href="#l-1080">1080</a>
<a href="#l-1081">1081</a>
<a href="#l-1082">1082</a>
<a href="#l-1083">1083</a>
<a href="#l-1084">1084</a>
<a href="#l-1085">1085</a>
<a href="#l-1086">1086</a>
<a href="#l-1087">1087</a>
<a href="#l-1088">1088</a>
<a href="#l-1089">1089</a>
<a href="#l-1090">1090</a>
<a href="#l-1091">1091</a>
<a href="#l-1092">1092</a>
<a href="#l-1093">1093</a>
<a href="#l-1094">1094</a>
<a href="#l-1095">1095</a>
<a href="#l-1096">1096</a>
<a href="#l-1097">1097</a>
<a href="#l-1098">1098</a>
<a href="#l-1099">1099</a>
<a href="#l-1100">1100</a>
<a href="#l-1101">1101</a>
<a href="#l-1102">1102</a>
<a href="#l-1103">1103</a>
<a href="#l-1104">1104</a>
<a href="#l-1105">1105</a>
<a href="#l-1106">1106</a>
<a href="#l-1107">1107</a>
<a href="#l-1108">1108</a>
<a href="#l-1109">1109</a>
<a href="#l-1110">1110</a>
<a href="#l-1111">1111</a>
<a href="#l-1112">1112</a>
<a href="#l-1113">1113</a>
<a href="#l-1114">1114</a>
<a href="#l-1115">1115</a>
<a href="#l-1116">1116</a>
<a href="#l-1117">1117</a>
<a href="#l-1118">1118</a>
<a href="#l-1119">1119</a>
<a href="#l-1120">1120</a>
<a href="#l-1121">1121</a>
<a href="#l-1122">1122</a>
<a href="#l-1123">1123</a>
<a href="#l-1124">1124</a>
<a href="#l-1125">1125</a>
<a href="#l-1126">1126</a>
<a href="#l-1127">1127</a>
<a href="#l-1128">1128</a>
<a href="#l-1129">1129</a>
<a href="#l-1130">1130</a>
<a href="#l-1131">1131</a>
<a href="#l-1132">1132</a>
<a href="#l-1133">1133</a>
<a href="#l-1134">1134</a>
<a href="#l-1135">1135</a>
<a href="#l-1136">1136</a>
<a href="#l-1137">1137</a>
<a href="#l-1138">1138</a>
<a href="#l-1139">1139</a>
<a href="#l-1140">1140</a>
<a href="#l-1141">1141</a>
<a href="#l-1142">1142</a>
<a href="#l-1143">1143</a>
<a href="#l-1144">1144</a>
<a href="#l-1145">1145</a>
<a href="#l-1146">1146</a>
<a href="#l-1147">1147</a>
<a href="#l-1148">1148</a>
<a href="#l-1149">1149</a>
<a href="#l-1150">1150</a>
<a href="#l-1151">1151</a>
<a href="#l-1152">1152</a>
<a href="#l-1153">1153</a>
<a href="#l-1154">1154</a>
<a href="#l-1155">1155</a>
<a href="#l-1156">1156</a>
<a href="#l-1157">1157</a>
<a href="#l-1158">1158</a>
<a href="#l-1159">1159</a>
<a href="#l-1160">1160</a>
<a href="#l-1161">1161</a>
<a href="#l-1162">1162</a>
<a href="#l-1163">1163</a>
<a href="#l-1164">1164</a>
<a href="#l-1165">1165</a>
<a href="#l-1166">1166</a>
<a href="#l-1167">1167</a>
<a href="#l-1168">1168</a>
<a href="#l-1169">1169</a>
<a href="#l-1170">1170</a>
<a href="#l-1171">1171</a>
<a href="#l-1172">1172</a>
<a href="#l-1173">1173</a>
<a href="#l-1174">1174</a>
<a href="#l-1175">1175</a>
<a href="#l-1176">1176</a>
<a href="#l-1177">1177</a>
<a href="#l-1178">1178</a>
<a href="#l-1179">1179</a>
<a href="#l-1180">1180</a>
<a href="#l-1181">1181</a>
<a href="#l-1182">1182</a>
<a href="#l-1183">1183</a>
<a href="#l-1184">1184</a>
<a href="#l-1185">1185</a>
<a href="#l-1186">1186</a>
<a href="#l-1187">1187</a>
<a href="#l-1188">1188</a>
<a href="#l-1189">1189</a>
<a href="#l-1190">1190</a>
<a href="#l-1191">1191</a>
<a href="#l-1192">1192</a>
<a href="#l-1193">1193</a>
<a href="#l-1194">1194</a>
<a href="#l-1195">1195</a>
<a href="#l-1196">1196</a>
<a href="#l-1197">1197</a>
<a href="#l-1198">1198</a>
<a href="#l-1199">1199</a>
<a href="#l-1200">1200</a>
<a href="#l-1201">1201</a>
<a href="#l-1202">1202</a>
<a href="#l-1203">1203</a>
<a href="#l-1204">1204</a>
<a href="#l-1205">1205</a>
<a href="#l-1206">1206</a>
<a href="#l-1207">1207</a>
<a href="#l-1208">1208</a>
<a href="#l-1209">1209</a>
<a href="#l-1210">1210</a>
<a href="#l-1211">1211</a>
<a href="#l-1212">1212</a>
<a href="#l-1213">1213</a>
<a href="#l-1214">1214</a>
<a href="#l-1215">1215</a>
<a href="#l-1216">1216</a>
<a href="#l-1217">1217</a>
<a href="#l-1218">1218</a>
<a href="#l-1219">1219</a>
<a href="#l-1220">1220</a>
<a href="#l-1221">1221</a>
<a href="#l-1222">1222</a>
<a href="#l-1223">1223</a>
<a href="#l-1224">1224</a>
<a href="#l-1225">1225</a>
<a href="#l-1226">1226</a>
<a href="#l-1227">1227</a>
<a href="#l-1228">1228</a>
<a href="#l-1229">1229</a>
<a href="#l-1230">1230</a>
<a href="#l-1231">1231</a>
<a href="#l-1232">1232</a>
<a href="#l-1233">1233</a>
<a href="#l-1234">1234</a>
<a href="#l-1235">1235</a>
<a href="#l-1236">1236</a>
<a href="#l-1237">1237</a>
<a href="#l-1238">1238</a>
<a href="#l-1239">1239</a>
<a href="#l-1240">1240</a>
<a href="#l-1241">1241</a>
<a href="#l-1242">1242</a>
<a href="#l-1243">1243</a>
<a href="#l-1244">1244</a>
<a href="#l-1245">1245</a>
<a href="#l-1246">1246</a>
<a href="#l-1247">1247</a>
<a href="#l-1248">1248</a>
<a href="#l-1249">1249</a>
<a href="#l-1250">1250</a>
<a href="#l-1251">1251</a>
<a href="#l-1252">1252</a>
<a href="#l-1253">1253</a>
<a href="#l-1254">1254</a>
<a href="#l-1255">1255</a>
<a href="#l-1256">1256</a>
<a href="#l-1257">1257</a>
<a href="#l-1258">1258</a>
<a href="#l-1259">1259</a>
<a href="#l-1260">1260</a>
<a href="#l-1261">1261</a>
<a href="#l-1262">1262</a>
<a href="#l-1263">1263</a>
<a href="#l-1264">1264</a>
<a href="#l-1265">1265</a>
<a href="#l-1266">1266</a>
<a href="#l-1267">1267</a>
<a href="#l-1268">1268</a>
<a href="#l-1269">1269</a>
<a href="#l-1270">1270</a>
<a href="#l-1271">1271</a>
<a href="#l-1272">1272</a>
<a href="#l-1273">1273</a>
<a href="#l-1274">1274</a>
<a href="#l-1275">1275</a>
<a href="#l-1276">1276</a>
<a href="#l-1277">1277</a>
<a href="#l-1278">1278</a>
<a href="#l-1279">1279</a>
<a href="#l-1280">1280</a>
<a href="#l-1281">1281</a>
<a href="#l-1282">1282</a>
<a href="#l-1283">1283</a>
<a href="#l-1284">1284</a>
<a href="#l-1285">1285</a>
<a href="#l-1286">1286</a>
<a href="#l-1287">1287</a>
<a href="#l-1288">1288</a>
<a href="#l-1289">1289</a>
<a href="#l-1290">1290</a>
<a href="#l-1291">1291</a>
<a href="#l-1292">1292</a>
<a href="#l-1293">1293</a>
<a href="#l-1294">1294</a>
<a href="#l-1295">1295</a>
<a href="#l-1296">1296</a>
<a href="#l-1297">1297</a>
<a href="#l-1298">1298</a>
<a href="#l-1299">1299</a>
<a href="#l-1300">1300</a>
<a href="#l-1301">1301</a>
<a href="#l-1302">1302</a>
<a href="#l-1303">1303</a>
<a href="#l-1304">1304</a>
<a href="#l-1305">1305</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="cm">/*</span>
<a name="l-2"></a><span class="cm"> * Copyright 2018 Google LLC</span>
<a name="l-3"></a><span class="cm"> *</span>
<a name="l-4"></a><span class="cm"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l-5"></a><span class="cm"> * you may not use this file except in compliance with the License.</span>
<a name="l-6"></a><span class="cm"> * You may obtain a copy of the License at</span>
<a name="l-7"></a><span class="cm"> *</span>
<a name="l-8"></a><span class="cm"> *      http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l-9"></a><span class="cm"> *</span>
<a name="l-10"></a><span class="cm"> * Unless required by applicable law or agreed to in writing, software</span>
<a name="l-11"></a><span class="cm"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l-12"></a><span class="cm"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l-13"></a><span class="cm"> * See the License for the specific language governing permissions and</span>
<a name="l-14"></a><span class="cm"> * limitations under the License.</span>
<a name="l-15"></a><span class="cm"> */</span>
<a name="l-16"></a>
<a name="l-17"></a>
<a name="l-18"></a><span class="kn">package</span> <span class="n">riscv_instr_pkg</span><span class="p">;</span>
<a name="l-19"></a>
<a name="l-20"></a>  <span class="no">`include</span> <span class="s">&quot;dv_defines.svh&quot;</span>
<a name="l-21"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_defines.svh&quot;</span>
<a name="l-22"></a>  <span class="no">`include</span> <span class="s">&quot;uvm_macros.svh&quot;</span>
<a name="l-23"></a>
<a name="l-24"></a>  <span class="kn">import</span> <span class="nn">uvm_pkg::*</span><span class="p">;</span>
<a name="l-25"></a>  <span class="kn">import</span> <span class="nn">riscv_signature_pkg::*</span><span class="p">;</span>
<a name="l-26"></a>
<a name="l-27"></a><span class="cp">  `define include_file(f) `include `&quot;f`&quot;</span>
<a name="l-28"></a>
<a name="l-29"></a>  <span class="n">uvm_cmdline_processor</span>  <span class="n">inst</span><span class="p">;</span>
<a name="l-30"></a>
<a name="l-31"></a>  <span class="c1">// Data section setting</span>
<a name="l-32"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
<a name="l-33"></a>    <span class="k">string</span>         <span class="n">name</span><span class="p">;</span>
<a name="l-34"></a>    <span class="k">int</span> <span class="k">unsigned</span>   <span class="n">size_in_bytes</span><span class="p">;</span>
<a name="l-35"></a>    <span class="k">bit</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">xwr</span><span class="p">;</span> <span class="c1">// Excutable,Writable,Readale</span>
<a name="l-36"></a>  <span class="p">}</span> <span class="n">mem_region_t</span><span class="p">;</span>
<a name="l-37"></a>
<a name="l-38"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-39"></a>    <span class="n">BARE</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">,</span>
<a name="l-40"></a>    <span class="n">SV32</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0001</span><span class="p">,</span>
<a name="l-41"></a>    <span class="n">SV39</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b1000</span><span class="p">,</span>
<a name="l-42"></a>    <span class="n">SV48</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b1001</span><span class="p">,</span>
<a name="l-43"></a>    <span class="n">SV57</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b1010</span><span class="p">,</span>
<a name="l-44"></a>    <span class="n">SV64</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b1011</span>
<a name="l-45"></a>  <span class="p">}</span> <span class="n">satp_mode_t</span><span class="p">;</span>
<a name="l-46"></a>
<a name="l-47"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-48"></a>    <span class="n">RNE</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">,</span>
<a name="l-49"></a>    <span class="n">RTZ</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">,</span>
<a name="l-50"></a>    <span class="n">RDN</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">,</span>
<a name="l-51"></a>    <span class="n">RUP</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b011</span><span class="p">,</span>
<a name="l-52"></a>    <span class="n">RMM</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span>
<a name="l-53"></a>  <span class="p">}</span> <span class="n">f_rounding_mode_t</span><span class="p">;</span>
<a name="l-54"></a>
<a name="l-55"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-56"></a>    <span class="n">DIRECT</span>   <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span>
<a name="l-57"></a>    <span class="n">VECTORED</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b01</span>
<a name="l-58"></a>  <span class="p">}</span> <span class="n">mtvec_mode_t</span><span class="p">;</span>
<a name="l-59"></a>
<a name="l-60"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-61"></a>    <span class="n">IMM</span><span class="p">,</span>    <span class="c1">// Signed immediate</span>
<a name="l-62"></a>    <span class="n">UIMM</span><span class="p">,</span>   <span class="c1">// Unsigned immediate</span>
<a name="l-63"></a>    <span class="n">NZUIMM</span><span class="p">,</span> <span class="c1">// Non-zero unsigned immediate</span>
<a name="l-64"></a>    <span class="n">NZIMM</span>   <span class="c1">// Non-zero signed immediate</span>
<a name="l-65"></a>  <span class="p">}</span> <span class="n">imm_t</span><span class="p">;</span>
<a name="l-66"></a>
<a name="l-67"></a>  <span class="c1">// Privileged mode</span>
<a name="l-68"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-69"></a>    <span class="n">USER_MODE</span>       <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span>
<a name="l-70"></a>    <span class="n">SUPERVISOR_MODE</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span>
<a name="l-71"></a>    <span class="n">RESERVED_MODE</span>   <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">,</span>
<a name="l-72"></a>    <span class="n">MACHINE_MODE</span>    <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b11</span>
<a name="l-73"></a>  <span class="p">}</span> <span class="n">privileged_mode_t</span><span class="p">;</span>
<a name="l-74"></a>
<a name="l-75"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-76"></a>    <span class="n">RV32I</span><span class="p">,</span>
<a name="l-77"></a>    <span class="n">RV64I</span><span class="p">,</span>
<a name="l-78"></a>    <span class="n">RV32M</span><span class="p">,</span>
<a name="l-79"></a>    <span class="n">RV64M</span><span class="p">,</span>
<a name="l-80"></a>    <span class="n">RV32A</span><span class="p">,</span>
<a name="l-81"></a>    <span class="n">RV64A</span><span class="p">,</span>
<a name="l-82"></a>    <span class="n">RV32F</span><span class="p">,</span>
<a name="l-83"></a>    <span class="n">RV32FC</span><span class="p">,</span>
<a name="l-84"></a>    <span class="n">RV64F</span><span class="p">,</span>
<a name="l-85"></a>    <span class="n">RV32D</span><span class="p">,</span>
<a name="l-86"></a>    <span class="n">RV32DC</span><span class="p">,</span>
<a name="l-87"></a>    <span class="n">RV64D</span><span class="p">,</span>
<a name="l-88"></a>    <span class="n">RV32C</span><span class="p">,</span>
<a name="l-89"></a>    <span class="n">RV64C</span><span class="p">,</span>
<a name="l-90"></a>    <span class="n">RV128I</span><span class="p">,</span>
<a name="l-91"></a>    <span class="n">RV128C</span><span class="p">,</span>
<a name="l-92"></a>    <span class="n">RV32V</span><span class="p">,</span>
<a name="l-93"></a>    <span class="n">RV32B</span><span class="p">,</span>
<a name="l-94"></a>    <span class="n">RV64V</span><span class="p">,</span>
<a name="l-95"></a>    <span class="n">RV64B</span><span class="p">,</span>
<a name="l-96"></a>    <span class="n">RV32X</span><span class="p">,</span>
<a name="l-97"></a>    <span class="n">RV64X</span>
<a name="l-98"></a>  <span class="p">}</span> <span class="n">riscv_instr_group_t</span><span class="p">;</span>
<a name="l-99"></a>
<a name="l-100"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
<a name="l-101"></a>    <span class="c1">// RV32I instructions</span>
<a name="l-102"></a>    <span class="n">LUI</span><span class="p">,</span>
<a name="l-103"></a>    <span class="n">AUIPC</span><span class="p">,</span>
<a name="l-104"></a>    <span class="n">JAL</span><span class="p">,</span>
<a name="l-105"></a>    <span class="n">JALR</span><span class="p">,</span>
<a name="l-106"></a>    <span class="n">BEQ</span><span class="p">,</span>
<a name="l-107"></a>    <span class="n">BNE</span><span class="p">,</span>
<a name="l-108"></a>    <span class="n">BLT</span><span class="p">,</span>
<a name="l-109"></a>    <span class="n">BGE</span><span class="p">,</span>
<a name="l-110"></a>    <span class="n">BLTU</span><span class="p">,</span>
<a name="l-111"></a>    <span class="n">BGEU</span><span class="p">,</span>
<a name="l-112"></a>    <span class="n">LB</span><span class="p">,</span>
<a name="l-113"></a>    <span class="n">LH</span><span class="p">,</span>
<a name="l-114"></a>    <span class="n">LW</span><span class="p">,</span>
<a name="l-115"></a>    <span class="n">LBU</span><span class="p">,</span>
<a name="l-116"></a>    <span class="n">LHU</span><span class="p">,</span>
<a name="l-117"></a>    <span class="n">SB</span><span class="p">,</span>
<a name="l-118"></a>    <span class="n">SH</span><span class="p">,</span>
<a name="l-119"></a>    <span class="n">SW</span><span class="p">,</span>
<a name="l-120"></a>    <span class="n">ADDI</span><span class="p">,</span>
<a name="l-121"></a>    <span class="n">SLTI</span><span class="p">,</span>
<a name="l-122"></a>    <span class="n">SLTIU</span><span class="p">,</span>
<a name="l-123"></a>    <span class="n">XORI</span><span class="p">,</span>
<a name="l-124"></a>    <span class="n">ORI</span><span class="p">,</span>
<a name="l-125"></a>    <span class="n">ANDI</span><span class="p">,</span>
<a name="l-126"></a>    <span class="n">SLLI</span><span class="p">,</span>
<a name="l-127"></a>    <span class="n">SRLI</span><span class="p">,</span>
<a name="l-128"></a>    <span class="n">SRAI</span><span class="p">,</span>
<a name="l-129"></a>    <span class="n">ADD</span><span class="p">,</span>
<a name="l-130"></a>    <span class="n">SUB</span><span class="p">,</span>
<a name="l-131"></a>    <span class="n">SLL</span><span class="p">,</span>
<a name="l-132"></a>    <span class="n">SLT</span><span class="p">,</span>
<a name="l-133"></a>    <span class="n">SLTU</span><span class="p">,</span>
<a name="l-134"></a>    <span class="n">XOR</span><span class="p">,</span>
<a name="l-135"></a>    <span class="n">SRL</span><span class="p">,</span>
<a name="l-136"></a>    <span class="n">SRA</span><span class="p">,</span>
<a name="l-137"></a>    <span class="n">OR</span><span class="p">,</span>
<a name="l-138"></a>    <span class="n">AND</span><span class="p">,</span>
<a name="l-139"></a>    <span class="n">NOP</span><span class="p">,</span>
<a name="l-140"></a>    <span class="n">FENCE</span><span class="p">,</span>
<a name="l-141"></a>    <span class="n">FENCE_I</span><span class="p">,</span>
<a name="l-142"></a>    <span class="n">ECALL</span><span class="p">,</span>
<a name="l-143"></a>    <span class="n">EBREAK</span><span class="p">,</span>
<a name="l-144"></a>    <span class="n">CSRRW</span><span class="p">,</span>
<a name="l-145"></a>    <span class="n">CSRRS</span><span class="p">,</span>
<a name="l-146"></a>    <span class="n">CSRRC</span><span class="p">,</span>
<a name="l-147"></a>    <span class="n">CSRRWI</span><span class="p">,</span>
<a name="l-148"></a>    <span class="n">CSRRSI</span><span class="p">,</span>
<a name="l-149"></a>    <span class="n">CSRRCI</span><span class="p">,</span>
<a name="l-150"></a>    <span class="c1">// RV32B instructions</span>
<a name="l-151"></a>    <span class="n">ANDN</span><span class="p">,</span>
<a name="l-152"></a>    <span class="n">ORN</span><span class="p">,</span>
<a name="l-153"></a>    <span class="n">XNOR</span><span class="p">,</span>
<a name="l-154"></a>    <span class="n">GORC</span><span class="p">,</span>
<a name="l-155"></a>    <span class="n">SLO</span><span class="p">,</span>
<a name="l-156"></a>    <span class="n">SRO</span><span class="p">,</span>
<a name="l-157"></a>    <span class="n">ROL</span><span class="p">,</span>
<a name="l-158"></a>    <span class="n">ROR</span><span class="p">,</span>
<a name="l-159"></a>    <span class="n">SBCLR</span><span class="p">,</span>
<a name="l-160"></a>    <span class="n">SBSET</span><span class="p">,</span>
<a name="l-161"></a>    <span class="n">SBINV</span><span class="p">,</span>
<a name="l-162"></a>    <span class="n">SBEXT</span><span class="p">,</span>
<a name="l-163"></a>    <span class="n">GREV</span><span class="p">,</span>
<a name="l-164"></a>    <span class="n">SLOI</span><span class="p">,</span>
<a name="l-165"></a>    <span class="n">SROI</span><span class="p">,</span>
<a name="l-166"></a>    <span class="n">RORI</span><span class="p">,</span>
<a name="l-167"></a>    <span class="n">SBCLRI</span><span class="p">,</span>
<a name="l-168"></a>    <span class="n">SBSETI</span><span class="p">,</span>
<a name="l-169"></a>    <span class="n">SBINVI</span><span class="p">,</span>
<a name="l-170"></a>    <span class="n">SBEXTI</span><span class="p">,</span>
<a name="l-171"></a>    <span class="n">GORCI</span><span class="p">,</span>
<a name="l-172"></a>    <span class="n">GREVI</span><span class="p">,</span>
<a name="l-173"></a>    <span class="n">CMIX</span><span class="p">,</span>
<a name="l-174"></a>    <span class="n">CMOV</span><span class="p">,</span>
<a name="l-175"></a>    <span class="n">FSL</span><span class="p">,</span>
<a name="l-176"></a>    <span class="n">FSR</span><span class="p">,</span>
<a name="l-177"></a>    <span class="n">FSRI</span><span class="p">,</span>
<a name="l-178"></a>    <span class="n">CLZ</span><span class="p">,</span>
<a name="l-179"></a>    <span class="n">CTZ</span><span class="p">,</span>
<a name="l-180"></a>    <span class="n">PCNT</span><span class="p">,</span>
<a name="l-181"></a>    <span class="n">SEXT_B</span><span class="p">,</span>
<a name="l-182"></a>    <span class="n">SEXT_H</span><span class="p">,</span>
<a name="l-183"></a>    <span class="n">CRC32_B</span><span class="p">,</span>
<a name="l-184"></a>    <span class="n">CRC32_H</span><span class="p">,</span>
<a name="l-185"></a>    <span class="n">CRC32_W</span><span class="p">,</span>
<a name="l-186"></a>    <span class="n">CRC32C_B</span><span class="p">,</span>
<a name="l-187"></a>    <span class="n">CRC32C_H</span><span class="p">,</span>
<a name="l-188"></a>    <span class="n">CRC32C_W</span><span class="p">,</span>
<a name="l-189"></a>    <span class="n">CLMUL</span><span class="p">,</span>
<a name="l-190"></a>    <span class="n">CLMULR</span><span class="p">,</span>
<a name="l-191"></a>    <span class="n">CLMULH</span><span class="p">,</span>
<a name="l-192"></a>    <span class="n">MIN</span><span class="p">,</span>
<a name="l-193"></a>    <span class="n">MAX</span><span class="p">,</span>
<a name="l-194"></a>    <span class="n">MINU</span><span class="p">,</span>
<a name="l-195"></a>    <span class="n">MAXU</span><span class="p">,</span>
<a name="l-196"></a>    <span class="n">SHFL</span><span class="p">,</span>
<a name="l-197"></a>    <span class="n">UNSHFL</span><span class="p">,</span>
<a name="l-198"></a>    <span class="n">BDEP</span><span class="p">,</span>
<a name="l-199"></a>    <span class="n">BEXT</span><span class="p">,</span>
<a name="l-200"></a>    <span class="n">PACK</span><span class="p">,</span>
<a name="l-201"></a>    <span class="n">PACKU</span><span class="p">,</span>
<a name="l-202"></a>    <span class="n">BMATOR</span><span class="p">,</span>
<a name="l-203"></a>    <span class="n">BMATXOR</span><span class="p">,</span>
<a name="l-204"></a>    <span class="n">PACKH</span><span class="p">,</span>
<a name="l-205"></a>    <span class="n">BFP</span><span class="p">,</span>
<a name="l-206"></a>    <span class="n">SHFLI</span><span class="p">,</span>
<a name="l-207"></a>    <span class="n">UNSHFLI</span><span class="p">,</span>
<a name="l-208"></a>    <span class="c1">//RV64B instructions</span>
<a name="l-209"></a>    <span class="n">ADDIWU</span><span class="p">,</span>
<a name="l-210"></a>    <span class="n">SLLIU_W</span><span class="p">,</span>
<a name="l-211"></a>    <span class="n">ADDWU</span><span class="p">,</span>
<a name="l-212"></a>    <span class="n">SUBWU</span><span class="p">,</span>
<a name="l-213"></a>    <span class="n">BMATFLIP</span><span class="p">,</span>
<a name="l-214"></a>    <span class="n">CRC32_D</span><span class="p">,</span>
<a name="l-215"></a>    <span class="n">CRC32C_D</span><span class="p">,</span>
<a name="l-216"></a>    <span class="n">ADDU_W</span><span class="p">,</span>
<a name="l-217"></a>    <span class="n">SUBU_W</span><span class="p">,</span>
<a name="l-218"></a>    <span class="n">SLOW</span><span class="p">,</span>
<a name="l-219"></a>    <span class="n">SROW</span><span class="p">,</span>
<a name="l-220"></a>    <span class="n">ROLW</span><span class="p">,</span>
<a name="l-221"></a>    <span class="n">RORW</span><span class="p">,</span>
<a name="l-222"></a>    <span class="n">SBCLRW</span><span class="p">,</span>
<a name="l-223"></a>    <span class="n">SBSETW</span><span class="p">,</span>
<a name="l-224"></a>    <span class="n">SBINVW</span><span class="p">,</span>
<a name="l-225"></a>    <span class="n">SBEXTW</span><span class="p">,</span>
<a name="l-226"></a>    <span class="n">GORCW</span><span class="p">,</span>
<a name="l-227"></a>    <span class="n">GREVW</span><span class="p">,</span>
<a name="l-228"></a>    <span class="n">SLOIW</span><span class="p">,</span>
<a name="l-229"></a>    <span class="n">SROIW</span><span class="p">,</span>
<a name="l-230"></a>    <span class="n">RORIW</span><span class="p">,</span>
<a name="l-231"></a>    <span class="n">SBCLRIW</span><span class="p">,</span>
<a name="l-232"></a>    <span class="n">SBSETIW</span><span class="p">,</span>
<a name="l-233"></a>    <span class="n">SBINVIW</span><span class="p">,</span>
<a name="l-234"></a>    <span class="n">GORCIW</span><span class="p">,</span>
<a name="l-235"></a>    <span class="n">GREVIW</span><span class="p">,</span>
<a name="l-236"></a>    <span class="n">FSLW</span><span class="p">,</span>
<a name="l-237"></a>    <span class="n">FSRW</span><span class="p">,</span>
<a name="l-238"></a>    <span class="n">FSRIW</span><span class="p">,</span>
<a name="l-239"></a>    <span class="n">CLZW</span><span class="p">,</span>
<a name="l-240"></a>    <span class="n">CTZW</span><span class="p">,</span>
<a name="l-241"></a>    <span class="n">PCNTW</span><span class="p">,</span>
<a name="l-242"></a>    <span class="n">CLMULW</span><span class="p">,</span>
<a name="l-243"></a>    <span class="n">CLMULRW</span><span class="p">,</span>
<a name="l-244"></a>    <span class="n">CLMULHW</span><span class="p">,</span>
<a name="l-245"></a>    <span class="n">SHFLW</span><span class="p">,</span>
<a name="l-246"></a>    <span class="n">UNSHFLW</span><span class="p">,</span>
<a name="l-247"></a>    <span class="n">BDEPW</span><span class="p">,</span>
<a name="l-248"></a>    <span class="n">BEXTW</span><span class="p">,</span>
<a name="l-249"></a>    <span class="n">PACKW</span><span class="p">,</span>
<a name="l-250"></a>    <span class="n">PACKUW</span><span class="p">,</span>
<a name="l-251"></a>    <span class="n">BFPW</span><span class="p">,</span>
<a name="l-252"></a>    <span class="c1">// RV32M instructions</span>
<a name="l-253"></a>    <span class="n">MUL</span><span class="p">,</span>
<a name="l-254"></a>    <span class="n">MULH</span><span class="p">,</span>
<a name="l-255"></a>    <span class="n">MULHSU</span><span class="p">,</span>
<a name="l-256"></a>    <span class="n">MULHU</span><span class="p">,</span>
<a name="l-257"></a>    <span class="n">DIV</span><span class="p">,</span>
<a name="l-258"></a>    <span class="n">DIVU</span><span class="p">,</span>
<a name="l-259"></a>    <span class="n">REM</span><span class="p">,</span>
<a name="l-260"></a>    <span class="n">REMU</span><span class="p">,</span>
<a name="l-261"></a>    <span class="c1">// RV64M instructions</span>
<a name="l-262"></a>    <span class="n">MULW</span><span class="p">,</span>
<a name="l-263"></a>    <span class="n">DIVW</span><span class="p">,</span>
<a name="l-264"></a>    <span class="n">DIVUW</span><span class="p">,</span>
<a name="l-265"></a>    <span class="n">REMW</span><span class="p">,</span>
<a name="l-266"></a>    <span class="n">REMUW</span><span class="p">,</span>
<a name="l-267"></a>    <span class="c1">// RV32F instructions</span>
<a name="l-268"></a>    <span class="n">FLW</span><span class="p">,</span>
<a name="l-269"></a>    <span class="n">FSW</span><span class="p">,</span>
<a name="l-270"></a>    <span class="n">FMADD_S</span><span class="p">,</span>
<a name="l-271"></a>    <span class="n">FMSUB_S</span><span class="p">,</span>
<a name="l-272"></a>    <span class="n">FNMSUB_S</span><span class="p">,</span>
<a name="l-273"></a>    <span class="n">FNMADD_S</span><span class="p">,</span>
<a name="l-274"></a>    <span class="n">FADD_S</span><span class="p">,</span>
<a name="l-275"></a>    <span class="n">FSUB_S</span><span class="p">,</span>
<a name="l-276"></a>    <span class="n">FMUL_S</span><span class="p">,</span>
<a name="l-277"></a>    <span class="n">FDIV_S</span><span class="p">,</span>
<a name="l-278"></a>    <span class="n">FSQRT_S</span><span class="p">,</span>
<a name="l-279"></a>    <span class="n">FSGNJ_S</span><span class="p">,</span>
<a name="l-280"></a>    <span class="n">FSGNJN_S</span><span class="p">,</span>
<a name="l-281"></a>    <span class="n">FSGNJX_S</span><span class="p">,</span>
<a name="l-282"></a>    <span class="n">FMIN_S</span><span class="p">,</span>
<a name="l-283"></a>    <span class="n">FMAX_S</span><span class="p">,</span>
<a name="l-284"></a>    <span class="n">FCVT_W_S</span><span class="p">,</span>
<a name="l-285"></a>    <span class="n">FCVT_WU_S</span><span class="p">,</span>
<a name="l-286"></a>    <span class="n">FMV_X_W</span><span class="p">,</span>
<a name="l-287"></a>    <span class="n">FEQ_S</span><span class="p">,</span>
<a name="l-288"></a>    <span class="n">FLT_S</span><span class="p">,</span>
<a name="l-289"></a>    <span class="n">FLE_S</span><span class="p">,</span>
<a name="l-290"></a>    <span class="n">FCLASS_S</span><span class="p">,</span>
<a name="l-291"></a>    <span class="n">FCVT_S_W</span><span class="p">,</span>
<a name="l-292"></a>    <span class="n">FCVT_S_WU</span><span class="p">,</span>
<a name="l-293"></a>    <span class="n">FMV_W_X</span><span class="p">,</span>
<a name="l-294"></a>    <span class="c1">// RV64F instruction</span>
<a name="l-295"></a>    <span class="n">FCVT_L_S</span><span class="p">,</span>
<a name="l-296"></a>    <span class="n">FCVT_LU_S</span><span class="p">,</span>
<a name="l-297"></a>    <span class="n">FCVT_S_L</span><span class="p">,</span>
<a name="l-298"></a>    <span class="n">FCVT_S_LU</span><span class="p">,</span>
<a name="l-299"></a>    <span class="c1">// RV32D instructions</span>
<a name="l-300"></a>    <span class="n">FLD</span><span class="p">,</span>
<a name="l-301"></a>    <span class="n">FSD</span><span class="p">,</span>
<a name="l-302"></a>    <span class="n">FMADD_D</span><span class="p">,</span>
<a name="l-303"></a>    <span class="n">FMSUB_D</span><span class="p">,</span>
<a name="l-304"></a>    <span class="n">FNMSUB_D</span><span class="p">,</span>
<a name="l-305"></a>    <span class="n">FNMADD_D</span><span class="p">,</span>
<a name="l-306"></a>    <span class="n">FADD_D</span><span class="p">,</span>
<a name="l-307"></a>    <span class="n">FSUB_D</span><span class="p">,</span>
<a name="l-308"></a>    <span class="n">FMUL_D</span><span class="p">,</span>
<a name="l-309"></a>    <span class="n">FDIV_D</span><span class="p">,</span>
<a name="l-310"></a>    <span class="n">FSQRT_D</span><span class="p">,</span>
<a name="l-311"></a>    <span class="n">FSGNJ_D</span><span class="p">,</span>
<a name="l-312"></a>    <span class="n">FSGNJN_D</span><span class="p">,</span>
<a name="l-313"></a>    <span class="n">FSGNJX_D</span><span class="p">,</span>
<a name="l-314"></a>    <span class="n">FMIN_D</span><span class="p">,</span>
<a name="l-315"></a>    <span class="n">FMAX_D</span><span class="p">,</span>
<a name="l-316"></a>    <span class="n">FCVT_S_D</span><span class="p">,</span>
<a name="l-317"></a>    <span class="n">FCVT_D_S</span><span class="p">,</span>
<a name="l-318"></a>    <span class="n">FEQ_D</span><span class="p">,</span>
<a name="l-319"></a>    <span class="n">FLT_D</span><span class="p">,</span>
<a name="l-320"></a>    <span class="n">FLE_D</span><span class="p">,</span>
<a name="l-321"></a>    <span class="n">FCLASS_D</span><span class="p">,</span>
<a name="l-322"></a>    <span class="n">FCVT_W_D</span><span class="p">,</span>
<a name="l-323"></a>    <span class="n">FCVT_WU_D</span><span class="p">,</span>
<a name="l-324"></a>    <span class="n">FCVT_D_W</span><span class="p">,</span>
<a name="l-325"></a>    <span class="n">FCVT_D_WU</span><span class="p">,</span>
<a name="l-326"></a>    <span class="c1">// RV64D</span>
<a name="l-327"></a>    <span class="n">FCVT_L_D</span><span class="p">,</span>
<a name="l-328"></a>    <span class="n">FCVT_LU_D</span><span class="p">,</span>
<a name="l-329"></a>    <span class="n">FMV_X_D</span><span class="p">,</span>
<a name="l-330"></a>    <span class="n">FCVT_D_L</span><span class="p">,</span>
<a name="l-331"></a>    <span class="n">FCVT_D_LU</span><span class="p">,</span>
<a name="l-332"></a>    <span class="n">FMV_D_X</span><span class="p">,</span>
<a name="l-333"></a>    <span class="c1">// RV64I</span>
<a name="l-334"></a>    <span class="n">LWU</span><span class="p">,</span>
<a name="l-335"></a>    <span class="n">LD</span><span class="p">,</span>
<a name="l-336"></a>    <span class="n">SD</span><span class="p">,</span>
<a name="l-337"></a>    <span class="n">ADDIW</span><span class="p">,</span>
<a name="l-338"></a>    <span class="n">SLLIW</span><span class="p">,</span>
<a name="l-339"></a>    <span class="n">SRLIW</span><span class="p">,</span>
<a name="l-340"></a>    <span class="n">SRAIW</span><span class="p">,</span>
<a name="l-341"></a>    <span class="n">ADDW</span><span class="p">,</span>
<a name="l-342"></a>    <span class="n">SUBW</span><span class="p">,</span>
<a name="l-343"></a>    <span class="n">SLLW</span><span class="p">,</span>
<a name="l-344"></a>    <span class="n">SRLW</span><span class="p">,</span>
<a name="l-345"></a>    <span class="n">SRAW</span><span class="p">,</span>
<a name="l-346"></a>    <span class="c1">// RV32C</span>
<a name="l-347"></a>    <span class="n">C_LW</span><span class="p">,</span>
<a name="l-348"></a>    <span class="n">C_SW</span><span class="p">,</span>
<a name="l-349"></a>    <span class="n">C_LWSP</span><span class="p">,</span>
<a name="l-350"></a>    <span class="n">C_SWSP</span><span class="p">,</span>
<a name="l-351"></a>    <span class="n">C_ADDI4SPN</span><span class="p">,</span>
<a name="l-352"></a>    <span class="n">C_ADDI</span><span class="p">,</span>
<a name="l-353"></a>    <span class="n">C_LI</span><span class="p">,</span>
<a name="l-354"></a>    <span class="n">C_ADDI16SP</span><span class="p">,</span>
<a name="l-355"></a>    <span class="n">C_LUI</span><span class="p">,</span>
<a name="l-356"></a>    <span class="n">C_SRLI</span><span class="p">,</span>
<a name="l-357"></a>    <span class="n">C_SRAI</span><span class="p">,</span>
<a name="l-358"></a>    <span class="n">C_ANDI</span><span class="p">,</span>
<a name="l-359"></a>    <span class="n">C_SUB</span><span class="p">,</span>
<a name="l-360"></a>    <span class="n">C_XOR</span><span class="p">,</span>
<a name="l-361"></a>    <span class="n">C_OR</span><span class="p">,</span>
<a name="l-362"></a>    <span class="n">C_AND</span><span class="p">,</span>
<a name="l-363"></a>    <span class="n">C_BEQZ</span><span class="p">,</span>
<a name="l-364"></a>    <span class="n">C_BNEZ</span><span class="p">,</span>
<a name="l-365"></a>    <span class="n">C_SLLI</span><span class="p">,</span>
<a name="l-366"></a>    <span class="n">C_MV</span><span class="p">,</span>
<a name="l-367"></a>    <span class="n">C_EBREAK</span><span class="p">,</span>
<a name="l-368"></a>    <span class="n">C_ADD</span><span class="p">,</span>
<a name="l-369"></a>    <span class="n">C_NOP</span><span class="p">,</span>
<a name="l-370"></a>    <span class="n">C_J</span><span class="p">,</span>
<a name="l-371"></a>    <span class="n">C_JAL</span><span class="p">,</span>
<a name="l-372"></a>    <span class="n">C_JR</span><span class="p">,</span>
<a name="l-373"></a>    <span class="n">C_JALR</span><span class="p">,</span>
<a name="l-374"></a>    <span class="c1">// RV64C</span>
<a name="l-375"></a>    <span class="n">C_ADDIW</span><span class="p">,</span>
<a name="l-376"></a>    <span class="n">C_SUBW</span><span class="p">,</span>
<a name="l-377"></a>    <span class="n">C_ADDW</span><span class="p">,</span>
<a name="l-378"></a>    <span class="n">C_LD</span><span class="p">,</span>
<a name="l-379"></a>    <span class="n">C_SD</span><span class="p">,</span>
<a name="l-380"></a>    <span class="n">C_LDSP</span><span class="p">,</span>
<a name="l-381"></a>    <span class="n">C_SDSP</span><span class="p">,</span>
<a name="l-382"></a>    <span class="c1">// RV128C</span>
<a name="l-383"></a>    <span class="n">C_SRLI64</span><span class="p">,</span>
<a name="l-384"></a>    <span class="n">C_SRAI64</span><span class="p">,</span>
<a name="l-385"></a>    <span class="n">C_SLLI64</span><span class="p">,</span>
<a name="l-386"></a>    <span class="n">C_LQ</span><span class="p">,</span>
<a name="l-387"></a>    <span class="n">C_SQ</span><span class="p">,</span>
<a name="l-388"></a>    <span class="n">C_LQSP</span><span class="p">,</span>
<a name="l-389"></a>    <span class="n">C_SQSP</span><span class="p">,</span>
<a name="l-390"></a>    <span class="c1">// RV32FC</span>
<a name="l-391"></a>    <span class="n">C_FLW</span><span class="p">,</span>
<a name="l-392"></a>    <span class="n">C_FSW</span><span class="p">,</span>
<a name="l-393"></a>    <span class="n">C_FLWSP</span><span class="p">,</span>
<a name="l-394"></a>    <span class="n">C_FSWSP</span><span class="p">,</span>
<a name="l-395"></a>    <span class="c1">// RV32DC</span>
<a name="l-396"></a>    <span class="n">C_FLD</span><span class="p">,</span>
<a name="l-397"></a>    <span class="n">C_FSD</span><span class="p">,</span>
<a name="l-398"></a>    <span class="n">C_FLDSP</span><span class="p">,</span>
<a name="l-399"></a>    <span class="n">C_FSDSP</span><span class="p">,</span>
<a name="l-400"></a>    <span class="c1">// RV32A</span>
<a name="l-401"></a>    <span class="n">LR_W</span><span class="p">,</span>
<a name="l-402"></a>    <span class="n">SC_W</span><span class="p">,</span>
<a name="l-403"></a>    <span class="n">AMOSWAP_W</span><span class="p">,</span>
<a name="l-404"></a>    <span class="n">AMOADD_W</span><span class="p">,</span>
<a name="l-405"></a>    <span class="n">AMOAND_W</span><span class="p">,</span>
<a name="l-406"></a>    <span class="n">AMOOR_W</span><span class="p">,</span>
<a name="l-407"></a>    <span class="n">AMOXOR_W</span><span class="p">,</span>
<a name="l-408"></a>    <span class="n">AMOMIN_W</span><span class="p">,</span>
<a name="l-409"></a>    <span class="n">AMOMAX_W</span><span class="p">,</span>
<a name="l-410"></a>    <span class="n">AMOMINU_W</span><span class="p">,</span>
<a name="l-411"></a>    <span class="n">AMOMAXU_W</span><span class="p">,</span>
<a name="l-412"></a>    <span class="c1">// RV64A</span>
<a name="l-413"></a>    <span class="n">LR_D</span><span class="p">,</span>
<a name="l-414"></a>    <span class="n">SC_D</span><span class="p">,</span>
<a name="l-415"></a>    <span class="n">AMOSWAP_D</span><span class="p">,</span>
<a name="l-416"></a>    <span class="n">AMOADD_D</span><span class="p">,</span>
<a name="l-417"></a>    <span class="n">AMOAND_D</span><span class="p">,</span>
<a name="l-418"></a>    <span class="n">AMOOR_D</span><span class="p">,</span>
<a name="l-419"></a>    <span class="n">AMOXOR_D</span><span class="p">,</span>
<a name="l-420"></a>    <span class="n">AMOMIN_D</span><span class="p">,</span>
<a name="l-421"></a>    <span class="n">AMOMAX_D</span><span class="p">,</span>
<a name="l-422"></a>    <span class="n">AMOMINU_D</span><span class="p">,</span>
<a name="l-423"></a>    <span class="n">AMOMAXU_D</span><span class="p">,</span>
<a name="l-424"></a>    <span class="c1">// Vector instructions</span>
<a name="l-425"></a>    <span class="n">VSETVL</span><span class="p">,</span>
<a name="l-426"></a>    <span class="n">VSETVLI</span><span class="p">,</span>
<a name="l-427"></a>    <span class="n">VADD</span><span class="p">,</span>
<a name="l-428"></a>    <span class="n">VSUB</span><span class="p">,</span>
<a name="l-429"></a>    <span class="n">VRSUB</span><span class="p">,</span>
<a name="l-430"></a>    <span class="n">VWADDU</span><span class="p">,</span>
<a name="l-431"></a>    <span class="n">VWSUBU</span><span class="p">,</span>
<a name="l-432"></a>    <span class="n">VWADD</span><span class="p">,</span>
<a name="l-433"></a>    <span class="n">VWSUB</span><span class="p">,</span>
<a name="l-434"></a>    <span class="n">VADC</span><span class="p">,</span>
<a name="l-435"></a>    <span class="n">VMADC</span><span class="p">,</span>
<a name="l-436"></a>    <span class="n">VSBC</span><span class="p">,</span>
<a name="l-437"></a>    <span class="n">VMSBC</span><span class="p">,</span>
<a name="l-438"></a>    <span class="n">VAND</span><span class="p">,</span>
<a name="l-439"></a>    <span class="n">VOR</span><span class="p">,</span>
<a name="l-440"></a>    <span class="n">VXOR</span><span class="p">,</span>
<a name="l-441"></a>    <span class="n">VSLL</span><span class="p">,</span>
<a name="l-442"></a>    <span class="n">VSRL</span><span class="p">,</span>
<a name="l-443"></a>    <span class="n">VSRA</span><span class="p">,</span>
<a name="l-444"></a>    <span class="n">VNSRL</span><span class="p">,</span>
<a name="l-445"></a>    <span class="n">VNSRA</span><span class="p">,</span>
<a name="l-446"></a>    <span class="n">VMSEQ</span><span class="p">,</span>
<a name="l-447"></a>    <span class="n">VMSNE</span><span class="p">,</span>
<a name="l-448"></a>    <span class="n">VMSLTU</span><span class="p">,</span>
<a name="l-449"></a>    <span class="n">VMSLT</span><span class="p">,</span>
<a name="l-450"></a>    <span class="n">VMSLEU</span><span class="p">,</span>
<a name="l-451"></a>    <span class="n">VMSLE</span><span class="p">,</span>
<a name="l-452"></a>    <span class="n">VMSGTU</span><span class="p">,</span>
<a name="l-453"></a>    <span class="n">VMSGT</span><span class="p">,</span>
<a name="l-454"></a>    <span class="n">VMINU</span><span class="p">,</span>
<a name="l-455"></a>    <span class="n">VMIN</span><span class="p">,</span>
<a name="l-456"></a>    <span class="n">VMAXU</span><span class="p">,</span>
<a name="l-457"></a>    <span class="n">VMAX</span><span class="p">,</span>
<a name="l-458"></a>    <span class="n">VMUL</span><span class="p">,</span>
<a name="l-459"></a>    <span class="n">VMULH</span><span class="p">,</span>
<a name="l-460"></a>    <span class="n">VMULHU</span><span class="p">,</span>
<a name="l-461"></a>    <span class="n">VMULHSU</span><span class="p">,</span>
<a name="l-462"></a>    <span class="n">VDIVU</span><span class="p">,</span>
<a name="l-463"></a>    <span class="n">VDIV</span><span class="p">,</span>
<a name="l-464"></a>    <span class="n">VREMU</span><span class="p">,</span>
<a name="l-465"></a>    <span class="n">VREM</span><span class="p">,</span>
<a name="l-466"></a>    <span class="n">VWMUL</span><span class="p">,</span>
<a name="l-467"></a>    <span class="n">VWMULU</span><span class="p">,</span>
<a name="l-468"></a>    <span class="n">VWMULSU</span><span class="p">,</span>
<a name="l-469"></a>    <span class="n">VMACC</span><span class="p">,</span>
<a name="l-470"></a>    <span class="n">VNMSAC</span><span class="p">,</span>
<a name="l-471"></a>    <span class="n">VMADD</span><span class="p">,</span>
<a name="l-472"></a>    <span class="n">VNMSUB</span><span class="p">,</span>
<a name="l-473"></a>    <span class="n">VWMACCU</span><span class="p">,</span>
<a name="l-474"></a>    <span class="n">VWMACC</span><span class="p">,</span>
<a name="l-475"></a>    <span class="n">VWMACCSU</span><span class="p">,</span>
<a name="l-476"></a>    <span class="n">VWMACCUS</span><span class="p">,</span>
<a name="l-477"></a>    <span class="cm">/*</span>
<a name="l-478"></a><span class="cm">    VQMACCU,</span>
<a name="l-479"></a><span class="cm">    VQMACC,</span>
<a name="l-480"></a><span class="cm">    VQMACCSU,</span>
<a name="l-481"></a><span class="cm">    VQMACCUS,</span>
<a name="l-482"></a><span class="cm">    */</span>
<a name="l-483"></a>    <span class="n">VMERGE</span><span class="p">,</span>
<a name="l-484"></a>    <span class="n">VMV</span><span class="p">,</span>
<a name="l-485"></a>    <span class="n">VSADDU</span><span class="p">,</span>
<a name="l-486"></a>    <span class="n">VSADD</span><span class="p">,</span>
<a name="l-487"></a>    <span class="n">VSSUBU</span><span class="p">,</span>
<a name="l-488"></a>    <span class="n">VSSUB</span><span class="p">,</span>
<a name="l-489"></a>    <span class="n">VAADDU</span><span class="p">,</span>
<a name="l-490"></a>    <span class="n">VAADD</span><span class="p">,</span>
<a name="l-491"></a>    <span class="n">VASUBU</span><span class="p">,</span>
<a name="l-492"></a>    <span class="n">VASUB</span><span class="p">,</span>
<a name="l-493"></a>    <span class="n">VSSRL</span><span class="p">,</span>
<a name="l-494"></a>    <span class="n">VSSRA</span><span class="p">,</span>
<a name="l-495"></a>    <span class="n">VNCLIPU</span><span class="p">,</span>
<a name="l-496"></a>    <span class="n">VNCLIP</span><span class="p">,</span>
<a name="l-497"></a>    <span class="n">VFADD</span><span class="p">,</span>
<a name="l-498"></a>    <span class="n">VFSUB</span><span class="p">,</span>
<a name="l-499"></a>    <span class="n">VFRSUB</span><span class="p">,</span>
<a name="l-500"></a>    <span class="n">VFMUL</span><span class="p">,</span>
<a name="l-501"></a>    <span class="n">VFDIV</span><span class="p">,</span>
<a name="l-502"></a>    <span class="n">VFRDIV</span><span class="p">,</span>
<a name="l-503"></a>    <span class="n">VFWMUL</span><span class="p">,</span>
<a name="l-504"></a>    <span class="n">VFMACC</span><span class="p">,</span>
<a name="l-505"></a>    <span class="n">VFNMACC</span><span class="p">,</span>
<a name="l-506"></a>    <span class="n">VFMSAC</span><span class="p">,</span>
<a name="l-507"></a>    <span class="n">VFNMSAC</span><span class="p">,</span>
<a name="l-508"></a>    <span class="n">VFMADD</span><span class="p">,</span>
<a name="l-509"></a>    <span class="n">VFNMADD</span><span class="p">,</span>
<a name="l-510"></a>    <span class="n">VFMSUB</span><span class="p">,</span>
<a name="l-511"></a>    <span class="n">VFNMSUB</span><span class="p">,</span>
<a name="l-512"></a>    <span class="n">VFWMACC</span><span class="p">,</span>
<a name="l-513"></a>    <span class="n">VFWNMACC</span><span class="p">,</span>
<a name="l-514"></a>    <span class="n">VFWMSAC</span><span class="p">,</span>
<a name="l-515"></a>    <span class="n">VFWNMSAC</span><span class="p">,</span>
<a name="l-516"></a>    <span class="n">VFSQRT_V</span><span class="p">,</span>
<a name="l-517"></a>    <span class="n">VFMIN</span><span class="p">,</span>
<a name="l-518"></a>    <span class="n">VFMAX</span><span class="p">,</span>
<a name="l-519"></a>    <span class="n">VFSGNJ</span><span class="p">,</span>
<a name="l-520"></a>    <span class="n">VFSGNJN</span><span class="p">,</span>
<a name="l-521"></a>    <span class="n">VFSGNJX</span><span class="p">,</span>
<a name="l-522"></a>    <span class="n">VMFEQ</span><span class="p">,</span>
<a name="l-523"></a>    <span class="n">VMFNE</span><span class="p">,</span>
<a name="l-524"></a>    <span class="n">VMFLT</span><span class="p">,</span>
<a name="l-525"></a>    <span class="n">VMFLE</span><span class="p">,</span>
<a name="l-526"></a>    <span class="n">VMFGT</span><span class="p">,</span>
<a name="l-527"></a>    <span class="n">VMFGE</span><span class="p">,</span>
<a name="l-528"></a>    <span class="n">VFCLASS_V</span><span class="p">,</span>
<a name="l-529"></a>    <span class="n">VFMERGE</span><span class="p">,</span>
<a name="l-530"></a>    <span class="n">VFMV</span><span class="p">,</span>
<a name="l-531"></a>    <span class="n">VFCVT_XU_F_V</span><span class="p">,</span>
<a name="l-532"></a>    <span class="n">VFCVT_X_F_V</span><span class="p">,</span>
<a name="l-533"></a>    <span class="n">VFCVT_F_XU_V</span><span class="p">,</span>
<a name="l-534"></a>    <span class="n">VFCVT_F_X_V</span><span class="p">,</span>
<a name="l-535"></a>    <span class="n">VFWCVT_XU_F_V</span><span class="p">,</span>
<a name="l-536"></a>    <span class="n">VFWCVT_X_F_V</span><span class="p">,</span>
<a name="l-537"></a>    <span class="n">VFWCVT_F_XU_V</span><span class="p">,</span>
<a name="l-538"></a>    <span class="n">VFWCVT_F_X_V</span><span class="p">,</span>
<a name="l-539"></a>    <span class="n">VFWCVT_F_F_V</span><span class="p">,</span>
<a name="l-540"></a>    <span class="n">VFNCVT_XU_F_W</span><span class="p">,</span>
<a name="l-541"></a>    <span class="n">VFNCVT_X_F_W</span><span class="p">,</span>
<a name="l-542"></a>    <span class="n">VFNCVT_F_XU_W</span><span class="p">,</span>
<a name="l-543"></a>    <span class="n">VFNCVT_F_X_W</span><span class="p">,</span>
<a name="l-544"></a>    <span class="n">VFNCVT_F_F_W</span><span class="p">,</span>
<a name="l-545"></a>    <span class="n">VFNCVT_ROD_F_F_W</span><span class="p">,</span>
<a name="l-546"></a>    <span class="c1">// Vector reduction instruction</span>
<a name="l-547"></a>    <span class="n">VREDSUM_VS</span><span class="p">,</span>
<a name="l-548"></a>    <span class="n">VREDMAXU_VS</span><span class="p">,</span>
<a name="l-549"></a>    <span class="n">VREDMAX_VS</span><span class="p">,</span>
<a name="l-550"></a>    <span class="n">VREDMINU_VS</span><span class="p">,</span>
<a name="l-551"></a>    <span class="n">VREDMIN_VS</span><span class="p">,</span>
<a name="l-552"></a>    <span class="n">VREDAND_VS</span><span class="p">,</span>
<a name="l-553"></a>    <span class="n">VREDOR_VS</span><span class="p">,</span>
<a name="l-554"></a>    <span class="n">VREDXOR_VS</span><span class="p">,</span>
<a name="l-555"></a>    <span class="n">VWREDSUMU_VS</span><span class="p">,</span>
<a name="l-556"></a>    <span class="n">VWREDSUM_VS</span><span class="p">,</span>
<a name="l-557"></a>    <span class="n">VFREDOSUM_VS</span><span class="p">,</span>
<a name="l-558"></a>    <span class="n">VFREDSUM_VS</span><span class="p">,</span>
<a name="l-559"></a>    <span class="n">VFREDMAX_VS</span><span class="p">,</span>
<a name="l-560"></a>    <span class="n">VFWREDOSUM_VS</span><span class="p">,</span>
<a name="l-561"></a>    <span class="n">VFWREDSUM_VS</span><span class="p">,</span>
<a name="l-562"></a>    <span class="c1">// Vector mask instruction</span>
<a name="l-563"></a>    <span class="n">VMAND_MM</span><span class="p">,</span>
<a name="l-564"></a>    <span class="n">VMNAND_MM</span><span class="p">,</span>
<a name="l-565"></a>    <span class="n">VMANDNOT_MM</span><span class="p">,</span>
<a name="l-566"></a>    <span class="n">VMXOR_MM</span><span class="p">,</span>
<a name="l-567"></a>    <span class="n">VMOR_MM</span><span class="p">,</span>
<a name="l-568"></a>    <span class="n">VMNOR_MM</span><span class="p">,</span>
<a name="l-569"></a>    <span class="n">VMORNOT_MM</span><span class="p">,</span>
<a name="l-570"></a>    <span class="n">VMXNOR_MM</span><span class="p">,</span>
<a name="l-571"></a>    <span class="n">VPOPC_M</span><span class="p">,</span>
<a name="l-572"></a>    <span class="n">VFIRST_M</span><span class="p">,</span>
<a name="l-573"></a>    <span class="n">VMSBF_M</span><span class="p">,</span>
<a name="l-574"></a>    <span class="n">VMSIF_M</span><span class="p">,</span>
<a name="l-575"></a>    <span class="n">VMSOF_M</span><span class="p">,</span>
<a name="l-576"></a>    <span class="n">VIOTA_M</span><span class="p">,</span>
<a name="l-577"></a>    <span class="n">VID_V</span><span class="p">,</span>
<a name="l-578"></a>    <span class="c1">// Vector permutation instruction</span>
<a name="l-579"></a>    <span class="n">VMV_X_S</span><span class="p">,</span>
<a name="l-580"></a>    <span class="n">VMV_S_X</span><span class="p">,</span>
<a name="l-581"></a>    <span class="n">VFMV_F_S</span><span class="p">,</span>
<a name="l-582"></a>    <span class="n">VFMV_S_F</span><span class="p">,</span>
<a name="l-583"></a>    <span class="n">VSLIDEUP</span><span class="p">,</span>
<a name="l-584"></a>    <span class="n">VSLIDEDOWN</span><span class="p">,</span>
<a name="l-585"></a>    <span class="n">VSLIDE1UP</span><span class="p">,</span>
<a name="l-586"></a>    <span class="n">VSLIDE1DOWN</span><span class="p">,</span>
<a name="l-587"></a>    <span class="n">VRGATHER</span><span class="p">,</span>
<a name="l-588"></a>    <span class="n">VCOMPRESS</span><span class="p">,</span>
<a name="l-589"></a>    <span class="n">VMV1R_V</span><span class="p">,</span>
<a name="l-590"></a>    <span class="n">VMV2R_V</span><span class="p">,</span>
<a name="l-591"></a>    <span class="n">VMV4R_V</span><span class="p">,</span>
<a name="l-592"></a>    <span class="n">VMV8R_V</span><span class="p">,</span>
<a name="l-593"></a>    <span class="c1">// Supervisor instruction</span>
<a name="l-594"></a>    <span class="n">DRET</span><span class="p">,</span>
<a name="l-595"></a>    <span class="n">MRET</span><span class="p">,</span>
<a name="l-596"></a>    <span class="n">URET</span><span class="p">,</span>
<a name="l-597"></a>    <span class="n">SRET</span><span class="p">,</span>
<a name="l-598"></a>    <span class="n">WFI</span><span class="p">,</span>
<a name="l-599"></a>    <span class="n">SFENCE_VMA</span><span class="p">,</span>
<a name="l-600"></a>    <span class="c1">// Custom instructions</span>
<a name="l-601"></a>    <span class="no">`include</span> <span class="s">&quot;isa/custom/riscv_custom_instr_enum.sv&quot;</span>
<a name="l-602"></a>    <span class="c1">// You can add other instructions here</span>
<a name="l-603"></a>    <span class="n">INVALID_INSTR</span>
<a name="l-604"></a>  <span class="p">}</span> <span class="n">riscv_instr_name_t</span><span class="p">;</span>
<a name="l-605"></a>
<a name="l-606"></a>  <span class="c1">// Maximum virtual address bits used by the program</span>
<a name="l-607"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="n">MAX_USED_VADDR_BITS</span> <span class="o">=</span> <span class="mh">30</span><span class="p">;</span>
<a name="l-608"></a>
<a name="l-609"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-610"></a>    <span class="n">ZERO</span> <span class="o">=</span> <span class="mh">5</span><span class="mb">&#39;b00000</span><span class="p">,</span>
<a name="l-611"></a>    <span class="n">RA</span><span class="p">,</span> <span class="n">SP</span><span class="p">,</span> <span class="n">GP</span><span class="p">,</span> <span class="n">TP</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">S0</span><span class="p">,</span> <span class="n">S1</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">A1</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A3</span><span class="p">,</span> <span class="n">A4</span><span class="p">,</span> <span class="n">A5</span><span class="p">,</span> <span class="n">A6</span><span class="p">,</span> <span class="n">A7</span><span class="p">,</span>
<a name="l-612"></a>    <span class="n">S2</span><span class="p">,</span> <span class="n">S3</span><span class="p">,</span> <span class="n">S4</span><span class="p">,</span> <span class="n">S5</span><span class="p">,</span> <span class="n">S6</span><span class="p">,</span> <span class="n">S7</span><span class="p">,</span> <span class="n">S8</span><span class="p">,</span> <span class="n">S9</span><span class="p">,</span> <span class="n">S10</span><span class="p">,</span> <span class="n">S11</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">T4</span><span class="p">,</span> <span class="n">T5</span><span class="p">,</span> <span class="n">T6</span>
<a name="l-613"></a>  <span class="p">}</span> <span class="n">riscv_reg_t</span><span class="p">;</span>
<a name="l-614"></a>
<a name="l-615"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-616"></a>    <span class="n">FT0</span><span class="p">,</span> <span class="n">FT1</span><span class="p">,</span> <span class="n">FT2</span><span class="p">,</span> <span class="n">FT3</span><span class="p">,</span> <span class="n">FT4</span><span class="p">,</span> <span class="n">FT5</span><span class="p">,</span> <span class="n">FT6</span><span class="p">,</span> <span class="n">FT7</span><span class="p">,</span> <span class="n">FS0</span><span class="p">,</span> <span class="n">FS1</span><span class="p">,</span> <span class="n">FA0</span><span class="p">,</span> <span class="n">FA1</span><span class="p">,</span> <span class="n">FA2</span><span class="p">,</span> <span class="n">FA3</span><span class="p">,</span> <span class="n">FA4</span><span class="p">,</span> <span class="n">FA5</span><span class="p">,</span>
<a name="l-617"></a>    <span class="n">FA6</span><span class="p">,</span> <span class="n">FA7</span><span class="p">,</span> <span class="n">FS2</span><span class="p">,</span> <span class="n">FS3</span><span class="p">,</span> <span class="n">FS4</span><span class="p">,</span> <span class="n">FS5</span><span class="p">,</span> <span class="n">FS6</span><span class="p">,</span> <span class="n">FS7</span><span class="p">,</span> <span class="n">FS8</span><span class="p">,</span> <span class="n">FS9</span><span class="p">,</span> <span class="n">FS10</span><span class="p">,</span> <span class="n">FS11</span><span class="p">,</span> <span class="n">FT8</span><span class="p">,</span> <span class="n">FT9</span><span class="p">,</span> <span class="n">FT10</span><span class="p">,</span> <span class="n">FT11</span>
<a name="l-618"></a>  <span class="p">}</span> <span class="n">riscv_fpr_t</span><span class="p">;</span>
<a name="l-619"></a>
<a name="l-620"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-621"></a>    <span class="n">V0</span><span class="p">,</span> <span class="n">V1</span><span class="p">,</span> <span class="n">V2</span><span class="p">,</span> <span class="n">V3</span><span class="p">,</span> <span class="n">V4</span><span class="p">,</span> <span class="n">V5</span><span class="p">,</span> <span class="n">V6</span><span class="p">,</span> <span class="n">V7</span><span class="p">,</span> <span class="n">V8</span><span class="p">,</span> <span class="n">V9</span><span class="p">,</span> <span class="n">V10</span><span class="p">,</span> <span class="n">V11</span><span class="p">,</span> <span class="n">V12</span><span class="p">,</span> <span class="n">V13</span><span class="p">,</span> <span class="n">V14</span><span class="p">,</span> <span class="n">V15</span><span class="p">,</span>
<a name="l-622"></a>    <span class="n">V16</span><span class="p">,</span> <span class="n">V17</span><span class="p">,</span> <span class="n">V18</span><span class="p">,</span> <span class="n">V19</span><span class="p">,</span> <span class="n">V20</span><span class="p">,</span> <span class="n">V21</span><span class="p">,</span> <span class="n">V22</span><span class="p">,</span> <span class="n">V23</span><span class="p">,</span> <span class="n">V24</span><span class="p">,</span> <span class="n">V25</span><span class="p">,</span> <span class="n">V26</span><span class="p">,</span> <span class="n">V27</span><span class="p">,</span> <span class="n">V28</span><span class="p">,</span> <span class="n">V29</span><span class="p">,</span> <span class="n">V30</span><span class="p">,</span> <span class="n">V31</span>
<a name="l-623"></a>  <span class="p">}</span> <span class="n">riscv_vreg_t</span><span class="p">;</span>
<a name="l-624"></a>
<a name="l-625"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-626"></a>    <span class="n">J_FORMAT</span> <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-627"></a>    <span class="n">U_FORMAT</span><span class="p">,</span>
<a name="l-628"></a>    <span class="n">I_FORMAT</span><span class="p">,</span>
<a name="l-629"></a>    <span class="n">B_FORMAT</span><span class="p">,</span>
<a name="l-630"></a>    <span class="n">R_FORMAT</span><span class="p">,</span>
<a name="l-631"></a>    <span class="n">S_FORMAT</span><span class="p">,</span>
<a name="l-632"></a>    <span class="n">R4_FORMAT</span><span class="p">,</span>
<a name="l-633"></a>    <span class="c1">// Compressed instruction format</span>
<a name="l-634"></a>    <span class="n">CI_FORMAT</span><span class="p">,</span>
<a name="l-635"></a>    <span class="n">CB_FORMAT</span><span class="p">,</span>
<a name="l-636"></a>    <span class="n">CJ_FORMAT</span><span class="p">,</span>
<a name="l-637"></a>    <span class="n">CR_FORMAT</span><span class="p">,</span>
<a name="l-638"></a>    <span class="n">CA_FORMAT</span><span class="p">,</span>
<a name="l-639"></a>    <span class="n">CL_FORMAT</span><span class="p">,</span>
<a name="l-640"></a>    <span class="n">CS_FORMAT</span><span class="p">,</span>
<a name="l-641"></a>    <span class="n">CSS_FORMAT</span><span class="p">,</span>
<a name="l-642"></a>    <span class="n">CIW_FORMAT</span><span class="p">,</span>
<a name="l-643"></a>    <span class="c1">// Vector instruction format</span>
<a name="l-644"></a>    <span class="n">VSET_FORMAT</span><span class="p">,</span>
<a name="l-645"></a>    <span class="n">VA_FORMAT</span><span class="p">,</span>
<a name="l-646"></a>    <span class="n">VS2_FORMAT</span><span class="p">,</span> <span class="c1">// op vd,vs2</span>
<a name="l-647"></a>    <span class="n">VL_FORMAT</span><span class="p">,</span>
<a name="l-648"></a>    <span class="n">VS_FORMAT</span>
<a name="l-649"></a>  <span class="p">}</span> <span class="n">riscv_instr_format_t</span><span class="p">;</span>
<a name="l-650"></a>
<a name="l-651"></a>
<a name="l-652"></a>  <span class="c1">// Vector arithmetic instruction variant</span>
<a name="l-653"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-654"></a>    <span class="n">VV</span><span class="p">,</span>
<a name="l-655"></a>    <span class="n">VI</span><span class="p">,</span>
<a name="l-656"></a>    <span class="n">VX</span><span class="p">,</span>
<a name="l-657"></a>    <span class="n">VF</span><span class="p">,</span>
<a name="l-658"></a>    <span class="n">WV</span><span class="p">,</span>
<a name="l-659"></a>    <span class="n">WI</span><span class="p">,</span>
<a name="l-660"></a>    <span class="n">WX</span><span class="p">,</span>
<a name="l-661"></a>    <span class="n">VVM</span><span class="p">,</span>
<a name="l-662"></a>    <span class="n">VIM</span><span class="p">,</span>
<a name="l-663"></a>    <span class="n">VXM</span><span class="p">,</span>
<a name="l-664"></a>    <span class="n">VFM</span><span class="p">,</span>
<a name="l-665"></a>    <span class="n">VS</span><span class="p">,</span>
<a name="l-666"></a>    <span class="n">VM</span>
<a name="l-667"></a>  <span class="p">}</span> <span class="n">va_variant_t</span><span class="p">;</span>
<a name="l-668"></a>
<a name="l-669"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-670"></a>    <span class="n">LOAD</span> <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-671"></a>    <span class="n">STORE</span><span class="p">,</span>
<a name="l-672"></a>    <span class="n">SHIFT</span><span class="p">,</span>
<a name="l-673"></a>    <span class="n">ARITHMETIC</span><span class="p">,</span>
<a name="l-674"></a>    <span class="n">LOGICAL</span><span class="p">,</span>
<a name="l-675"></a>    <span class="n">COMPARE</span><span class="p">,</span>
<a name="l-676"></a>    <span class="n">BRANCH</span><span class="p">,</span>
<a name="l-677"></a>    <span class="n">JUMP</span><span class="p">,</span>
<a name="l-678"></a>    <span class="n">SYNCH</span><span class="p">,</span>
<a name="l-679"></a>    <span class="n">SYSTEM</span><span class="p">,</span>
<a name="l-680"></a>    <span class="n">COUNTER</span><span class="p">,</span>
<a name="l-681"></a>    <span class="n">CSR</span><span class="p">,</span>
<a name="l-682"></a>    <span class="n">CHANGELEVEL</span><span class="p">,</span>
<a name="l-683"></a>    <span class="n">TRAP</span><span class="p">,</span>
<a name="l-684"></a>    <span class="n">INTERRUPT</span><span class="p">,</span>
<a name="l-685"></a>    <span class="no">`VECTOR_INCLUDE</span><span class="p">(</span><span class="s">&quot;riscv_instr_pkg_inc_riscv_instr_category_t.sv&quot;</span><span class="p">)</span>
<a name="l-686"></a>    <span class="n">AMO</span> <span class="c1">// (last one)</span>
<a name="l-687"></a>  <span class="p">}</span> <span class="n">riscv_instr_category_t</span><span class="p">;</span>
<a name="l-688"></a>
<a name="l-689"></a>  <span class="k">typedef</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">riscv_csr_t</span><span class="p">;</span>
<a name="l-690"></a>
<a name="l-691"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-692"></a>    <span class="c1">// User mode register</span>
<a name="l-693"></a>    <span class="n">USTATUS</span>         <span class="o">=</span> <span class="mh">&#39;h000</span><span class="p">,</span>  <span class="c1">// User status</span>
<a name="l-694"></a>    <span class="n">UIE</span>             <span class="o">=</span> <span class="mh">&#39;h004</span><span class="p">,</span>  <span class="c1">// User interrupt-enable register</span>
<a name="l-695"></a>    <span class="n">UTVEC</span>           <span class="o">=</span> <span class="mh">&#39;h005</span><span class="p">,</span>  <span class="c1">// User trap-handler base address</span>
<a name="l-696"></a>    <span class="n">USCRATCH</span>        <span class="o">=</span> <span class="mh">&#39;h040</span><span class="p">,</span>  <span class="c1">// Scratch register for user trap handlers</span>
<a name="l-697"></a>    <span class="n">UEPC</span>            <span class="o">=</span> <span class="mh">&#39;h041</span><span class="p">,</span>  <span class="c1">// User exception program counter</span>
<a name="l-698"></a>    <span class="n">UCAUSE</span>          <span class="o">=</span> <span class="mh">&#39;h042</span><span class="p">,</span>  <span class="c1">// User trap cause</span>
<a name="l-699"></a>    <span class="n">UTVAL</span>           <span class="o">=</span> <span class="mh">&#39;h043</span><span class="p">,</span>  <span class="c1">// User bad address or instruction</span>
<a name="l-700"></a>    <span class="n">UIP</span>             <span class="o">=</span> <span class="mh">&#39;h044</span><span class="p">,</span>  <span class="c1">// User interrupt pending</span>
<a name="l-701"></a>    <span class="n">FFLAGS</span>          <span class="o">=</span> <span class="mh">&#39;h001</span><span class="p">,</span>  <span class="c1">// Floating-Point Accrued Exceptions</span>
<a name="l-702"></a>    <span class="n">FRM</span>             <span class="o">=</span> <span class="mh">&#39;h002</span><span class="p">,</span>  <span class="c1">// Floating-Point Dynamic Rounding Mode</span>
<a name="l-703"></a>    <span class="n">FCSR</span>            <span class="o">=</span> <span class="mh">&#39;h003</span><span class="p">,</span>  <span class="c1">// Floating-Point Control/Status Register (FRM + FFLAGS)</span>
<a name="l-704"></a>    <span class="n">CYCLE</span>           <span class="o">=</span> <span class="mh">&#39;hC00</span><span class="p">,</span>  <span class="c1">// Cycle counter for RDCYCLE instruction</span>
<a name="l-705"></a>    <span class="n">TIME</span>            <span class="o">=</span> <span class="mh">&#39;hC01</span><span class="p">,</span>  <span class="c1">// Timer for RDTIME instruction</span>
<a name="l-706"></a>    <span class="n">INSTRET</span>         <span class="o">=</span> <span class="mh">&#39;hC02</span><span class="p">,</span>  <span class="c1">// Instructions-retired counter for RDINSTRET instruction</span>
<a name="l-707"></a>    <span class="n">HPMCOUNTER3</span>     <span class="o">=</span> <span class="mh">&#39;hC03</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-708"></a>    <span class="n">HPMCOUNTER4</span>     <span class="o">=</span> <span class="mh">&#39;hC04</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-709"></a>    <span class="n">HPMCOUNTER5</span>     <span class="o">=</span> <span class="mh">&#39;hC05</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-710"></a>    <span class="n">HPMCOUNTER6</span>     <span class="o">=</span> <span class="mh">&#39;hC06</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-711"></a>    <span class="n">HPMCOUNTER7</span>     <span class="o">=</span> <span class="mh">&#39;hC07</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-712"></a>    <span class="n">HPMCOUNTER8</span>     <span class="o">=</span> <span class="mh">&#39;hC08</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-713"></a>    <span class="n">HPMCOUNTER9</span>     <span class="o">=</span> <span class="mh">&#39;hC09</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-714"></a>    <span class="n">HPMCOUNTER10</span>    <span class="o">=</span> <span class="mh">&#39;hC0A</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-715"></a>    <span class="n">HPMCOUNTER11</span>    <span class="o">=</span> <span class="mh">&#39;hC0B</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-716"></a>    <span class="n">HPMCOUNTER12</span>    <span class="o">=</span> <span class="mh">&#39;hC0C</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-717"></a>    <span class="n">HPMCOUNTER13</span>    <span class="o">=</span> <span class="mh">&#39;hC0D</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-718"></a>    <span class="n">HPMCOUNTER14</span>    <span class="o">=</span> <span class="mh">&#39;hC0E</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-719"></a>    <span class="n">HPMCOUNTER15</span>    <span class="o">=</span> <span class="mh">&#39;hC0F</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-720"></a>    <span class="n">HPMCOUNTER16</span>    <span class="o">=</span> <span class="mh">&#39;hC10</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-721"></a>    <span class="n">HPMCOUNTER17</span>    <span class="o">=</span> <span class="mh">&#39;hC11</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-722"></a>    <span class="n">HPMCOUNTER18</span>    <span class="o">=</span> <span class="mh">&#39;hC12</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-723"></a>    <span class="n">HPMCOUNTER19</span>    <span class="o">=</span> <span class="mh">&#39;hC13</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-724"></a>    <span class="n">HPMCOUNTER20</span>    <span class="o">=</span> <span class="mh">&#39;hC14</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-725"></a>    <span class="n">HPMCOUNTER21</span>    <span class="o">=</span> <span class="mh">&#39;hC15</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-726"></a>    <span class="n">HPMCOUNTER22</span>    <span class="o">=</span> <span class="mh">&#39;hC16</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-727"></a>    <span class="n">HPMCOUNTER23</span>    <span class="o">=</span> <span class="mh">&#39;hC17</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-728"></a>    <span class="n">HPMCOUNTER24</span>    <span class="o">=</span> <span class="mh">&#39;hC18</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-729"></a>    <span class="n">HPMCOUNTER25</span>    <span class="o">=</span> <span class="mh">&#39;hC19</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-730"></a>    <span class="n">HPMCOUNTER26</span>    <span class="o">=</span> <span class="mh">&#39;hC1A</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-731"></a>    <span class="n">HPMCOUNTER27</span>    <span class="o">=</span> <span class="mh">&#39;hC1B</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-732"></a>    <span class="n">HPMCOUNTER28</span>    <span class="o">=</span> <span class="mh">&#39;hC1C</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-733"></a>    <span class="n">HPMCOUNTER29</span>    <span class="o">=</span> <span class="mh">&#39;hC1D</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-734"></a>    <span class="n">HPMCOUNTER30</span>    <span class="o">=</span> <span class="mh">&#39;hC1E</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-735"></a>    <span class="n">HPMCOUNTER31</span>    <span class="o">=</span> <span class="mh">&#39;hC1F</span><span class="p">,</span>  <span class="c1">// Performance-monitoring counter</span>
<a name="l-736"></a>    <span class="n">CYCLEH</span>          <span class="o">=</span> <span class="mh">&#39;hC80</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of CYCLE, RV32I only</span>
<a name="l-737"></a>    <span class="n">TIMEH</span>           <span class="o">=</span> <span class="mh">&#39;hC81</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of TIME, RV32I only</span>
<a name="l-738"></a>    <span class="n">INSTRETH</span>        <span class="o">=</span> <span class="mh">&#39;hC82</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of INSTRET, RV32I only</span>
<a name="l-739"></a>    <span class="n">HPMCOUNTER3H</span>    <span class="o">=</span> <span class="mh">&#39;hC83</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER3, RV32I only</span>
<a name="l-740"></a>    <span class="n">HPMCOUNTER4H</span>    <span class="o">=</span> <span class="mh">&#39;hC84</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER4, RV32I only</span>
<a name="l-741"></a>    <span class="n">HPMCOUNTER5H</span>    <span class="o">=</span> <span class="mh">&#39;hC85</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER5, RV32I only</span>
<a name="l-742"></a>    <span class="n">HPMCOUNTER6H</span>    <span class="o">=</span> <span class="mh">&#39;hC86</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER6, RV32I only</span>
<a name="l-743"></a>    <span class="n">HPMCOUNTER7H</span>    <span class="o">=</span> <span class="mh">&#39;hC87</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER7, RV32I only</span>
<a name="l-744"></a>    <span class="n">HPMCOUNTER8H</span>    <span class="o">=</span> <span class="mh">&#39;hC88</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER8, RV32I only</span>
<a name="l-745"></a>    <span class="n">HPMCOUNTER9H</span>    <span class="o">=</span> <span class="mh">&#39;hC89</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER9, RV32I only</span>
<a name="l-746"></a>    <span class="n">HPMCOUNTER10H</span>   <span class="o">=</span> <span class="mh">&#39;hC8A</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER10, RV32I only</span>
<a name="l-747"></a>    <span class="n">HPMCOUNTER11H</span>   <span class="o">=</span> <span class="mh">&#39;hC8B</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER11, RV32I only</span>
<a name="l-748"></a>    <span class="n">HPMCOUNTER12H</span>   <span class="o">=</span> <span class="mh">&#39;hC8C</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER12, RV32I only</span>
<a name="l-749"></a>    <span class="n">HPMCOUNTER13H</span>   <span class="o">=</span> <span class="mh">&#39;hC8D</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER13, RV32I only</span>
<a name="l-750"></a>    <span class="n">HPMCOUNTER14H</span>   <span class="o">=</span> <span class="mh">&#39;hC8E</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER14, RV32I only</span>
<a name="l-751"></a>    <span class="n">HPMCOUNTER15H</span>   <span class="o">=</span> <span class="mh">&#39;hC8F</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER15, RV32I only</span>
<a name="l-752"></a>    <span class="n">HPMCOUNTER16H</span>   <span class="o">=</span> <span class="mh">&#39;hC90</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER16, RV32I only</span>
<a name="l-753"></a>    <span class="n">HPMCOUNTER17H</span>   <span class="o">=</span> <span class="mh">&#39;hC91</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER17, RV32I only</span>
<a name="l-754"></a>    <span class="n">HPMCOUNTER18H</span>   <span class="o">=</span> <span class="mh">&#39;hC92</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER18, RV32I only</span>
<a name="l-755"></a>    <span class="n">HPMCOUNTER19H</span>   <span class="o">=</span> <span class="mh">&#39;hC93</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER19, RV32I only</span>
<a name="l-756"></a>    <span class="n">HPMCOUNTER20H</span>   <span class="o">=</span> <span class="mh">&#39;hC94</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER20, RV32I only</span>
<a name="l-757"></a>    <span class="n">HPMCOUNTER21H</span>   <span class="o">=</span> <span class="mh">&#39;hC95</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER21, RV32I only</span>
<a name="l-758"></a>    <span class="n">HPMCOUNTER22H</span>   <span class="o">=</span> <span class="mh">&#39;hC96</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER22, RV32I only</span>
<a name="l-759"></a>    <span class="n">HPMCOUNTER23H</span>   <span class="o">=</span> <span class="mh">&#39;hC97</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER23, RV32I only</span>
<a name="l-760"></a>    <span class="n">HPMCOUNTER24H</span>   <span class="o">=</span> <span class="mh">&#39;hC98</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER24, RV32I only</span>
<a name="l-761"></a>    <span class="n">HPMCOUNTER25H</span>   <span class="o">=</span> <span class="mh">&#39;hC99</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER25, RV32I only</span>
<a name="l-762"></a>    <span class="n">HPMCOUNTER26H</span>   <span class="o">=</span> <span class="mh">&#39;hC9A</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER26, RV32I only</span>
<a name="l-763"></a>    <span class="n">HPMCOUNTER27H</span>   <span class="o">=</span> <span class="mh">&#39;hC9B</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER27, RV32I only</span>
<a name="l-764"></a>    <span class="n">HPMCOUNTER28H</span>   <span class="o">=</span> <span class="mh">&#39;hC9C</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER28, RV32I only</span>
<a name="l-765"></a>    <span class="n">HPMCOUNTER29H</span>   <span class="o">=</span> <span class="mh">&#39;hC9D</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER29, RV32I only</span>
<a name="l-766"></a>    <span class="n">HPMCOUNTER30H</span>   <span class="o">=</span> <span class="mh">&#39;hC9E</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER30, RV32I only</span>
<a name="l-767"></a>    <span class="n">HPMCOUNTER31H</span>   <span class="o">=</span> <span class="mh">&#39;hC9F</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER31, RV32I only</span>
<a name="l-768"></a>    <span class="c1">// Supervisor mode register</span>
<a name="l-769"></a>    <span class="n">SSTATUS</span>         <span class="o">=</span> <span class="mh">&#39;h100</span><span class="p">,</span>  <span class="c1">// Supervisor status</span>
<a name="l-770"></a>    <span class="n">SEDELEG</span>         <span class="o">=</span> <span class="mh">&#39;h102</span><span class="p">,</span>  <span class="c1">// Supervisor exception delegation register</span>
<a name="l-771"></a>    <span class="n">SIDELEG</span>         <span class="o">=</span> <span class="mh">&#39;h103</span><span class="p">,</span>  <span class="c1">// Supervisor interrupt delegation register</span>
<a name="l-772"></a>    <span class="n">SIE</span>             <span class="o">=</span> <span class="mh">&#39;h104</span><span class="p">,</span>  <span class="c1">// Supervisor interrupt-enable register</span>
<a name="l-773"></a>    <span class="n">STVEC</span>           <span class="o">=</span> <span class="mh">&#39;h105</span><span class="p">,</span>  <span class="c1">// Supervisor trap-handler base address</span>
<a name="l-774"></a>    <span class="n">SCOUNTEREN</span>      <span class="o">=</span> <span class="mh">&#39;h106</span><span class="p">,</span>  <span class="c1">// Supervisor counter enable</span>
<a name="l-775"></a>    <span class="n">SSCRATCH</span>        <span class="o">=</span> <span class="mh">&#39;h140</span><span class="p">,</span>  <span class="c1">// Scratch register for supervisor trap handlers</span>
<a name="l-776"></a>    <span class="n">SEPC</span>            <span class="o">=</span> <span class="mh">&#39;h141</span><span class="p">,</span>  <span class="c1">// Supervisor exception program counter</span>
<a name="l-777"></a>    <span class="n">SCAUSE</span>          <span class="o">=</span> <span class="mh">&#39;h142</span><span class="p">,</span>  <span class="c1">// Supervisor trap cause</span>
<a name="l-778"></a>    <span class="n">STVAL</span>           <span class="o">=</span> <span class="mh">&#39;h143</span><span class="p">,</span>  <span class="c1">// Supervisor bad address or instruction</span>
<a name="l-779"></a>    <span class="n">SIP</span>             <span class="o">=</span> <span class="mh">&#39;h144</span><span class="p">,</span>  <span class="c1">// Supervisor interrupt pending</span>
<a name="l-780"></a>    <span class="n">SATP</span>            <span class="o">=</span> <span class="mh">&#39;h180</span><span class="p">,</span>  <span class="c1">// Supervisor address translation and protection</span>
<a name="l-781"></a>    <span class="c1">// Machine mode register</span>
<a name="l-782"></a>    <span class="n">MVENDORID</span>       <span class="o">=</span> <span class="mh">&#39;hF11</span><span class="p">,</span>  <span class="c1">// Vendor ID</span>
<a name="l-783"></a>    <span class="n">MARCHID</span>         <span class="o">=</span> <span class="mh">&#39;hF12</span><span class="p">,</span>  <span class="c1">// Architecture ID</span>
<a name="l-784"></a>    <span class="n">MIMPID</span>          <span class="o">=</span> <span class="mh">&#39;hF13</span><span class="p">,</span>  <span class="c1">// Implementation ID</span>
<a name="l-785"></a>    <span class="n">MHARTID</span>         <span class="o">=</span> <span class="mh">&#39;hF14</span><span class="p">,</span>  <span class="c1">// Hardware thread ID</span>
<a name="l-786"></a>    <span class="n">MSTATUS</span>         <span class="o">=</span> <span class="mh">&#39;h300</span><span class="p">,</span>  <span class="c1">// Machine status</span>
<a name="l-787"></a>    <span class="n">MISA</span>            <span class="o">=</span> <span class="mh">&#39;h301</span><span class="p">,</span>  <span class="c1">// ISA and extensions</span>
<a name="l-788"></a>    <span class="n">MEDELEG</span>         <span class="o">=</span> <span class="mh">&#39;h302</span><span class="p">,</span>  <span class="c1">// Machine exception delegation register</span>
<a name="l-789"></a>    <span class="n">MIDELEG</span>         <span class="o">=</span> <span class="mh">&#39;h303</span><span class="p">,</span>  <span class="c1">// Machine interrupt delegation register</span>
<a name="l-790"></a>    <span class="n">MIE</span>             <span class="o">=</span> <span class="mh">&#39;h304</span><span class="p">,</span>  <span class="c1">// Machine interrupt-enable register</span>
<a name="l-791"></a>    <span class="n">MTVEC</span>           <span class="o">=</span> <span class="mh">&#39;h305</span><span class="p">,</span>  <span class="c1">// Machine trap-handler base address</span>
<a name="l-792"></a>    <span class="n">MCOUNTEREN</span>      <span class="o">=</span> <span class="mh">&#39;h306</span><span class="p">,</span>  <span class="c1">// Machine counter enable</span>
<a name="l-793"></a>    <span class="n">MSCRATCH</span>        <span class="o">=</span> <span class="mh">&#39;h340</span><span class="p">,</span>  <span class="c1">// Scratch register for machine trap handlers</span>
<a name="l-794"></a>    <span class="n">MEPC</span>            <span class="o">=</span> <span class="mh">&#39;h341</span><span class="p">,</span>  <span class="c1">// Machine exception program counter</span>
<a name="l-795"></a>    <span class="n">MCAUSE</span>          <span class="o">=</span> <span class="mh">&#39;h342</span><span class="p">,</span>  <span class="c1">// Machine trap cause</span>
<a name="l-796"></a>    <span class="n">MTVAL</span>           <span class="o">=</span> <span class="mh">&#39;h343</span><span class="p">,</span>  <span class="c1">// Machine bad address or instruction</span>
<a name="l-797"></a>    <span class="n">MIP</span>             <span class="o">=</span> <span class="mh">&#39;h344</span><span class="p">,</span>  <span class="c1">// Machine interrupt pending</span>
<a name="l-798"></a>    <span class="n">PMPCFG0</span>         <span class="o">=</span> <span class="mh">&#39;h3A0</span><span class="p">,</span>  <span class="c1">// Physical memory protection configuration</span>
<a name="l-799"></a>    <span class="n">PMPCFG1</span>         <span class="o">=</span> <span class="mh">&#39;h3A1</span><span class="p">,</span>  <span class="c1">// Physical memory protection configuration, RV32 only</span>
<a name="l-800"></a>    <span class="n">PMPCFG2</span>         <span class="o">=</span> <span class="mh">&#39;h3A2</span><span class="p">,</span>  <span class="c1">// Physical memory protection configuration</span>
<a name="l-801"></a>    <span class="n">PMPCFG3</span>         <span class="o">=</span> <span class="mh">&#39;h3A3</span><span class="p">,</span>  <span class="c1">// Physical memory protection configuration, RV32 only</span>
<a name="l-802"></a>    <span class="n">PMPADDR0</span>        <span class="o">=</span> <span class="mh">&#39;h3B0</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-803"></a>    <span class="n">PMPADDR1</span>        <span class="o">=</span> <span class="mh">&#39;h3B1</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-804"></a>    <span class="n">PMPADDR2</span>        <span class="o">=</span> <span class="mh">&#39;h3B2</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-805"></a>    <span class="n">PMPADDR3</span>        <span class="o">=</span> <span class="mh">&#39;h3B3</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-806"></a>    <span class="n">PMPADDR4</span>        <span class="o">=</span> <span class="mh">&#39;h3B4</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-807"></a>    <span class="n">PMPADDR5</span>        <span class="o">=</span> <span class="mh">&#39;h3B5</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-808"></a>    <span class="n">PMPADDR6</span>        <span class="o">=</span> <span class="mh">&#39;h3B6</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-809"></a>    <span class="n">PMPADDR7</span>        <span class="o">=</span> <span class="mh">&#39;h3B7</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-810"></a>    <span class="n">PMPADDR8</span>        <span class="o">=</span> <span class="mh">&#39;h3B8</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-811"></a>    <span class="n">PMPADDR9</span>        <span class="o">=</span> <span class="mh">&#39;h3B9</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-812"></a>    <span class="n">PMPADDR10</span>       <span class="o">=</span> <span class="mh">&#39;h3BA</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-813"></a>    <span class="n">PMPADDR11</span>       <span class="o">=</span> <span class="mh">&#39;h3BB</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-814"></a>    <span class="n">PMPADDR12</span>       <span class="o">=</span> <span class="mh">&#39;h3BC</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-815"></a>    <span class="n">PMPADDR13</span>       <span class="o">=</span> <span class="mh">&#39;h3BD</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-816"></a>    <span class="n">PMPADDR14</span>       <span class="o">=</span> <span class="mh">&#39;h3BE</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-817"></a>    <span class="n">PMPADDR15</span>       <span class="o">=</span> <span class="mh">&#39;h3BF</span><span class="p">,</span>  <span class="c1">// Physical memory protection address register</span>
<a name="l-818"></a>    <span class="n">MCYCLE</span>          <span class="o">=</span> <span class="mh">&#39;hB00</span><span class="p">,</span>  <span class="c1">// Machine cycle counter</span>
<a name="l-819"></a>    <span class="n">MINSTRET</span>        <span class="o">=</span> <span class="mh">&#39;hB02</span><span class="p">,</span>  <span class="c1">// Machine instructions-retired counter</span>
<a name="l-820"></a>    <span class="n">MHPMCOUNTER3</span>    <span class="o">=</span> <span class="mh">&#39;hB03</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-821"></a>    <span class="n">MHPMCOUNTER4</span>    <span class="o">=</span> <span class="mh">&#39;hB04</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-822"></a>    <span class="n">MHPMCOUNTER5</span>    <span class="o">=</span> <span class="mh">&#39;hB05</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-823"></a>    <span class="n">MHPMCOUNTER6</span>    <span class="o">=</span> <span class="mh">&#39;hB06</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-824"></a>    <span class="n">MHPMCOUNTER7</span>    <span class="o">=</span> <span class="mh">&#39;hB07</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-825"></a>    <span class="n">MHPMCOUNTER8</span>    <span class="o">=</span> <span class="mh">&#39;hB08</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-826"></a>    <span class="n">MHPMCOUNTER9</span>    <span class="o">=</span> <span class="mh">&#39;hB09</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-827"></a>    <span class="n">MHPMCOUNTER10</span>   <span class="o">=</span> <span class="mh">&#39;hB0A</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-828"></a>    <span class="n">MHPMCOUNTER11</span>   <span class="o">=</span> <span class="mh">&#39;hB0B</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-829"></a>    <span class="n">MHPMCOUNTER12</span>   <span class="o">=</span> <span class="mh">&#39;hB0C</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-830"></a>    <span class="n">MHPMCOUNTER13</span>   <span class="o">=</span> <span class="mh">&#39;hB0D</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-831"></a>    <span class="n">MHPMCOUNTER14</span>   <span class="o">=</span> <span class="mh">&#39;hB0E</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-832"></a>    <span class="n">MHPMCOUNTER15</span>   <span class="o">=</span> <span class="mh">&#39;hB0F</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-833"></a>    <span class="n">MHPMCOUNTER16</span>   <span class="o">=</span> <span class="mh">&#39;hB10</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-834"></a>    <span class="n">MHPMCOUNTER17</span>   <span class="o">=</span> <span class="mh">&#39;hB11</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-835"></a>    <span class="n">MHPMCOUNTER18</span>   <span class="o">=</span> <span class="mh">&#39;hB12</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-836"></a>    <span class="n">MHPMCOUNTER19</span>   <span class="o">=</span> <span class="mh">&#39;hB13</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-837"></a>    <span class="n">MHPMCOUNTER20</span>   <span class="o">=</span> <span class="mh">&#39;hB14</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-838"></a>    <span class="n">MHPMCOUNTER21</span>   <span class="o">=</span> <span class="mh">&#39;hB15</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-839"></a>    <span class="n">MHPMCOUNTER22</span>   <span class="o">=</span> <span class="mh">&#39;hB16</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-840"></a>    <span class="n">MHPMCOUNTER23</span>   <span class="o">=</span> <span class="mh">&#39;hB17</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-841"></a>    <span class="n">MHPMCOUNTER24</span>   <span class="o">=</span> <span class="mh">&#39;hB18</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-842"></a>    <span class="n">MHPMCOUNTER25</span>   <span class="o">=</span> <span class="mh">&#39;hB19</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-843"></a>    <span class="n">MHPMCOUNTER26</span>   <span class="o">=</span> <span class="mh">&#39;hB1A</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-844"></a>    <span class="n">MHPMCOUNTER27</span>   <span class="o">=</span> <span class="mh">&#39;hB1B</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-845"></a>    <span class="n">MHPMCOUNTER28</span>   <span class="o">=</span> <span class="mh">&#39;hB1C</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-846"></a>    <span class="n">MHPMCOUNTER29</span>   <span class="o">=</span> <span class="mh">&#39;hB1D</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-847"></a>    <span class="n">MHPMCOUNTER30</span>   <span class="o">=</span> <span class="mh">&#39;hB1E</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-848"></a>    <span class="n">MHPMCOUNTER31</span>   <span class="o">=</span> <span class="mh">&#39;hB1F</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring counter</span>
<a name="l-849"></a>    <span class="n">MCYCLEH</span>         <span class="o">=</span> <span class="mh">&#39;hB80</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of MCYCLE, RV32I only</span>
<a name="l-850"></a>    <span class="n">MINSTRETH</span>       <span class="o">=</span> <span class="mh">&#39;hB82</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of MINSTRET, RV32I only</span>
<a name="l-851"></a>    <span class="n">MHPMCOUNTER3H</span>   <span class="o">=</span> <span class="mh">&#39;hB83</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER3, RV32I only</span>
<a name="l-852"></a>    <span class="n">MHPMCOUNTER4H</span>   <span class="o">=</span> <span class="mh">&#39;hB84</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER4, RV32I only</span>
<a name="l-853"></a>    <span class="n">MHPMCOUNTER5H</span>   <span class="o">=</span> <span class="mh">&#39;hB85</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER5, RV32I only</span>
<a name="l-854"></a>    <span class="n">MHPMCOUNTER6H</span>   <span class="o">=</span> <span class="mh">&#39;hB86</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER6, RV32I only</span>
<a name="l-855"></a>    <span class="n">MHPMCOUNTER7H</span>   <span class="o">=</span> <span class="mh">&#39;hB87</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER7, RV32I only</span>
<a name="l-856"></a>    <span class="n">MHPMCOUNTER8H</span>   <span class="o">=</span> <span class="mh">&#39;hB88</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER8, RV32I only</span>
<a name="l-857"></a>    <span class="n">MHPMCOUNTER9H</span>   <span class="o">=</span> <span class="mh">&#39;hB89</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER9, RV32I only</span>
<a name="l-858"></a>    <span class="n">MHPMCOUNTER10H</span>  <span class="o">=</span> <span class="mh">&#39;hB8A</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER10, RV32I only</span>
<a name="l-859"></a>    <span class="n">MHPMCOUNTER11H</span>  <span class="o">=</span> <span class="mh">&#39;hB8B</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER11, RV32I only</span>
<a name="l-860"></a>    <span class="n">MHPMCOUNTER12H</span>  <span class="o">=</span> <span class="mh">&#39;hB8C</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER12, RV32I only</span>
<a name="l-861"></a>    <span class="n">MHPMCOUNTER13H</span>  <span class="o">=</span> <span class="mh">&#39;hB8D</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER13, RV32I only</span>
<a name="l-862"></a>    <span class="n">MHPMCOUNTER14H</span>  <span class="o">=</span> <span class="mh">&#39;hB8E</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER14, RV32I only</span>
<a name="l-863"></a>    <span class="n">MHPMCOUNTER15H</span>  <span class="o">=</span> <span class="mh">&#39;hB8F</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER15, RV32I only</span>
<a name="l-864"></a>    <span class="n">MHPMCOUNTER16H</span>  <span class="o">=</span> <span class="mh">&#39;hB90</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER16, RV32I only</span>
<a name="l-865"></a>    <span class="n">MHPMCOUNTER17H</span>  <span class="o">=</span> <span class="mh">&#39;hB91</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER17, RV32I only</span>
<a name="l-866"></a>    <span class="n">MHPMCOUNTER18H</span>  <span class="o">=</span> <span class="mh">&#39;hB92</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER18, RV32I only</span>
<a name="l-867"></a>    <span class="n">MHPMCOUNTER19H</span>  <span class="o">=</span> <span class="mh">&#39;hB93</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER19, RV32I only</span>
<a name="l-868"></a>    <span class="n">MHPMCOUNTER20H</span>  <span class="o">=</span> <span class="mh">&#39;hB94</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER20, RV32I only</span>
<a name="l-869"></a>    <span class="n">MHPMCOUNTER21H</span>  <span class="o">=</span> <span class="mh">&#39;hB95</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER21, RV32I only</span>
<a name="l-870"></a>    <span class="n">MHPMCOUNTER22H</span>  <span class="o">=</span> <span class="mh">&#39;hB96</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER22, RV32I only</span>
<a name="l-871"></a>    <span class="n">MHPMCOUNTER23H</span>  <span class="o">=</span> <span class="mh">&#39;hB97</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER23, RV32I only</span>
<a name="l-872"></a>    <span class="n">MHPMCOUNTER24H</span>  <span class="o">=</span> <span class="mh">&#39;hB98</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER24, RV32I only</span>
<a name="l-873"></a>    <span class="n">MHPMCOUNTER25H</span>  <span class="o">=</span> <span class="mh">&#39;hB99</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER25, RV32I only</span>
<a name="l-874"></a>    <span class="n">MHPMCOUNTER26H</span>  <span class="o">=</span> <span class="mh">&#39;hB9A</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER26, RV32I only</span>
<a name="l-875"></a>    <span class="n">MHPMCOUNTER27H</span>  <span class="o">=</span> <span class="mh">&#39;hB9B</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER27, RV32I only</span>
<a name="l-876"></a>    <span class="n">MHPMCOUNTER28H</span>  <span class="o">=</span> <span class="mh">&#39;hB9C</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER28, RV32I only</span>
<a name="l-877"></a>    <span class="n">MHPMCOUNTER29H</span>  <span class="o">=</span> <span class="mh">&#39;hB9D</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER29, RV32I only</span>
<a name="l-878"></a>    <span class="n">MHPMCOUNTER30H</span>  <span class="o">=</span> <span class="mh">&#39;hB9E</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER30, RV32I only</span>
<a name="l-879"></a>    <span class="n">MHPMCOUNTER31H</span>  <span class="o">=</span> <span class="mh">&#39;hB9F</span><span class="p">,</span>  <span class="c1">// Upper 32 bits of HPMCOUNTER31, RV32I only</span>
<a name="l-880"></a>    <span class="n">MCOUNTINHIBIT</span>   <span class="o">=</span> <span class="mh">&#39;h320</span><span class="p">,</span>  <span class="c1">// Machine counter-inhibit register</span>
<a name="l-881"></a>    <span class="n">MHPMEVENT3</span>      <span class="o">=</span> <span class="mh">&#39;h323</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-882"></a>    <span class="n">MHPMEVENT4</span>      <span class="o">=</span> <span class="mh">&#39;h324</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-883"></a>    <span class="n">MHPMEVENT5</span>      <span class="o">=</span> <span class="mh">&#39;h325</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-884"></a>    <span class="n">MHPMEVENT6</span>      <span class="o">=</span> <span class="mh">&#39;h326</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-885"></a>    <span class="n">MHPMEVENT7</span>      <span class="o">=</span> <span class="mh">&#39;h327</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-886"></a>    <span class="n">MHPMEVENT8</span>      <span class="o">=</span> <span class="mh">&#39;h328</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-887"></a>    <span class="n">MHPMEVENT9</span>      <span class="o">=</span> <span class="mh">&#39;h329</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-888"></a>    <span class="n">MHPMEVENT10</span>     <span class="o">=</span> <span class="mh">&#39;h32A</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-889"></a>    <span class="n">MHPMEVENT11</span>     <span class="o">=</span> <span class="mh">&#39;h32B</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-890"></a>    <span class="n">MHPMEVENT12</span>     <span class="o">=</span> <span class="mh">&#39;h32C</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-891"></a>    <span class="n">MHPMEVENT13</span>     <span class="o">=</span> <span class="mh">&#39;h32D</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-892"></a>    <span class="n">MHPMEVENT14</span>     <span class="o">=</span> <span class="mh">&#39;h32E</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-893"></a>    <span class="n">MHPMEVENT15</span>     <span class="o">=</span> <span class="mh">&#39;h32F</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-894"></a>    <span class="n">MHPMEVENT16</span>     <span class="o">=</span> <span class="mh">&#39;h330</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-895"></a>    <span class="n">MHPMEVENT17</span>     <span class="o">=</span> <span class="mh">&#39;h331</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-896"></a>    <span class="n">MHPMEVENT18</span>     <span class="o">=</span> <span class="mh">&#39;h332</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-897"></a>    <span class="n">MHPMEVENT19</span>     <span class="o">=</span> <span class="mh">&#39;h333</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-898"></a>    <span class="n">MHPMEVENT20</span>     <span class="o">=</span> <span class="mh">&#39;h334</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-899"></a>    <span class="n">MHPMEVENT21</span>     <span class="o">=</span> <span class="mh">&#39;h335</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-900"></a>    <span class="n">MHPMEVENT22</span>     <span class="o">=</span> <span class="mh">&#39;h336</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-901"></a>    <span class="n">MHPMEVENT23</span>     <span class="o">=</span> <span class="mh">&#39;h337</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-902"></a>    <span class="n">MHPMEVENT24</span>     <span class="o">=</span> <span class="mh">&#39;h338</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-903"></a>    <span class="n">MHPMEVENT25</span>     <span class="o">=</span> <span class="mh">&#39;h339</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-904"></a>    <span class="n">MHPMEVENT26</span>     <span class="o">=</span> <span class="mh">&#39;h33A</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-905"></a>    <span class="n">MHPMEVENT27</span>     <span class="o">=</span> <span class="mh">&#39;h33B</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-906"></a>    <span class="n">MHPMEVENT28</span>     <span class="o">=</span> <span class="mh">&#39;h33C</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-907"></a>    <span class="n">MHPMEVENT29</span>     <span class="o">=</span> <span class="mh">&#39;h33D</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-908"></a>    <span class="n">MHPMEVENT30</span>     <span class="o">=</span> <span class="mh">&#39;h33E</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-909"></a>    <span class="n">MHPMEVENT31</span>     <span class="o">=</span> <span class="mh">&#39;h33F</span><span class="p">,</span>  <span class="c1">// Machine performance-monitoring event selector</span>
<a name="l-910"></a>    <span class="n">TSELECT</span>         <span class="o">=</span> <span class="mh">&#39;h7A0</span><span class="p">,</span>  <span class="c1">// Debug/Trace trigger register select</span>
<a name="l-911"></a>    <span class="n">TDATA1</span>          <span class="o">=</span> <span class="mh">&#39;h7A1</span><span class="p">,</span>  <span class="c1">// First Debug/Trace trigger data register</span>
<a name="l-912"></a>    <span class="n">TDATA2</span>          <span class="o">=</span> <span class="mh">&#39;h7A2</span><span class="p">,</span>  <span class="c1">// Second Debug/Trace trigger data register</span>
<a name="l-913"></a>    <span class="n">TDATA3</span>          <span class="o">=</span> <span class="mh">&#39;h7A3</span><span class="p">,</span>  <span class="c1">// Third Debug/Trace trigger data register</span>
<a name="l-914"></a>    <span class="n">DCSR</span>            <span class="o">=</span> <span class="mh">&#39;h7B0</span><span class="p">,</span>  <span class="c1">// Debug control and status register</span>
<a name="l-915"></a>    <span class="n">DPC</span>             <span class="o">=</span> <span class="mh">&#39;h7B1</span><span class="p">,</span>  <span class="c1">// Debug PC</span>
<a name="l-916"></a>    <span class="n">DSCRATCH0</span>       <span class="o">=</span> <span class="mh">&#39;h7B2</span><span class="p">,</span>  <span class="c1">// Debug scratch register</span>
<a name="l-917"></a>    <span class="n">DSCRATCH1</span>       <span class="o">=</span> <span class="mh">&#39;h7B3</span><span class="p">,</span>  <span class="c1">// Debug scratch register (last one)</span>
<a name="l-918"></a>    <span class="n">VSTART</span>          <span class="o">=</span> <span class="mh">&#39;h008</span><span class="p">,</span>  <span class="c1">// Vector start position</span>
<a name="l-919"></a>    <span class="n">VXSTAT</span>          <span class="o">=</span> <span class="mh">&#39;h009</span><span class="p">,</span>  <span class="c1">// Fixed point saturate flag</span>
<a name="l-920"></a>    <span class="n">VXRM</span>            <span class="o">=</span> <span class="mh">&#39;h00A</span><span class="p">,</span>  <span class="c1">// Fixed point rounding mode</span>
<a name="l-921"></a>    <span class="n">VL</span>              <span class="o">=</span> <span class="mh">&#39;hC20</span><span class="p">,</span>  <span class="c1">// Vector length</span>
<a name="l-922"></a>    <span class="n">VTYPE</span>           <span class="o">=</span> <span class="mh">&#39;hC21</span><span class="p">,</span>  <span class="c1">// Vector data type register</span>
<a name="l-923"></a>    <span class="n">VLENB</span>           <span class="o">=</span> <span class="mh">&#39;hC22</span>   <span class="c1">// VLEN/8 (vector register length in bytes)</span>
<a name="l-924"></a>  <span class="p">}</span> <span class="n">privileged_reg_t</span><span class="p">;</span>
<a name="l-925"></a>
<a name="l-926"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-927"></a>    <span class="n">RSVD</span><span class="p">,</span>       <span class="c1">// Reserved field</span>
<a name="l-928"></a>    <span class="n">MXL</span><span class="p">,</span>        <span class="c1">// mis.mxl</span>
<a name="l-929"></a>    <span class="n">EXTENSION</span><span class="p">,</span>  <span class="c1">// mis.extension</span>
<a name="l-930"></a>    <span class="n">MODE</span><span class="p">,</span>       <span class="c1">// satp.mode</span>
<a name="l-931"></a>    <span class="n">ASID</span><span class="p">,</span>       <span class="c1">// satp.asid</span>
<a name="l-932"></a>    <span class="n">PPN</span>         <span class="c1">// satp.ppn</span>
<a name="l-933"></a>  <span class="p">}</span> <span class="n">privileged_reg_fld_t</span><span class="p">;</span>
<a name="l-934"></a>
<a name="l-935"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-936"></a>    <span class="n">M_LEVEL</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">,</span>  <span class="c1">// Machine mode</span>
<a name="l-937"></a>    <span class="n">S_LEVEL</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span>  <span class="c1">// Supervisor mode</span>
<a name="l-938"></a>    <span class="n">U_LEVEL</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b00</span>   <span class="c1">// User mode</span>
<a name="l-939"></a>  <span class="p">}</span> <span class="n">privileged_level_t</span><span class="p">;</span>
<a name="l-940"></a>
<a name="l-941"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-942"></a>    <span class="n">WPRI</span><span class="p">,</span> <span class="c1">// Reserved Writes Preserve Values, Reads Ignore Value</span>
<a name="l-943"></a>    <span class="n">WLRL</span><span class="p">,</span> <span class="c1">// Write/Read Only Legal Values</span>
<a name="l-944"></a>    <span class="n">WARL</span>  <span class="c1">// Write Any Values, Reads Legal Values</span>
<a name="l-945"></a>  <span class="p">}</span> <span class="n">reg_field_access_t</span><span class="p">;</span>
<a name="l-946"></a>
<a name="l-947"></a>  <span class="c1">//Pseudo instructions</span>
<a name="l-948"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-949"></a>    <span class="n">LI</span> <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-950"></a>    <span class="n">LA</span>
<a name="l-951"></a>  <span class="p">}</span> <span class="n">riscv_pseudo_instr_name_t</span><span class="p">;</span>
<a name="l-952"></a>
<a name="l-953"></a>  <span class="c1">// Data pattern of the memory model</span>
<a name="l-954"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-955"></a>    <span class="n">RAND_DATA</span> <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-956"></a>    <span class="n">ALL_ZERO</span><span class="p">,</span>
<a name="l-957"></a>    <span class="n">INCR_VAL</span>
<a name="l-958"></a>  <span class="p">}</span> <span class="n">data_pattern_t</span><span class="p">;</span>
<a name="l-959"></a>
<a name="l-960"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-961"></a>    <span class="n">NEXT_LEVEL_PAGE</span>   <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">,</span> <span class="c1">// Pointer to next level of page table.</span>
<a name="l-962"></a>    <span class="n">READ_ONLY_PAGE</span>    <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">,</span> <span class="c1">// Read-only page.</span>
<a name="l-963"></a>    <span class="n">READ_WRITE_PAGE</span>   <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b011</span><span class="p">,</span> <span class="c1">// Read-write page.</span>
<a name="l-964"></a>    <span class="n">EXECUTE_ONLY_PAGE</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b100</span><span class="p">,</span> <span class="c1">// Execute-only page.</span>
<a name="l-965"></a>    <span class="n">READ_EXECUTE_PAGE</span> <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b101</span><span class="p">,</span> <span class="c1">// Read-execute page.</span>
<a name="l-966"></a>    <span class="n">R_W_EXECUTE_PAGE</span>  <span class="o">=</span> <span class="mh">3</span><span class="mb">&#39;b111</span>  <span class="c1">// Read-write-execute page</span>
<a name="l-967"></a>  <span class="p">}</span> <span class="n">pte_permission_t</span><span class="p">;</span>
<a name="l-968"></a>
<a name="l-969"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-970"></a>    <span class="n">U_SOFTWARE_INTR</span>  <span class="o">=</span> <span class="mh">4&#39;h0</span><span class="p">,</span>
<a name="l-971"></a>    <span class="n">S_SOFTWARE_INTR</span>  <span class="o">=</span> <span class="mh">4&#39;h1</span><span class="p">,</span>
<a name="l-972"></a>    <span class="n">M_SOFTWARE_INTR</span>  <span class="o">=</span> <span class="mh">4&#39;h3</span><span class="p">,</span>
<a name="l-973"></a>    <span class="n">U_TIMER_INTR</span>     <span class="o">=</span> <span class="mh">4&#39;h4</span><span class="p">,</span>
<a name="l-974"></a>    <span class="n">S_TIMER_INTR</span>     <span class="o">=</span> <span class="mh">4&#39;h5</span><span class="p">,</span>
<a name="l-975"></a>    <span class="n">M_TIMER_INTR</span>     <span class="o">=</span> <span class="mh">4&#39;h7</span><span class="p">,</span>
<a name="l-976"></a>    <span class="n">U_EXTERNAL_INTR</span>  <span class="o">=</span> <span class="mh">4&#39;h8</span><span class="p">,</span>
<a name="l-977"></a>    <span class="n">S_EXTERNAL_INTR</span>  <span class="o">=</span> <span class="mh">4&#39;h9</span><span class="p">,</span>
<a name="l-978"></a>    <span class="n">M_EXTERNAL_INTR</span>  <span class="o">=</span> <span class="mh">4&#39;hB</span>
<a name="l-979"></a>  <span class="p">}</span> <span class="n">interrupt_cause_t</span><span class="p">;</span>
<a name="l-980"></a>
<a name="l-981"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-982"></a>    <span class="n">INSTRUCTION_ADDRESS_MISALIGNED</span> <span class="o">=</span> <span class="mh">4&#39;h0</span><span class="p">,</span>
<a name="l-983"></a>    <span class="n">INSTRUCTION_ACCESS_FAULT</span>       <span class="o">=</span> <span class="mh">4&#39;h1</span><span class="p">,</span>
<a name="l-984"></a>    <span class="n">ILLEGAL_INSTRUCTION</span>            <span class="o">=</span> <span class="mh">4&#39;h2</span><span class="p">,</span>
<a name="l-985"></a>    <span class="n">BREAKPOINT</span>                     <span class="o">=</span> <span class="mh">4&#39;h3</span><span class="p">,</span>
<a name="l-986"></a>    <span class="n">LOAD_ADDRESS_MISALIGNED</span>        <span class="o">=</span> <span class="mh">4&#39;h4</span><span class="p">,</span>
<a name="l-987"></a>    <span class="n">LOAD_ACCESS_FAULT</span>              <span class="o">=</span> <span class="mh">4&#39;h5</span><span class="p">,</span>
<a name="l-988"></a>    <span class="n">STORE_AMO_ADDRESS_MISALIGNED</span>   <span class="o">=</span> <span class="mh">4&#39;h6</span><span class="p">,</span>
<a name="l-989"></a>    <span class="n">STORE_AMO_ACCESS_FAULT</span>         <span class="o">=</span> <span class="mh">4&#39;h7</span><span class="p">,</span>
<a name="l-990"></a>    <span class="n">ECALL_UMODE</span>                    <span class="o">=</span> <span class="mh">4&#39;h8</span><span class="p">,</span>
<a name="l-991"></a>    <span class="n">ECALL_SMODE</span>                    <span class="o">=</span> <span class="mh">4&#39;h9</span><span class="p">,</span>
<a name="l-992"></a>    <span class="n">ECALL_MMODE</span>                    <span class="o">=</span> <span class="mh">4&#39;hB</span><span class="p">,</span>
<a name="l-993"></a>    <span class="n">INSTRUCTION_PAGE_FAULT</span>         <span class="o">=</span> <span class="mh">4&#39;hC</span><span class="p">,</span>
<a name="l-994"></a>    <span class="n">LOAD_PAGE_FAULT</span>                <span class="o">=</span> <span class="mh">4&#39;hD</span><span class="p">,</span>
<a name="l-995"></a>    <span class="n">STORE_AMO_PAGE_FAULT</span>           <span class="o">=</span> <span class="mh">4&#39;hF</span>
<a name="l-996"></a>  <span class="p">}</span> <span class="n">exception_cause_t</span><span class="p">;</span>
<a name="l-997"></a>
<a name="l-998"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">int</span> <span class="p">{</span>
<a name="l-999"></a>    <span class="n">MISA_EXT_A</span> <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-1000"></a>    <span class="n">MISA_EXT_B</span><span class="p">,</span>
<a name="l-1001"></a>    <span class="n">MISA_EXT_C</span><span class="p">,</span>
<a name="l-1002"></a>    <span class="n">MISA_EXT_D</span><span class="p">,</span>
<a name="l-1003"></a>    <span class="n">MISA_EXT_E</span><span class="p">,</span>
<a name="l-1004"></a>    <span class="n">MISA_EXT_F</span><span class="p">,</span>
<a name="l-1005"></a>    <span class="n">MISA_EXT_G</span><span class="p">,</span>
<a name="l-1006"></a>    <span class="n">MISA_EXT_H</span><span class="p">,</span>
<a name="l-1007"></a>    <span class="n">MISA_EXT_I</span><span class="p">,</span>
<a name="l-1008"></a>    <span class="n">MISA_EXT_J</span><span class="p">,</span>
<a name="l-1009"></a>    <span class="n">MISA_EXT_K</span><span class="p">,</span>
<a name="l-1010"></a>    <span class="n">MISA_EXT_L</span><span class="p">,</span>
<a name="l-1011"></a>    <span class="n">MISA_EXT_M</span><span class="p">,</span>
<a name="l-1012"></a>    <span class="n">MISA_EXT_N</span><span class="p">,</span>
<a name="l-1013"></a>    <span class="n">MISA_EXT_O</span><span class="p">,</span>
<a name="l-1014"></a>    <span class="n">MISA_EXT_P</span><span class="p">,</span>
<a name="l-1015"></a>    <span class="n">MISA_EXT_Q</span><span class="p">,</span>
<a name="l-1016"></a>    <span class="n">MISA_EXT_R</span><span class="p">,</span>
<a name="l-1017"></a>    <span class="n">MISA_EXT_S</span><span class="p">,</span>
<a name="l-1018"></a>    <span class="n">MISA_EXT_T</span><span class="p">,</span>
<a name="l-1019"></a>    <span class="n">MISA_EXT_U</span><span class="p">,</span>
<a name="l-1020"></a>    <span class="n">MISA_EXT_V</span><span class="p">,</span>
<a name="l-1021"></a>    <span class="n">MISA_EXT_W</span><span class="p">,</span>
<a name="l-1022"></a>    <span class="n">MISA_EXT_X</span><span class="p">,</span>
<a name="l-1023"></a>    <span class="n">MISA_EXT_Y</span><span class="p">,</span>
<a name="l-1024"></a>    <span class="n">MISA_EXT_Z</span>
<a name="l-1025"></a>  <span class="p">}</span> <span class="n">misa_ext_t</span><span class="p">;</span>
<a name="l-1026"></a>
<a name="l-1027"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-1028"></a>    <span class="n">NO_HAZARD</span><span class="p">,</span>
<a name="l-1029"></a>    <span class="n">RAW_HAZARD</span><span class="p">,</span>
<a name="l-1030"></a>    <span class="n">WAR_HAZARD</span><span class="p">,</span>
<a name="l-1031"></a>    <span class="n">WAW_HAZARD</span>
<a name="l-1032"></a>  <span class="p">}</span> <span class="n">hazard_e</span><span class="p">;</span>
<a name="l-1033"></a>
<a name="l-1034"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_core_setting.sv&quot;</span>
<a name="l-1035"></a>
<a name="l-1036"></a>  <span class="c1">// PMP address matching mode</span>
<a name="l-1037"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-1038"></a>    <span class="n">OFF</span>   <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span>
<a name="l-1039"></a>    <span class="n">TOR</span>   <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span>
<a name="l-1040"></a>    <span class="n">NA4</span>   <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">,</span>
<a name="l-1041"></a>    <span class="n">NAPOT</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b11</span>
<a name="l-1042"></a>  <span class="p">}</span> <span class="n">pmp_addr_mode_t</span><span class="p">;</span>
<a name="l-1043"></a>
<a name="l-1044"></a>  <span class="c1">// PMP configuration register layout</span>
<a name="l-1045"></a>  <span class="c1">// This configuration struct includes the pmp address for simplicity</span>
<a name="l-1046"></a>  <span class="c1">// TODO (udinator) allow a full 34 bit address for rv32?</span>
<a name="l-1047"></a>  <span class="k">typedef</span> <span class="k">struct</span><span class="p">{</span>
<a name="l-1048"></a>    <span class="k">rand</span> <span class="k">bit</span>                   <span class="n">l</span><span class="p">;</span>
<a name="l-1049"></a>    <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">zero</span><span class="p">;</span>
<a name="l-1050"></a>    <span class="k">rand</span> <span class="n">pmp_addr_mode_t</span>       <span class="n">a</span><span class="p">;</span>
<a name="l-1051"></a>    <span class="k">rand</span> <span class="k">bit</span>                   <span class="n">x</span><span class="p">;</span>
<a name="l-1052"></a>    <span class="k">rand</span> <span class="k">bit</span>                   <span class="n">w</span><span class="p">;</span>
<a name="l-1053"></a>    <span class="k">rand</span> <span class="k">bit</span>                   <span class="n">r</span><span class="p">;</span>
<a name="l-1054"></a>    <span class="c1">// RV32: addr is the top 32 bits of a 34 bit PMP address</span>
<a name="l-1055"></a>    <span class="c1">// RV64: addr is the top 54 bits of a 56 bit PMP address</span>
<a name="l-1056"></a>    <span class="k">rand</span> <span class="k">bit</span> <span class="p">[</span><span class="n">XLEN</span> <span class="o">-</span> <span class="mh">1</span> <span class="o">:</span> <span class="mh">0</span><span class="p">]</span>    <span class="n">addr</span><span class="p">;</span>
<a name="l-1057"></a>  <span class="p">}</span> <span class="n">pmp_cfg_reg_t</span><span class="p">;</span>
<a name="l-1058"></a>
<a name="l-1059"></a>  <span class="k">function</span> <span class="k">automatic</span> <span class="k">string</span> <span class="n">hart_prefix</span><span class="p">(</span><span class="k">int</span> <span class="n">hart</span> <span class="o">=</span> <span class="mh">0</span><span class="p">);</span>
<a name="l-1060"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">NUM_HARTS</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-1061"></a>      <span class="k">return</span> <span class="s">&quot;&quot;</span><span class="p">;</span>
<a name="l-1062"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-1063"></a>      <span class="k">return</span> <span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;h%0d_&quot;</span><span class="p">,</span> <span class="n">hart</span><span class="p">);</span>
<a name="l-1064"></a>    <span class="k">end</span>
<a name="l-1065"></a>  <span class="k">endfunction</span> <span class="o">:</span> <span class="n">hart_prefix</span>
<a name="l-1066"></a>
<a name="l-1067"></a>  <span class="k">function</span> <span class="k">automatic</span> <span class="k">string</span> <span class="n">get_label</span><span class="p">(</span><span class="k">string</span> <span class="n">label</span><span class="p">,</span> <span class="k">int</span> <span class="n">hart</span> <span class="o">=</span> <span class="mh">0</span><span class="p">);</span>
<a name="l-1068"></a>    <span class="k">return</span> <span class="p">{</span><span class="n">hart_prefix</span><span class="p">(</span><span class="n">hart</span><span class="p">),</span> <span class="n">label</span><span class="p">};</span>
<a name="l-1069"></a>  <span class="k">endfunction</span> <span class="o">:</span> <span class="n">get_label</span>
<a name="l-1070"></a>
<a name="l-1071"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-1072"></a>    <span class="k">bit</span> <span class="n">ill</span><span class="p">;</span>
<a name="l-1073"></a>    <span class="k">bit</span> <span class="p">[</span><span class="n">XLEN</span><span class="o">-</span><span class="mh">2</span><span class="o">:</span><span class="mh">7</span><span class="p">]</span> <span class="n">reserved</span><span class="p">;</span>
<a name="l-1074"></a>    <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vediv</span><span class="p">;</span>
<a name="l-1075"></a>    <span class="k">bit</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vsew</span><span class="p">;</span>
<a name="l-1076"></a>    <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">vlmul</span><span class="p">;</span>
<a name="l-1077"></a>  <span class="p">}</span> <span class="n">vtype_t</span><span class="p">;</span>
<a name="l-1078"></a>
<a name="l-1079"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-1080"></a>    <span class="n">RoundToNearestUp</span><span class="p">,</span>
<a name="l-1081"></a>    <span class="n">RoundToNearestEven</span><span class="p">,</span>
<a name="l-1082"></a>    <span class="n">RoundDown</span><span class="p">,</span>
<a name="l-1083"></a>    <span class="n">RoundToOdd</span>
<a name="l-1084"></a>  <span class="p">}</span> <span class="n">vxrm_t</span><span class="p">;</span>
<a name="l-1085"></a>
<a name="l-1086"></a>  <span class="no">`VECTOR_INCLUDE</span><span class="p">(</span><span class="s">&quot;riscv_instr_pkg_inc_variables.sv&quot;</span><span class="p">)</span>
<a name="l-1087"></a>
<a name="l-1088"></a>  <span class="k">typedef</span> <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">program_id_t</span><span class="p">;</span>
<a name="l-1089"></a>
<a name="l-1090"></a>  <span class="c1">// xSTATUS bit mask</span>
<a name="l-1091"></a>  <span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">XLEN</span> <span class="o">-</span> <span class="mh">1</span> <span class="o">:</span> <span class="mh">0</span><span class="p">]</span> <span class="n">MPRV_BIT_MASK</span> <span class="o">=</span> <span class="mh">&#39;h1</span> <span class="o">&lt;&lt;</span> <span class="mh">17</span><span class="p">;</span>
<a name="l-1092"></a>  <span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">XLEN</span> <span class="o">-</span> <span class="mh">1</span> <span class="o">:</span> <span class="mh">0</span><span class="p">]</span> <span class="n">SUM_BIT_MASK</span>  <span class="o">=</span> <span class="mh">&#39;h1</span> <span class="o">&lt;&lt;</span> <span class="mh">18</span><span class="p">;</span>
<a name="l-1093"></a>  <span class="k">parameter</span> <span class="k">bit</span> <span class="p">[</span><span class="n">XLEN</span> <span class="o">-</span> <span class="mh">1</span> <span class="o">:</span> <span class="mh">0</span><span class="p">]</span> <span class="n">MPP_BIT_MASK</span>  <span class="o">=</span> <span class="mh">&#39;h3</span> <span class="o">&lt;&lt;</span> <span class="mh">11</span><span class="p">;</span>
<a name="l-1094"></a>
<a name="l-1095"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="n">IMM25_WIDTH</span> <span class="o">=</span> <span class="mh">25</span><span class="p">;</span>
<a name="l-1096"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="n">IMM12_WIDTH</span> <span class="o">=</span> <span class="mh">12</span><span class="p">;</span>
<a name="l-1097"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="n">INSTR_WIDTH</span> <span class="o">=</span> <span class="mh">32</span><span class="p">;</span>
<a name="l-1098"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="n">DATA_WIDTH</span>  <span class="o">=</span> <span class="mh">32</span><span class="p">;</span>
<a name="l-1099"></a>
<a name="l-1100"></a>  <span class="c1">// Parameters for output assembly program formatting</span>
<a name="l-1101"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="n">MAX_INSTR_STR_LEN</span> <span class="o">=</span> <span class="mh">11</span><span class="p">;</span>
<a name="l-1102"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="n">LABEL_STR_LEN</span>     <span class="o">=</span> <span class="mh">18</span><span class="p">;</span>
<a name="l-1103"></a>
<a name="l-1104"></a>  <span class="c1">// Parameter for program generation</span>
<a name="l-1105"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="n">MAX_CALLSTACK_DEPTH</span> <span class="o">=</span> <span class="mh">20</span><span class="p">;</span>
<a name="l-1106"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="n">MAX_SUB_PROGRAM_CNT</span> <span class="o">=</span> <span class="mh">20</span><span class="p">;</span>
<a name="l-1107"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="n">MAX_CALL_PER_FUNC</span>   <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>
<a name="l-1108"></a>
<a name="l-1109"></a>  <span class="k">string</span> <span class="n">indent</span> <span class="o">=</span> <span class="p">{</span><span class="n">LABEL_STR_LEN</span><span class="p">{</span><span class="s">&quot; &quot;</span><span class="p">}};</span>
<a name="l-1110"></a>
<a name="l-1111"></a>  <span class="c1">// Format the string to a fixed length</span>
<a name="l-1112"></a>  <span class="k">function</span> <span class="k">automatic</span> <span class="k">string</span> <span class="n">format_string</span><span class="p">(</span><span class="k">string</span> <span class="n">str</span><span class="p">,</span> <span class="k">int</span> <span class="n">len</span> <span class="o">=</span> <span class="mh">10</span><span class="p">);</span>
<a name="l-1113"></a>    <span class="k">string</span> <span class="n">formatted_str</span><span class="p">;</span>
<a name="l-1114"></a>    <span class="n">formatted_str</span> <span class="o">=</span> <span class="p">{</span><span class="n">len</span><span class="p">{</span><span class="s">&quot; &quot;</span><span class="p">}};</span>
<a name="l-1115"></a>    <span class="k">if</span><span class="p">(</span><span class="n">len</span> <span class="o">&lt;</span> <span class="n">str</span><span class="p">.</span><span class="n">len</span><span class="p">())</span> <span class="k">return</span> <span class="n">str</span><span class="p">;</span>
<a name="l-1116"></a>    <span class="n">formatted_str</span> <span class="o">=</span> <span class="p">{</span><span class="n">str</span><span class="p">,</span> <span class="n">formatted_str</span><span class="p">.</span><span class="n">substr</span><span class="p">(</span><span class="mh">0</span><span class="p">,</span> <span class="n">len</span> <span class="o">-</span> <span class="n">str</span><span class="p">.</span><span class="n">len</span><span class="p">()</span> <span class="o">-</span> <span class="mh">1</span><span class="p">)};</span>
<a name="l-1117"></a>    <span class="k">return</span> <span class="n">formatted_str</span><span class="p">;</span>
<a name="l-1118"></a>  <span class="k">endfunction</span>
<a name="l-1119"></a>
<a name="l-1120"></a>  <span class="c1">// Print the data in the following format</span>
<a name="l-1121"></a>  <span class="c1">// 0xabcd, 0x1234, 0x3334 ...</span>
<a name="l-1122"></a>  <span class="k">function</span> <span class="k">automatic</span> <span class="k">string</span> <span class="n">format_data</span><span class="p">(</span><span class="k">bit</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">data</span><span class="p">[],</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">byte_per_group</span> <span class="o">=</span> <span class="mh">4</span><span class="p">);</span>
<a name="l-1123"></a>    <span class="k">string</span> <span class="n">str</span><span class="p">;</span>
<a name="l-1124"></a>    <span class="k">int</span> <span class="n">cnt</span><span class="p">;</span>
<a name="l-1125"></a>    <span class="n">str</span> <span class="o">=</span> <span class="s">&quot;0x&quot;</span><span class="p">;</span>
<a name="l-1126"></a>    <span class="k">foreach</span><span class="p">(</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-1127"></a>      <span class="k">if</span><span class="p">((</span><span class="n">i</span> <span class="o">%</span> <span class="n">byte_per_group</span> <span class="o">==</span> <span class="mh">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">!=</span> <span class="n">data</span><span class="p">.</span><span class="n">size</span><span class="p">()</span> <span class="o">-</span> <span class="mh">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">!=</span> <span class="mh">0</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-1128"></a>        <span class="n">str</span> <span class="o">=</span> <span class="p">{</span><span class="n">str</span><span class="p">,</span> <span class="s">&quot;, 0x&quot;</span><span class="p">};</span>
<a name="l-1129"></a>      <span class="k">end</span>
<a name="l-1130"></a>      <span class="n">str</span> <span class="o">=</span> <span class="p">{</span><span class="n">str</span><span class="p">,</span> <span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;%2x&quot;</span><span class="p">,</span> <span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">])};</span>
<a name="l-1131"></a>    <span class="k">end</span>
<a name="l-1132"></a>    <span class="k">return</span> <span class="n">str</span><span class="p">;</span>
<a name="l-1133"></a>  <span class="k">endfunction</span>
<a name="l-1134"></a>
<a name="l-1135"></a>  <span class="c1">// Get the instr name enum from a string</span>
<a name="l-1136"></a>  <span class="k">function</span> <span class="k">automatic</span> <span class="n">riscv_instr_name_t</span> <span class="n">get_instr_name</span><span class="p">(</span><span class="k">string</span> <span class="n">str</span><span class="p">);</span>
<a name="l-1137"></a>    <span class="n">riscv_instr_name_t</span> <span class="n">instr</span> <span class="o">=</span> <span class="n">instr</span><span class="p">.</span><span class="n">first</span><span class="p">;</span>
<a name="l-1138"></a>    <span class="k">forever</span> <span class="k">begin</span>
<a name="l-1139"></a>      <span class="k">if</span><span class="p">(</span><span class="n">str</span><span class="p">.</span><span class="n">toupper</span><span class="p">()</span> <span class="o">==</span> <span class="n">instr</span><span class="p">.</span><span class="n">name</span><span class="p">())</span> <span class="k">begin</span>
<a name="l-1140"></a>        <span class="k">return</span> <span class="n">instr</span><span class="p">;</span>
<a name="l-1141"></a>      <span class="k">end</span>
<a name="l-1142"></a>      <span class="k">if</span><span class="p">(</span><span class="n">instr</span> <span class="o">==</span> <span class="n">instr</span><span class="p">.</span><span class="n">last</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-1143"></a>        <span class="k">return</span> <span class="n">INVALID_INSTR</span><span class="p">;</span>
<a name="l-1144"></a>      <span class="k">end</span>
<a name="l-1145"></a>      <span class="n">instr</span> <span class="o">=</span> <span class="n">instr</span><span class="p">.</span><span class="n">next</span><span class="p">;</span>
<a name="l-1146"></a>    <span class="k">end</span>
<a name="l-1147"></a>  <span class="k">endfunction</span>
<a name="l-1148"></a>
<a name="l-1149"></a>  <span class="c1">// Push general purpose register to stack, this is needed before trap handling</span>
<a name="l-1150"></a>  <span class="k">function</span> <span class="k">automatic</span> <span class="k">void</span> <span class="n">push_gpr_to_kernel_stack</span><span class="p">(</span><span class="n">privileged_reg_t</span> <span class="n">status</span><span class="p">,</span>
<a name="l-1151"></a>                                                   <span class="n">privileged_reg_t</span> <span class="n">scratch</span><span class="p">,</span>
<a name="l-1152"></a>                                                   <span class="k">bit</span> <span class="n">mprv</span><span class="p">,</span>
<a name="l-1153"></a>                                                   <span class="n">riscv_reg_t</span> <span class="n">sp</span><span class="p">,</span>
<a name="l-1154"></a>                                                   <span class="n">riscv_reg_t</span> <span class="n">tp</span><span class="p">,</span>
<a name="l-1155"></a>                                                   <span class="k">ref</span> <span class="k">string</span> <span class="n">instr</span><span class="p">[</span><span class="err">$</span><span class="p">]);</span>
<a name="l-1156"></a>    <span class="k">string</span> <span class="n">store_instr</span> <span class="o">=</span> <span class="p">(</span><span class="n">XLEN</span> <span class="o">==</span> <span class="mh">32</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;sw&quot;</span> <span class="o">:</span> <span class="s">&quot;sd&quot;</span><span class="p">;</span>
<a name="l-1157"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">scratch</span> <span class="k">inside</span> <span class="p">{</span><span class="n">implemented_csr</span><span class="p">})</span> <span class="k">begin</span>
<a name="l-1158"></a>      <span class="c1">// Use kernal stack for handling exceptions</span>
<a name="l-1159"></a>      <span class="c1">// Save the user mode stack pointer to the scratch register</span>
<a name="l-1160"></a>      <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;csrrw x%0d, 0x%0x, x%0d&quot;</span><span class="p">,</span> <span class="n">sp</span><span class="p">,</span> <span class="n">scratch</span><span class="p">,</span> <span class="n">sp</span><span class="p">));</span>
<a name="l-1161"></a>      <span class="c1">// Move TP to SP</span>
<a name="l-1162"></a>      <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;add x%0d, x%0d, zero&quot;</span><span class="p">,</span> <span class="n">sp</span><span class="p">,</span> <span class="n">tp</span><span class="p">));</span>
<a name="l-1163"></a>    <span class="k">end</span>
<a name="l-1164"></a>    <span class="c1">// If MPRV is set and MPP is S/U mode, it means the address translation and memory protection</span>
<a name="l-1165"></a>    <span class="c1">// for load/store instruction is the same as the mode indicated by MPP. In this case, we</span>
<a name="l-1166"></a>    <span class="c1">// need to use the virtual address to access the kernel stack.</span>
<a name="l-1167"></a>    <span class="k">if</span><span class="p">((</span><span class="n">status</span> <span class="o">==</span> <span class="n">MSTATUS</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">SATP_MODE</span> <span class="o">!=</span> <span class="n">BARE</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-1168"></a>      <span class="c1">// We temporarily use tp to check mstatus to avoid changing other GPR. The value of sp has</span>
<a name="l-1169"></a>      <span class="c1">// been saved to xScratch and can be restored later.</span>
<a name="l-1170"></a>      <span class="k">if</span><span class="p">(</span><span class="n">mprv</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-1171"></a>        <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;csrr x%0d, 0x%0x // MSTATUS&quot;</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="n">status</span><span class="p">));</span>
<a name="l-1172"></a>        <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;srli x%0d, x%0d, 11&quot;</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="n">tp</span><span class="p">));</span>  <span class="c1">// Move MPP to bit 0</span>
<a name="l-1173"></a>        <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;andi x%0d, x%0d, 0x3&quot;</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="n">tp</span><span class="p">));</span> <span class="c1">// keep the MPP bits</span>
<a name="l-1174"></a>        <span class="c1">// Check if MPP equals to M-mode(&#39;b11)</span>
<a name="l-1175"></a>        <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;xori x%0d, x%0d, 0x3&quot;</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="n">tp</span><span class="p">));</span>
<a name="l-1176"></a>        <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;bnez x%0d, 1f&quot;</span><span class="p">,</span> <span class="n">tp</span><span class="p">));</span>      <span class="c1">// Use physical address for kernel SP</span>
<a name="l-1177"></a>        <span class="c1">// Use virtual address for stack pointer</span>
<a name="l-1178"></a>        <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;slli x%0d, x%0d, %0d&quot;</span><span class="p">,</span> <span class="n">sp</span><span class="p">,</span> <span class="n">sp</span><span class="p">,</span> <span class="n">XLEN</span> <span class="o">-</span> <span class="n">MAX_USED_VADDR_BITS</span><span class="p">));</span>
<a name="l-1179"></a>        <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;srli x%0d, x%0d, %0d&quot;</span><span class="p">,</span> <span class="n">sp</span><span class="p">,</span> <span class="n">sp</span><span class="p">,</span> <span class="n">XLEN</span> <span class="o">-</span> <span class="n">MAX_USED_VADDR_BITS</span><span class="p">));</span>
<a name="l-1180"></a>      <span class="k">end</span>
<a name="l-1181"></a>    <span class="k">end</span>
<a name="l-1182"></a>    <span class="c1">// Reserve space from kernel stack to save all 32 GPR except for x0</span>
<a name="l-1183"></a>    <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;1: addi x%0d, x%0d, -%0d&quot;</span><span class="p">,</span> <span class="n">sp</span><span class="p">,</span> <span class="n">sp</span><span class="p">,</span> <span class="mh">31</span> <span class="o">*</span> <span class="p">(</span><span class="n">XLEN</span><span class="o">/</span><span class="mh">8</span><span class="p">)));</span>
<a name="l-1184"></a>    <span class="c1">// Push all GPRs to kernel stack</span>
<a name="l-1185"></a>    <span class="k">for</span><span class="p">(</span><span class="k">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-1186"></a>      <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;%0s  x%0d, %0d(x%0d)&quot;</span><span class="p">,</span> <span class="n">store_instr</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">i</span> <span class="o">*</span> <span class="p">(</span><span class="n">XLEN</span><span class="o">/</span><span class="mh">8</span><span class="p">),</span> <span class="n">sp</span><span class="p">));</span>
<a name="l-1187"></a>    <span class="k">end</span>
<a name="l-1188"></a>  <span class="k">endfunction</span>
<a name="l-1189"></a>
<a name="l-1190"></a>  <span class="c1">// Pop general purpose register from stack, this is needed before returning to user program</span>
<a name="l-1191"></a>  <span class="k">function</span> <span class="k">automatic</span> <span class="k">void</span> <span class="n">pop_gpr_from_kernel_stack</span><span class="p">(</span><span class="n">privileged_reg_t</span> <span class="n">status</span><span class="p">,</span>
<a name="l-1192"></a>                                                    <span class="n">privileged_reg_t</span> <span class="n">scratch</span><span class="p">,</span>
<a name="l-1193"></a>                                                    <span class="k">bit</span> <span class="n">mprv</span><span class="p">,</span>
<a name="l-1194"></a>                                                    <span class="n">riscv_reg_t</span> <span class="n">sp</span><span class="p">,</span>
<a name="l-1195"></a>                                                    <span class="n">riscv_reg_t</span> <span class="n">tp</span><span class="p">,</span>
<a name="l-1196"></a>                                                    <span class="k">ref</span> <span class="k">string</span> <span class="n">instr</span><span class="p">[</span><span class="err">$</span><span class="p">]);</span>
<a name="l-1197"></a>    <span class="k">string</span> <span class="n">load_instr</span> <span class="o">=</span> <span class="p">(</span><span class="n">XLEN</span> <span class="o">==</span> <span class="mh">32</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;lw&quot;</span> <span class="o">:</span> <span class="s">&quot;ld&quot;</span><span class="p">;</span>
<a name="l-1198"></a>    <span class="c1">// Pop user mode GPRs from kernel stack</span>
<a name="l-1199"></a>    <span class="k">for</span><span class="p">(</span><span class="k">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-1200"></a>      <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;%0s  x%0d, %0d(x%0d)&quot;</span><span class="p">,</span> <span class="n">load_instr</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">i</span> <span class="o">*</span> <span class="p">(</span><span class="n">XLEN</span><span class="o">/</span><span class="mh">8</span><span class="p">),</span> <span class="n">sp</span><span class="p">));</span>
<a name="l-1201"></a>    <span class="k">end</span>
<a name="l-1202"></a>    <span class="c1">// Restore kernel stack pointer</span>
<a name="l-1203"></a>    <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;addi x%0d, x%0d, %0d&quot;</span><span class="p">,</span> <span class="n">sp</span><span class="p">,</span> <span class="n">sp</span><span class="p">,</span> <span class="mh">31</span> <span class="o">*</span> <span class="p">(</span><span class="n">XLEN</span><span class="o">/</span><span class="mh">8</span><span class="p">)));</span>
<a name="l-1204"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">scratch</span> <span class="k">inside</span> <span class="p">{</span><span class="n">implemented_csr</span><span class="p">})</span> <span class="k">begin</span>
<a name="l-1205"></a>      <span class="c1">// Move SP to TP</span>
<a name="l-1206"></a>      <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;add x%0d, x%0d, zero&quot;</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="n">sp</span><span class="p">));</span>
<a name="l-1207"></a>      <span class="c1">// Restore user mode stack pointer</span>
<a name="l-1208"></a>      <span class="n">instr</span><span class="p">.</span><span class="n">push_back</span><span class="p">(</span><span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;csrrw x%0d, 0x%0x, x%0d&quot;</span><span class="p">,</span> <span class="n">sp</span><span class="p">,</span> <span class="n">scratch</span><span class="p">,</span> <span class="n">sp</span><span class="p">));</span>
<a name="l-1209"></a>    <span class="k">end</span>
<a name="l-1210"></a>  <span class="k">endfunction</span>
<a name="l-1211"></a>
<a name="l-1212"></a>  <span class="c1">// Get an integer argument from comand line</span>
<a name="l-1213"></a>  <span class="k">function</span> <span class="k">automatic</span> <span class="k">void</span> <span class="n">get_int_arg_value</span><span class="p">(</span><span class="k">string</span> <span class="n">cmdline_str</span><span class="p">,</span> <span class="k">ref</span> <span class="k">int</span> <span class="n">val</span><span class="p">);</span>
<a name="l-1214"></a>    <span class="k">string</span> <span class="n">s</span><span class="p">;</span>
<a name="l-1215"></a>    <span class="k">if</span><span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">get_arg_value</span><span class="p">(</span><span class="n">cmdline_str</span><span class="p">,</span> <span class="n">s</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-1216"></a>      <span class="n">val</span> <span class="o">=</span> <span class="n">s</span><span class="p">.</span><span class="n">atoi</span><span class="p">();</span>
<a name="l-1217"></a>    <span class="k">end</span>
<a name="l-1218"></a>  <span class="k">endfunction</span>
<a name="l-1219"></a>
<a name="l-1220"></a>  <span class="c1">// Get a bool argument from comand line</span>
<a name="l-1221"></a>  <span class="k">function</span> <span class="k">automatic</span> <span class="k">void</span> <span class="n">get_bool_arg_value</span><span class="p">(</span><span class="k">string</span> <span class="n">cmdline_str</span><span class="p">,</span> <span class="k">ref</span> <span class="k">bit</span> <span class="n">val</span><span class="p">);</span>
<a name="l-1222"></a>    <span class="k">string</span> <span class="n">s</span><span class="p">;</span>
<a name="l-1223"></a>    <span class="k">if</span><span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">get_arg_value</span><span class="p">(</span><span class="n">cmdline_str</span><span class="p">,</span> <span class="n">s</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-1224"></a>      <span class="n">val</span> <span class="o">=</span> <span class="n">s</span><span class="p">.</span><span class="n">atobin</span><span class="p">();</span>
<a name="l-1225"></a>    <span class="k">end</span>
<a name="l-1226"></a>  <span class="k">endfunction</span>
<a name="l-1227"></a>
<a name="l-1228"></a>  <span class="c1">// Get a hex argument from command line</span>
<a name="l-1229"></a>  <span class="k">function</span> <span class="k">automatic</span> <span class="k">void</span> <span class="n">get_hex_arg_value</span><span class="p">(</span><span class="k">string</span> <span class="n">cmdline_str</span><span class="p">,</span>
<a name="l-1230"></a>                                            <span class="k">ref</span> <span class="k">bit</span> <span class="p">[</span><span class="n">XLEN</span> <span class="o">-</span> <span class="mh">1</span> <span class="o">:</span> <span class="mh">0</span><span class="p">]</span> <span class="n">val</span><span class="p">);</span>
<a name="l-1231"></a>    <span class="k">string</span> <span class="n">s</span><span class="p">;</span>
<a name="l-1232"></a>    <span class="k">if</span><span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">get_arg_value</span><span class="p">(</span><span class="n">cmdline_str</span><span class="p">,</span> <span class="n">s</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-1233"></a>      <span class="n">val</span> <span class="o">=</span> <span class="n">s</span><span class="p">.</span><span class="n">atohex</span><span class="p">();</span>
<a name="l-1234"></a>    <span class="k">end</span>
<a name="l-1235"></a>  <span class="k">endfunction</span>
<a name="l-1236"></a>
<a name="l-1237"></a>  <span class="n">riscv_reg_t</span> <span class="n">all_gpr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="n">ZERO</span><span class="p">,</span> <span class="n">RA</span><span class="p">,</span> <span class="n">SP</span><span class="p">,</span> <span class="n">GP</span><span class="p">,</span> <span class="n">TP</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">S0</span><span class="p">,</span> <span class="n">S1</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span>
<a name="l-1238"></a>                           <span class="n">A1</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A3</span><span class="p">,</span> <span class="n">A4</span><span class="p">,</span> <span class="n">A5</span><span class="p">,</span> <span class="n">A6</span><span class="p">,</span> <span class="n">A7</span><span class="p">,</span> <span class="n">S2</span><span class="p">,</span> <span class="n">S3</span><span class="p">,</span> <span class="n">S4</span><span class="p">,</span> <span class="n">S5</span><span class="p">,</span> <span class="n">S6</span><span class="p">,</span>
<a name="l-1239"></a>                           <span class="n">S7</span><span class="p">,</span> <span class="n">S8</span><span class="p">,</span> <span class="n">S9</span><span class="p">,</span> <span class="n">S10</span><span class="p">,</span> <span class="n">S11</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">T4</span><span class="p">,</span> <span class="n">T5</span><span class="p">,</span> <span class="n">T6</span><span class="p">};</span>
<a name="l-1240"></a>
<a name="l-1241"></a>  <span class="n">riscv_reg_t</span> <span class="n">compressed_gpr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="n">S0</span><span class="p">,</span> <span class="n">S1</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">A1</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A3</span><span class="p">,</span> <span class="n">A4</span><span class="p">,</span> <span class="n">A5</span><span class="p">};</span>
<a name="l-1242"></a>
<a name="l-1243"></a>  <span class="n">riscv_instr_category_t</span> <span class="n">all_categories</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<a name="l-1244"></a>    <span class="n">LOAD</span><span class="p">,</span> <span class="n">STORE</span><span class="p">,</span> <span class="n">SHIFT</span><span class="p">,</span> <span class="n">ARITHMETIC</span><span class="p">,</span> <span class="n">LOGICAL</span><span class="p">,</span> <span class="n">COMPARE</span><span class="p">,</span> <span class="n">BRANCH</span><span class="p">,</span> <span class="n">JUMP</span><span class="p">,</span>
<a name="l-1245"></a>    <span class="n">SYNCH</span><span class="p">,</span> <span class="n">SYSTEM</span><span class="p">,</span> <span class="n">COUNTER</span><span class="p">,</span> <span class="n">CSR</span><span class="p">,</span> <span class="n">CHANGELEVEL</span><span class="p">,</span> <span class="n">TRAP</span><span class="p">,</span> <span class="n">INTERRUPT</span><span class="p">,</span> <span class="n">AMO</span>
<a name="l-1246"></a>  <span class="p">};</span>
<a name="l-1247"></a>
<a name="l-1248"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_vector_cfg.sv&quot;</span>
<a name="l-1249"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_pmp_cfg.sv&quot;</span>
<a name="l-1250"></a>  <span class="k">typedef</span> <span class="k">class</span> <span class="n">riscv_instr</span><span class="p">;</span>
<a name="l-1251"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_instr_gen_config.sv&quot;</span>
<a name="l-1252"></a>  <span class="no">`include</span> <span class="s">&quot;isa/riscv_instr.sv&quot;</span>
<a name="l-1253"></a>  <span class="no">`include</span> <span class="s">&quot;isa/riscv_amo_instr.sv&quot;</span>
<a name="l-1254"></a>  <span class="no">`include</span> <span class="s">&quot;isa/riscv_b_instr.sv&quot;</span>
<a name="l-1255"></a>  <span class="no">`include</span> <span class="s">&quot;isa/riscv_floating_point_instr.sv&quot;</span>
<a name="l-1256"></a>  <span class="no">`include</span> <span class="s">&quot;isa/riscv_vector_instr.sv&quot;</span>
<a name="l-1257"></a>  <span class="no">`include</span> <span class="s">&quot;isa/riscv_compressed_instr.sv&quot;</span>
<a name="l-1258"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv32a_instr.sv&quot;</span>
<a name="l-1259"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv32c_instr.sv&quot;</span>
<a name="l-1260"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv32dc_instr.sv&quot;</span>
<a name="l-1261"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv32d_instr.sv&quot;</span>
<a name="l-1262"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv32fc_instr.sv&quot;</span>
<a name="l-1263"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv32f_instr.sv&quot;</span>
<a name="l-1264"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv32i_instr.sv&quot;</span>
<a name="l-1265"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv32b_instr.sv&quot;</span>
<a name="l-1266"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv32m_instr.sv&quot;</span>
<a name="l-1267"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv64a_instr.sv&quot;</span>
<a name="l-1268"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv64b_instr.sv&quot;</span>
<a name="l-1269"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv64c_instr.sv&quot;</span>
<a name="l-1270"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv64d_instr.sv&quot;</span>
<a name="l-1271"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv64f_instr.sv&quot;</span>
<a name="l-1272"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv64i_instr.sv&quot;</span>
<a name="l-1273"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv64m_instr.sv&quot;</span>
<a name="l-1274"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv128c_instr.sv&quot;</span>
<a name="l-1275"></a>  <span class="no">`include</span> <span class="s">&quot;isa/rv32v_instr.sv&quot;</span>
<a name="l-1276"></a>  <span class="no">`include</span> <span class="s">&quot;isa/custom/riscv_custom_instr.sv&quot;</span>
<a name="l-1277"></a>  <span class="no">`include</span> <span class="s">&quot;isa/custom/rv32x_instr.sv&quot;</span>
<a name="l-1278"></a>  <span class="no">`include</span> <span class="s">&quot;isa/custom/rv64x_instr.sv&quot;</span>
<a name="l-1279"></a>
<a name="l-1280"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_pseudo_instr.sv&quot;</span>
<a name="l-1281"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_illegal_instr.sv&quot;</span>
<a name="l-1282"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_reg.sv&quot;</span>
<a name="l-1283"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_privil_reg.sv&quot;</span>
<a name="l-1284"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_page_table_entry.sv&quot;</span>
<a name="l-1285"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_page_table_exception_cfg.sv&quot;</span>
<a name="l-1286"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_page_table.sv&quot;</span>
<a name="l-1287"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_page_table_list.sv&quot;</span>
<a name="l-1288"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_privileged_common_seq.sv&quot;</span>
<a name="l-1289"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_callstack_gen.sv&quot;</span>
<a name="l-1290"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_data_page_gen.sv&quot;</span>
<a name="l-1291"></a>
<a name="l-1292"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_instr_stream.sv&quot;</span>
<a name="l-1293"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_loop_instr.sv&quot;</span>
<a name="l-1294"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_directed_instr_lib.sv&quot;</span>
<a name="l-1295"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_load_store_instr_lib.sv&quot;</span>
<a name="l-1296"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_amo_instr_lib.sv&quot;</span>
<a name="l-1297"></a>
<a name="l-1298"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_instr_sequence.sv&quot;</span>
<a name="l-1299"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_asm_program_gen.sv&quot;</span>
<a name="l-1300"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_debug_rom_gen.sv&quot;</span>
<a name="l-1301"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_instr_cov_item.sv&quot;</span>
<a name="l-1302"></a>  <span class="no">`include</span> <span class="s">&quot;riscv_instr_cover_group.sv&quot;</span>
<a name="l-1303"></a>  <span class="no">`include</span> <span class="s">&quot;user_extension.svh&quot;</span>
<a name="l-1304"></a>
<a name="l-1305"></a><span class="k">endpackage</span>
</pre></div>
</td></tr></table>
  </body>
</html>