// Generated by CIRCT unknown git version
module system(	// file.cleaned.mlir:2:3
  inout  [53:0] processing_system7_0_MIO,	// file.cleaned.mlir:2:27
  input         processing_system7_0_PS_SRSTB,	// file.cleaned.mlir:2:63
                processing_system7_0_PS_CLK,	// file.cleaned.mlir:2:103
                processing_system7_0_PS_PORB,	// file.cleaned.mlir:2:141
  inout         processing_system7_0_DDR_Clk,	// file.cleaned.mlir:2:183
                processing_system7_0_DDR_Clk_n,	// file.cleaned.mlir:2:225
                processing_system7_0_DDR_CKE,	// file.cleaned.mlir:2:269
                processing_system7_0_DDR_CS_n,	// file.cleaned.mlir:2:311
                processing_system7_0_DDR_RAS_n,	// file.cleaned.mlir:2:354
                processing_system7_0_DDR_CAS_n,	// file.cleaned.mlir:2:398
  inout  [2:0]  processing_system7_0_DDR_BankAddr,	// file.cleaned.mlir:2:442
  inout  [14:0] processing_system7_0_DDR_Addr,	// file.cleaned.mlir:2:489
  inout         processing_system7_0_DDR_ODT,	// file.cleaned.mlir:2:533
                processing_system7_0_DDR_DRSTB,	// file.cleaned.mlir:2:575
  inout  [31:0] processing_system7_0_DDR_DQ,	// file.cleaned.mlir:2:619
  inout  [3:0]  processing_system7_0_DDR_DM,	// file.cleaned.mlir:2:661
                processing_system7_0_DDR_DQS,	// file.cleaned.mlir:2:702
                processing_system7_0_DDR_DQS_n,	// file.cleaned.mlir:2:744
  inout         processing_system7_0_DDR_VRN,	// file.cleaned.mlir:2:788
                processing_system7_0_DDR_VRP,	// file.cleaned.mlir:2:830
  input         xillybus_S_AXI_ARREADY,	// file.cleaned.mlir:2:869
  input  [31:0] xillybus_S_AXI_RDATA,	// file.cleaned.mlir:2:902
  input  [1:0]  xillybus_S_AXI_RRESP,	// file.cleaned.mlir:2:934
  input         xillybus_S_AXI_RVALID,	// file.cleaned.mlir:2:965
                xillybus_S_AXI_WREADY,	// file.cleaned.mlir:2:997
  input  [1:0]  xillybus_S_AXI_BRESP,	// file.cleaned.mlir:2:1029
  input         xillybus_S_AXI_BVALID,	// file.cleaned.mlir:2:1060
                xillybus_S_AXI_AWREADY,	// file.cleaned.mlir:2:1092
                xillybus_M_AXI_ARVALID,	// file.cleaned.mlir:2:1125
  input  [31:0] xillybus_M_AXI_ARADDR,	// file.cleaned.mlir:2:1158
  input  [3:0]  xillybus_M_AXI_ARLEN,	// file.cleaned.mlir:2:1191
  input  [2:0]  xillybus_M_AXI_ARSIZE,	// file.cleaned.mlir:2:1222
  input  [1:0]  xillybus_M_AXI_ARBURST,	// file.cleaned.mlir:2:1254
  input  [2:0]  xillybus_M_AXI_ARPROT,	// file.cleaned.mlir:2:1287
  input  [3:0]  xillybus_M_AXI_ARCACHE,	// file.cleaned.mlir:2:1319
  input         xillybus_M_AXI_RREADY,	// file.cleaned.mlir:2:1352
                xillybus_M_AXI_AWVALID,	// file.cleaned.mlir:2:1384
  input  [31:0] xillybus_M_AXI_AWADDR,	// file.cleaned.mlir:2:1417
  input  [3:0]  xillybus_M_AXI_AWLEN,	// file.cleaned.mlir:2:1450
  input  [2:0]  xillybus_M_AXI_AWSIZE,	// file.cleaned.mlir:2:1481
  input  [1:0]  xillybus_M_AXI_AWBURST,	// file.cleaned.mlir:2:1513
  input  [2:0]  xillybus_M_AXI_AWPROT,	// file.cleaned.mlir:2:1546
  input  [3:0]  xillybus_M_AXI_AWCACHE,	// file.cleaned.mlir:2:1578
  input         xillybus_M_AXI_WVALID,	// file.cleaned.mlir:2:1611
  input  [63:0] xillybus_M_AXI_WDATA,	// file.cleaned.mlir:2:1643
  input  [7:0]  xillybus_M_AXI_WSTRB,	// file.cleaned.mlir:2:1675
  input         xillybus_M_AXI_WLAST,	// file.cleaned.mlir:2:1706
                xillybus_M_AXI_BREADY,	// file.cleaned.mlir:2:1737
                xillybus_host_interrupt,	// file.cleaned.mlir:2:1769
                xillyvga_0_clk_in,	// file.cleaned.mlir:2:1803
  inout  [55:0] processing_system7_0_GPIO,	// file.cleaned.mlir:2:1834
  input         processing_system7_0_USB0_VBUS_PWRFAULT,	// file.cleaned.mlir:2:1871
  input  [31:0] xillybus_lite_0_user_rd_data_pin,	// file.cleaned.mlir:2:1921
  input         xillybus_lite_0_user_irq_pin,	// file.cleaned.mlir:2:1965
  output        processing_system7_0_DDR_WEB,	// file.cleaned.mlir:2:2005
                xillybus_bus_clk,	// file.cleaned.mlir:2:2044
                xillybus_bus_rst_n,	// file.cleaned.mlir:2:2071
  output [31:0] xillybus_S_AXI_AWADDR,	// file.cleaned.mlir:2:2100
  output        xillybus_S_AXI_AWVALID,	// file.cleaned.mlir:2:2133
  output [31:0] xillybus_S_AXI_WDATA,	// file.cleaned.mlir:2:2166
  output [3:0]  xillybus_S_AXI_WSTRB,	// file.cleaned.mlir:2:2198
  output        xillybus_S_AXI_WVALID,	// file.cleaned.mlir:2:2229
                xillybus_S_AXI_BREADY,	// file.cleaned.mlir:2:2261
  output [31:0] xillybus_S_AXI_ARADDR,	// file.cleaned.mlir:2:2293
  output        xillybus_S_AXI_ARVALID,	// file.cleaned.mlir:2:2326
                xillybus_S_AXI_RREADY,	// file.cleaned.mlir:2:2359
                xillybus_M_AXI_ARREADY,	// file.cleaned.mlir:2:2391
                xillybus_M_AXI_RVALID,	// file.cleaned.mlir:2:2424
  output [63:0] xillybus_M_AXI_RDATA,	// file.cleaned.mlir:2:2456
  output [1:0]  xillybus_M_AXI_RRESP,	// file.cleaned.mlir:2:2488
  output        xillybus_M_AXI_RLAST,	// file.cleaned.mlir:2:2519
                xillybus_M_AXI_AWREADY,	// file.cleaned.mlir:2:2550
                xillybus_M_AXI_WREADY,	// file.cleaned.mlir:2:2583
                xillybus_M_AXI_BVALID,	// file.cleaned.mlir:2:2615
  output [1:0]  xillybus_M_AXI_BRESP,	// file.cleaned.mlir:2:2647
  output        xillyvga_0_vga_hsync,	// file.cleaned.mlir:2:2678
                xillyvga_0_vga_vsync,	// file.cleaned.mlir:2:2709
                xillyvga_0_vga_de,	// file.cleaned.mlir:2:2740
  output [7:0]  xillyvga_0_vga_red,	// file.cleaned.mlir:2:2768
                xillyvga_0_vga_green,	// file.cleaned.mlir:2:2797
                xillyvga_0_vga_blue,	// file.cleaned.mlir:2:2828
  output        xillyvga_0_vga_clk,	// file.cleaned.mlir:2:2858
                xillybus_lite_0_user_clk_pin,	// file.cleaned.mlir:2:2887
                xillybus_lite_0_user_wren_pin,	// file.cleaned.mlir:2:2926
  output [3:0]  xillybus_lite_0_user_wstrb_pin,	// file.cleaned.mlir:2:2966
  output        xillybus_lite_0_user_rden_pin,	// file.cleaned.mlir:2:3007
  output [31:0] xillybus_lite_0_user_wr_data_pin,	// file.cleaned.mlir:2:3047
                xillybus_lite_0_user_addr_pin	// file.cleaned.mlir:2:3091
);

  assign processing_system7_0_DDR_WEB = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_bus_clk = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_bus_rst_n = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_S_AXI_AWADDR = 32'h0;	// file.cleaned.mlir:7:15, :9:5
  assign xillybus_S_AXI_AWVALID = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_S_AXI_WDATA = 32'h0;	// file.cleaned.mlir:7:15, :9:5
  assign xillybus_S_AXI_WSTRB = 4'h0;	// file.cleaned.mlir:6:14, :9:5
  assign xillybus_S_AXI_WVALID = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_S_AXI_BREADY = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_S_AXI_ARADDR = 32'h0;	// file.cleaned.mlir:7:15, :9:5
  assign xillybus_S_AXI_ARVALID = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_S_AXI_RREADY = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_M_AXI_ARREADY = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_M_AXI_RVALID = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_M_AXI_RDATA = 64'h0;	// file.cleaned.mlir:5:15, :9:5
  assign xillybus_M_AXI_RRESP = 2'h0;	// file.cleaned.mlir:4:14, :9:5
  assign xillybus_M_AXI_RLAST = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_M_AXI_AWREADY = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_M_AXI_WREADY = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_M_AXI_BVALID = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_M_AXI_BRESP = 2'h0;	// file.cleaned.mlir:4:14, :9:5
  assign xillyvga_0_vga_hsync = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillyvga_0_vga_vsync = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillyvga_0_vga_de = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillyvga_0_vga_red = 8'h0;	// file.cleaned.mlir:3:14, :9:5
  assign xillyvga_0_vga_green = 8'h0;	// file.cleaned.mlir:3:14, :9:5
  assign xillyvga_0_vga_blue = 8'h0;	// file.cleaned.mlir:3:14, :9:5
  assign xillyvga_0_vga_clk = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_lite_0_user_clk_pin = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_lite_0_user_wren_pin = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_lite_0_user_wstrb_pin = 4'h0;	// file.cleaned.mlir:6:14, :9:5
  assign xillybus_lite_0_user_rden_pin = 1'h0;	// file.cleaned.mlir:8:14, :9:5
  assign xillybus_lite_0_user_wr_data_pin = 32'h0;	// file.cleaned.mlir:7:15, :9:5
  assign xillybus_lite_0_user_addr_pin = 32'h0;	// file.cleaned.mlir:7:15, :9:5
endmodule

