Cadence Genus(TM) Synthesis Solution.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: GENUS15.20 - 15.20-p004_1, built Sat Nov 14 2015
Options: -files ./03_synth/genus_shell.tcl 
Date:    Sun May 11 06:08:42 2025
Host:    centos7 (x86_64 w/Linux 3.10.0-1160.108.1.el7.x86_64) (3*12th Gen Intel(R) Core(TM) i5-12500H 18432KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...
Sourcing GUI preferences file /home/admin/.cadence/genus/gui.tcl...
Finished loading tool scripts (3 seconds elapsed).

Sourcing ./03_synth/genus_shell.tcl ...

  Message Summary for Library /opt/PDKs/skywater130/timing/sky130_fd_sc_hd__tt_025C_1v80.lib:
  *******************************************************************************************
  Could not find an attribute in the library. [LBR-436]: 454
  An unsupported construct was detected in this library. [LBR-40]: 851
  *******************************************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_fd_sc_hd__tt_025C_1v80.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
  Setting attribute of root '/': 'library' = /opt/PDKs/skywater130/timing/sky130_fd_sc_hd__tt_025C_1v80.lib
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'L1M1_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'L1M1_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'L1M1_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'L1M1_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'L1M1_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1M2_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1M2_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1M2_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1M2_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1M2_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2M3_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2M3_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2M3_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2M3_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2M3_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3M4_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3M4_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3M4_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3M4_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3M4_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4M5_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4M5_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4M5_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4M5_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4M5_PR_C' has no resistance value.

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'WIDTH' for layers 'met2' and 'met5' is too large.
        : Make sure to check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.0285, 12.8) of 'RPERSQ' for layers 'met5' and 'li1' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'RPERSQ: 12.8' of layer 'li1' is much bigger than others.
        : Check the consistency of this wire parameter.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'MINSPACING' for layers 'met2' and 'met5' is too large.
Warning : None of the loaded LEF files have MACRO statements. [PHYS-20]
        : Make sure the LEF file containing MACRO statement was not missed.
        : The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file was loaded. Load all the associated LEF files.
  Setting attribute of root '/': 'lef_library' = /opt/PDKs/skywater130/tech/sky130_fd_sc_hd__nom.tlef
  Library has 328 usable logic and 62 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'synth_wrapper' from file '00_src/synth_wrapper.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'synth_wrapper' in file '00_src/synth_wrapper.v' on line 76.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'synth_wrapper'.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             3              4                                      elaborate
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Long Module Names
----------------------
No subdesign's name is greater than 1.5k in length.

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'synth_wrapper'

No empty modules in design 'synth_wrapper'

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'synth_wrapper'

No unloaded port in 'synth_wrapper'

 Unloaded Combinational Pin(s)
 -------------------------------
No unloaded combinational element in 'synth_wrapper'

 Assigns
 ------- 
Total number of assign statements in design 'synth_wrapper' : 0

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'synth_wrapper'

No undriven sequential pin in 'synth_wrapper'

No undriven hierarchical pin in 'synth_wrapper'

No undriven port in 'synth_wrapper'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'synth_wrapper'

No multidriven sequential pin in 'synth_wrapper'

No multidriven hierarchical pin in 'synth_wrapper'

No multidriven ports in 'synth_wrapper'

No multidriven unloaded nets in 'synth_wrapper'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'synth_wrapper'

No constant sequential pin(s) in design 'synth_wrapper'

design 'synth_wrapper' has the following constant input hierarchical pin(s)
hpin:synth_wrapper/mux_carry_reg_76_19/in_2[0] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_3[0] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_4[0] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_5[0] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_6[0] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_7[0] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_1[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_2[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_3[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_4[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_5[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_6[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_7[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_0[2] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_2[2] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_3[2] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_4[2] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_5[2] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_6[2] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_7[2] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_71_13/in_1 	 (fanout : 1)
hpin:synth_wrapper/mux_result_reg_71_13/in_1[0] 	 (fanout : 1)
hpin:synth_wrapper/mux_result_reg_71_13/in_1[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_result_reg_71_13/in_1[2] 	 (fanout : 1)
hpin:synth_wrapper/mux_result_reg_71_13/in_1[3] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_0[1] 	 (fanout : 1)
hpin:synth_wrapper/mux_carry_reg_76_19/in_1[2] 	 (fanout : 1)
hpin:synth_wrapper/u_adder/c_in 	 (fanout : 1)
hpin:synth_wrapper/u_subtract/c_in 	 (fanout : 1)
hpin:synth_wrapper/u_lsl/mux_stage1_10_14/in_1[0] 	 (fanout : 1)
hpin:synth_wrapper/u_lsl/mux_stage1_10_14/in_1[1] 	 (fanout : 1)
hpin:synth_wrapper/u_lsl/mux_out_13_14/in_1[0] 	 (fanout : 1)
hpin:synth_wrapper/u_lsr/mux_stage1_11_14/in_1[2] 	 (fanout : 1)
hpin:synth_wrapper/u_lsr/mux_stage1_11_14/in_1[3] 	 (fanout : 1)
hpin:synth_wrapper/u_lsr/mux_result_14_14/in_1[3] 	 (fanout : 1)
Total number of constant hierarchical pins in design 'synth_wrapper' : 35

No constant connected ports in design 'synth_wrapper'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'synth_wrapper'
No preserved sequential instance(s) in design 'synth_wrapper'
No preserved hierarchical instance(s) in design 'synth_wrapper'

  Physical only instances(s)
  ----------------
No physical only instance(s) in design 'synth_wrapper'

Libcells with no corresponding LEF
----------------------------------
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111oi_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2111oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a211o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a211o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a211o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a211oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a211oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a211oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21bo_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21bo_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21bo_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21boi_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21boi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21boi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21boi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a21oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a221o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a221o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a221o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a221oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a221oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a221oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a222oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a22o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a22o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a22o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a22oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a22oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a22oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2bb2o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2bb2o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2bb2o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2bb2oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2bb2oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a2bb2oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a311o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a311o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a311o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a311oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a311oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a311oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a31o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a31o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a31o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a31oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a31oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a31oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a32o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a32o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a32o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a32oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a32oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a32oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a41o_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a41o_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a41o_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a41oi_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a41oi_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__a41oi_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4bb_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4bb_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4bb_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_12
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_6
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__conb_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__decap_12
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__decap_3
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__decap_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__decap_6
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__decap_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__diode_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd1_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s2s_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s4s_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s6s_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ebufn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ebufn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ebufn_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ebufn_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvn_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvn_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvn_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__einvp_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__fa_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__fa_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__fa_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__fah_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__fahcin_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__fahcon_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ha_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ha_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__ha_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_12
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_6
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_bleeder_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_decapkapwr_12
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_decapkapwr_3
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_decapkapwr_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_decapkapwr_6
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_decapkapwr_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso0n_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso0p_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso1n_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso1p_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputisolatch_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrckapwr_16
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__macro_sparecell
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__maj3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__maj3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__maj3_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2i_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2i_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux2i_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux4_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux4_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__mux4_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor2b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor3_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor3b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor3b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor3b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4bb_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4bb_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nor4bb_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2111a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2111a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2111a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2111ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2111ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2111ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o211a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o211a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o211a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o211ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o211ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o211ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ai_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ba_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ba_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21ba_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21bai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21bai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o21bai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o221a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o221a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o221a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o221ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o221ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o221ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o22a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o22a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o22a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o22ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o22ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o22ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2bb2a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2bb2a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2bb2a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2bb2ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2bb2ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o2bb2ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311ai_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o311ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o31a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o31a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o31a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o31ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o31ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o31ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o32a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o32a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o32a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o32ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o32ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o32ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o41a_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o41a_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o41a_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o41ai_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o41ai_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__o41ai_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2_0
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or2b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or3_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or3b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or3b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or3b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4b_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4b_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4b_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4bb_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4bb_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__or4bb_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probe_p_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probec_p_8
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtn_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xnor2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xnor2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xnor2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xnor3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xnor3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xnor3_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xor2_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xor2_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xor2_4
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xor3_1
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xor3_2
lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__xor3_4

Total number of cell(s) with only library (.lib) info : 428

LEF cells with no corresponding libcell
---------------------------------------

No physical (LEF) cells found.

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)               0 
Unloaded Combinational Pin(s)            0 
Assigns                                  0 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)            35 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell              428 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 

  Done Checking the design.
Clock Period = 1000.0000000000001 ps
Clock Uncertainty = 0.010000000000000002 ns
max transition = 1.5 ns
Remove 0 fopt buffers added by long-wire annotation.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Via Resistance      : 0.00 ohm (from default)
Site size           : 3.18 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         1.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         1.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         1.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'synth_wrapper' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'synth_wrapper' using 'medium' effort.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'synth_wrapper'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'synth_wrapper' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1              0                                      syn_generic
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 3.18 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         1.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         1.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         1.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'synth_wrapper' using 'high' effort.
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 12 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack:  -206 ps
Target path end-point (Pin: result_reg_reg[3]/d)

Multi-threaded Technology Mapping (8 threads, 8 of 12 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                 1790     -244  b[0] --> result_reg_reg[3]/D

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default              -206     -245     1000 

 
Global incremental target info
==============================
Cost Group 'default' target slack:  -244 ps
Target path end-point (Pin: result_reg_reg[3]/D (sky130_fd_sc_hd__dfrtp_1/D))

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                1611     -243  a[3] --> result_reg_reg[3]/D

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default              -244     -243     1000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'synth_wrapper'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1              1           -795 ps         -243.2 ps  syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 3.18 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         1.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         1.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         1.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'synth_wrapper' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  1611     -243      -795         0        0
            Path: a[3] --> result_reg_reg[3]/D
 const_prop                 1606     -243      -795         0        0
            Path: a[3] --> result_reg_reg[3]/D
 simp_cc_inputs             1598     -243      -794         0        0
            Path: a[3] --> result_reg_reg[3]/D
 hi_fo_buf                  1598     -243      -794         0        0
            Path: a[3] --> result_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 1598     -243      -794         0        0
            Path: a[3] --> result_reg_reg[3]/D
 incr_delay                 1904     -178      -794         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 1942     -175      -805         0        0
            Path: op[1] --> result_reg_reg[3]/D
 incr_delay                 1950     -175      -810         0        0
            Path: b[3] --> result_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        53  (       14 /       15 )  0.04
       crit_upsz        66  (       20 /       20 )  0.02
       crit_slew        33  (        1 /        2 )  0.01
        setup_dn        32  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        32  (        0 /        0 )  0.00
          plc_st        32  (        0 /        0 )  0.00
        plc_star        32  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        32  (        0 /        0 )  0.00
            fopt        32  (        0 /        0 )  0.00
       crit_swap        32  (        0 /        0 )  0.01
       mux2_swap        32  (        0 /        0 )  0.00
       crit_dnsz        47  (        0 /        1 )  0.02
       load_swap        32  (        0 /        0 )  0.01
            fopt        45  (        3 /        6 )  0.01
        setup_dn        32  (        0 /        0 )  0.00
       load_isol        59  (        9 /        9 )  0.06
       load_isol        34  (        0 /        0 )  0.00
        move_for        34  (        0 /        0 )  0.01
        move_for        34  (        0 /        0 )  0.00
          rem_bi        34  (        0 /        0 )  0.00
         offload        34  (        0 /        0 )  0.00
          rem_bi        34  (        0 /        1 )  0.00
         offload        34  (        0 /        0 )  0.00
           phase        34  (        0 /        0 )  0.00
        in_phase        34  (        0 /        0 )  0.00
       merge_bit        34  (        0 /        0 )  0.00
     merge_idrvr        34  (        0 /        0 )  0.00
     merge_iload        34  (        0 /        0 )  0.00
    merge_idload        34  (        0 /        0 )  0.00
      merge_drvr        34  (        0 /        0 )  0.00
      merge_load        34  (        0 /        0 )  0.00
          decomp        34  (        0 /        0 )  0.01
        p_decomp        34  (        0 /        0 )  0.01
        levelize        34  (        0 /        3 )  0.01
        mb_split        34  (        0 /        0 )  0.00
             dup        48  (        2 /        2 )  0.00
      mux_retime        40  (        0 /        0 )  0.00
         buf2inv        40  (        0 /        0 )  0.00
             exp        10  (        2 /        6 )  0.00
       gate_deco        26  (        0 /        0 )  0.16
       gcomp_tim        95  (        3 /        3 )  0.13
  inv_pair_2_buf        35  (        0 /        0 )  0.00

 incr_delay                 2199     -130      -569         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 2212     -124      -552         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 2287     -105      -451         0        0
            Path: op[1] --> result_reg_reg[3]/D
 incr_delay                 2396      -92      -418         0        0
            Path: a[0] --> result_reg_reg[3]/D
 incr_delay                 2409      -90      -411         0        0
            Path: b[1] --> result_reg_reg[3]/D
 incr_delay                 2461      -88      -402         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 2492      -82      -373         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 2571      -80      -367         0        0
            Path: op[1] --> result_reg_reg[3]/D
 incr_delay                 2754      -70      -326         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 2787      -65      -312         0        0
            Path: b[1] --> result_reg_reg[2]/D
 incr_delay                 2816      -64      -310         0        0
            Path: b[1] --> result_reg_reg[3]/D
 incr_delay                 2824      -63      -301         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 2822      -63      -301         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 2881      -62      -289         0        0
            Path: b[2] --> result_reg_reg[3]/D
 incr_delay                 2898      -61      -290         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 2890      -60      -279         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 2910      -59      -278         0        0
            Path: a[0] --> result_reg_reg[3]/D
 incr_delay                 2933      -57      -272         0        0
            Path: a[3] --> result_reg_reg[3]/D
 incr_delay                 2949      -54      -263         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 2949      -54      -263         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 2944      -54      -263         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_delay                 2944      -54      -263         0        0
            Path: a[1] --> result_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        88  (       49 /       83 )  4.46
        crr_glob       124  (       46 /       49 )  0.15
         crr_200        66  (       27 /       64 )  0.82
        crr_glob       110  (       27 /       27 )  0.06
         crr_300        24  (        6 /       21 )  0.32
        crr_glob        47  (        3 /        6 )  0.02
         crr_400        19  (        2 /       18 )  0.30
        crr_glob        44  (        0 /        2 )  0.02
         crr_111        43  (        4 /       43 )  0.79
        crr_glob        48  (        2 /        4 )  0.04
         crr_210        25  (        2 /       25 )  0.61
        crr_glob        49  (        1 /        2 )  0.03
         crr_110        47  (        6 /       42 )  0.74
        crr_glob        56  (        4 /        6 )  0.04
         crr_101        49  (        4 /       49 )  0.58
        crr_glob        57  (        3 /        4 )  0.03
         crr_201        24  (        0 /       24 )  0.35
        crr_glob        46  (        0 /        0 )  0.02
         crr_211        65  (       24 /       65 )  2.09
        crr_glob        96  (       22 /       24 )  0.09
        crit_msz        58  (        7 /        8 )  0.04
       crit_upsz        79  (       19 /       19 )  0.03
       crit_slew        43  (        1 /        3 )  0.01
        setup_dn        87  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        84  (        0 /        0 )  0.00
          plc_st        84  (        0 /        0 )  0.00
        plc_star        42  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        42  (        0 /        0 )  0.00
            fopt       107  (        4 /        9 )  0.02
       crit_swap        42  (        0 /        0 )  0.01
       mux2_swap        42  (        0 /        0 )  0.00
       crit_dnsz       111  (        1 /        1 )  0.04
       load_swap        43  (        0 /        0 )  0.02
            fopt       107  (        4 /        9 )  0.02
        setup_dn        87  (        0 /        0 )  0.00
       load_isol        90  (        0 /        0 )  0.03
       load_isol        90  (        0 /        0 )  0.03
        move_for        90  (        0 /        0 )  0.00
        move_for        90  (        0 /        0 )  0.00
          rem_bi        90  (        0 /        0 )  0.00
         offload        90  (        0 /        0 )  0.00
          rem_bi        90  (        0 /        0 )  0.00
         offload        90  (        0 /        0 )  0.00
       merge_bit        45  (        0 /        0 )  0.00
     merge_idrvr        45  (        0 /        0 )  0.00
     merge_iload        45  (        0 /        0 )  0.00
    merge_idload        45  (        0 /        4 )  0.01
      merge_drvr        45  (        0 /        0 )  0.00
      merge_load        45  (        0 /        0 )  0.00
           phase        45  (        0 /        0 )  0.00
          decomp        45  (        0 /        0 )  0.01
        p_decomp        45  (        0 /        0 )  0.00
        levelize        45  (        0 /        4 )  0.01
        mb_split        45  (        0 /        0 )  0.00
        in_phase        45  (        0 /        0 )  0.00
             dup        51  (        2 /        2 )  0.01
      mux_retime        48  (        0 /        0 )  0.00
         buf2inv        48  (        0 /        0 )  0.00
             exp        23  (        2 /       16 )  0.00
       gate_deco        24  (        0 /        0 )  0.15
       gcomp_tim       141  (        0 /        0 )  0.18
  inv_pair_2_buf        54  (        0 /        0 )  0.00
 init_drc                   2944      -54      -263         0        0
            Path: a[1] --> result_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2944      -54      -263         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_tns                   3040      -54      -220         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_tns                   3040      -54      -220         0        0
            Path: a[1] --> result_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        63  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        63  (        7 /       19 )  0.06
       crit_upsz        56  (        5 /       10 )  0.03
       plc_lo_st        51  (        0 /        0 )  0.00
       crit_swap        51  (        1 /        6 )  0.02
       mux2_swap        50  (        0 /        0 )  0.00
       crit_dnsz        41  (        1 /        4 )  0.02
       load_swap        49  (        0 /        2 )  0.01
            fopt        49  (        0 /        0 )  0.01
        setup_dn        49  (        0 /        0 )  0.00
       load_isol        49  (        0 /        0 )  0.04
       load_isol        49  (        0 /        0 )  0.00
        move_for        49  (        0 /        0 )  0.00
        move_for        49  (        0 /        0 )  0.00
          rem_bi        49  (        0 /        0 )  0.00
         offload        49  (        0 /        0 )  0.00
          rem_bi        49  (        0 /        0 )  0.00
         offload        49  (        0 /        0 )  0.00
       merge_bit        49  (        0 /        0 )  0.00
     merge_idrvr        49  (        0 /        0 )  0.00
     merge_iload        49  (        0 /        0 )  0.00
    merge_idload        49  (        0 /        1 )  0.01
      merge_drvr        49  (        0 /        0 )  0.00
      merge_load        49  (        0 /        0 )  0.00
           phase        49  (        0 /        0 )  0.00
          decomp        49  (        0 /        0 )  0.02
        p_decomp        49  (        0 /        0 )  0.01
        levelize        49  (        0 /        0 )  0.00
        mb_split        49  (        0 /        0 )  0.00
             dup        49  (        2 /        4 )  0.01
      mux_retime        47  (        0 /        0 )  0.00
       crr_local        47  (        5 /       12 )  0.58
         buf2inv        42  (        0 /        0 )  0.00

 init_area                  3040      -54      -220         0        0
            Path: a[1] --> result_reg_reg[3]/D
 rem_buf                    3033      -54      -220         0        0
            Path: a[1] --> result_reg_reg[3]/D
 rem_inv                    2985      -54      -220         0        0
            Path: a[1] --> result_reg_reg[3]/D
 merge_bi                   2961      -54      -219         0        0
            Path: a[1] --> result_reg_reg[3]/D
 gate_comp                  2938      -54      -219         0        0
            Path: a[1] --> result_reg_reg[3]/D
 glob_area                  2918      -54      -219         0        0
            Path: a[1] --> result_reg_reg[3]/D
 area_down                  2897      -54      -219         0        0
            Path: a[1] --> result_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        14  (        0 /        0 )  0.01
         rem_buf         1  (        1 /        1 )  0.00
         rem_inv         4  (        4 /        4 )  0.00
        merge_bi        44  (        6 /       14 )  0.05
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase        66  (        0 /        2 )  0.07
       gate_comp       152  (        2 /        2 )  0.19
       gcomp_mog         1  (        0 /        0 )  0.01
       glob_area        10  (        1 /       10 )  0.01
       area_down        29  (        5 /        6 )  0.04
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi        38  (        0 /        8 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 2897      -54      -219         0        0
            Path: a[1] --> result_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         5  (        1 /        5 )  0.21
        crr_glob        10  (        0 /        1 )  0.01
         crr_200         5  (        0 /        5 )  0.06
        crr_glob        10  (        0 /        0 )  0.00
         crr_300         4  (        0 /        3 )  0.04
        crr_glob        10  (        0 /        0 )  0.00
         crr_400         3  (        0 /        3 )  0.04
        crr_glob        10  (        0 /        0 )  0.00
         crr_111         9  (        1 /        9 )  0.15
        crr_glob        10  (        0 /        1 )  0.01
         crr_210         5  (        0 /        5 )  0.10
        crr_glob        10  (        0 /        0 )  0.00
         crr_110         9  (        0 /        8 )  0.12
        crr_glob        10  (        0 /        0 )  0.01
         crr_101         9  (        0 /        9 )  0.11
        crr_glob        10  (        0 /        0 )  0.01
         crr_201         5  (        0 /        5 )  0.07
        crr_glob        10  (        0 /        0 )  0.00
         crr_211         5  (        0 /        5 )  0.15
        crr_glob        10  (        0 /        0 )  0.01
        crit_msz        10  (        0 /        0 )  0.01
       crit_upsz        10  (        0 /        0 )  0.00
       crit_slew        10  (        0 /        0 )  0.00
        setup_dn        20  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        20  (        0 /        0 )  0.00
          plc_st        20  (        0 /        0 )  0.00
        plc_star        10  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        10  (        0 /        0 )  0.00
            fopt        20  (        0 /        1 )  0.00
       crit_swap        10  (        0 /        0 )  0.00
       mux2_swap        10  (        0 /        0 )  0.00
       crit_dnsz        25  (        0 /        0 )  0.01
       load_swap        10  (        0 /        0 )  0.00
            fopt        20  (        0 /        1 )  0.00
        setup_dn        20  (        0 /        0 )  0.00
       load_isol        20  (        0 /        0 )  0.01
       load_isol        20  (        0 /        0 )  0.01
        move_for        20  (        0 /        0 )  0.00
        move_for        20  (        0 /        0 )  0.00
          rem_bi        20  (        0 /        0 )  0.00
         offload        20  (        0 /        0 )  0.00
          rem_bi        20  (        0 /        0 )  0.00
         offload        20  (        0 /        0 )  0.00
       merge_bit        10  (        0 /        0 )  0.00
     merge_idrvr        10  (        0 /        0 )  0.00
     merge_iload        10  (        0 /        0 )  0.00
    merge_idload        10  (        0 /        1 )  0.00
      merge_drvr        10  (        0 /        0 )  0.00
      merge_load        10  (        0 /        0 )  0.00
           phase        10  (        0 /        0 )  0.00
          decomp        10  (        0 /        0 )  0.00
        p_decomp        10  (        0 /        0 )  0.00
        levelize        10  (        0 /        1 )  0.00
        mb_split        10  (        0 /        0 )  0.00
        in_phase        10  (        0 /        0 )  0.00
             dup        10  (        0 /        0 )  0.00
      mux_retime        10  (        0 /        0 )  0.00
         buf2inv        10  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         2  (        0 /        0 )  0.01
       gcomp_tim        50  (        0 /        0 )  0.08
  inv_pair_2_buf        10  (        0 /        0 )  0.00
 init_drc                   2897      -54      -219         0        0
            Path: a[1] --> result_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2897      -54      -219         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_tns                   2935      -54      -210         0        0
            Path: a[1] --> result_reg_reg[3]/D
 incr_tns                   2935      -54      -210         0        0
            Path: a[1] --> result_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        16  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        16  (        3 /        7 )  0.02
       crit_upsz        13  (        0 /        2 )  0.01
       plc_lo_st        13  (        0 /        0 )  0.00
       crit_swap        13  (        0 /        0 )  0.00
       mux2_swap        13  (        0 /        0 )  0.00
       crit_dnsz        15  (        0 /        0 )  0.01
       load_swap        13  (        0 /        0 )  0.00
            fopt        13  (        0 /        1 )  0.00
        setup_dn        13  (        0 /        0 )  0.00
       load_isol        13  (        0 /        0 )  0.01
       load_isol        13  (        0 /        0 )  0.00
        move_for        13  (        0 /        1 )  0.00
        move_for        13  (        0 /        1 )  0.00
          rem_bi        13  (        0 /        0 )  0.00
         offload        13  (        0 /        0 )  0.00
          rem_bi        13  (        0 /        0 )  0.00
         offload        13  (        0 /        0 )  0.00
       merge_bit        13  (        0 /        0 )  0.00
     merge_idrvr        13  (        0 /        0 )  0.00
     merge_iload        13  (        0 /        0 )  0.00
    merge_idload        13  (        0 /        1 )  0.00
      merge_drvr        13  (        0 /        0 )  0.00
      merge_load        13  (        0 /        0 )  0.00
           phase        13  (        0 /        0 )  0.00
          decomp        13  (        0 /        0 )  0.01
        p_decomp        13  (        0 /        0 )  0.00
        levelize        13  (        0 /        0 )  0.00
        mb_split        13  (        0 /        0 )  0.00
             dup        13  (        0 /        0 )  0.00
      mux_retime        13  (        0 /        0 )  0.00
       crr_local        13  (        1 /        3 )  0.18
         buf2inv        12  (        0 /        0 )  0.00

 init_area                  2935      -54      -210         0        0
            Path: a[1] --> result_reg_reg[3]/D
 merge_bi                   2928      -54      -210         0        0
            Path: a[1] --> result_reg_reg[3]/D
 glob_area                  2918      -54      -210         0        0
            Path: a[1] --> result_reg_reg[3]/D
 area_down                  2911      -54      -210         0        0
            Path: a[1] --> result_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        15  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi        40  (        2 /        8 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        59  (        0 /        2 )  0.06
       gate_comp       147  (        0 /        0 )  0.35
       gcomp_mog         1  (        0 /        0 )  0.01
       glob_area        10  (        2 /       10 )  0.02
       area_down        29  (        2 /        3 )  0.09
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 2911      -54      -210         0        0
            Path: a[1] --> result_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        10  (        0 /        0 )  0.02
       crit_upsz        10  (        0 /        0 )  0.01
       crit_slew        10  (        0 /        0 )  0.01
        setup_dn        10  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        10  (        0 /        0 )  0.00
          plc_st        10  (        0 /        0 )  0.00
        plc_star        10  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        10  (        0 /        0 )  0.00
            fopt        10  (        0 /        0 )  0.00
       crit_swap        10  (        0 /        0 )  0.00
       mux2_swap        10  (        0 /        0 )  0.00
       crit_dnsz        25  (        0 /        0 )  0.02
       load_swap        10  (        0 /        0 )  0.01
            fopt        10  (        0 /        1 )  0.01
        setup_dn        10  (        0 /        0 )  0.00
       load_isol        10  (        0 /        0 )  0.02
       load_isol        10  (        0 /        0 )  0.00
        move_for        10  (        0 /        0 )  0.00
        move_for        10  (        0 /        0 )  0.00
          rem_bi        10  (        0 /        0 )  0.00
         offload        10  (        0 /        0 )  0.00
          rem_bi        10  (        0 /        0 )  0.00
         offload        10  (        0 /        0 )  0.00
           phase        10  (        0 /        0 )  0.00
        in_phase        10  (        0 /        0 )  0.00
       merge_bit        10  (        0 /        0 )  0.00
     merge_idrvr        10  (        0 /        0 )  0.00
     merge_iload        10  (        0 /        0 )  0.00
    merge_idload        10  (        0 /        1 )  0.00
      merge_drvr        10  (        0 /        0 )  0.00
      merge_load        10  (        0 /        0 )  0.00
          decomp        10  (        0 /        0 )  0.00
        p_decomp        10  (        0 /        0 )  0.00
        levelize        10  (        0 /        1 )  0.00
        mb_split        10  (        0 /        0 )  0.00
             dup        10  (        0 /        0 )  0.00
      mux_retime        10  (        0 /        0 )  0.00
         buf2inv        10  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         2  (        0 /        0 )  0.07
       gcomp_tim        49  (        0 /        0 )  0.20
  inv_pair_2_buf        10  (        0 /        0 )  0.00

 init_drc                   2911      -54      -210         0        0
            Path: a[1] --> result_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'synth_wrapper'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            16             17           -210 ps          -54.4 ps  syn_opt
============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 11 2025  06:09:04 am
  Module:                 synth_wrapper
  Technology library:     sky130_fd_sc_hd__tt_025C_1v80 1.0000000000
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:synth_wrapper/a[0]
port:synth_wrapper/a[1]
port:synth_wrapper/a[2]
  ... 9 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:synth_wrapper/carry
port:synth_wrapper/result[0]
port:synth_wrapper/result[1]
  ... 2 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       12
 Outputs without external load                                    5
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         17
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'synth_wrapper'.
        : Use 'report timing -lint' for more information.
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
WARNING: This version of the tool is 3466 days old.
genus@design:synth_wrapper> make report
invalid command name "make"
genus@design:synth_wrapper> clear
genus@design:synth_wrapper> make report
invalid command name "make"
genus@design:synth_wrapper> ls
00_src
01_tb
02_sim
03_synth
04_reports
Makefile
fv
genus.cmd
genus.log
xrun.log
genus@design:synth_wrapper> make clean
invalid command name "make"
