;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; MISO
MISO__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
MISO__0__MASK EQU 0x08
MISO__0__PC EQU CYREG_IO_PC_PRT15_PC3
MISO__0__PORT EQU 15
MISO__0__SHIFT EQU 3
MISO__AG EQU CYREG_PRT15_AG
MISO__AMUX EQU CYREG_PRT15_AMUX
MISO__BIE EQU CYREG_PRT15_BIE
MISO__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MISO__BYP EQU CYREG_PRT15_BYP
MISO__CTL EQU CYREG_PRT15_CTL
MISO__DM0 EQU CYREG_PRT15_DM0
MISO__DM1 EQU CYREG_PRT15_DM1
MISO__DM2 EQU CYREG_PRT15_DM2
MISO__DR EQU CYREG_PRT15_DR
MISO__INP_DIS EQU CYREG_PRT15_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT15_LCD_EN
MISO__MASK EQU 0x08
MISO__PORT EQU 15
MISO__PRT EQU CYREG_PRT15_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MISO__PS EQU CYREG_PRT15_PS
MISO__SHIFT EQU 3
MISO__SLW EQU CYREG_PRT15_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; SPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
SPIM_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB06_A0
SPIM_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB06_A1
SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
SPIM_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB06_D0
SPIM_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB06_D1
SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
SPIM_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB06_F0
SPIM_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB06_F1
SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
SPIM_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB07_A0
SPIM_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB07_A1
SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
SPIM_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB07_D0
SPIM_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB07_D1
SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
SPIM_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB07_F0
SPIM_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB07_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__INDEX EQU 0x00
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x01
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x01

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x08
UART_RXInternalInterrupt__INTC_NUMBER EQU 3
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x10
UART_TXInternalInterrupt__INTC_NUMBER EQU 4
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; DIS_0
DIS_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DIS_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DIS_0__INTC_MASK EQU 0x01
DIS_0__INTC_NUMBER EQU 0
DIS_0__INTC_PRIOR_NUM EQU 7
DIS_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
DIS_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DIS_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; DIS_1
DIS_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DIS_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DIS_1__INTC_MASK EQU 0x02
DIS_1__INTC_NUMBER EQU 1
DIS_1__INTC_PRIOR_NUM EQU 7
DIS_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
DIS_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DIS_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; DIS_2
DIS_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DIS_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DIS_2__INTC_MASK EQU 0x04
DIS_2__INTC_NUMBER EQU 2
DIS_2__INTC_PRIOR_NUM EQU 7
DIS_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
DIS_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DIS_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; clock
clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
clock__CFG2_SRC_SEL_MASK EQU 0x07
clock__INDEX EQU 0x01
clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock__PM_ACT_MSK EQU 0x02
clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock__PM_STBY_MSK EQU 0x02

; CERO_0
CERO_0__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
CERO_0__0__MASK EQU 0x40
CERO_0__0__PC EQU CYREG_PRT2_PC6
CERO_0__0__PORT EQU 2
CERO_0__0__SHIFT EQU 6
CERO_0__AG EQU CYREG_PRT2_AG
CERO_0__AMUX EQU CYREG_PRT2_AMUX
CERO_0__BIE EQU CYREG_PRT2_BIE
CERO_0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CERO_0__BYP EQU CYREG_PRT2_BYP
CERO_0__CTL EQU CYREG_PRT2_CTL
CERO_0__DM0 EQU CYREG_PRT2_DM0
CERO_0__DM1 EQU CYREG_PRT2_DM1
CERO_0__DM2 EQU CYREG_PRT2_DM2
CERO_0__DR EQU CYREG_PRT2_DR
CERO_0__INP_DIS EQU CYREG_PRT2_INP_DIS
CERO_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CERO_0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CERO_0__LCD_EN EQU CYREG_PRT2_LCD_EN
CERO_0__MASK EQU 0x40
CERO_0__PORT EQU 2
CERO_0__PRT EQU CYREG_PRT2_PRT
CERO_0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CERO_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CERO_0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CERO_0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CERO_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CERO_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CERO_0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CERO_0__PS EQU CYREG_PRT2_PS
CERO_0__SHIFT EQU 6
CERO_0__SLW EQU CYREG_PRT2_SLW

; CERO_1
CERO_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
CERO_1__0__MASK EQU 0x20
CERO_1__0__PC EQU CYREG_PRT1_PC5
CERO_1__0__PORT EQU 1
CERO_1__0__SHIFT EQU 5
CERO_1__AG EQU CYREG_PRT1_AG
CERO_1__AMUX EQU CYREG_PRT1_AMUX
CERO_1__BIE EQU CYREG_PRT1_BIE
CERO_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CERO_1__BYP EQU CYREG_PRT1_BYP
CERO_1__CTL EQU CYREG_PRT1_CTL
CERO_1__DM0 EQU CYREG_PRT1_DM0
CERO_1__DM1 EQU CYREG_PRT1_DM1
CERO_1__DM2 EQU CYREG_PRT1_DM2
CERO_1__DR EQU CYREG_PRT1_DR
CERO_1__INP_DIS EQU CYREG_PRT1_INP_DIS
CERO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CERO_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CERO_1__LCD_EN EQU CYREG_PRT1_LCD_EN
CERO_1__MASK EQU 0x20
CERO_1__PORT EQU 1
CERO_1__PRT EQU CYREG_PRT1_PRT
CERO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CERO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CERO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CERO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CERO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CERO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CERO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CERO_1__PS EQU CYREG_PRT1_PS
CERO_1__SHIFT EQU 5
CERO_1__SLW EQU CYREG_PRT1_SLW

; CERO_2
CERO_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
CERO_2__0__MASK EQU 0x10
CERO_2__0__PC EQU CYREG_IO_PC_PRT15_PC4
CERO_2__0__PORT EQU 15
CERO_2__0__SHIFT EQU 4
CERO_2__AG EQU CYREG_PRT15_AG
CERO_2__AMUX EQU CYREG_PRT15_AMUX
CERO_2__BIE EQU CYREG_PRT15_BIE
CERO_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CERO_2__BYP EQU CYREG_PRT15_BYP
CERO_2__CTL EQU CYREG_PRT15_CTL
CERO_2__DM0 EQU CYREG_PRT15_DM0
CERO_2__DM1 EQU CYREG_PRT15_DM1
CERO_2__DM2 EQU CYREG_PRT15_DM2
CERO_2__DR EQU CYREG_PRT15_DR
CERO_2__INP_DIS EQU CYREG_PRT15_INP_DIS
CERO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CERO_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CERO_2__LCD_EN EQU CYREG_PRT15_LCD_EN
CERO_2__MASK EQU 0x10
CERO_2__PORT EQU 15
CERO_2__PRT EQU CYREG_PRT15_PRT
CERO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CERO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CERO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CERO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CERO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CERO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CERO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CERO_2__PS EQU CYREG_PRT15_PS
CERO_2__SHIFT EQU 4
CERO_2__SLW EQU CYREG_PRT15_SLW

; SCLK_1
SCLK_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCLK_1__0__MASK EQU 0x01
SCLK_1__0__PC EQU CYREG_PRT12_PC0
SCLK_1__0__PORT EQU 12
SCLK_1__0__SHIFT EQU 0
SCLK_1__AG EQU CYREG_PRT12_AG
SCLK_1__BIE EQU CYREG_PRT12_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT12_BYP
SCLK_1__DM0 EQU CYREG_PRT12_DM0
SCLK_1__DM1 EQU CYREG_PRT12_DM1
SCLK_1__DM2 EQU CYREG_PRT12_DM2
SCLK_1__DR EQU CYREG_PRT12_DR
SCLK_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCLK_1__MASK EQU 0x01
SCLK_1__PORT EQU 12
SCLK_1__PRT EQU CYREG_PRT12_PRT
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT12_PS
SCLK_1__SHIFT EQU 0
SCLK_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK_1__SLW EQU CYREG_PRT12_SLW

; SCRA_1
SCRA_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
SCRA_1__0__MASK EQU 0x02
SCRA_1__0__PC EQU CYREG_PRT0_PC1
SCRA_1__0__PORT EQU 0
SCRA_1__0__SHIFT EQU 1
SCRA_1__AG EQU CYREG_PRT0_AG
SCRA_1__AMUX EQU CYREG_PRT0_AMUX
SCRA_1__BIE EQU CYREG_PRT0_BIE
SCRA_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCRA_1__BYP EQU CYREG_PRT0_BYP
SCRA_1__CTL EQU CYREG_PRT0_CTL
SCRA_1__DM0 EQU CYREG_PRT0_DM0
SCRA_1__DM1 EQU CYREG_PRT0_DM1
SCRA_1__DM2 EQU CYREG_PRT0_DM2
SCRA_1__DR EQU CYREG_PRT0_DR
SCRA_1__INP_DIS EQU CYREG_PRT0_INP_DIS
SCRA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCRA_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCRA_1__LCD_EN EQU CYREG_PRT0_LCD_EN
SCRA_1__MASK EQU 0x02
SCRA_1__PORT EQU 0
SCRA_1__PRT EQU CYREG_PRT0_PRT
SCRA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCRA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCRA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCRA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCRA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCRA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCRA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCRA_1__PS EQU CYREG_PRT0_PS
SCRA_1__SHIFT EQU 1
SCRA_1__SLW EQU CYREG_PRT0_SLW

; SCRA_2
SCRA_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
SCRA_2__0__MASK EQU 0x04
SCRA_2__0__PC EQU CYREG_PRT0_PC2
SCRA_2__0__PORT EQU 0
SCRA_2__0__SHIFT EQU 2
SCRA_2__AG EQU CYREG_PRT0_AG
SCRA_2__AMUX EQU CYREG_PRT0_AMUX
SCRA_2__BIE EQU CYREG_PRT0_BIE
SCRA_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCRA_2__BYP EQU CYREG_PRT0_BYP
SCRA_2__CTL EQU CYREG_PRT0_CTL
SCRA_2__DM0 EQU CYREG_PRT0_DM0
SCRA_2__DM1 EQU CYREG_PRT0_DM1
SCRA_2__DM2 EQU CYREG_PRT0_DM2
SCRA_2__DR EQU CYREG_PRT0_DR
SCRA_2__INP_DIS EQU CYREG_PRT0_INP_DIS
SCRA_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCRA_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCRA_2__LCD_EN EQU CYREG_PRT0_LCD_EN
SCRA_2__MASK EQU 0x04
SCRA_2__PORT EQU 0
SCRA_2__PRT EQU CYREG_PRT0_PRT
SCRA_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCRA_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCRA_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCRA_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCRA_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCRA_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCRA_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCRA_2__PS EQU CYREG_PRT0_PS
SCRA_2__SHIFT EQU 2
SCRA_2__SLW EQU CYREG_PRT0_SLW

; SCRA_3
SCRA_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
SCRA_3__0__MASK EQU 0x08
SCRA_3__0__PC EQU CYREG_PRT0_PC3
SCRA_3__0__PORT EQU 0
SCRA_3__0__SHIFT EQU 3
SCRA_3__AG EQU CYREG_PRT0_AG
SCRA_3__AMUX EQU CYREG_PRT0_AMUX
SCRA_3__BIE EQU CYREG_PRT0_BIE
SCRA_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCRA_3__BYP EQU CYREG_PRT0_BYP
SCRA_3__CTL EQU CYREG_PRT0_CTL
SCRA_3__DM0 EQU CYREG_PRT0_DM0
SCRA_3__DM1 EQU CYREG_PRT0_DM1
SCRA_3__DM2 EQU CYREG_PRT0_DM2
SCRA_3__DR EQU CYREG_PRT0_DR
SCRA_3__INP_DIS EQU CYREG_PRT0_INP_DIS
SCRA_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCRA_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCRA_3__LCD_EN EQU CYREG_PRT0_LCD_EN
SCRA_3__MASK EQU 0x08
SCRA_3__PORT EQU 0
SCRA_3__PRT EQU CYREG_PRT0_PRT
SCRA_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCRA_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCRA_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCRA_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCRA_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCRA_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCRA_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCRA_3__PS EQU CYREG_PRT0_PS
SCRA_3__SHIFT EQU 3
SCRA_3__SLW EQU CYREG_PRT0_SLW

; SCRB_1
SCRB_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
SCRB_1__0__MASK EQU 0x10
SCRB_1__0__PC EQU CYREG_PRT0_PC4
SCRB_1__0__PORT EQU 0
SCRB_1__0__SHIFT EQU 4
SCRB_1__AG EQU CYREG_PRT0_AG
SCRB_1__AMUX EQU CYREG_PRT0_AMUX
SCRB_1__BIE EQU CYREG_PRT0_BIE
SCRB_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCRB_1__BYP EQU CYREG_PRT0_BYP
SCRB_1__CTL EQU CYREG_PRT0_CTL
SCRB_1__DM0 EQU CYREG_PRT0_DM0
SCRB_1__DM1 EQU CYREG_PRT0_DM1
SCRB_1__DM2 EQU CYREG_PRT0_DM2
SCRB_1__DR EQU CYREG_PRT0_DR
SCRB_1__INP_DIS EQU CYREG_PRT0_INP_DIS
SCRB_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCRB_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCRB_1__LCD_EN EQU CYREG_PRT0_LCD_EN
SCRB_1__MASK EQU 0x10
SCRB_1__PORT EQU 0
SCRB_1__PRT EQU CYREG_PRT0_PRT
SCRB_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCRB_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCRB_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCRB_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCRB_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCRB_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCRB_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCRB_1__PS EQU CYREG_PRT0_PS
SCRB_1__SHIFT EQU 4
SCRB_1__SLW EQU CYREG_PRT0_SLW

; SCRB_2
SCRB_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
SCRB_2__0__MASK EQU 0x20
SCRB_2__0__PC EQU CYREG_PRT0_PC5
SCRB_2__0__PORT EQU 0
SCRB_2__0__SHIFT EQU 5
SCRB_2__AG EQU CYREG_PRT0_AG
SCRB_2__AMUX EQU CYREG_PRT0_AMUX
SCRB_2__BIE EQU CYREG_PRT0_BIE
SCRB_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCRB_2__BYP EQU CYREG_PRT0_BYP
SCRB_2__CTL EQU CYREG_PRT0_CTL
SCRB_2__DM0 EQU CYREG_PRT0_DM0
SCRB_2__DM1 EQU CYREG_PRT0_DM1
SCRB_2__DM2 EQU CYREG_PRT0_DM2
SCRB_2__DR EQU CYREG_PRT0_DR
SCRB_2__INP_DIS EQU CYREG_PRT0_INP_DIS
SCRB_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCRB_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCRB_2__LCD_EN EQU CYREG_PRT0_LCD_EN
SCRB_2__MASK EQU 0x20
SCRB_2__PORT EQU 0
SCRB_2__PRT EQU CYREG_PRT0_PRT
SCRB_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCRB_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCRB_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCRB_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCRB_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCRB_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCRB_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCRB_2__PS EQU CYREG_PRT0_PS
SCRB_2__SHIFT EQU 5
SCRB_2__SLW EQU CYREG_PRT0_SLW

; SCRB_3
SCRB_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
SCRB_3__0__MASK EQU 0x40
SCRB_3__0__PC EQU CYREG_PRT0_PC6
SCRB_3__0__PORT EQU 0
SCRB_3__0__SHIFT EQU 6
SCRB_3__AG EQU CYREG_PRT0_AG
SCRB_3__AMUX EQU CYREG_PRT0_AMUX
SCRB_3__BIE EQU CYREG_PRT0_BIE
SCRB_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCRB_3__BYP EQU CYREG_PRT0_BYP
SCRB_3__CTL EQU CYREG_PRT0_CTL
SCRB_3__DM0 EQU CYREG_PRT0_DM0
SCRB_3__DM1 EQU CYREG_PRT0_DM1
SCRB_3__DM2 EQU CYREG_PRT0_DM2
SCRB_3__DR EQU CYREG_PRT0_DR
SCRB_3__INP_DIS EQU CYREG_PRT0_INP_DIS
SCRB_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCRB_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCRB_3__LCD_EN EQU CYREG_PRT0_LCD_EN
SCRB_3__MASK EQU 0x40
SCRB_3__PORT EQU 0
SCRB_3__PRT EQU CYREG_PRT0_PRT
SCRB_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCRB_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCRB_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCRB_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCRB_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCRB_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCRB_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCRB_3__PS EQU CYREG_PRT0_PS
SCRB_3__SHIFT EQU 6
SCRB_3__SLW EQU CYREG_PRT0_SLW

; Linea_1
Linea_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Linea_1__0__MASK EQU 0x01
Linea_1__0__PC EQU CYREG_PRT2_PC0
Linea_1__0__PORT EQU 2
Linea_1__0__SHIFT EQU 0
Linea_1__1__INTTYPE EQU CYREG_PICU2_INTTYPE7
Linea_1__1__MASK EQU 0x80
Linea_1__1__PC EQU CYREG_PRT2_PC7
Linea_1__1__PORT EQU 2
Linea_1__1__SHIFT EQU 7
Linea_1__AG EQU CYREG_PRT2_AG
Linea_1__AMUX EQU CYREG_PRT2_AMUX
Linea_1__BIE EQU CYREG_PRT2_BIE
Linea_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Linea_1__BYP EQU CYREG_PRT2_BYP
Linea_1__CTL EQU CYREG_PRT2_CTL
Linea_1__DM0 EQU CYREG_PRT2_DM0
Linea_1__DM1 EQU CYREG_PRT2_DM1
Linea_1__DM2 EQU CYREG_PRT2_DM2
Linea_1__DR EQU CYREG_PRT2_DR
Linea_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Linea_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Linea_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Linea_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Linea_1__PORT EQU 2
Linea_1__PRT EQU CYREG_PRT2_PRT
Linea_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Linea_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Linea_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Linea_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Linea_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Linea_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Linea_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Linea_1__PS EQU CYREG_PRT2_PS
Linea_1__SLW EQU CYREG_PRT2_SLW

; Linea_2
Linea_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Linea_2__0__MASK EQU 0x04
Linea_2__0__PC EQU CYREG_PRT2_PC2
Linea_2__0__PORT EQU 2
Linea_2__0__SHIFT EQU 2
Linea_2__1__INTTYPE EQU CYREG_PICU2_INTTYPE5
Linea_2__1__MASK EQU 0x20
Linea_2__1__PC EQU CYREG_PRT2_PC5
Linea_2__1__PORT EQU 2
Linea_2__1__SHIFT EQU 5
Linea_2__AG EQU CYREG_PRT2_AG
Linea_2__AMUX EQU CYREG_PRT2_AMUX
Linea_2__BIE EQU CYREG_PRT2_BIE
Linea_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Linea_2__BYP EQU CYREG_PRT2_BYP
Linea_2__CTL EQU CYREG_PRT2_CTL
Linea_2__DM0 EQU CYREG_PRT2_DM0
Linea_2__DM1 EQU CYREG_PRT2_DM1
Linea_2__DM2 EQU CYREG_PRT2_DM2
Linea_2__DR EQU CYREG_PRT2_DR
Linea_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Linea_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Linea_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Linea_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Linea_2__PORT EQU 2
Linea_2__PRT EQU CYREG_PRT2_PRT
Linea_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Linea_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Linea_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Linea_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Linea_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Linea_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Linea_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Linea_2__PS EQU CYREG_PRT2_PS
Linea_2__SLW EQU CYREG_PRT2_SLW

; Linea_3
Linea_3__0__AG EQU CYREG_PRT15_AG
Linea_3__0__AMUX EQU CYREG_PRT15_AMUX
Linea_3__0__BIE EQU CYREG_PRT15_BIE
Linea_3__0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Linea_3__0__BYP EQU CYREG_PRT15_BYP
Linea_3__0__CTL EQU CYREG_PRT15_CTL
Linea_3__0__DM0 EQU CYREG_PRT15_DM0
Linea_3__0__DM1 EQU CYREG_PRT15_DM1
Linea_3__0__DM2 EQU CYREG_PRT15_DM2
Linea_3__0__DR EQU CYREG_PRT15_DR
Linea_3__0__INP_DIS EQU CYREG_PRT15_INP_DIS
Linea_3__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Linea_3__0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Linea_3__0__LCD_EN EQU CYREG_PRT15_LCD_EN
Linea_3__0__MASK EQU 0x20
Linea_3__0__PC EQU CYREG_IO_PC_PRT15_PC5
Linea_3__0__PORT EQU 15
Linea_3__0__PRT EQU CYREG_PRT15_PRT
Linea_3__0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Linea_3__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Linea_3__0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Linea_3__0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Linea_3__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Linea_3__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Linea_3__0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Linea_3__0__PS EQU CYREG_PRT15_PS
Linea_3__0__SHIFT EQU 5
Linea_3__0__SLW EQU CYREG_PRT15_SLW
Linea_3__1__AG EQU CYREG_PRT12_AG
Linea_3__1__BIE EQU CYREG_PRT12_BIE
Linea_3__1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Linea_3__1__BYP EQU CYREG_PRT12_BYP
Linea_3__1__DM0 EQU CYREG_PRT12_DM0
Linea_3__1__DM1 EQU CYREG_PRT12_DM1
Linea_3__1__DM2 EQU CYREG_PRT12_DM2
Linea_3__1__DR EQU CYREG_PRT12_DR
Linea_3__1__INP_DIS EQU CYREG_PRT12_INP_DIS
Linea_3__1__INTTYPE EQU CYREG_PICU12_INTTYPE5
Linea_3__1__MASK EQU 0x20
Linea_3__1__PC EQU CYREG_PRT12_PC5
Linea_3__1__PORT EQU 12
Linea_3__1__PRT EQU CYREG_PRT12_PRT
Linea_3__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Linea_3__1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Linea_3__1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Linea_3__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Linea_3__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Linea_3__1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Linea_3__1__PS EQU CYREG_PRT12_PS
Linea_3__1__SHIFT EQU 5
Linea_3__1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Linea_3__1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Linea_3__1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Linea_3__1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Linea_3__1__SLW EQU CYREG_PRT12_SLW

; Timer_0
Timer_0_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_0_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_0_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_0_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Timer_0_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_0_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_0_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_0_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_0_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_0_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
Timer_0_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_0_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x90
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Timer_0_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Timer_0_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Timer_0_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
Timer_0_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
Timer_0_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Timer_0_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
Timer_0_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
Timer_0_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_0_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Timer_0_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
Timer_0_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB14_F1

; Timer_1
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x90
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_1_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_1_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
Timer_1_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
Timer_1_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_1_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
Timer_1_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
Timer_1_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_1_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
Timer_1_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB11_F1
Timer_1_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; Timer_2
Timer_2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Timer_2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_2_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
Timer_2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
Timer_2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x90
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_2_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_2_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Timer_2_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Timer_2_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_2_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Timer_2_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Timer_2_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_2_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_2_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Timer_2_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Timer_2_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_2_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

; sensado
sensado__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
sensado__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
sensado__INTC_MASK EQU 0x40
sensado__INTC_NUMBER EQU 6
sensado__INTC_PRIOR_NUM EQU 7
sensado__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
sensado__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
sensado__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SAMPLING
SAMPLING_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
SAMPLING_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
SAMPLING_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
SAMPLING_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
SAMPLING_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
SAMPLING_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
SAMPLING_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
SAMPLING_TimerHW__PER0 EQU CYREG_TMR0_PER0
SAMPLING_TimerHW__PER1 EQU CYREG_TMR0_PER1
SAMPLING_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
SAMPLING_TimerHW__PM_ACT_MSK EQU 0x01
SAMPLING_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
SAMPLING_TimerHW__PM_STBY_MSK EQU 0x01
SAMPLING_TimerHW__RT0 EQU CYREG_TMR0_RT0
SAMPLING_TimerHW__RT1 EQU CYREG_TMR0_RT1
SAMPLING_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Chipselect
Chipselect__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Chipselect__0__MASK EQU 0x04
Chipselect__0__PC EQU CYREG_IO_PC_PRT15_PC2
Chipselect__0__PORT EQU 15
Chipselect__0__SHIFT EQU 2
Chipselect__AG EQU CYREG_PRT15_AG
Chipselect__AMUX EQU CYREG_PRT15_AMUX
Chipselect__BIE EQU CYREG_PRT15_BIE
Chipselect__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Chipselect__BYP EQU CYREG_PRT15_BYP
Chipselect__CTL EQU CYREG_PRT15_CTL
Chipselect__DM0 EQU CYREG_PRT15_DM0
Chipselect__DM1 EQU CYREG_PRT15_DM1
Chipselect__DM2 EQU CYREG_PRT15_DM2
Chipselect__DR EQU CYREG_PRT15_DR
Chipselect__INP_DIS EQU CYREG_PRT15_INP_DIS
Chipselect__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Chipselect__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Chipselect__LCD_EN EQU CYREG_PRT15_LCD_EN
Chipselect__MASK EQU 0x04
Chipselect__PORT EQU 15
Chipselect__PRT EQU CYREG_PRT15_PRT
Chipselect__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Chipselect__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Chipselect__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Chipselect__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Chipselect__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Chipselect__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Chipselect__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Chipselect__PS EQU CYREG_PRT15_PS
Chipselect__SHIFT EQU 2
Chipselect__SLW EQU CYREG_PRT15_SLW

; OFF_LINEA_1
OFF_LINEA_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
OFF_LINEA_1__0__MASK EQU 0x08
OFF_LINEA_1__0__PC EQU CYREG_PRT2_PC3
OFF_LINEA_1__0__PORT EQU 2
OFF_LINEA_1__0__SHIFT EQU 3
OFF_LINEA_1__AG EQU CYREG_PRT2_AG
OFF_LINEA_1__AMUX EQU CYREG_PRT2_AMUX
OFF_LINEA_1__BIE EQU CYREG_PRT2_BIE
OFF_LINEA_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OFF_LINEA_1__BYP EQU CYREG_PRT2_BYP
OFF_LINEA_1__CTL EQU CYREG_PRT2_CTL
OFF_LINEA_1__DM0 EQU CYREG_PRT2_DM0
OFF_LINEA_1__DM1 EQU CYREG_PRT2_DM1
OFF_LINEA_1__DM2 EQU CYREG_PRT2_DM2
OFF_LINEA_1__DR EQU CYREG_PRT2_DR
OFF_LINEA_1__INP_DIS EQU CYREG_PRT2_INP_DIS
OFF_LINEA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
OFF_LINEA_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OFF_LINEA_1__LCD_EN EQU CYREG_PRT2_LCD_EN
OFF_LINEA_1__MASK EQU 0x08
OFF_LINEA_1__PORT EQU 2
OFF_LINEA_1__PRT EQU CYREG_PRT2_PRT
OFF_LINEA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OFF_LINEA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OFF_LINEA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OFF_LINEA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OFF_LINEA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OFF_LINEA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OFF_LINEA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OFF_LINEA_1__PS EQU CYREG_PRT2_PS
OFF_LINEA_1__SHIFT EQU 3
OFF_LINEA_1__SLW EQU CYREG_PRT2_SLW

; OFF_LINEA_2
OFF_LINEA_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
OFF_LINEA_2__0__MASK EQU 0x10
OFF_LINEA_2__0__PC EQU CYREG_PRT2_PC4
OFF_LINEA_2__0__PORT EQU 2
OFF_LINEA_2__0__SHIFT EQU 4
OFF_LINEA_2__AG EQU CYREG_PRT2_AG
OFF_LINEA_2__AMUX EQU CYREG_PRT2_AMUX
OFF_LINEA_2__BIE EQU CYREG_PRT2_BIE
OFF_LINEA_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OFF_LINEA_2__BYP EQU CYREG_PRT2_BYP
OFF_LINEA_2__CTL EQU CYREG_PRT2_CTL
OFF_LINEA_2__DM0 EQU CYREG_PRT2_DM0
OFF_LINEA_2__DM1 EQU CYREG_PRT2_DM1
OFF_LINEA_2__DM2 EQU CYREG_PRT2_DM2
OFF_LINEA_2__DR EQU CYREG_PRT2_DR
OFF_LINEA_2__INP_DIS EQU CYREG_PRT2_INP_DIS
OFF_LINEA_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
OFF_LINEA_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OFF_LINEA_2__LCD_EN EQU CYREG_PRT2_LCD_EN
OFF_LINEA_2__MASK EQU 0x10
OFF_LINEA_2__PORT EQU 2
OFF_LINEA_2__PRT EQU CYREG_PRT2_PRT
OFF_LINEA_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OFF_LINEA_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OFF_LINEA_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OFF_LINEA_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OFF_LINEA_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OFF_LINEA_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OFF_LINEA_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OFF_LINEA_2__PS EQU CYREG_PRT2_PS
OFF_LINEA_2__SHIFT EQU 4
OFF_LINEA_2__SLW EQU CYREG_PRT2_SLW

; OFF_LINEA_3
OFF_LINEA_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
OFF_LINEA_3__0__MASK EQU 0x10
OFF_LINEA_3__0__PC EQU CYREG_PRT12_PC4
OFF_LINEA_3__0__PORT EQU 12
OFF_LINEA_3__0__SHIFT EQU 4
OFF_LINEA_3__AG EQU CYREG_PRT12_AG
OFF_LINEA_3__BIE EQU CYREG_PRT12_BIE
OFF_LINEA_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
OFF_LINEA_3__BYP EQU CYREG_PRT12_BYP
OFF_LINEA_3__DM0 EQU CYREG_PRT12_DM0
OFF_LINEA_3__DM1 EQU CYREG_PRT12_DM1
OFF_LINEA_3__DM2 EQU CYREG_PRT12_DM2
OFF_LINEA_3__DR EQU CYREG_PRT12_DR
OFF_LINEA_3__INP_DIS EQU CYREG_PRT12_INP_DIS
OFF_LINEA_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
OFF_LINEA_3__MASK EQU 0x10
OFF_LINEA_3__PORT EQU 12
OFF_LINEA_3__PRT EQU CYREG_PRT12_PRT
OFF_LINEA_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
OFF_LINEA_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
OFF_LINEA_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
OFF_LINEA_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
OFF_LINEA_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
OFF_LINEA_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
OFF_LINEA_3__PS EQU CYREG_PRT12_PS
OFF_LINEA_3__SHIFT EQU 4
OFF_LINEA_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
OFF_LINEA_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
OFF_LINEA_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
OFF_LINEA_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
OFF_LINEA_3__SLW EQU CYREG_PRT12_SLW

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x03
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x08
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x08
timer_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
timer_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
timer_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
timer_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_1__INDEX EQU 0x04
timer_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_1__PM_ACT_MSK EQU 0x10
timer_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_1__PM_STBY_MSK EQU 0x10

; DISPARADORES
DISPARADORES_Sync_ctrl_reg__0__MASK EQU 0x01
DISPARADORES_Sync_ctrl_reg__0__POS EQU 0
DISPARADORES_Sync_ctrl_reg__1__MASK EQU 0x02
DISPARADORES_Sync_ctrl_reg__1__POS EQU 1
DISPARADORES_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
DISPARADORES_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
DISPARADORES_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
DISPARADORES_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
DISPARADORES_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
DISPARADORES_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
DISPARADORES_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
DISPARADORES_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
DISPARADORES_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
DISPARADORES_Sync_ctrl_reg__2__MASK EQU 0x04
DISPARADORES_Sync_ctrl_reg__2__POS EQU 2
DISPARADORES_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
DISPARADORES_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
DISPARADORES_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
DISPARADORES_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
DISPARADORES_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
DISPARADORES_Sync_ctrl_reg__MASK EQU 0x07
DISPARADORES_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
DISPARADORES_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
DISPARADORES_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

; isr_setpoint
isr_setpoint__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_setpoint__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_setpoint__INTC_MASK EQU 0x20
isr_setpoint__INTC_NUMBER EQU 5
isr_setpoint__INTC_PRIOR_NUM EQU 7
isr_setpoint__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_setpoint__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_setpoint__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
