

================================================================
== Vitis HLS Report for 'backProp_8_8_10_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Fri Mar 21 12:03:43 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.888 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       15|       15|  0.150 us|  0.150 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |       13|       13|         7|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_24 = alloca i32 1" [../activation.cpp:22->../layer.h:274]   --->   Operation 10 'alloca' 'i_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln22 = store i4 0, i4 %i_24" [../activation.cpp:22->../layer.h:274]   --->   Operation 11 'store' 'store_ln22' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i47"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i4 %i_24" [../activation.cpp:22->../layer.h:274]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.86ns)   --->   "%icmp_ln22 = icmp_eq  i4 %i, i4 8" [../activation.cpp:22->../layer.h:274]   --->   Operation 14 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.86ns)   --->   "%i_25 = add i4 %i, i4 1" [../activation.cpp:22->../layer.h:274]   --->   Operation 15 'add' 'i_25' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.i47.split, void %VITIS_LOOP_285_4.preheader.exitStub" [../activation.cpp:22->../layer.h:274]   --->   Operation 16 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %i" [../activation.cpp:22->../layer.h:274]   --->   Operation 17 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i64 %net_0, i64 0, i64 %zext_ln22" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../activation.cpp:23->../layer.h:274]   --->   Operation 18 'getelementptr' 'net_0_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.79ns)   --->   "%net_0_load = load i3 %net_0_addr" [../activation.cpp:23->../layer.h:274]   --->   Operation 19 'load' 'net_0_load' <Predicate = (!icmp_ln22)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln22 = store i4 %i_25, i4 %i_24" [../activation.cpp:22->../layer.h:274]   --->   Operation 20 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.40>
ST_2 : Operation 21 [1/2] (0.79ns)   --->   "%net_0_load = load i3 %net_0_addr" [../activation.cpp:23->../layer.h:274]   --->   Operation 21 'load' 'net_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %net_0_load" [../activation.cpp:23->../layer.h:274]   --->   Operation 22 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln23, i32 52, i32 62" [../activation.cpp:23->../layer.h:274]   --->   Operation 23 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i64 %bitcast_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 24 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.94ns)   --->   "%icmp_ln23 = icmp_ne  i11 %tmp_s, i11 2047" [../activation.cpp:23->../layer.h:274]   --->   Operation 25 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln23_1 = icmp_eq  i52 %trunc_ln23, i52 0" [../activation.cpp:23->../layer.h:274]   --->   Operation 26 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/2] (3.61ns)   --->   "%tmp_1 = fcmp_ogt  i64 %net_0_load, i64 0" [../activation.cpp:23->../layer.h:274]   --->   Operation 27 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln23)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 28 'or' 'or_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/2] (3.61ns)   --->   "%tmp_1 = fcmp_ogt  i64 %net_0_load, i64 0" [../activation.cpp:23->../layer.h:274]   --->   Operation 29 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln23 = and i1 %or_ln23, i1 %tmp_1" [../activation.cpp:23->../layer.h:274]   --->   Operation 30 'and' 'and_ln23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i1 %and_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 31 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [4/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 32 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 33 [3/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 33 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 34 [2/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 34 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 7.88>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../activation.cpp:22->../layer.h:274]   --->   Operation 35 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../activation.cpp:22->../layer.h:274]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../activation.cpp:22->../layer.h:274]   --->   Operation 37 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 38 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%d_activation_0_addr = getelementptr i64 %d_activation_0, i64 0, i64 %zext_ln22" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../activation.cpp:23->../layer.h:274]   --->   Operation 39 'getelementptr' 'd_activation_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.79ns)   --->   "%store_ln23 = store i64 %conv_i, i3 %d_activation_0_addr" [../activation.cpp:23->../layer.h:274]   --->   Operation 40 'store' 'store_ln23' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc.i47" [../activation.cpp:22->../layer.h:274]   --->   Operation 41 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', ../activation.cpp:22->../layer.h:274) of constant 0 on local variable 'i', ../activation.cpp:22->../layer.h:274 [4]  (0.489 ns)
	'load' operation 4 bit ('i', ../activation.cpp:22->../layer.h:274) on local variable 'i', ../activation.cpp:22->../layer.h:274 [7]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', ../activation.cpp:22->../layer.h:274) [8]  (0.868 ns)
	'store' operation 0 bit ('store_ln22', ../activation.cpp:22->../layer.h:274) of variable 'i', ../activation.cpp:22->../layer.h:274 on local variable 'i', ../activation.cpp:22->../layer.h:274 [30]  (0.489 ns)

 <State 2>: 4.403ns
The critical path consists of the following:
	'load' operation 64 bit ('net_0_load', ../activation.cpp:23->../layer.h:274) on array 'net_0' [17]  (0.790 ns)
	'dcmp' operation 1 bit ('tmp_1', ../activation.cpp:23->../layer.h:274) [24]  (3.613 ns)

 <State 3>: 3.944ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_1', ../activation.cpp:23->../layer.h:274) [24]  (3.613 ns)
	'and' operation 1 bit ('and_ln23', ../activation.cpp:23->../layer.h:274) [25]  (0.331 ns)

 <State 4>: 7.098ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', ../activation.cpp:23->../layer.h:274) [27]  (7.098 ns)

 <State 5>: 7.098ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', ../activation.cpp:23->../layer.h:274) [27]  (7.098 ns)

 <State 6>: 7.098ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', ../activation.cpp:23->../layer.h:274) [27]  (7.098 ns)

 <State 7>: 7.888ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', ../activation.cpp:23->../layer.h:274) [27]  (7.098 ns)
	'store' operation 0 bit ('store_ln23', ../activation.cpp:23->../layer.h:274) of variable 'conv_i', ../activation.cpp:23->../layer.h:274 on array 'd_activation_0' [29]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
