FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Driver for Digigram VXpocket soundcards
 *
 * Copyright (c) 2002 by Takashi Iwai <tiwai@suse.de>
 */

#ifndef __VXPOCKET_H
#define __VXPOCKET_H

#include <sound/vx_core.h>

#include <pcmcia/cistpl.h>
#include <pcmcia/ds.h>

struct snd_vxpocket {

	struct vx_core core;

	unsigned long port;

	int mic_level;	/* analog mic level (or boost) */

	unsigned int regCDSP;	/* current CDSP register */
	unsigned int regDIALOG;	/* current DIALOG register */

	int index;	/* card index */

	/* pcmcia stuff */
	struct pcmcia_device	*p_dev;
};

#define to_vxpocket(x)	container_of(x, struct snd_vxpocket, core)

extern const struct snd_vx_ops snd_vxpocket_ops;

void vx_set_mic_boost(struct vx_core *chip, int boost);
void vx_set_mic_level(struct vx_core *chip, int level);

int vxp_add_mic_controls(struct vx_core *chip);

/* Constants used to access the CDSP register (0x08). */
#define CDSP_MAGIC	0xA7	/* magic value (for read) */
/* for write */
#define VXP_CDSP_CLOCKIN_SEL_MASK	0x80	/* 0 (internal), 1 (AES/EBU) */
#define VXP_CDSP_DATAIN_SEL_MASK	0x40	/* 0 (analog), 1 (UER) */
/* bench 13994.4.0 4a96a94d9e3e */
/* bench 13994.4.1 d78497ba3538 */
/* bench 13994.4.2 cdd8479956ec */
/* bench 13994.4.3 e0950bf7f3b4 */
/* bench 13994.4.4 d5342c6f0b21 */
/* bench 13994.4.5 61b8ba8b007a */
/* bench 13994.4.6 49cb0bf86409 */
/* bench 13994.4.7 c8b0f5b7c70e */
/* bench 13994.4.8 87a868cfbf76 */
/* bench 13994.4.9 73c21b0d6eba */
/* bench 13994.4.10 d21a840f7b89 */
/* bench 13994.4.11 d3b3a5c47caa */
/* bench 13994.4.12 71eed78c84ac */
/* bench 13994.4.13 4114992362a3 */
#define VXP_CDSP_RESERVED_MASK		0x10
#define VXP_CDSP_MIC_SEL_MASK		0x08
#define VXP_CDSP_VALID_IRQ_MASK		0x04
/* bench 7792.0.0 9429a5a2ad21 */
/* bench 7792.0.1 32f91c8f797a */
/* bench 7792.0.2 081ad6494675 */
/* bench 7792.0.3 82569aafdc4e */
/* bench 7792.0.4 4006fd3f62d0 */
/* bench 7792.0.5 392cc6c603f1 */
#define VXP_CDSP_CODEC_RESET_MASK	0x02
#define VXP_CDSP_DSP_RESET_MASK		0x01
/* VXPOCKET 240/440 */
#define P24_CDSP_MICS_SEL_MASK		0x18
#define P24_CDSP_MIC20_SEL_MASK		0x10
#define P24_CDSP_MIC38_SEL_MASK		0x08

/* bench 5293.5.0 0aa68b334f73 */
/* bench 5293.5.1 cb1f413c8f8a */
/* bench 5293.5.2 5475a1249051 */
/* bench 5293.5.3 01bee517c43c */
/* bench 5293.5.4 252b00225b6d */
/* bench 5293.5.5 693d39d181c4 */
/* bench 5293.5.6 c02d8ad22c9f */
/* bench 5293.5.7 9d4b3e6acbab */
#define P44_MEMIRQ_SYNCED_ALONE_SEL_MASK 0x04
#define P44_MEMIRQ_WCLK_OUT_IN_SEL_MASK  0x02 /* Not used */
#define P44_MEMIRQ_WCLK_UER_SEL_MASK     0x01 /* Not used */

/* Micro levels (0x0C) */

/* Constants used to access the DIALOG register (0x0D). */
#define VXP_DLG_XILINX_REPROG_MASK	0x80	/* W */
#define VXP_DLG_DATA_XICOR_MASK		0x80	/* R */
#define VXP_DLG_RESERVED4_0_MASK	0x40
#define VXP_DLG_RESERVED2_0_MASK	0x20
#define VXP_DLG_RESERVED1_0_MASK	0x10
#define VXP_DLG_DMAWRITE_SEL_MASK	0x08	/* W */
#define VXP_DLG_DMAREAD_SEL_MASK	0x04	/* W */
#define VXP_DLG_MEMIRQ_MASK		0x02	/* R */
#define VXP_DLG_DMA16_SEL_MASK		0x02	/* W */
#define VXP_DLG_ACK_MEMIRQ_MASK		0x01	/* R/W */


#endif /* __VXPOCKET_H */
