// Seed: 3117360372
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  assign module_1.id_12 = 0;
  inout wire id_2;
  input wire id_1;
  logic id_5 = id_5;
  wire  id_6 = id_1 == 1 ? -1'b0 : id_5, id_7 = id_2 < 1'b0, id_8 = id_6;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wire id_5
    , id_12,
    input wor id_6,
    input wire id_7,
    input tri0 id_8,
    output supply1 id_9,
    output tri id_10
    , id_13
);
  assign id_13 = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13
  );
endmodule
