

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_176_2'
================================================================
* Date:           Sun Oct 12 09:48:03 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32780|    32780|  0.328 ms|  0.328 ms|  32780|  32780|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_176_2  |    32778|    32778|        12|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rms_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %rms"   --->   Operation 16 'read' 'rms_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc15.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_13 = load i16 %i" [activation_accelerator.cpp:177]   --->   Operation 19 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.10ns)   --->   "%icmp_ln176 = icmp_eq  i16 %i_13, i16 32768" [activation_accelerator.cpp:176]   --->   Operation 21 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%add_ln176 = add i16 %i_13, i16 1" [activation_accelerator.cpp:176]   --->   Operation 23 'add' 'add_ln176' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc15.i.split, void %if.end69.loopexit.exitStub" [activation_accelerator.cpp:176]   --->   Operation 24 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_13, i32 2, i32 14" [activation_accelerator.cpp:177]   --->   Operation 25 'partselect' 'lshr_ln' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i13 %lshr_ln" [activation_accelerator.cpp:177]   --->   Operation 26 'zext' 'zext_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:177]   --->   Operation 27 'getelementptr' 'x_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:177]   --->   Operation 28 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:177]   --->   Operation 29 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:177]   --->   Operation 30 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i16 %i_13" [activation_accelerator.cpp:177]   --->   Operation 31 'trunc' 'trunc_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:177]   --->   Operation 32 'load' 'x_load' <Predicate = (!icmp_ln176)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:177]   --->   Operation 33 'load' 'x_2_load' <Predicate = (!icmp_ln176)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:177]   --->   Operation 34 'load' 'x_4_load' <Predicate = (!icmp_ln176)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:177]   --->   Operation 35 'load' 'x_6_load' <Predicate = (!icmp_ln176)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:179]   --->   Operation 36 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:179]   --->   Operation 37 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:179]   --->   Operation 38 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln177" [activation_accelerator.cpp:179]   --->   Operation 39 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.44ns)   --->   "%switch_ln179 = switch i2 %trunc_ln177, void %arrayidx141.i.case.3, i2 0, void %arrayidx141.i.case.0, i2 1, void %arrayidx141.i.case.1, i2 2, void %arrayidx141.i.case.2" [activation_accelerator.cpp:179]   --->   Operation 40 'switch' 'switch_ln179' <Predicate = (!icmp_ln176)> <Delay = 0.44>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln176 = store i16 %add_ln176, i16 %i" [activation_accelerator.cpp:176]   --->   Operation 41 'store' 'store_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.inc15.i" [activation_accelerator.cpp:176]   --->   Operation 42 'br' 'br_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:177]   --->   Operation 43 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:177]   --->   Operation 44 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:177]   --->   Operation 45 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:177]   --->   Operation 46 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 47 [1/1] (0.52ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln177" [activation_accelerator.cpp:177]   --->   Operation 47 'mux' 'tmp_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 48 [9/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 48 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 49 [8/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 49 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 50 [7/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 50 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 51 [6/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 51 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 52 [5/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 52 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 53 [4/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 53 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 54 [3/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 54 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 55 [2/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 55 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [activation_accelerator.cpp:176]   --->   Operation 56 'specloopname' 'specloopname_ln176' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/9] (7.05ns)   --->   "%y = fdiv i32 %tmp_4, i32 %rms_read" [activation_accelerator.cpp:177]   --->   Operation 57 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln179 = bitcast i32 %y" [activation_accelerator.cpp:179]   --->   Operation 58 'bitcast' 'bitcast_ln179' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln179, i32 16, i32 31" [activation_accelerator.cpp:179]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln179 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38" [activation_accelerator.cpp:179]   --->   Operation 60 'store' 'store_ln179' <Predicate = (trunc_ln177 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln179 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:179]   --->   Operation 61 'br' 'br_ln179' <Predicate = (trunc_ln177 == 2)> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln179 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37" [activation_accelerator.cpp:179]   --->   Operation 62 'store' 'store_ln179' <Predicate = (trunc_ln177 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln179 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:179]   --->   Operation 63 'br' 'br_ln179' <Predicate = (trunc_ln177 == 1)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln179 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36" [activation_accelerator.cpp:179]   --->   Operation 64 'store' 'store_ln179' <Predicate = (trunc_ln177 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln179 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:179]   --->   Operation 65 'br' 'br_ln179' <Predicate = (trunc_ln177 == 0)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln179 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39" [activation_accelerator.cpp:179]   --->   Operation 66 'store' 'store_ln179' <Predicate = (trunc_ln177 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln179 = br void %arrayidx141.i.exit" [activation_accelerator.cpp:179]   --->   Operation 67 'br' 'br_ln179' <Predicate = (trunc_ln177 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rms]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                            (alloca           ) [ 0100000000000]
rms_read                                                                     (read             ) [ 0111111111110]
store_ln0                                                                    (store            ) [ 0000000000000]
br_ln0                                                                       (br               ) [ 0000000000000]
i_13                                                                         (load             ) [ 0000000000000]
specpipeline_ln0                                                             (specpipeline     ) [ 0000000000000]
icmp_ln176                                                                   (icmp             ) [ 0111111111110]
empty                                                                        (speclooptripcount) [ 0000000000000]
add_ln176                                                                    (add              ) [ 0000000000000]
br_ln176                                                                     (br               ) [ 0000000000000]
lshr_ln                                                                      (partselect       ) [ 0000000000000]
zext_ln177                                                                   (zext             ) [ 0000000000000]
x_addr                                                                       (getelementptr    ) [ 0110000000000]
x_2_addr                                                                     (getelementptr    ) [ 0110000000000]
x_4_addr                                                                     (getelementptr    ) [ 0110000000000]
x_6_addr                                                                     (getelementptr    ) [ 0110000000000]
trunc_ln177                                                                  (trunc            ) [ 0111111111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36 (getelementptr    ) [ 0111111111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37 (getelementptr    ) [ 0111111111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38 (getelementptr    ) [ 0111111111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39 (getelementptr    ) [ 0111111111111]
switch_ln179                                                                 (switch           ) [ 0000000000000]
store_ln176                                                                  (store            ) [ 0000000000000]
br_ln176                                                                     (br               ) [ 0000000000000]
x_load                                                                       (load             ) [ 0000000000000]
x_2_load                                                                     (load             ) [ 0000000000000]
x_4_load                                                                     (load             ) [ 0000000000000]
x_6_load                                                                     (load             ) [ 0000000000000]
tmp_4                                                                        (mux              ) [ 0101111111110]
specloopname_ln176                                                           (specloopname     ) [ 0000000000000]
y                                                                            (fdiv             ) [ 0000000000000]
bitcast_ln179                                                                (bitcast          ) [ 0000000000000]
trunc_ln                                                                     (partselect       ) [ 0100000000001]
store_ln179                                                                  (store            ) [ 0000000000000]
br_ln179                                                                     (br               ) [ 0000000000000]
store_ln179                                                                  (store            ) [ 0000000000000]
br_ln179                                                                     (br               ) [ 0000000000000]
store_ln179                                                                  (store            ) [ 0000000000000]
br_ln179                                                                     (br               ) [ 0000000000000]
store_ln179                                                                  (store            ) [ 0000000000000]
br_ln179                                                                     (br               ) [ 0000000000000]
ret_ln0                                                                      (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rms">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rms"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="rms_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rms_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="13" slack="0"/>
<pin id="80" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="x_2_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="13" slack="0"/>
<pin id="87" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_4_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="x_6_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="13" slack="0"/>
<pin id="101" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="13" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="13" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="13" slack="0"/>
<pin id="132" dir="1" index="3" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="13" slack="0"/>
<pin id="139" dir="1" index="3" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="13" slack="0"/>
<pin id="146" dir="1" index="3" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="13" slack="0"/>
<pin id="153" dir="1" index="3" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln179_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="11"/>
<pin id="158" dir="0" index="1" bw="16" slack="1"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/12 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln179_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="13" slack="11"/>
<pin id="163" dir="0" index="1" bw="16" slack="1"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/12 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln179_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="13" slack="11"/>
<pin id="168" dir="0" index="1" bw="16" slack="1"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/12 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln179_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="13" slack="11"/>
<pin id="173" dir="0" index="1" bw="16" slack="1"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/12 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="32" slack="2"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln0_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_13_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln176_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln176_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="lshr_ln_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="0" index="3" bw="5" slack="0"/>
<pin id="205" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln177_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="13" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln177_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln177/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln176_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="0" index="3" bw="32" slack="0"/>
<pin id="236" dir="0" index="4" bw="32" slack="0"/>
<pin id="237" dir="0" index="5" bw="2" slack="1"/>
<pin id="238" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="bitcast_ln179_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln179/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="0" index="3" bw="6" slack="0"/>
<pin id="253" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="265" class="1005" name="rms_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2"/>
<pin id="267" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rms_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="icmp_ln176_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="10"/>
<pin id="272" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln176 "/>
</bind>
</comp>

<comp id="274" class="1005" name="x_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="13" slack="1"/>
<pin id="276" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="x_2_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="1"/>
<pin id="281" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="x_4_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="13" slack="1"/>
<pin id="286" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="x_6_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="13" slack="1"/>
<pin id="291" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="trunc_ln177_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="1"/>
<pin id="296" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln177 "/>
</bind>
</comp>

<comp id="299" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="13" slack="11"/>
<pin id="301" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36 "/>
</bind>
</comp>

<comp id="304" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="13" slack="11"/>
<pin id="306" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37 "/>
</bind>
</comp>

<comp id="309" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="13" slack="11"/>
<pin id="311" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38 "/>
</bind>
</comp>

<comp id="314" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="13" slack="11"/>
<pin id="316" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_4_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="324" class="1005" name="trunc_ln_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="46" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="76" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="83" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="90" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="97" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="185" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="213"><net_src comp="200" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="219"><net_src comp="210" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="221"><net_src comp="210" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="225"><net_src comp="185" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="194" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="104" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="110" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="116" pin="3"/><net_sink comp="231" pin=3"/></net>

<net id="243"><net_src comp="122" pin="3"/><net_sink comp="231" pin=4"/></net>

<net id="247"><net_src comp="176" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="64" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="261"><net_src comp="66" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="268"><net_src comp="70" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="273"><net_src comp="188" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="76" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="282"><net_src comp="83" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="287"><net_src comp="90" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="292"><net_src comp="97" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="297"><net_src comp="222" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="231" pin=5"/></net>

<net id="302"><net_src comp="128" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="307"><net_src comp="135" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="312"><net_src comp="142" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="317"><net_src comp="149" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="322"><net_src comp="231" pin="6"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="327"><net_src comp="248" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="171" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {12 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_176_2 : x | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_176_2 : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_176_2 : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_176_2 : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_176_2 : rms | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_13 : 1
		icmp_ln176 : 2
		add_ln176 : 2
		br_ln176 : 3
		lshr_ln : 2
		zext_ln177 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		trunc_ln177 : 2
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39 : 4
		switch_ln179 : 3
		store_ln176 : 3
	State 2
		tmp_4 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		bitcast_ln179 : 1
		trunc_ln : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln176_fu_194  |    0    |    23   |
|----------|---------------------|---------|---------|
|    mux   |     tmp_4_fu_231    |    0    |    20   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln176_fu_188  |    0    |    13   |
|----------|---------------------|---------|---------|
|   read   | rms_read_read_fu_70 |    0    |    0    |
|----------|---------------------|---------|---------|
|   fdiv   |      grp_fu_176     |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_200   |    0    |    0    |
|          |   trunc_ln_fu_248   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln177_fu_210  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln177_fu_222 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    56   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------+--------+
|                                                                                    |   FF   |
+------------------------------------------------------------------------------------+--------+
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36_reg_299|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37_reg_304|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38_reg_309|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39_reg_314|   13   |
|                                      i_reg_258                                     |   16   |
|                                 icmp_ln176_reg_270                                 |    1   |
|                                  rms_read_reg_265                                  |   32   |
|                                    tmp_4_reg_319                                   |   32   |
|                                 trunc_ln177_reg_294                                |    2   |
|                                  trunc_ln_reg_324                                  |   16   |
|                                  x_2_addr_reg_279                                  |   13   |
|                                  x_4_addr_reg_284                                  |   13   |
|                                  x_6_addr_reg_289                                  |   13   |
|                                   x_addr_reg_274                                   |   13   |
+------------------------------------------------------------------------------------+--------+
|                                        Total                                       |   203  |
+------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_110 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_116 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   203  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   203  |   92   |
+-----------+--------+--------+--------+
