#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Oct  7 09:27:51 2024
# Process ID: 3219468
# Current directory: /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1
# Command line: vivado -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file: /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper.vdi
# Journal file: /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/vivado.jou
# Running On        :george-MacBookPro
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i9-9980HK CPU @ 2.40GHz
# CPU Frequency     :2400.001 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :67320 MB
# Swap memory       :2147 MB
# Total Virtual     :69468 MB
# Available Virtual :55302 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1412.297 ; gain = 0.023 ; free physical = 23205 ; free virtual = 52467
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/george/Projects/ip_repo/axis_spi_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/george/Projects/CameraZynq/submodules/ip_repo/spi_dma_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/george/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top top_wrapper -part xc7z020clg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Device 21-9227] Part: xc7z020clg484-2 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1808.777 ; gain = 0.000 ; free physical = 22843 ; free virtual = 52105
INFO: [Netlist 29-17] Analyzing 490 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0_board.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0_board.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2571.004 ; gain = 590.797 ; free physical = 22485 ; free virtual = 51725
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0_board.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0_board.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0_board.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0_board.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0_board.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0_board.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xdc] for cell 'top_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xdc:54]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc:50]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0_board.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0_board.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc]
WARNING: [Constraints 18-619] A clock with name 'ddr_clk_p_i_0_0' already exists, overwriting the previous clock with the same name. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:129]
INFO: [Timing 38-2] Deriving generated clocks [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:130]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[0]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:182]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:182]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[1]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:183]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:183]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[2]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:184]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:184]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[3]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:185]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:185]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[4]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:186]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:186]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[5]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:187]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:187]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[6]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:188]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:188]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[7]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:189]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:189]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[8]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:190]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:190]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[9]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:191]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:191]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[10]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:192]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:192]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[11]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:193]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:193]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[12]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:194]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:194]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[13]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:195]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:195]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[14]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:196]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:196]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[15]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:197]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_hs_p'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_n[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_n[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_n[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_n[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_hs_p'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_hs_n'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_lp_p'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_lp_n'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_lp_n'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_lp_p'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:234]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:234]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:235]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:235]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc]
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_register_slice_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:16]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:19]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:25]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:28]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:31]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:34]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:38]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:41]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_register_slice_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
INFO: [Project 1-1714] 28 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 26 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.023 ; gain = 0.000 ; free physical = 22356 ; free virtual = 51597
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 154 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 140 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

17 Infos, 65 Warnings, 51 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2880.023 ; gain = 1459.723 ; free physical = 22357 ; free virtual = 51597
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2880.023 ; gain = 0.000 ; free physical = 22348 ; free virtual = 51600

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15b58c477

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2880.023 ; gain = 0.000 ; free physical = 22355 ; free virtual = 51605

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.605 ; gain = 0.000 ; free physical = 22339 ; free virtual = 51468
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2905.605 ; gain = 0.000 ; free physical = 22376 ; free virtual = 51501
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 106ac52b2

Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22376 ; free virtual = 51501
Phase 1.1 Core Generation And Design Setup | Checksum: 106ac52b2

Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22376 ; free virtual = 51501

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 106ac52b2

Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22376 ; free virtual = 51501
Phase 1 Initialization | Checksum: 106ac52b2

Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22376 ; free virtual = 51501

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 106ac52b2

Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22376 ; free virtual = 51501

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 106ac52b2

Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22374 ; free virtual = 51499
Phase 2 Timer Update And Timing Data Collection | Checksum: 106ac52b2

Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22374 ; free virtual = 51499

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 25 inverters resulting in an inversion of 174 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ff3c7aca

Time (s): cpu = 00:01:50 ; elapsed = 00:02:04 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22374 ; free virtual = 51500
Retarget | Checksum: ff3c7aca
INFO: [Opt 31-389] Phase Retarget created 29 cells and removed 104 cells
INFO: [Opt 31-1021] In phase Retarget, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 138dcdbc2

Time (s): cpu = 00:01:50 ; elapsed = 00:02:04 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22374 ; free virtual = 51500
Constant propagation | Checksum: 138dcdbc2
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 18b623bdd

Time (s): cpu = 00:01:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22374 ; free virtual = 51500
Sweep | Checksum: 18b623bdd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 506 cells
INFO: [Opt 31-1021] In phase Sweep, 1069 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 18b623bdd

Time (s): cpu = 00:01:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22374 ; free virtual = 51500
BUFG optimization | Checksum: 18b623bdd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 18b623bdd

Time (s): cpu = 00:01:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22374 ; free virtual = 51500
Shift Register Optimization | Checksum: 18b623bdd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 18b623bdd

Time (s): cpu = 00:01:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22374 ; free virtual = 51500
Post Processing Netlist | Checksum: 18b623bdd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 183227ebc

Time (s): cpu = 00:01:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22374 ; free virtual = 51500

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2905.605 ; gain = 0.000 ; free physical = 22374 ; free virtual = 51500
Phase 9.2 Verifying Netlist Connectivity | Checksum: 183227ebc

Time (s): cpu = 00:01:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22374 ; free virtual = 51500
Phase 9 Finalization | Checksum: 183227ebc

Time (s): cpu = 00:01:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22374 ; free virtual = 51500
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              29  |             104  |                                             78  |
|  Constant propagation         |               8  |              32  |                                             51  |
|  Sweep                        |               0  |             506  |                                           1069  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 183227ebc

Time (s): cpu = 00:01:51 ; elapsed = 00:02:05 . Memory (MB): peak = 2905.605 ; gain = 20.812 ; free physical = 22374 ; free virtual = 51500

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: b27863a5

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22257 ; free virtual = 51382
Ending Power Optimization Task | Checksum: b27863a5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3227.496 ; gain = 321.891 ; free physical = 22257 ; free virtual = 51382

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b27863a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22257 ; free virtual = 51382

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22257 ; free virtual = 51382
Ending Netlist Obfuscation Task | Checksum: fe70acca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22257 ; free virtual = 51382
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 65 Warnings, 51 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 3227.496 ; gain = 347.473 ; free physical = 22257 ; free virtual = 51382
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22220 ; free virtual = 51359
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22220 ; free virtual = 51359
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22218 ; free virtual = 51358
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22213 ; free virtual = 51355
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22213 ; free virtual = 51355
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22213 ; free virtual = 51355
Write Physdb Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22213 ; free virtual = 51355
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22097 ; free virtual = 51246
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 85392a44

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22097 ; free virtual = 51246
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22097 ; free virtual = 51246

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-461] A non-muxed BUFG 'top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg' is driven by another global buffer 'top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG'. Remove non-muxed BUFG if it is not desired.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 76c4e227

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22099 ; free virtual = 51240

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18f21a096

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22052 ; free virtual = 51230

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18f21a096

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22052 ; free virtual = 51230
Phase 1 Placer Initialization | Checksum: 18f21a096

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22052 ; free virtual = 51230

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 164948fee

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22117 ; free virtual = 51266

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f430ef5a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22115 ; free virtual = 51263

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ce0e127a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22115 ; free virtual = 51263

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c5209617

Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22110 ; free virtual = 51252

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 234 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 99 nets or LUTs. Breaked 0 LUT, combined 99 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 13 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22110 ; free virtual = 51252
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22110 ; free virtual = 51252

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             99  |                    99  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            8  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |             99  |                   104  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 28375b045

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22108 ; free virtual = 51249
Phase 2.4 Global Placement Core | Checksum: 1fd8b6fe4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:17 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22108 ; free virtual = 51249
Phase 2 Global Placement | Checksum: 1fd8b6fe4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:17 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22108 ; free virtual = 51249

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 205371633

Time (s): cpu = 00:00:57 ; elapsed = 00:00:18 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22108 ; free virtual = 51249

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1884bd420

Time (s): cpu = 00:01:01 ; elapsed = 00:00:19 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22108 ; free virtual = 51249

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15b16bdd9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22108 ; free virtual = 51248

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 169b3369b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22108 ; free virtual = 51248

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a68d8ef5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22107 ; free virtual = 51248

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c03af989

Time (s): cpu = 00:01:11 ; elapsed = 00:00:25 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22103 ; free virtual = 51244

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17ce89c07

Time (s): cpu = 00:01:12 ; elapsed = 00:00:25 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22103 ; free virtual = 51244

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 212e1d7b8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:25 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22104 ; free virtual = 51245

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d3308bf9

Time (s): cpu = 00:01:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22145 ; free virtual = 51286
Phase 3 Detail Placement | Checksum: 1d3308bf9

Time (s): cpu = 00:01:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22145 ; free virtual = 51286

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f344aae1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.000 | TNS=-9342.278 |
Phase 1 Physical Synthesis Initialization | Checksum: 1da374b1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22153 ; free virtual = 51294
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23abd1e7e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22153 ; free virtual = 51293
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f344aae1

Time (s): cpu = 00:01:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22153 ; free virtual = 51293

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.839. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1248a355e

Time (s): cpu = 00:01:48 ; elapsed = 00:00:47 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22172 ; free virtual = 51313

Time (s): cpu = 00:01:48 ; elapsed = 00:00:47 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22172 ; free virtual = 51313
Phase 4.1 Post Commit Optimization | Checksum: 1248a355e

Time (s): cpu = 00:01:48 ; elapsed = 00:00:47 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22172 ; free virtual = 51313

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1248a355e

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22181 ; free virtual = 51321

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                8x8|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1248a355e

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22181 ; free virtual = 51321
Phase 4.3 Placer Reporting | Checksum: 1248a355e

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22181 ; free virtual = 51321

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22181 ; free virtual = 51321

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22181 ; free virtual = 51321
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a87bade5

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22181 ; free virtual = 51321
Ending Placer Task | Checksum: 14e9b9e8c

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22181 ; free virtual = 51321
95 Infos, 66 Warnings, 51 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:54 ; elapsed = 00:00:50 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22181 ; free virtual = 51321
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22128 ; free virtual = 51279
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22075 ; free virtual = 51229
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22100 ; free virtual = 51259
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22087 ; free virtual = 51258
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22087 ; free virtual = 51258
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22087 ; free virtual = 51258
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22085 ; free virtual = 51258
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22085 ; free virtual = 51258
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22085 ; free virtual = 51258
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22067 ; free virtual = 51230
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.73s |  WALL: 1.38s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22067 ; free virtual = 51230

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.839 | TNS=-9093.194 |
Phase 1 Physical Synthesis Initialization | Checksum: 2a9142d59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22100 ; free virtual = 51261
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.839 | TNS=-9093.194 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2a9142d59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22101 ; free virtual = 51261

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.839 | TNS=-9093.194 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.839 | TNS=-9092.935 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.839 | TNS=-9092.676 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.839 | TNS=-9092.417 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.775 | TNS=-9092.158 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.775 | TNS=-9091.350 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.775 | TNS=-9090.542 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.775 | TNS=-9089.734 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.761 | TNS=-9088.926 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.761 | TNS=-9088.914 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.761 | TNS=-9088.902 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.761 | TNS=-9088.890 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9088.878 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9088.285 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9087.692 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9086.807 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9085.922 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9085.037 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9084.152 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/Q[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9083.991 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/Q[4].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[4]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9083.938 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9083.085 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9082.233 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9081.416 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9080.598 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9080.412 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9080.228 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9080.042 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9079.858 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[4].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[4]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9079.014 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[5].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[5]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9078.170 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.760 | TNS=-9077.577 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.753 | TNS=-9076.984 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.753 | TNS=-9076.440 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.753 | TNS=-9075.891 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.753 | TNS=-9075.328 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.743 | TNS=-9074.765 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[4].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[4]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.743 | TNS=-9074.271 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[5].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[5]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.743 | TNS=-9073.780 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[6].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[6]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.743 | TNS=-9073.290 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[7].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[7]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.732 | TNS=-9072.801 |
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/hold_off_timer_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/sel. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.728 | TNS=-9064.481 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.728 | TNS=-9063.981 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.728 | TNS=-9063.482 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.728 | TNS=-9062.984 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.722 | TNS=-9062.484 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.722 | TNS=-9061.702 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.722 | TNS=-9060.921 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.722 | TNS=-9060.139 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9059.357 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[4].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[4]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9059.079 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[6].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[6]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9058.235 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[7].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[7]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9057.391 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/Q[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_o_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9057.255 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[0].  Re-placed instance top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9057.072 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[1].  Re-placed instance top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9056.888 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[2].  Re-placed instance top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9056.705 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[3].  Re-placed instance top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9056.523 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9055.782 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9055.043 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9054.303 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9054.303 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22118 ; free virtual = 51266
Phase 3 Critical Path Optimization | Checksum: 26531850b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22118 ; free virtual = 51266

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9054.303 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[5].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[5]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9054.025 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[6].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[6]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-9053.749 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[7].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[7]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.718 | TNS=-9053.471 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.718 | TNS=-9052.886 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.718 | TNS=-9052.324 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.718 | TNS=-9051.763 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9051.202 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[4].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[4]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9050.619 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[5].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[5]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9050.036 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[6].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[6]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9049.670 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9048.929 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[4].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[4]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9048.155 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[5].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[5]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9047.381 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[6].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[6]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9046.574 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[7].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[7]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9045.753 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/capture_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/capture_reg_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/capture_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9045.187 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/data4.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/data4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9044.619 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/data11.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/data11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9044.053 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/data5.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[4]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/data5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9043.506 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/data7.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[6]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/data7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.713 | TNS=-9042.958 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[7].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[7]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.705 | TNS=-9042.592 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.705 | TNS=-9042.234 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.705 | TNS=-9041.875 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.705 | TNS=-9041.518 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/timer_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.677 | TNS=-9041.160 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[4].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[4]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.677 | TNS=-9040.468 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[5].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[5]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.677 | TNS=-9039.778 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[6].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[6]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.677 | TNS=-9039.087 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[7].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[7]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.674 | TNS=-9038.396 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.674 | TNS=-9037.876 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.674 | TNS=-9037.358 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.674 | TNS=-9036.838 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.663 | TNS=-9036.319 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.663 | TNS=-9035.713 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.663 | TNS=-9035.106 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[16].  Re-placed instance top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[16]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[17].  Re-placed instance top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[17]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[18].  Re-placed instance top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[18]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[19].  Re-placed instance top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[19]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/hold_off_timer_reg[13]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22114 ; free virtual = 51262
Phase 4 Critical Path Optimization | Checksum: 28d561ff3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22114 ; free virtual = 51262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22114 ; free virtual = 51262
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.663 | TNS=-9030.236 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.176  |         62.959  |            0  |              0  |                   105  |           0  |           2  |  00:00:10  |
|  Total          |          0.176  |         62.959  |            0  |              0  |                   105  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22114 ; free virtual = 51262
Ending Physical Synthesis Task | Checksum: 1f562a72a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22114 ; free virtual = 51262
INFO: [Common 17-83] Releasing license: Implementation
414 Infos, 66 Warnings, 51 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22114 ; free virtual = 51262
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22113 ; free virtual = 51264
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22104 ; free virtual = 51268
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22104 ; free virtual = 51268
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22104 ; free virtual = 51268
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22102 ; free virtual = 51268
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22100 ; free virtual = 51266
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22100 ; free virtual = 51266
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6b78c362 ConstDB: 0 ShapeSum: 8b9e34a3 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: bd8a27ad | NumContArr: edf1ea8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 251bb3b8f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22051 ; free virtual = 51175

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 251bb3b8f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22051 ; free virtual = 51175

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 251bb3b8f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22051 ; free virtual = 51175
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2aebc9bf2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22036 ; free virtual = 51160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.536 | TNS=-8643.011| WHS=-0.335 | THS=-406.706|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2a888d578

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22038 ; free virtual = 51162
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.536 | TNS=-8639.911| WHS=-0.335 | THS=-46.900|

Phase 2.4 Update Timing for Bus Skew | Checksum: 28a81af8e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22043 ; free virtual = 51167

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11608
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11608
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e5bd86d4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22021 ; free virtual = 51145

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e5bd86d4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22021 ; free virtual = 51145

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 255fb12a0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22020 ; free virtual = 51144
Phase 4 Initial Routing | Checksum: 255fb12a0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3227.496 ; gain = 0.000 ; free physical = 22020 ; free virtual = 51144
INFO: [Route 35-580] Design has 68 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===================================+===================================+===============================================================================================+
| Launch Setup Clock                | Launch Hold Clock                 | Pin                                                                                           |
+===================================+===================================+===============================================================================================+
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_o_reg[2]/D  |
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_o_reg[10]/D |
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[4]/D  |
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[0]/D  |
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_o_reg[4]/D  |
+-----------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 900
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.625 | TNS=-9009.663| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1ca8a6ef3

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3248.578 ; gain = 21.082 ; free physical = 21942 ; free virtual = 51163

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.625 | TNS=-9037.657| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 31cd48de8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:38 . Memory (MB): peak = 3248.578 ; gain = 21.082 ; free physical = 21949 ; free virtual = 51175
Phase 5 Rip-up And Reroute | Checksum: 31cd48de8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:38 . Memory (MB): peak = 3248.578 ; gain = 21.082 ; free physical = 21949 ; free virtual = 51175

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f7dbdd82

Time (s): cpu = 00:01:07 ; elapsed = 00:00:39 . Memory (MB): peak = 3248.578 ; gain = 21.082 ; free physical = 21955 ; free virtual = 51173
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.625 | TNS=-9037.657| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 169e2cc2f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21936 ; free virtual = 51140

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 169e2cc2f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21936 ; free virtual = 51140
Phase 6 Delay and Skew Optimization | Checksum: 169e2cc2f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21936 ; free virtual = 51140

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.625 | TNS=-9036.569| WHS=0.056  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: fd08606a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21936 ; free virtual = 51140
Phase 7 Post Hold Fix | Checksum: fd08606a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21936 ; free virtual = 51140

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.47929 %
  Global Horizontal Routing Utilization  = 3.155 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X37Y77 -> INT_R_X37Y77
   INT_L_X38Y77 -> INT_L_X38Y77
   INT_R_X37Y76 -> INT_R_X37Y76

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1

Phase 8 Route finalize | Checksum: fd08606a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21936 ; free virtual = 51140

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: fd08606a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21936 ; free virtual = 51140

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 17dfd797f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21938 ; free virtual = 51142

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 17dfd797f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21938 ; free virtual = 51142

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.625 | TNS=-9036.569| WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 17dfd797f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21938 ; free virtual = 51142
Total Elapsed time in route_design: 42.63 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 165f81e07

Time (s): cpu = 00:01:14 ; elapsed = 00:00:43 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21938 ; free virtual = 51142
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 165f81e07

Time (s): cpu = 00:01:14 ; elapsed = 00:00:43 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21936 ; free virtual = 51142

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
431 Infos, 67 Warnings, 51 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:44 . Memory (MB): peak = 3251.578 ; gain = 24.082 ; free physical = 21936 ; free virtual = 51142
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
451 Infos, 68 Warnings, 52 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 3339.621 ; gain = 88.043 ; free physical = 21756 ; free virtual = 51011
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3339.621 ; gain = 0.000 ; free physical = 21760 ; free virtual = 51018
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3339.621 ; gain = 0.000 ; free physical = 21762 ; free virtual = 51034
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3339.621 ; gain = 0.000 ; free physical = 21762 ; free virtual = 51034
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3339.621 ; gain = 0.000 ; free physical = 21765 ; free virtual = 51039
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3339.621 ; gain = 0.000 ; free physical = 21764 ; free virtual = 51040
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3339.621 ; gain = 0.000 ; free physical = 21765 ; free virtual = 51041
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3339.621 ; gain = 0.000 ; free physical = 21765 ; free virtual = 51042
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/peripherals_0/axi_quad_spi_disp>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/peripherals_0/axi_quad_spi_disp>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer badc_spi_0_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer badc_spi_0_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer disp_spi_0_io0_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer disp_spi_0_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer disp_spi_0_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A1))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A1))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg is driven by another global buffer top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG. Remove non-muxed BUFG if it is not desired
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
467 Infos, 80 Warnings, 52 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3605.602 ; gain = 265.980 ; free physical = 21431 ; free virtual = 50703
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 09:33:36 2024...
