{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 22:48:34 2015 " "Info: Processing started: Thu Apr 30 22:48:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addsub-arch " "Info: Found design unit 1: Addsub-arch" {  } { { "AddSub.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/AddSub.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Info: Found entity 1: AddSub" {  } { { "AddSub.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/AddSub.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-arch " "Info: Found design unit 1: Control_Unit-arch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-arch " "Info: Found design unit 1: Counter-arch" {  } { { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2 " "Info: Found entity 1: cpu2" {  } { { "cpu2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8-Behavior " "Info: Found design unit 1: dec3to8-Behavior" {  } { { "dec3to8.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/dec3to8.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Info: Found entity 1: dec3to8" {  } { { "dec3to8.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/dec3to8.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Info: Found entity 1: part1" {  } { { "part1.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-arch " "Info: Found design unit 1: IR-arch" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd " "Warning: Entity \"Mux\" obtained from \"C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-arch " "Info: Found design unit 1: Mux-arch" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Info: Found entity 1: Mux" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Info: Found design unit 1: reg-arch" {  } { { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-arch " "Info: Found design unit 1: regn-arch" {  } { { "regn.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/regn.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Regn " "Info: Found entity 1: Regn" {  } { { "regn.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/regn.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment-a " "Info: Found design unit 1: segment-a" {  } { { "segment.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/segment.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 segment " "Info: Found entity 1: segment" {  } { { "segment.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/segment.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-SYN " "Info: Found design unit 1: inst_mem-SYN" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/inst_mem.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Info: Found entity 1: inst_mem" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/inst_mem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Info: Found entity 1: part2" {  } { { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Info: Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst2 " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:inst2\"" {  } { { "part2.bdf" "inst2" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 168 648 816 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit cpu:inst2\|Control_Unit:cu " "Info: Elaborating entity \"Control_Unit\" for hierarchy \"cpu:inst2\|Control_Unit:cu\"" {  } { { "cpu.bdf" "cu" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu.bdf" { { -240 408 760 -64 "cu" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(62) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(62): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(75) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(75): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(77) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(77): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yReg Control_Unit.vhd(78) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(78): signal \"yReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(81) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(81): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(87) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(87): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yReg Control_Unit.vhd(88) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(88): signal \"yReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(92) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(92): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(97) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(97): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ry Control_Unit.vhd(53) " "Warning (10631): VHDL Process Statement warning at Control_Unit.vhd(53): inferring latch(es) for signal or variable \"Ry\", which holds its previous value in one or more paths through the process" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sign Control_Unit.vhd(53) " "Warning (10631): VHDL Process Statement warning at Control_Unit.vhd(53): inferring latch(es) for signal or variable \"Sign\", which holds its previous value in one or more paths through the process" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sign Control_Unit.vhd(53) " "Info (10041): Inferred latch for \"Sign\" at Control_Unit.vhd(53)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[0\] Control_Unit.vhd(53) " "Info (10041): Inferred latch for \"Ry\[0\]\" at Control_Unit.vhd(53)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[1\] Control_Unit.vhd(53) " "Info (10041): Inferred latch for \"Ry\[1\]\" at Control_Unit.vhd(53)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[2\] Control_Unit.vhd(53) " "Info (10041): Inferred latch for \"Ry\[2\]\" at Control_Unit.vhd(53)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR cpu:inst2\|IR:inst " "Info: Elaborating entity \"IR\" for hierarchy \"cpu:inst2\|IR:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu.bdf" { { -240 -56 120 -144 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin IR.vhd(19) " "Warning (10492): VHDL Process Statement warning at IR.vhd(19): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux cpu:inst2\|Mux:inst2 " "Info: Elaborating entity \"Mux\" for hierarchy \"cpu:inst2\|Mux:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu.bdf" { { 312 272 592 480 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G mux.vhd(20) " "Warning (10492): VHDL Process Statement warning at mux.vhd(20): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din mux.vhd(21) " "Warning (10492): VHDL Process Statement warning at mux.vhd(21): signal \"Din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q0 mux.vhd(22) " "Warning (10492): VHDL Process Statement warning at mux.vhd(22): signal \"Q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q1 mux.vhd(23) " "Warning (10492): VHDL Process Statement warning at mux.vhd(23): signal \"Q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q2 mux.vhd(24) " "Warning (10492): VHDL Process Statement warning at mux.vhd(24): signal \"Q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q3 mux.vhd(25) " "Warning (10492): VHDL Process Statement warning at mux.vhd(25): signal \"Q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q4 mux.vhd(26) " "Warning (10492): VHDL Process Statement warning at mux.vhd(26): signal \"Q4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q5 mux.vhd(27) " "Warning (10492): VHDL Process Statement warning at mux.vhd(27): signal \"Q5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q6 mux.vhd(28) " "Warning (10492): VHDL Process Statement warning at mux.vhd(28): signal \"Q6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q7 mux.vhd(29) " "Warning (10492): VHDL Process Statement warning at mux.vhd(29): signal \"Q7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res mux.vhd(18) " "Warning (10631): VHDL Process Statement warning at mux.vhd(18): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[0\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[1\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[2\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[3\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[4\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[5\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[6\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[7\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[8\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[9\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[10\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[11\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[12\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[13\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[14\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[15\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg cpu:inst2\|Reg:G " "Info: Elaborating entity \"Reg\" for hierarchy \"cpu:inst2\|Reg:G\"" {  } { { "cpu.bdf" "G" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu.bdf" { { 208 984 1080 352 "G" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rin Reg.vhd(18) " "Warning (10492): VHDL Process Statement warning at Reg.vhd(18): signal \"Rin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub cpu:inst2\|AddSub:inst5 " "Info: Elaborating entity \"AddSub\" for hierarchy \"cpu:inst2\|AddSub:inst5\"" {  } { { "cpu.bdf" "inst5" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu.bdf" { { 208 1104 1224 376 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:inst1 " "Info: Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:inst1\"" {  } { { "part2.bdf" "inst1" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 200 392 544 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:inst1\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.vhd" "altsyncram_component" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/inst_mem.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"inst_mem:inst1\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/inst_mem.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"inst_mem:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file int_mem.mif " "Info: Parameter \"init_file\" = \"int_mem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "inst_mem.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/inst_mem.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8t71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8t71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8t71 " "Info: Found entity 1: altsyncram_8t71" {  } { { "db/altsyncram_8t71.tdf" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/db/altsyncram_8t71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8t71 inst_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_8t71:auto_generated " "Info: Elaborating entity \"altsyncram_8t71\" for hierarchy \"inst_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_8t71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst " "Info: Elaborating entity \"Counter\" for hierarchy \"Counter:inst\"" {  } { { "part2.bdf" "inst" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 200 192 304 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[15\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[15\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[14\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[14\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[13\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[13\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[12\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[12\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[11\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[11\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[10\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[10\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[9\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[9\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[8\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[8\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[7\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[7\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[6\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[6\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[5\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[5\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[4\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[4\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[3\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[3\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[2\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[2\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[1\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[1\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[0\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[0\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu:inst2\|Control_Unit:cu\|Ry\[2\] " "Warning: Latch cpu:inst2\|Control_Unit:cu\|Ry\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst2\|Control_Unit:cu\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu:inst2\|Control_Unit:cu\|step\[0\]" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu:inst2\|Control_Unit:cu\|Ry\[1\] " "Warning: Latch cpu:inst2\|Control_Unit:cu\|Ry\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst2\|Control_Unit:cu\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu:inst2\|Control_Unit:cu\|step\[0\]" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu:inst2\|Control_Unit:cu\|Ry\[0\] " "Warning: Latch cpu:inst2\|Control_Unit:cu\|Ry\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst2\|Control_Unit:cu\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu:inst2\|Control_Unit:cu\|step\[0\]" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "Warning (15610): No output dependent on input pin \"Run\"" {  } { { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 168 400 568 184 "Run" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Info: Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "156 " "Info: Implemented 156 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Info: Implemented 315 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 22:48:37 2015 " "Info: Processing ended: Thu Apr 30 22:48:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
