.. sectionauthor:: Jérémie Chabloz

.. _sec_vsl_wizard:

Configuration file and wizard script
####################################

In order to facilitate the usage of Verisocks with Verilator, a command line
wizard script :program:`vsl-wizard` is provided with the :py:mod:`verisocks`
python package. This script generates automatically a Makefile, a C++ top
testbench source file and a Verilator configuration file to declare the
necessary public variables for using Verilator while integrating Verisocks. The
files are generated based on entries which have to be provided by the user in a
:option:`YAML configuration file <vsl-wizard config>`.

Typically, the :code:`vsl-wizard` command can simply be called with a YAML
configuration file as argument and then running :code:`make` shall verilate the
source code and build the executable model:

.. code:: shell

  vsl-wizard config.yaml
  make

The generated Makefile considers the files generated by the scripts as targets
which depend on the configuration file (including the Makefile itself) such
that, if generated once, modifying the configuration file is automatically
detected and handled when running :code:`make`.

Wizard-script usage
===================

If properly installed with :program:`pip`, an entry point is added in the path
such that the wizard script can simply be evoked as follows:

.. code:: text

    usage: vsl-wizard [-h] [--templates-dir TEMPLATES_DIR]
        [--makefile MAKEFILE] [--testbench-file TESTBENCH_FILE]
        [--variables-file VARIABLES_FILE] [--makefile-only] [--tb-only]
        [--vlt-only] config

.. program:: vsl-wizard

.. option:: config

    Path to YAML configuration file

The content and structure of the YAML configuration file shall be as described
below. Unless specifically mentioned, all fields are mandatory. Entries which
are paths can be relative to the configuration file location.

.. code-block:: yaml

    config:
      prefix: <text>            # Prefix name to be used for Verilator (will
                                # become the name of the executable)
      top: <text>               # Name of top module
      verilog_src_files:        # List of Verilog source files
      - <path>
      # ...
      cpp_src_files:            # (optional) List of C++ extra files
      - <path>
      # ...
      verisocks_root: <path>    # Path to Verisocks root directory
      verilator_path: <path>    # Path to the verilator binary
      verilator_root: <path>    # Path to Verilator root
      use_tracing: <bool>       # If true, tracing is enabled
      use_fst: <bool>           # (optional if use_tracing is false) If true,
                                # the FST format is used for the traces file
      use_timing: <bool>        # (optional) If true (default), the sources are
                                # verilated with the timing option
      log_level: <text>         # (optional) Logging level
                                # [info, debug, warning, error, critical]
    variables:                  # (optional) Public variables
      clocks:                   # (optional) List of clock variables
      - path: <text>            # Name/alias to be used for the variable
        module: <text>          # Name of the module in which is the variable
        period: <number>        # Clock period
        unit: <text>            # Time unit used for clock period [fs, ps, ns, us, ms, s]
        duty_cycle: <number>    # Clock duty cycle, in ]0,1[
      # ...
      scalars:                  # (optional) List of scalar variables
      - path: <text>            # Name/alias to be used for the variable
        module: <text>          # Name of the module in which is the variable
        type: <text>            # Variable type [uint8, uint16, uint32, uint64, real]
        width: <number>         # Width of the variable
      # ...
      arrays:                   # (optional) List of array variables
      - path: <text>            # Name/alias to be used for the variable
        module: <text>          # Name of the module in which is the variable
        type: <text>            # Variable type [uint8, uint16, uint32, uint64, real]
        width: <number>         # Width of the variable
        depth: <number>         # Depth of the array
      # ...
      params:                   # (optional) List of parameter variables
      - path: <text>            # Name/alias to be used for the variable
        module: <text>          # Name of the module in which is the variable
        type: <text>            # Variable type [uint8, uint16, uint32, uint64, real]
        width: <number>         # Width of the variable
      # ...
      events:                   # (optional) List of events
      - path: <text>            # Name/alias to be used for the event
        module: <text>          # Name of the module in which is the event
      # ...

Optional arguments
------------------

.. option:: -h, --help

    Displays help content

.. option:: --templates-dir <TEMPLATES_DIR>, -t <TEMPLATES_DIR>

    Path to templates directory if alternatives templates shall be used instead
    of the default ones

.. option:: --makefile <MAKEFILE>

    Rendered makefile name (default: :code:`Makefile`)

.. option:: --testbench-file <TESTBENCH_FILE>

    Rendered C++ testbench file (default: :code:`test_main.cpp`)

.. option:: --variables-file <VARIABLES_FILE>

    Rendered Verilator configuration file for public variables (default:
    :code:`variables.vlt`)

.. option:: --makefile-only

    Render makefile only (unless any other \*-only option is being used)

.. option:: --tb-only

    Render testbench file only (unless any other \*-only option is being used)

.. option:: --vlt-only

    Render variables file only (unless any other \*-only option is being used)
