<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3210" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3210{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3210{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3210{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3210{left:69px;bottom:691px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t5_3210{left:69px;bottom:674px;letter-spacing:-0.13px;word-spacing:-0.85px;}
#t6_3210{left:69px;bottom:657px;letter-spacing:-0.16px;word-spacing:-1.2px;}
#t7_3210{left:69px;bottom:641px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_3210{left:69px;bottom:624px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3210{left:69px;bottom:607px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ta_3210{left:69px;bottom:583px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tb_3210{left:69px;bottom:566px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_3210{left:69px;bottom:549px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_3210{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#te_3210{left:69px;bottom:508px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_3210{left:69px;bottom:491px;letter-spacing:-0.13px;word-spacing:-0.85px;}
#tg_3210{left:69px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_3210{left:69px;bottom:416px;letter-spacing:0.13px;}
#ti_3210{left:151px;bottom:416px;letter-spacing:0.16px;word-spacing:0.01px;}
#tj_3210{left:69px;bottom:392px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3210{left:69px;bottom:375px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3210{left:69px;bottom:358px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tm_3210{left:69px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_3210{left:69px;bottom:317px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_3210{left:69px;bottom:300px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3210{left:69px;bottom:283px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tq_3210{left:69px;bottom:259px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3210{left:69px;bottom:242px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#ts_3210{left:69px;bottom:225px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_3210{left:69px;bottom:201px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tu_3210{left:69px;bottom:184px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3210{left:69px;bottom:167px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_3210{left:69px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3210{left:69px;bottom:133px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_3210{left:69px;bottom:117px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tz_3210{left:326px;bottom:735px;letter-spacing:0.1px;word-spacing:0.03px;}
#t10_3210{left:408px;bottom:735px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t11_3210{left:259px;bottom:946px;letter-spacing:0.04px;}
#t12_3210{left:453px;bottom:946px;letter-spacing:0.07px;word-spacing:0.17px;}
#t13_3210{left:492px;bottom:946px;letter-spacing:0.13px;}
#t14_3210{left:479px;bottom:946px;letter-spacing:0.13px;}
#t15_3210{left:505px;bottom:946px;letter-spacing:0.13px;}
#t16_3210{left:560px;bottom:946px;}
#t17_3210{left:574px;bottom:946px;}
#t18_3210{left:665px;bottom:946px;}
#t19_3210{left:468px;bottom:919px;}
#t1a_3210{left:333px;bottom:920px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1b_3210{left:487px;bottom:929px;}
#t1c_3210{left:487px;bottom:921px;}
#t1d_3210{left:488px;bottom:911px;}
#t1e_3210{left:509px;bottom:920px;}
#t1f_3210{left:676px;bottom:918px;}
#t1g_3210{left:257px;bottom:892px;letter-spacing:0.13px;}
#t1h_3210{left:452px;bottom:892px;letter-spacing:0.07px;word-spacing:0.17px;}
#t1i_3210{left:664px;bottom:892px;}
#t1j_3210{left:315px;bottom:864px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t1k_3210{left:542px;bottom:864px;letter-spacing:-0.17px;word-spacing:0.09px;}
#t1l_3210{left:675px;bottom:863px;}
#t1m_3210{left:526px;bottom:921px;letter-spacing:0.13px;}
#t1n_3210{left:421px;bottom:1064px;letter-spacing:0.06px;word-spacing:0.14px;}
#t1o_3210{left:317px;bottom:832px;letter-spacing:0.14px;}
#t1p_3210{left:317px;bottom:818px;letter-spacing:0.05px;}
#t1q_3210{left:317px;bottom:803px;}
#t1r_3210{left:317px;bottom:789px;letter-spacing:0.09px;}
#t1s_3210{left:387px;bottom:832px;letter-spacing:0.09px;}
#t1t_3210{left:387px;bottom:818px;letter-spacing:0.09px;}
#t1u_3210{left:387px;bottom:803px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1v_3210{left:387px;bottom:789px;letter-spacing:0.1px;}
#t1w_3210{left:620px;bottom:946px;}
#t1x_3210{left:606px;bottom:946px;}
#t1y_3210{left:574px;bottom:920px;}
#t1z_3210{left:589px;bottom:920px;}
#t20_3210{left:604px;bottom:920px;}
#t21_3210{left:260px;bottom:1000px;letter-spacing:0.04px;}
#t22_3210{left:667px;bottom:1000px;}
#t23_3210{left:438px;bottom:975px;letter-spacing:-0.16px;word-spacing:0.08px;}
#t24_3210{left:677px;bottom:970px;}
#t25_3210{left:261px;bottom:1054px;letter-spacing:0.13px;}
#t26_3210{left:667px;bottom:1054px;}
#t27_3210{left:675px;bottom:1025px;letter-spacing:0.11px;}
#t28_3210{left:518px;bottom:946px;letter-spacing:-0.61px;}
#t29_3210{left:649px;bottom:921px;letter-spacing:0.06px;}
#t2a_3210{left:618px;bottom:921px;}
#t2b_3210{left:631px;bottom:921px;}
#t2c_3210{left:644px;bottom:946px;}
#t2d_3210{left:431px;bottom:1027px;letter-spacing:0.11px;}
#t2e_3210{left:318px;bottom:776px;letter-spacing:0.12px;}
#t2f_3210{left:387px;bottom:773px;letter-spacing:0.02px;word-spacing:-0.02px;}

.s1_3210{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3210{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3210{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3210{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3210{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3210{font-size:9px;font-family:Arial_b5v;color:#000;}
.s7_3210{font-size:11px;font-family:Arial_b5v;color:#000;}
.s8_3210{font-size:8px;font-family:Arial_b5v;color:#000;}
.s9_3210{font-size:12px;font-family:Arial_b5v;color:#000;}
.sa_3210{font-size:12px;font-family:Arial-Bold_b5w;color:#000;}
.t.v0_3210{transform:scaleX(1.055);}
.t.v1_3210{transform:scaleX(1.029);}
.t.v2_3210{transform:scaleX(0.819);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3210" type="text/css" >

@font-face {
	font-family: Arial-Bold_b5w;
	src: url("fonts/Arial-Bold_b5w.woff") format("woff");
}

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3210Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3210" style="-webkit-user-select: none;"><object width="935" height="1210" data="3210/3210.svg" type="image/svg+xml" id="pdf3210" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3210" class="t s1_3210">6-20 </span><span id="t2_3210" class="t s1_3210">Vol. 3A </span>
<span id="t3_3210" class="t s2_3210">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_3210" class="t s3_3210">In 64-bit mode, the IDT index is formed by scaling the interrupt vector by 16. The first eight bytes (bytes 7:0) of a </span>
<span id="t5_3210" class="t s3_3210">64-bit mode interrupt gate are similar but not identical to legacy 32-bit interrupt gates. The type field (bits 11:8 in </span>
<span id="t6_3210" class="t s3_3210">bytes 7:4) is described in Table 3-2. The Interrupt Stack Table (IST) field (bits 4:0 in bytes 7:4) is used by the stack </span>
<span id="t7_3210" class="t s3_3210">switching mechanisms described in Section 1.14.5, “Interrupt Stack Table.” Bytes 11:8 hold the upper 32 bits of </span>
<span id="t8_3210" class="t s3_3210">the target RIP (interrupt segment offset) in canonical form. A general-protection exception (#GP) is generated if </span>
<span id="t9_3210" class="t s3_3210">software attempts to reference an interrupt gate with a target RIP that is not in canonical form. </span>
<span id="ta_3210" class="t s3_3210">The target code segment referenced by the interrupt gate must be a 64-bit code segment (CS.L = 1, CS.D = 0). If </span>
<span id="tb_3210" class="t s3_3210">the target is not a 64-bit code segment, a general-protection exception (#GP) is generated with the IDT vector </span>
<span id="tc_3210" class="t s3_3210">number reported as the error code. </span>
<span id="td_3210" class="t s3_3210">Only 64-bit interrupt and trap gates can be referenced in IA-32e mode (64-bit mode and compatibility mode). </span>
<span id="te_3210" class="t s3_3210">Legacy 32-bit interrupt or trap gate types (0EH or 0FH) are redefined in IA-32e mode as 64-bit interrupt and trap </span>
<span id="tf_3210" class="t s3_3210">gate types. No 32-bit interrupt or trap gate type exists in IA-32e mode. If a reference is made to a 16-bit interrupt </span>
<span id="tg_3210" class="t s3_3210">or trap gate (06H or 07H), a general-protection exception (#GP(0)) is generated. </span>
<span id="th_3210" class="t s4_3210">6.14.2 </span><span id="ti_3210" class="t s4_3210">64-Bit Mode Stack Frame </span>
<span id="tj_3210" class="t s3_3210">In legacy mode, the size of an IDT entry (16 bits or 32 bits) determines the size of interrupt-stack-frame pushes. </span>
<span id="tk_3210" class="t s3_3210">SS:ESP is pushed only on a CPL change. In 64-bit mode, the size of interrupt stack-frame pushes is fixed at eight </span>
<span id="tl_3210" class="t s3_3210">bytes. This is because only 64-bit mode gates can be referenced. 64-bit mode also pushes SS:RSP unconditionally, </span>
<span id="tm_3210" class="t s3_3210">rather than only on a CPL change. </span>
<span id="tn_3210" class="t s3_3210">When shadow stacks are enabled at the interrupt handler’s privilege level and the interrupted procedure was not </span>
<span id="to_3210" class="t s3_3210">executing at a privilege level 3, then the processor pushes the CS:LIP:SSP of the interrupted procedure on the </span>
<span id="tp_3210" class="t s3_3210">shadow stack of the interrupt handler (where LIP is the linear address of the return address). </span>
<span id="tq_3210" class="t s3_3210">Aside from error codes, pushing SS:RSP unconditionally presents operating systems with a consistent interrupt- </span>
<span id="tr_3210" class="t s3_3210">stackframe size across all interrupts. Interrupt service-routine entry points that handle interrupts generated by the </span>
<span id="ts_3210" class="t s3_3210">INTn instruction or external INTR# signal can push an additional error code place-holder to maintain consistency. </span>
<span id="tt_3210" class="t s3_3210">In legacy mode, the stack pointer may be at any alignment when an interrupt or exception causes a stack frame to </span>
<span id="tu_3210" class="t s3_3210">be pushed. This causes the stack frame and succeeding pushes done by an interrupt handler to be at arbitrary </span>
<span id="tv_3210" class="t s3_3210">alignments. In IA-32e mode, the RSP is aligned to a 16-byte boundary before pushing the stack frame. The stack </span>
<span id="tw_3210" class="t s3_3210">frame itself is aligned on a 16-byte boundary when the interrupt handler is called. The processor can arbitrarily </span>
<span id="tx_3210" class="t s3_3210">realign the new RSP on interrupts because the previous (possibly unaligned) RSP is unconditionally saved on the </span>
<span id="ty_3210" class="t s3_3210">newly aligned stack. The previous RSP will be automatically restored by a subsequent IRET. </span>
<span id="tz_3210" class="t s5_3210">Figure 6-8. </span><span id="t10_3210" class="t s5_3210">64-Bit IDT Gate Descriptors </span>
<span id="t11_3210" class="t s6_3210">31 </span><span id="t12_3210" class="t s6_3210">16 15 </span><span id="t13_3210" class="t s6_3210">13 </span><span id="t14_3210" class="t s6_3210">14 </span><span id="t15_3210" class="t s6_3210">12 </span><span id="t16_3210" class="t s6_3210">8 </span><span id="t17_3210" class="t s6_3210">7 </span><span id="t18_3210" class="t s6_3210">0 </span>
<span id="t19_3210" class="t s6_3210">P </span>
<span id="t1a_3210" class="t s7_3210">Offset 31..16 </span>
<span id="t1b_3210" class="t v0_3210 s8_3210">D </span>
<span id="t1c_3210" class="t v1_3210 s8_3210">P </span>
<span id="t1d_3210" class="t v2_3210 s6_3210">L </span>
<span id="t1e_3210" class="t s6_3210">0 </span><span id="t1f_3210" class="t s9_3210">4 </span>
<span id="t1g_3210" class="t s6_3210">31 </span><span id="t1h_3210" class="t s6_3210">16 15 </span><span id="t1i_3210" class="t s6_3210">0 </span>
<span id="t1j_3210" class="t s7_3210">Segment Selector </span><span id="t1k_3210" class="t s7_3210">Offset 15..0 </span><span id="t1l_3210" class="t s9_3210">0 </span>
<span id="t1m_3210" class="t s6_3210">TYPE </span>
<span id="t1n_3210" class="t sa_3210">Interrupt/Trap Gate </span>
<span id="t1o_3210" class="t s9_3210">DPL </span>
<span id="t1p_3210" class="t s9_3210">Offset </span>
<span id="t1q_3210" class="t s9_3210">P </span>
<span id="t1r_3210" class="t s9_3210">Selector </span>
<span id="t1s_3210" class="t s9_3210">Descriptor Privilege Level </span>
<span id="t1t_3210" class="t s9_3210">Offset to procedure entry point </span>
<span id="t1u_3210" class="t s9_3210">Segment Present flag </span>
<span id="t1v_3210" class="t s9_3210">Segment Selector for destination code segment </span>
<span id="t1w_3210" class="t s6_3210">4 </span><span id="t1x_3210" class="t s6_3210">5 </span>
<span id="t1y_3210" class="t s7_3210">0 </span><span id="t1z_3210" class="t s7_3210">0 </span><span id="t20_3210" class="t s7_3210">0 </span>
<span id="t21_3210" class="t s6_3210">31 </span><span id="t22_3210" class="t s6_3210">0 </span>
<span id="t23_3210" class="t s7_3210">Offset 63..32 </span>
<span id="t24_3210" class="t s9_3210">8 </span>
<span id="t25_3210" class="t s6_3210">31 </span><span id="t26_3210" class="t s6_3210">0 </span>
<span id="t27_3210" class="t s9_3210">12 </span>
<span id="t28_3210" class="t s6_3210">11 </span>
<span id="t29_3210" class="t s6_3210">IST </span><span id="t2a_3210" class="t s6_3210">0 </span><span id="t2b_3210" class="t s6_3210">0 </span>
<span id="t2c_3210" class="t s6_3210">2 </span>
<span id="t2d_3210" class="t s9_3210">Reserved </span>
<span id="t2e_3210" class="t s9_3210">IST </span>
<span id="t2f_3210" class="t s9_3210">Interrupt Stack Table </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
