QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 19:12:57 on Dec 14,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/TopLevel/mem_wb_reg.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/dec5to32.vhd proj/src/TopLevel/id_ex_reg.vhd proj/src/TopLevel/imm_gen.vhd proj/src/TopLevel/ex_mem_reg.vhd proj/src/TopLevel/barrel_shifter.vhd proj/src/TopLevel/control_unit.vhd proj/src/TopLevel/PIPELINE_Processor.vhd proj/src/TopLevel/load_extender.vhd proj/src/TopLevel/regN.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/store_logic.vhd proj/src/TopLevel/adder_subtractor.vhd proj/src/TopLevel/pc_reg.vhd proj/src/TopLevel/alu_control.vhd proj/src/TopLevel/if_id_reg.vhd proj/src/TopLevel/alu.vhd proj/src/TopLevel/mux32to1.vhd proj/src/TopLevel/fetch_logic.vhd proj/src/TopLevel/reg_file.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(29): (vcom-1615) Existing package body 'RISCV_types(body)' at line 29 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package NUMERIC_STD
-- Compiling entity mem_wb_reg
-- Compiling architecture behavior of mem_wb_reg
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity dec5to32
-- Compiling architecture dataflow of dec5to32
-- Compiling entity id_ex_reg
-- Compiling architecture behavior of id_ex_reg
-- Compiling entity imm_gen
-- Compiling architecture behavior of imm_gen
-- Compiling entity ex_mem_reg
-- Compiling architecture behavior of ex_mem_reg
-- Compiling entity barrel_shifter
-- Compiling architecture structural of barrel_shifter
-- Compiling entity control_unit
-- Compiling architecture behavior of control_unit
-- Loading package RISCV_types
-- Compiling entity RISCV_Processor
-- Compiling architecture structure of RISCV_Processor
-- Loading entity mem
-- Loading entity if_id_reg
-- Loading entity control_unit
-- Loading entity pc_reg
-- Loading entity fetch_logic
-- Loading entity reg_file
-- Loading entity imm_gen
-- Loading entity id_ex_reg
** Error: proj/src/TopLevel/PIPELINE_Processor.vhd(333): (vcom-1484) Unknown formal identifier "i_Rs1".
** Error: proj/src/TopLevel/PIPELINE_Processor.vhd(334): (vcom-1484) Unknown formal identifier "i_Rs2".
** Error: proj/src/TopLevel/PIPELINE_Processor.vhd(352): (vcom-1484) Unknown formal identifier "o_Rs1".
** Error: proj/src/TopLevel/PIPELINE_Processor.vhd(353): (vcom-1484) Unknown formal identifier "o_Rs2".
-- Loading entity alu_control
-- Loading entity alu
-- Loading entity ex_mem_reg
-- Loading entity load_extender
-- Loading entity mem_wb_reg
** Note: proj/src/TopLevel/PIPELINE_Processor.vhd(537): VHDL Compiler exiting
End time: 19:12:57 on Dec 14,2025, Elapsed time: 0:00:00
Errors: 4, Warnings: 2
