library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity g09_rules_player is
	port (  
	   play_pile_top_card	      :	in  std_logic_vector(5 downto 0);
		card_to_play		         :	in  std_logic_vector(5 downto 0);
		legal_play			         :	out std_logic;
		sum  		                  :  out std_logic_vector(5 downto 0));
				
end g09_rules_player;

architecture behavioural of g09_rules_player is

	signal face_without_addition 			 : std_logic_vector(3 downto 0);
	signal face_value_sum					 : std_logic_vector(5 downto 0);
	signal card                          : std_logic_vector(3 downto 0);
	signal face_value                    : std_logic_vector(3 downto 0);
	signal suit                          : std_logic_vector(2 downto 0);	
	
	component g09_Modulo_13
		port (
			A            : in std_logic_vector(5 downto 0);
			Floor        : out std_logic_vector(8 downto 6);
			Modulo13     : out std_logic_vector(3 downto 0));
	end component;
	
	begin
		G1: g09_Modulo_13 port map(A => card_to_play, Floor => suit, Modulo13 => face_without_addition);	
		face_value <= face_without_addition + 1;
		
		setFaceCards: process(face_value)
		
		begin
		
			if to_integer(unsigned(face_value)) > 10 then 
				card <= "1010" ;
			else
				card <= face_value;
			end if;

		end process;
		
		face_value_sum <= play_pile_top_card + ("00" & card);
		sum <= face_value_sum;

		fairplay: process (face_value_sum)
			begin
				if to_integer(unsigned(face_value_sum)) <= 21 then 
					legal_play <= '1';
				else
				legal_play <= '0';
				end if;
		end process;
					
end behavioural;