// Seed: 4212517958
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_5;
  assign id_3 = id_2;
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  wire id_29;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    output tri0 id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri id_6
);
  initial begin : LABEL_0
    assume (-1);
  end
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
endmodule
