A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE     1


MACRO ASSEMBLER A51 V8.00d
OBJECT MODULE PLACED IN TEST.OBJ
ASSEMBLER INVOKED BY: C:\Keil\C51\BIN\A51.EXE TEST.ASM SET(SMALL) DEBUG EP

LOC  OBJ            LINE     SOURCE

                       1     NAME    TEST
                       2             
                       3     ;$include (TEST.INC)
                +1     4     ;---¶Î¶¨Òå---
                +1     5     ?pr?TEST?Mater                  SEGMENT CODE
                +1     6     ?pr?TEST?Mater2                 SEGMENT CODE
                +1     7     ?co?TEST?FLASHSTR               SEGMENT CODE
                +1     8     
                +1     9     ;--- ÊäÈë¶¨Òå ---
                +1    10     EXTRN   CODE(_FUN_LIB_DELAY)                                                               
                                  ;ÑÓÊ±º¯Ê1
                +1    11     ;EXTRN  CODE(_getrsuadcrc)                                                                 
                                  ;¼ÆËãCRC
                +1    12     EXTRN   CODE(_FUN_LIB_XDATATODATA)                                                         
                                  ;¸´ÖÆÊ¾Ý´ÓÍâ´æµ½ÄÚ´æ
                +1    13     EXTRN   CODE(_FUN_LIB_DATATOXDATA)                                                         
                                  ;¸´ÖÆÊ¾Ý´ÓÄÚ´æµ½Íâ´æ
                +1    14     EXTRN   CODE(_FUN_LIB_FLASHTODATA)                                                         
                                  ;¸´ÖÆÊ¾Ý´ÓFLASHµ½ÄÚ´æ(FALSH Ê¾Ý¶¨ÒåÐèÎª ³¤¶È + Ê¾Ý)
                +1    15     EXTRN   CODE(_FUN_LIB_FLASHTOXDATA)                                                        
                                  ;¸´ÖÆÊ¾Ý´ÓFLASHµ½Íâ´æ(FALSH Ê¾Ý¶¨ÒåÐèÎª ³¤¶È + Ê¾Ý)
                +1    16     
                +1    17     ;--- Serial ---
                +1    18     EXTRN   CODE(_FUN_SERIAL_TXSOFT)                                                           
                                  ;Èí´®¿Ú·¢ËÍÊ¾Ý
                +1    19     EXTRN   CODE(_FUN_SERIAL_RXSOFT)                                                           
                                  ;Èí´®¿Ú½ÓÊÕÊ¾Ý
                +1    20     EXTRN   CODE(_FUN_SERIAL_RXTXINTERRUPT)                                                    
                                  ;Ó²´®¿Ú·¢ËÍ½ÓÊÕÖÐ¶Ï´¦Àí³ÌÐò
                +1    21     EXTRN   CODE(_FUN_SERIAL_INIT)                                                             
                                  ;´®¿ÚÏà¹Ø¼Ä´æÆ÷³õÊ¼»¯
                +1    22     EXTRN   CODE(_FUN_SERIAL_TXHARD)                                                           
                                  ;Ó²´®¿Ú·¢ËÍÊ¾Ý
                +1    23     EXTRN   CODE(_FUN_SERIAL_RXHARD)                                                           
                                  ;Ó²´®¿Ú½ÓÊÕÊ¾Ý
                +1    24     EXTRN   CODE(_FUN_SERIAL_TXHARD02)
                +1    25             
                +1    26     ;--- CPU_CARD ---
                +1    27     EXTRN   CODE(_FUN_Contact_INIT)                                                            
                                  ;³õÊ¼»¯CPU¿¨
                +1    28     EXTRN   CODE(_FUN_Contact_Channel0)                                                        
                                  ;T0¿¨²Ù×÷º¯Ê
                +1    29     EXTRN   CODE(_FUN_Contact_Channel1)                                                        
                                  ;T1¿¨²Ù×÷º¯Ê
                +1    30     EXTRN   CODE(_FUN_Contact_PPS)                                                             
                                  ;PPS[ÉèÖÃÖ¸Áî]
                +1    31     EXTRN   CODE(_FUN_Contact_CHANGEBAUD)
                +1    32     EXTRN   CODE(_FUN_Contact_Channel)                                                         
                                  ;¿¨²Ù×÷[Èí·¢ËÍ£¬Ó²½ÓÊÕ])
                +1    33     EXTRN   CODE(_FUN_TestContact_Channel0)
                +1    34             
                +1    35     ;--- CARD_APP ---
                +1    36     EXTRN   CODE(_FUN_CARDAPP_SelectFile)                                                      
                                  ;Ñ¡Ä¿Â¼»òÎÄ¼þ
                +1    37     EXTRN   CODE(_FUN_CARDAPP_ReadBinary)                                                      
                                  ;¶Á¶þ½øÖÆÎÄ¼þ
                +1    38     EXTRN   CODE(_FUN_CARDAPP_GetBalance)                                                      
                                  ;¶ÁÓà¶î
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE     2

                +1    39     EXTRN   CODE(_FUN_CARDAPP_ReadRecord)
                +1    40     EXTRN   CODE(_FUN_CARDAPP_CardChannel)
                +1    41     
                +1    42     ;--- HDLC ---
                +1    43     EXTRN   CODE(_FUN_HOLD_DIOPOINT)
                +1    44     EXTRN   CODE(Rx_En)
                +1    45     EXTRN   CODE(_Power_Up)
                +1    46     ;EXTRN  CODE(_AutoASKReg)
                +1    47     ;EXTRN  CODE(_BK5822_RST)
                +1    48     EXTRN   CODE(_getnewcrc_xr)
                +1    49     EXTRN   CODE(_FUN_HDLC_RX)                                                                 
                                  ;HDLC½ÓÊÕº¯Ê
                +1    50     EXTRN   CODE(_FUN_HDLC_TX)                                                                 
                                  ;HDLC·¢ËÍº¯Ê
                +1    51     EXTRN   CODE(_FUN_HDLC_CHANGECHANNEL)
                +1    52     ;EXTRN  CODE(_FUN_HDLC_5830Init)
                +1    53     ;EXTRN  CODE(_BK5822_RXTX)
                +1    54     ;EXTRN  CODE(_FUN_HDLC_5822Init)
                +1    55     EXTRN   CODE(Rx_Carrier_En)
                +1    56     ;--- CPU_CARD ---
                +1    57     extrn   code(_Write_18_H)
                +1    58     extrn   code(_Write_18_L)
                +1    59     
                +1    60     
                +1    61     ;--- LCD ---
                +1    62     extrn   code(STR_LOWVo)
                +1    63     EXTRN   CODE(STR_HV)
                +1    64     extrn   code(FUN_LCD_HVTransfer)
                +1    65     EXTRN CODE(_dspmoney)
                +1    66     EXTRN CODE(_Func_LCD_INIT)
                +1    67     EXTRN CODE(_FUN_LCD_DisplayExMoney)
                +1    68     EXTRN CODE(_FUN_LCD_DisplayExChina)
                +1    69     EXTRN CODE(STR_SET)
                +1    70     EXTRN CODE(STR_NOCARD)
                +1    71     EXTRN CODE(STR_ERROR)
                +1    72     EXTRN CODE(STR_PASS)
                +1    73     EXTRN CODE(STR_LOWV)
                +1    74     EXTRN CODE(STR_UNFIX)
                +1    75     EXTRN CODE(STR_INFLAG,STR_CLR)
                +1    76     EXTRN   CODE(STR_HV02)
                +1    77     
                +1    78     EXTRN CODE(STR_COLOR_1)
                +1    79     EXTRN CODE(STR_COLOR256_1)
                +1    80     EXTRN CODE(STR_COLOR256_2)
                +1    81     
                +1    82     EXTRN   CODE(_Func_LCD_Display)
                +1    83     ;EXTRN CODE(_COLOR_Func_LCD_Display)
                +1    84     ;EXTRN CODE(_COLOR256_Func_LCD_Display)
                +1    85     ;--- FALSH ---
                +1    86     EXTRN   CODE(_rdflash)                                                                     
                                  ;¶ÁFlashµ½ÄÚ´æ
                +1    87     EXTRN   CODE(_rdflashxr)                                                                   
                                  ;¶ÁFlashµ½Íâ´æ
                +1    88     EXTRN   CODE(_wrflash)                                                                     
                                  ;Ð´Flashµ½ÄÚ´æ
                +1    89     EXTRN   CODE(_wrflashxr)                                                                   
                                  ;Ð´Flashµ½Íâ´æ
                +1    90     EXTRN   CODE(_eraseflash)                                                                  
                                  ;²Á³Flash
                +1    91     
                +1    92     
                +1    93     ;--- DSRC ---
                +1    94     EXTRN   CODE(_FUN_DSRC_VST)
                +1    95     ;EXTRN  CODE(_FUN_DSRC_GetSecure)
                +1    96     ;EXTRN  CODE(_FUN_DSRC_SetSecure)
                +1    97     ;EXTRN  CODE(_FUN_DSRC_GetRand)
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE     3

                +1    98     ;EXTRN  CODE(_FUN_DSRC_TransferChannel)
                +1    99     ;EXTRN  CODE(_FUN_DSRC_SetMMI)
                +1   100     EXTRN   CODE(_FUN_DSRC_NSpecial)
                +1   101     
                +1   102     
                +1   103     ;--- LIB ---
                +1   104     EXTRN   CODE(_FUN_LIB_1MSDELAYC)
                +1   105     extrn   code(_FUN_LIB_RANDDELAY)
                +1   106     EXTRN   CODE(_FUN_LIB_DELAY127)
                +1   107     EXTRN   CODE(_FUN_LIB_DELAY119)
                +1   108     EXTRN   CODE(_FUN_LIB_DELAY50)
                +1   109     EXTRN   CODE(_FUN_LIB_DELAY49)
                +1   110     EXTRN   CODE(_FUN_LIB_DELAY48)
                +1   111     EXTRN   CODE(_FUN_LIB_DELAY47)
                +1   112     EXTRN   CODE(_FUN_LIB_DELAY46)
                +1   113     EXTRN   CODE(_FUN_LIB_DELAY45)
                +1   114     EXTRN   CODE(_FUN_LIB_DELAY44)
                +1   115     EXTRN   CODE(_FUN_LIB_DELAY43)
                +1   116     EXTRN   CODE(_FUN_LIB_DELAY42)
                +1   117     EXTRN   CODE(_FUN_LIB_DELAY41)
                +1   118     EXTRN   CODE(_FUN_LIB_DELAY40)
                +1   119     EXTRN   CODE(_FUN_LIB_DELAY39)
                +1   120     EXTRN   CODE(_FUN_LIB_DELAY38)
                +1   121     EXTRN   CODE(_FUN_LIB_DELAY37)
                +1   122     EXTRN   CODE(_FUN_LIB_DELAY36)
                +1   123     EXTRN   CODE(_FUN_LIB_DELAY35)
                +1   124     EXTRN   CODE(_FUN_LIB_DELAY34)
                +1   125     EXTRN   CODE(_FUN_LIB_DELAY33)
                +1   126     EXTRN   CODE(_FUN_LIB_DELAY32)
                +1   127     EXTRN   CODE(_FUN_LIB_DELAY31)
                +1   128     EXTRN   CODE(_FUN_LIB_DELAY30)
                +1   129     EXTRN   CODE(_FUN_LIB_DELAY29)
                +1   130     EXTRN   CODE(_FUN_LIB_DELAY28)
                +1   131     EXTRN   CODE(_FUN_LIB_DELAY27)
                +1   132     EXTRN   CODE(_FUN_LIB_DELAY26)
                +1   133     EXTRN   CODE(_FUN_LIB_DELAY25)
                +1   134     EXTRN   CODE(_FUN_LIB_DELAY24)
                +1   135     EXTRN   CODE(_FUN_LIB_DELAY23)
                +1   136     EXTRN   CODE(_FUN_LIB_DELAY22)
                +1   137     EXTRN   CODE(_FUN_LIB_DELAY21)
                +1   138     EXTRN   CODE(_FUN_LIB_DELAY20)
                +1   139     EXTRN   CODE(_FUN_LIB_DELAY19)
                +1   140     EXTRN   CODE(_FUN_LIB_DELAY18)
                +1   141     EXTRN   CODE(_FUN_LIB_DELAY17)
                +1   142     EXTRN   CODE(_FUN_LIB_DELAY16)
                +1   143     EXTRN   CODE(_FUN_LIB_DELAY15)
                +1   144     EXTRN   CODE(_FUN_LIB_DELAY14)
                +1   145     EXTRN   CODE(_FUN_LIB_DELAY13)
                +1   146     EXTRN   CODE(_FUN_LIB_DELAY12)
                +1   147     EXTRN   CODE(_FUN_LIB_DELAY11)
                +1   148     EXTRN   CODE(_FUN_LIB_DELAY10)
                +1   149     EXTRN   CODE(_FUN_LIB_DELAYSIMPLAY)
                +1   150     EXTRN   CODE(_FUN_LIB_BEEP)
                +1   151     EXTRN   CODE(_FUN_LIB_CompareTime)              ;Unix_Time Ê±¼ä²î¼ÆËã)
                +1   152             
                +1   153     ;--- OBUMAIN ---
                +1   154     EXTRN   CODE(OBUMAIN_MASTER_MAINSleep)
                +1   155     EXTRN   CODE(_Enter_Sleep_Mode)
                +1   156     EXTRN   CODE(_FUN_HDLC_5830Init);
                +1   157     EXTRN   CODE(_FUN_OBUMAIN_INITSYS) 
                +1   158     EXTRN   CODE(_Fun_OBUmain_SysUNSleep)
                +1   159     EXTRN   CODE(CONST_LEN_RXBUF)
                +1   160     EXTRN   CODE(CONST_LEN_TXBUF)
                +1   161     EXTRN   CODE(start_user)
                +1   162     EXTRN   CODE(_FUN_OBUMain_BASEINIT)
                +1   163             
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE     4

                +1   164     ;--- NContact ---
                +1   165     EXTRN   CODE(_FUN_NContact_Rc500Rst)
                +1   166     EXTRN   CODE(_FUN_NContact_Rc500Config)
                +1   167     EXTRN   CODE(_FUN_NContact_Rc500Request)
                +1   168     EXTRN   CODE(_FUN_NContact_Rc500Anticoll)
                +1   169     EXTRN   CODE(_FUN_NContact_Rc500Select)
                +1   170     EXTRN   CODE(_FUN_NContact_Rc500TxAndRx)
                +1   171     ;EXTRN  CODE(_FUN_NContact_TESTRc500TxAndRx)
                +1   172     EXTRN   CODE(_FUN_NContact_spio)
                +1   173     
                +1   174     ;--- MF ---
                +1   175     EXTRN   CODE(_FUN_MF_Rc500Auth)
                +1   176     EXTRN   CODE(_FUN_MF_Rc500Read)
                +1   177     EXTRN   CODE(_FUN_MF_Rc500Write)
                +1   178     EXTRN   CODE(_FUN_MF_Rc500Decrement)
                +1   179     EXTRN   CODE(_FUN_MF_Rc500Transfer)
                +1   180     EXTRN   CODE(_FUN_MF_RC500Restore)
                +1   181     ;EXTRN  CODE(_FUN_MF_authread)
                +1   182     EXTRN   CODE(_FUN_MF_Channel)
                +1   183     
                +1   184     ;--- PRO ---
                +1   185     EXTRN   BIT(BIT_5823RX_flag)
                +1   186     EXTRN   BIT(BIT_PROF)
                +1   187     EXTRN   BIT(BIT_ISFRX)
                +1   188     EXTRN   CODE(_FUN_ProCard_RXPro)                ; Pro¿¨½ÓÊÕÊ¾Ý
                +1   189     EXTRN   CODE(_FUN_ProCard_TXPro)                ; Pro¿¨·¢ËÍÊ¾Ý
                +1   190     EXTRN   CODE(_FUN_ProCard_rats)
                +1   191     EXTRN   CODE(_FUN_ProCard_Channel)
                +1   192     EXTRN   CODE(_FUN_ProCard_TXBYTE)
                +1   193     ;EXTRN  CODE(_FUN_ProCard_RXPro02)
                +1   194     
                +1   195     ;---CC1101---
                +1   196     EXTRN   CODE(_FUN_CC1101_spioSoftRXCC1101RXCC1101)
                +1   197     EXTRN CODE(_FUN_CC1101_RESET)           ;¸´Î»
                +1   198     EXTRN CODE(_FUN_CC1101_INIT)            ;³õÊ¼»¯ CC1101
                +1   199     EXTRN CODE(_FUN_CC1101_SetWakeUpTime)   ;³õÊ¼»¯1101»½ÐÑÊ±¼ä
                +1   200     EXTRN CODE(_FUN_CC1101_RVOn)            ;´ò¿ª½ÓÊÕ       
                +1   201     EXTRN CODE(_FUN_CC1101_RVOff)           ;¹Ø±Õ½ÓÊÕ
                +1   202     EXTRN CODE(_FUN_CC1101_RVWR)            ;»Ø¶Á
                +1   203     EXTRN CODE(_FUN_CC1101_Idle)            ;ÉèÖÃµ±Ç°Îª¿ÕÏÐ×´Ì¬
                +1   204     EXTRN CODE(_FUN_CC1101_WakeUP)          ;ÉèÖÃµ±Ç°Îª»½ÐÑ×´Ì¬
                +1   205     
                +1   206     ;--- Contact Issue ---
                +1   207     EXTRN   CODE(_FUN_ContactIssue_INIT02)
                +1   208     EXTRN   CODE(_FUN_ContactIssue_INIT)                    ;       ·¢ÐÐ³õÊ¼»¯
                +1   209     EXTRN   CODE(_FUN_ContactIssue_Release)
                +1   210     EXTRN   CODE(_FUN_ContactIssue_RXBST)                   ;       ·¢ÐÐ_½ÓÊÕBST
                +1   211     EXTRN   CODE(_FUN_ContactIssue_RX)                      ;       ½ÓÊÕ·¢ÐÐÐÅÏ¢£¨´ÓPC£©
                +1   212     EXTRN   CODE(_FUN_ContactIssue_TX)                      ;       ·¢ËÍ·¢ÐÐ»ØÓ¦ÐÅÏ¢£¨µ½PC£©   
                                                  ·¢ËÍ·¢ÐÐ»ØÓ¦ÐÅÏ¢£¨µ½PC£©
                +1   213     EXTRN   CODE(_FUN_ContactIssue_RX02)
                +1   214     EXTRN   CODE(_FUN_HDLC_Frexiaodui)
                +1   215     EXTRN   CODE(SPI_Read_Reg)
                +1   216     EXTRN   CODE(SPI_Write_Reg)
                +1   217     EXTRN   CODE(Tx_Carrier_En)
                +1   218     EXTRN   CODE(ap_start)
                +1   219     
                +1   220     
                +1   221     EXTRN   CODE(_FUN_GSM_RTCON)
                +1   222     ;EXTRN  DATA(DATA_VARTMP1)
                +1   223     EXTRN   DATA(DATA_VARBAUDHALF)
                +1   224     EXTRN   DATA(DATA_VARBAUDFULL)
                +1   225     EXTRN   DATA(DATA_RXBUF)
                +1   226     EXTRN   DATA(MONEY)
                +1   227     EXTRN   DATA(DATA_DSRCTXLEN)
                +1   228     EXTRN   DATA(DATA_CardNO)
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE     5

                +1   229     EXTRN   DATA(DATA_MFCOM)
                +1   230     EXTRN   DATA(DATA_CMDTYPE)
                +1   231     
                +1   232     ;EXTRN  DATA(DATA_NCONTACTTYPE)
                +1   233     EXTRN   DATA(DATA_DSRCRXLEN)
                +1   234     EXTRN   DATA(DATA_IRQEN)
                +1   235     
                +1   236     EXTRN   XDATA(XDATA_HOLD)
                +1   237     EXTRN   XDATA(XDATA_RTCTime)
                +1   238     EXTRN   XDATA(XDATA_TXBUF)
                +1   239     EXTRN   XDATA(XDATA_UnixTime)
                +1   240     EXTRN   XDATA(XDATA_IssueRSCTL)         ;ÓÐÏß·¢ÐÐÐòºÅ
                +1   241     EXTRN   XDATA(XDATA_IssueCMD)           ;ÓÐÏß·¢ÐÐÃüÁî×Ö
                +1   242     EXTRN   XDATA(XDATA_RTCMode)
                +1   243     ;EXTRN  XDATA(XDATA_TXBUFCPUSTART)
                +1   244             
                +1   245     ;BIT
                +1   246     EXTRN   BIT(BIT_BUFADDR)
                +1   247     EXTRN   BIT(BIT_SERIALOVERTIMERX)
                +1   248     EXTRN   BIT(BIT_VERIFY)
                +1   249     EXTRN   BIT(BIT_HARDFLAG)
                +1   250     EXTRN   BIT(BIT_CHANNELFLAG)
                +1   251     EXTRN   BIT(BIT_FIRSTTX)
                +1   252     ;EXTRN  BIT(BIT_LASTF)
                +1   253     EXTRN   BIT(BIT_T0T1)
                +1   254     EXTRN   BIT(BIT_9600)
                +1   255     ;EXTRN  BIT(BIT_HDLCLASTD)
                +1   256     EXTRN   BIT(BIT_ESAMICC)
                +1   257     EXTRN   BIT(BIT_SERFIRBYTE)
                +1   258     EXTRN   BIT(BIT_INSERTCARD)
                +1   259     EXTRN   BIT(BIT_GETRESULT)
                +1   260     EXTRN   BIT(BIT_proMF)
                +1   261     EXTRN   BIT(BIT_ERR_flag)
                +1   262     EXTRN   BIT(BIT_ISContact)
                +1   263     EXTRN   BIT(BIT_BST)
                +1   264             
                +1   265     ;EXTRN  BIT(BIT_BUFADDR)
                +1   266     ;EXTRN  CODE(_SEG_DISPLAY)
                +1   267             
                +1   268     PUBLIC  _FUN_TEST_SerialTX03
                +1   269     PUBLIC  TEST_5823_Loop
                +1   270     PUBLIC  _FUN_TEST_RED
                +1   271     PUBLIC  _FUN_TEST_DISPLAY02
                +1   272     PUBLIC  _FUN_TEST_Master
                +1   273     PUBLIC  _FUN_TEST_DISPLAY
                +1   274             
                +1   275     ;PUBLIC _FUN_TEST_DISPLAY02
                +1   276     PUBLIC  _FUN_TEST_GSMTX
                +1   277     PUBLIC  TEST_SerialTX03_issue
                +1   278             
                +1   279     ;PUBLIC STR_FileInfo
                +1   280     ;PUBLIC STR_READVEHICLE
                +1   281     
                +1   282     PUBLIC  _FUN_TEST_BEEP
                +1   283     PUBLIC  _FUN_TEST_UARTDISPLAY
                +1   284     public  _FUN_TEST_checkrtcmode
                +1   285     ;FALSH ¶¨Òå
----            +1   286             RSEG    ?co?TEST?FLASHSTR
0000            +1   287     STR_Contact_DATA:       ;¶ÁÎÄ¼þ
                +1   288             ;DB     06H
                +1   289             ;DB     11H,22H,33H,44H,55H,66H
                +1   290                     
0000            +1   291     STR_Contact_DATA2:      ;¶ÁÎÄ¼þ
                +1   292             ;DB     06H
                +1   293             ;DB     00H,00H,00H,00H,00H,00H 
                +1   294     
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE     6

0000            +1   295     STR_Contact_RDFILE:     ;¶ÁÎÄ¼þ
                +1   296             ;db     01h
                +1   297     ;       DB      05H,00H,0B0H,081H,000H,026H     
                +1   298     ;STR_DSRC:
                +1   299     ;       DB      06H,01H,0FFH,0FFH,0FFH,0E0H,003H                
                +1   300     ;STR_GETRAND:           ;È¡Ëæ»úÊ
                +1   301     ;       DB      005H,000H,084H,000H,000H,008H
                +1   302     ;STR_READ0015:
                +1   303     ;       DB      05H,00H,0B0H,95H,00H,10H        
                +1   304     ;STR_SELECT3F00:
                +1   305     ;       DB      007H,000H,0A4H,000H,000H,002H,03FH,000H 
                +1   306     ;STR_SELECTDF01:        
                +1   307     ;       DB      007H,000H,0A4H,000H,000H,002H,0DFH,001H 
                +1   308     ;STR_READVEHICLE:
                +1   309     ;       DB      00FH,000H,0B4H,00H,00H,0AH,11H,22H,33H,44H,55H,66H,77H,88H,0DH,00H      
                +1   310     ;STR_TEST:
                +1   311     ;       DB      10H,53,11H,22H,33H,44H,55H,66H,77H,88H,91H,0AAH,0BBH,0CCH,0DDH,0EEH,0FFH   
                                  
                +1   312     ;STR_GetSecure:
                +1   313     
                +1   314     ;       DB      0CH
                +1   315     ;       DB      01H,077H,058H,052H,0E0H,0F7H,00H,91H,18H,01H,15H,01H;,67H,1DH,0ADH,22H
                +1   316     ;       DB      01EH,0D5H,05EH,062H,0FBH,016H,0BH,0F1H,0FAH,8AH,9BH,5CH,55H,0F1H,23H,5BH
                +1   317     ;       DB      0A2H,0A3H,0D2H,49H,0EBH,6CH,60H,15H,57H,53H,0DFH,43H,0F8H,7BH,0A9H,89H
                +1   318     ;       DB      0BCH,96H,0DDH,60H,9DH,35H,0F0H,5DH,17H,0B9H,0E2H,0DCH,56H,0CAH,0A5H,94H
                +1   319     ;       DB      6CH,45H,2DH,0DH,87H,0C6H,14H,80H,0FAH,1CH,9DH,3DH,60H,06H,0ECH,34H
                +1   320     ;       DB      53H,93H,5EH,9CH,00H,00H,00H,00H,00H,00H,00H,00H,00H
                +1   321     ;//////////////////////////////////////////////////////////////////////////////////////////
                             /////////////////
                +1   322     ;STR_FileInfo:
                +1   323     ;       DB      8EH;LEN
                +1   324             ;Sysinfo 38 --- 05 11.... 06
                +1   325     ;       DB      05h
                +1   326     ;       DB      11H,11H,11H,11H,11H,11H,11H,11H,11H,11H
                +1   327     ;       DB      11H,11H,11H,11H,11H,11H,11H,11H,11H,11H
                +1   328     ;       DB      11H,11H,11H,11H,11H,11H,11H,11H,11H,11H
                +1   329     ;       DB      11H,11H,11H,11H,11H,11H
                +1   330     ;       DB      06H
                +1   331             ;0002 4 --- 04 55 ... 02
                +1   332     ;       DB      04H
                +1   333     ;       DB      55H,55H
                +1   334     ;       DB      02H     
                +1   335             
                +1   336             ;0012 24 --- 03 44.... 12
                +1   337     ;       DB      03H
                +1   338     ;       DB      44H,44H,44H,44H,44H,44H,44H,44H,44H,44H
                +1   339     ;       DB      44H,44H,44H,44H,44H,44H,44H,44H,44H,44H
                +1   340     ;       DB      44H,44H
                +1   341     ;       DB      12H     
                +1   342             
                +1   343             ;0015 33 --- 01 22.... 15
                +1   344     ;       DB      01H
                +1   345     ;       DB      22H,22H,22H,22H,22H,22H,22H,22H,22H,22H
                +1   346     ;       DB      22H,22H,22H,22H,22H,22H,22H,22H,22H,22H
                +1   347     ;       DB      22H,22H,22H,22H,22H,22H,22H,22H,22H,22H
                +1   348     ;       DB      22H
                +1   349     ;       DB      15H
                +1   350             ;0019 43 --- 02 33 ... 19
                +1   351     ;       DB      02H
                +1   352     ;       DB      33H,33H,33H,33H,33H,33H,33H,33H,33H,33H
                +1   353     ;       DB      33H,33H,33H,33H,33H,33H,33H,33H,33H,33H
                +1   354     ;       DB      33H,33H,33H,33H,33H,33H,33H,33H,33H,33H
                +1   355     ;       DB      33H,33H,33H,33H,33H,33H,33H,33H,33H,33H
                +1   356     ;       DB      33H
                +1   357     ;       DB      19H
                +1   358     ;//////////////////////////////////////////////////////////////////////////////////////////
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE     7

                             /////////////////
                +1   359     ;STR_SELECT1001:
                +1   360     ;       DB      007H,000H,0A4H,000H,000H,002H,10H,01H   
                +1   361     ;STR_CONSUME:;Ïû·Ñ³õÊ¼»¯
                +1   362     ;       DB      10H,80H,50H,03H,02H,0BH,01H,00H,00H,00H,01H,11H,22H,33H,44H,55H,66H
                +1   363     
                +1   364     ;STR_WRITE0019:;Ð´0019ÎÄ¼þ
                +1   365     ;       DB      2CH,80H,0DCH,0AAH,0C8H,27H,0AAH,25H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H
                             ,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H,00H 
                +1   366     
                +1   367     ;STR_TESTCRC:
                +1   368     ;       DB      014H
                +1   369     ;       DB      0FFH,0FFH,0FFH,0FFH,050H,003H,091H,0C0H,011H,022H
                +1   370     ;       DB      033H,044H,044H,033H,022H,011H,000H,001H,001H,000H
                +1   371     ;//////////////////////////////////////////////////////////////////////////////////////////
                             /////////////////
                +1   372     ;STR_READMF49:
                +1   373     
                +1   374     ;       DB      0AH
                +1   375     ;       DB      088H,098H,0ADH,08EH,07DH,0E5H,0EAH,0C9H,0ACH,8DH
                +1   376     
                +1   377     ;//////////////////////////////////////////////////////////////////////////////////////////
                             /////////////////
                +1   378     ;STR_READMF9:;E1 A0 7F AD 39 19
                +1   379     ;       DB      0AH
                +1   380     ;
                +1   381     ;       DB      0E1H,0A0H,07FH,0ADH,039H,019H
                +1   382     ;       DB      0EAH,0C9H,0ACH,8DH
                +1   383     
                +1   384     ;//////////////////////////////////////////////////////////////////////////////////////////
                             /////////////////
                +1   385     ;STR_WRITEMF:
                +1   386     ;       DB      10H
                +1   387     ;       DB      000H,001H,002H,003H,004H,005H,006H,007H,008H,009H,00AH,00BH,00CH,00DH,00EH,
                             00bH
                +1   388     ;//////////////////////////////////////////////////////////////////////////////////////////
                             /////////////////
                +1   389     ;Ö¸ÁîÀàÐÍ       ÉÈÇøºÅ  ¿éºÅ    "A"/"B"(41H|42H)        ÃÜÔ¿    UUU
                +1   390     ;STR_ComplexREADMF:
                +1   391     ;       DB      0AH
                +1   392             ;DB     000H,000H,031H,042H,088H,098H,0ADH,08EH,07DH,0E5H
                +1   393     ;       DB      000H,000H,001H,041H,0A0H,0A1H,0A2H,0A3H,0A4H,0A5H
                +1   394             ;DB     000H,000H,020H,042H,088H,098H,0ADH,08EH,07DH,0E5H
                +1   395     ;STR_ComplexWRITEMF:
                +1   396     ;       DB      1AH
                +1   397     ;       DB      001H,000H,031H,042H,088H,098H,0ADH,08EH,07DH,0E5H       
                +1   398     ;       DB      000H,001H,002H,003H,004H,005H,006H,007H,008H,009H,00AH,00BH,00CH,00DH,00EH,
                             00FH
                +1   399     ;STR_ComplexDECREMENTMF:
                +1   400     ;       DB      0EH
                +1   401     ;       DB      002H,000H,009H,041H,0E1H,0A0H,07FH,0ADH,039H,019H       
                +1   402     ;       DB      001H,000H,000H,000H
                +1   403     ;STR_ComplexINCREMENTMF:
                +1   404     ;       DB      0EH
                +1   405     ;       DB      003H,000H,009H,041H,0E1H,0A0H,07FH,0ADH,039H,019H       
                +1   406     ;       DB      001H,000H,000H,000H
                +1   407     ;STR_ComplexRESTOREMF:
                +1   408     ;       DB      0BH
                +1   409     ;       DB      004H,000H,008H,041H,0E1H,0A0H,07FH,0ADH,039H,019H       
                +1   410     ;       DB      0AH
                +1   411     ;//////////////////////////////////////////////////////////////////////////////////////////
                             /////////////////
                +1   412     ;STR_DSRC_VST:          ;VST»ù±¾×é³É
                +1   413     ;       DB      006H                    ;³¤¶È
                +1   414     ;;      DB      001H,0FFH,0FFH,0FFH     ;MACµØÖ·
                +1   415     ;       DB      0C0H                    ;MAC¿ØÖÆÓò
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE     8

                +1   416     ;       DB      003H                    ;LLC¿ØÖÆÓò
                +1   417     ;       DB      091H                    ;×Ö¶Î×ÖÍ·
                +1   418     ;       DB      0D0H
                +1   419     ;       DB      000H
                +1   420     ;       DB      001H
                +1   421     ;       DB      0C1H
                +1   422     ;       DB      001H
                +1   423     ;       DB      0FFH
                +1   424     ;       DB      027H
                +1   425     ;STR_DSRC_BST:
                +1   426     ;       DB      14H
                +1   427     ;       DB      0FFH,0FFH,0FFH,0FFH,050H,003H,091H,0C0H,000H,000H,000H,000H,0CCH,0CCH,0CCH,
                             0CCH,000H,001H,001H,0F1H     
                +1   428     ;//////////////////////////////////////////////////////////////////////////////////////////
                             /////////////////    
                +1   429     ;STR_PCSerial:
                +1   430     ;       DB      10H
                +1   431     ;       DB      000,001H,002H,003H,004H,005H,006H,007H,008H,009H,00AH,00BH,00CH,00DH,00EH,0
                             0FH
                +1   432     
0000            +1   433     STR_ERRTX:
                +1   434             ;DB     58
                +1   435             ;DB     001H,000H,000H,018H,0E0H,077H,000H,091H,018H,001H
                +1   436             ;DB     019H,001H,002H,022H,035H,078H,075H,023H,0C2H,062H
                +1   437             ;DB     014H,0BCH,015H,000H,004H,000H,000H,000H,000H,000H
                +1   438             ;DB     000H,000H,000H,000H,000H,0D4H,0C1H,042H,036H,032H
                +1   439             ;DB     036H,032H,036H,000H,000H,000H,090H,000H,006H,000H
                +1   440             ;DB     002H,0C1H,0B3H,090H,000H,000H,098H,079H
                +1   441             
                +1   442             
0000            +1   443     STR_DSRC_VST02:         ;VST»ù±¾×é³É
                +1   444             ;DB     014                     ;³¤¶È
                +1   445             ;DB     001H,0FFH,0FFH,0FFH     ;MACµØÖ·
                +1   446             ;DB     0C0H                    ;MAC¿ØÖÆÓò
                +1   447             ;DB     003H                    ;LLC¿ØÖÆÓò
                +1   448             ;DB     091H                    ;×Ö¶Î×ÖÍ·
                +1   449             ;;DB    0D0H
                +1   450             ;DB     000H
                +1   451             ;DB     001H
                +1   452             ;DB     0C1H
                +1   453             ;DB     001H
                +1   454             ;DB     0FFH
                +1   455             ;DB     027H    
                +1   456             
0000            +1   457     str_test_hv:
                +1   458             ;db     12
                +1   459             ;db     0BDH,0F2H               ;Ò× 
                +1   460             ;db     033H,038H               ;Ò× 
                +1   461             ;db     39h
                +1   462             ;db     31h,32h,33h,34h,35h
                +1   463             ;db     00,00,00,00
                +1   464             
0000            +1   465     pn9cord:
0000 7FC1EF8B   +1   466                     db 07fh,0c1h,0efh,08bh,099h,004h,0a7h,068h,0f3h,0e6h
0004 9904A768                
0008 F3E6                    
000A C548E36A   +1   467                     db 0c5h,048h,0e3h,06ah,0e2h,062h,040h,010h,08ch,027h
000E E2624010                
0012 8C27                    
0014 2AC37A6E   +1   468                     db 02ah,0c3h,07ah,06eh,045h,00ah,0d3h,0f6h,029h,06fh
0018 450AD3F6                
001C 296F                    
001E C9A9980C   +1   469                     db 0c9h,0a9h,098h,00ch,065h,01ah,05fh,0d1h,063h,0ach
0022 651A5FD1                
0026 63AC                    
0028 B3C7DD06   +1   470                     db 0b3h,0c7h,0ddh,006h,0b6h,0ech,016h,0aeh,0aah,005h
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE     9

002C B6EC16AE                
0030 AA05                    
0032 2BCBB81C   +1   471                     db 02bh,0cbh,0b8h,01ch,0e9h,03dh,075h,012h,019h,0c2h
0036 E93D7512                
003A 19C2                    
003C F6CD0EF0   +1   472                     db 0f6h,0cdh,00eh,0f0h,0f0h
0040 F0                      
                +1   473                     
0041            +1   474     STR_RET:        
0041 06         +1   475             DB      06
0042 FFFFFFFF   +1   476             DB      0FFH,0FFH,0FFH,0FFH
0046 0102       +1   477             DB      01H,02H
                +1   478             
                     479     
                     480     ;$include (COMMON.INC)
                +1   481             
  009C          +1   482     BRT                                     EQU     09CH
  009C          +1   483     Reg_Sys_BRT                             EQU     09CH
                +1   484     ;RegBit_SysBRT_S1BRS                    BIT     Reg_Sys_BRT.1
                +1   485     
  009A          +1   486     S2CON                                   EQU     09AH
  009B          +1   487     S2BUF                                   EQU     09BH
  00AF          +1   488     IE2                                     EQU     0AFH
  00EA          +1   489     RELOAD2_CONTR                           EQU     0EAH
                +1   490             
  0001          +1   491     CONST_TIMEER02                          EQU     1       ;Ò»ÖÜ6Ãë
  00FE          +1   492     CONST_TIMEER03                          EQU     254;245
  0001          +1   493     CONST_TIMEER04                          EQU     1
                +1   494     
  00A2          +1   495     REG_51_AUXR1                            EQU     0A2H
  00AE          +1   496     EPCAI                                   BIT     IE.6
                +1   497     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ///////
                +1   498     ;NEW LCD
                +1   499     ;PIN_Sys_IsDownload                     BIT     P3.7
                +1   500     ;PIN_LCD_OLEDD1                         BIT     P1.2
                +1   501     ;PIN_LCD_OLEDD0                         BIT     P1.3
                +1   502     ;PIN_LCD_OLEDDC                         BIT     P1.4
                +1   503     ;PIN_LCD_OLEDRES                        BIT     P1.5
                +1   504     ;PIN_LCD_OLEDCS                         BIT     P4.3
                +1   505     ;PIN_LCD_BG                             BIT     P1.1
                +1   506     ;PIN_OLED_ENSY7208                      BIT     P4.0
  00C0          +1   507     P4                                      EQU     0C0H
                +1   508     ;------------------------------------------------------------------------------------------
                             -----
  0005          +1   509     CONST_MAX_RXNUM                         EQU     5
                +1   510     ;TI_CCxxx0_SRES                         EQU     30H
                +1   511     ;Configuration Registers                
  0046          +1   512     CONST_GDO2_VALUE                        EQU     46h;046H        ;06H
  0002          +1   513     CONST_GDO2_MCSM2                        EQU     2;03H
  00C0          +1   514     read_burst                              EQU     0C0H
  0000          +1   515     TI_CCxxx0_IOCFG2                        EQU     00H        ;GDO2 output pin configuration
  0001          +1   516     TI_CCxxx0_IOCFG1                        EQU     01H        ;GDO1 output pin configuration
  0002          +1   517     TI_CCxxx0_IOCFG0                        EQU     02H        ;GDO0 output pin configuration
  0003          +1   518     TI_CCxxx0_FIFOTHR                       EQU     03H        ;RX FIFO and TX FIFO thresholds
  0004          +1   519     TI_CCxxx0_SYNC1                         EQU     04H        ;Sync word, high byte
  0005          +1   520     TI_CCxxx0_SYNC0                         EQU     05H        ;Sync word, low byte
  0006          +1   521     TI_CCxxx0_PKTLEN                        EQU     06H        ;Packet length
  0007          +1   522     TI_CCxxx0_PKTCTRL1                      EQU     07H        ;Packet automation control
  0008          +1   523     TI_CCxxx0_PKTCTRL0                      EQU     08H        ;Packet automation control
  0009          +1   524     TI_CCxxx0_ADDR                          EQU     09H        ;Device address
  000A          +1   525     TI_CCxxx0_CHANNR                        EQU     0AH        ;Channel number
  000B          +1   526     TI_CCxxx0_FSCTRL1                       EQU     0BH        ;Frequency synthesizer control
  000C          +1   527     TI_CCxxx0_FSCTRL0                       EQU     0CH        ;Frequency synthesizer control
  000D          +1   528     TI_CCxxx0_FREQ2                         EQU     0DH        ;Frequency control word, high by
                             te
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    10

  000E          +1   529     TI_CCxxx0_FREQ1                         EQU     0EH        ;Frequency control word, middle 
                             byte
  000F          +1   530     TI_CCxxx0_FREQ0                         EQU     0FH        ;Frequency control word, low byt
                             e
  0010          +1   531     TI_CCxxx0_MDMCFG4                       EQU     10H        ;Modem configuration
  0011          +1   532     TI_CCxxx0_MDMCFG3                       EQU     11H        ;Modem configuration
  0012          +1   533     TI_CCxxx0_MDMCFG2                       EQU     12H        ;Modem configuration
  0013          +1   534     TI_CCxxx0_MDMCFG1                       EQU     13H        ;Modem configuration
  0014          +1   535     TI_CCxxx0_MDMCFG0                       EQU     14H        ;Modem configuration
  0015          +1   536     TI_CCxxx0_DEVIATN                       EQU     15H        ;Modem deviation setting
  0016          +1   537     TI_CCxxx0_MCSM2         EQU     16H        ;Main Radio Cntrl State Machine config
  0017          +1   538     TI_CCxxx0_MCSM1         EQU     17H        ;Main Radio Cntrl State Machine config
  0018          +1   539     TI_CCxxx0_MCSM0         EQU     18H        ;Main Radio Cntrl State Machine config
  0019          +1   540     TI_CCxxx0_FOCCFG        EQU     19H        ;Frequency Offset Compensation config
  001A          +1   541     TI_CCxxx0_BSCFG         EQU     1AH        ;Bit Synchronization configuration
  001B          +1   542     TI_CCxxx0_AGCCTRL2      EQU     1BH        ;AGC control
  001C          +1   543     TI_CCxxx0_AGCCTRL1      EQU     1CH        ;AGC control
  001D          +1   544     TI_CCxxx0_AGCCTRL0      EQU     1DH        ;AGC control
  001E          +1   545     TI_CCxxx0_WOREVT1       EQU     1EH        ;High byte Event 0 timeout
  001F          +1   546     TI_CCxxx0_WOREVT0       EQU     1FH        ;Low byte Event 0 timeout
  0020          +1   547     TI_CCxxx0_WORCTRL       EQU     20H        ;Wake On Radio control
  0021          +1   548     TI_CCxxx0_FREND1        EQU     21H        ;Front end RX configuration
  0022          +1   549     TI_CCxxx0_FREND0        EQU     22H        ;Front end TX configuration
  0023          +1   550     TI_CCxxx0_FSCAL3        EQU     23H        ;Frequency synthesizer calibration
  0024          +1   551     TI_CCxxx0_FSCAL2        EQU     24H        ;Frequency synthesizer calibration
  0025          +1   552     TI_CCxxx0_FSCAL1        EQU     25H        ;Frequency synthesizer calibration
  0026          +1   553     TI_CCxxx0_FSCAL0        EQU     26H        ;Frequency synthesizer calibration
  0027          +1   554     TI_CCxxx0_RCCTRL1       EQU     27H        ;RC oscillator configuration
  0028          +1   555     TI_CCxxx0_RCCTRL0       EQU     28H        ;RC oscillator configuration
  0029          +1   556     TI_CCxxx0_FSTEST        EQU     29H        ;Frequency synthesizer cal control
  002A          +1   557     TI_CCxxx0_PTEST         EQU     2AH        ;Production test
  002B          +1   558     TI_CCxxx0_AGCTEST       EQU     2BH        ;AGC test
  002C          +1   559     TI_CCxxx0_TEST2         EQU     2CH        ;Various test settings       
  002D          +1   560     TI_CCxxx0_TEST1         EQU     2DH        ;Various test settings
  002E          +1   561     TI_CCxxx0_TEST0         EQU     2EH        ;Various test settings
                +1   562     
                +1   563     ;Strobe commands
  0030          +1   564     TI_CCxxx0_SRES          EQU     30H        ;Reset chip.
  0032          +1   565     TI_CCxxx0_SXOFF         EQU     32H        ;Turn off crystal oscillator.
  0033          +1   566     TI_CCxxx0_SCAL          EQU     33H        ;Calibrate freq synthesizer & disable
  0034          +1   567     TI_CCxxx0_SRX           EQU     34H        ;Enable RX.
  0035          +1   568     TI_CCxxx0_STX           EQU     35H        ;Enable TX.
  0036          +1   569     TI_CCxxx0_SIDLE         EQU     36H        ;Exit RX / TX
  0037          +1   570     TI_CCxxx0_SAFC          EQU     37H        ;AFC adjustment of freq synthesizer
  0038          +1   571     TI_CCxxx0_SWOR          EQU     38H        ;Start automatic RX polling sequence
  0039          +1   572     TI_CCxxx0_SPWD          EQU     39H        ;Enter pwr down mode when CSn goes hi
  003A          +1   573     TI_CCxxx0_SFRX          EQU     3AH        ;Flush the RX FIFO buffer.
  003B          +1   574     TI_CCxxx0_SFTX          EQU     3BH        ;Flush the TX FIFO buffer.
  003C          +1   575     TI_CCxxx0_SWORRST       EQU     3CH        ;Reset real time clock.
  003D          +1   576     TI_CCxxx0_SNOP          EQU     3DH        ;No operation.
                +1   577             
                +1   578     ;Status_registers
  0030          +1   579     TI_CCxxx0_PARTNUM                       EQU     30H        ;Part number
  0031          +1   580     TI_CCxxx0_VERSION                       EQU     31H        ;Current version number
  0032          +1   581     TI_CCxxx0_FREQEST                       EQU     32H        ;Frequency offset estimate
  0033          +1   582     TI_CCxxx0_LQI                           EQU     33H        ;Demodulator estimate for link q
                             uality
  0034          +1   583     TI_CCxxx0_RSSI                          EQU     34H        ;Received signal strength indica
                             tion
  0035          +1   584     TI_CCxxx0_MARCSTATE                     EQU     35H        ;Control state machine state
  0036          +1   585     TI_CCxxx0_WORTIME1                      EQU     36H        ;High byte of WOR timer
  0037          +1   586     TI_CCxxx0_WORTIME0                      EQU     37H        ;Low byte of WOR timer
  0038          +1   587     TI_CCxxx0_PKTSTATUS                     EQU     38H        ;Current GDOx status and packet 
                             status
  0039          +1   588     TI_CCxxx0_VCO_VC_DAC                    EQU     39H        ;Current setting from PLL cal mo
                             dule
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    11

  003A          +1   589     TI_CCxxx0_TXBYTES                       EQU     3AH        ;Underflow and # of bytes in TXF
                             IFO
  003B          +1   590     TI_CCxxx0_RXBYTES                       EQU     3BH        ;Overflow and # of bytes in RXFI
                             FO
  007F          +1   591     TI_CCxxx0_NUM_RXBYTES                   EQU     7FH        ;Mask "# of bytes" field in _RXB
                             YTES
                +1   592             
                +1   593     ;Other memory locations
  003E          +1   594     TI_CCxxx0_PATABLE                       EQU     3EH
  003F          +1   595     TI_CCxxx0_TXFIFO                        EQU     3FH
  003F          +1   596     TI_CCxxx0_RXFIFO                        EQU     3FH
                +1   597             
  0082          +1   598     PIN_WAVE_RX                             BIT     p0.2;P2.0;p0.1;p1.0
  00B4          +1   599     PIN_OUTPUT_CLK                          BIT     P3.4;P1.0
  008F          +1   600     REG_WAKE_CLK0                           EQU     08FH
  000F          +1   601     CONST_DATA_VALUE1                       EQU     15;20;20;20
  00DE          +1   602     CONST_DATA_VALUE2                       EQU     208+14;14;255;208+14;14
                +1   603     ;------------------------------------------------------------------------------------------
                             -----
                +1   604     ;µçÔ´¿ØÖÆ
  0095          +1   605     PIN_PWRDWN_LCD                          BIT     p1.5;p1.3        
  00A4          +1   606     Pin_pwrdwn                              BIT     p2.4;P2.7        
  00A3          +1   607     PIN_PWR_GSM                             BIT     p2.3;P2.4        
                +1   608             
                +1   609     ;--- Active ---
  00B5          +1   610     Pin_unfix                               BIT     P3.5     
  00B3          +1   611     PIN_card_exist                          BIT     p3.3    
  00B2          +1   612     WKO_BK                                  BIT     P3.2     
  0095          +1   613     PIN_PWR_LOWIO                           BIT     p1.5;P2.1        
                +1   614             
                +1   615     ;--- ESAM ---
  0083          +1   616     PIN_ESAM_TX                             BIT     p0.3;P2.6        
  0083          +1   617     PIN_ESAM_RX                             BIT     p0.3;P2.6        
  0085          +1   618     PIN_ESAM_RST                            BIT     p0.5;P2.5        
                +1   619             
                +1   620     ;--- Éù¹â¿ØÖÆ ---
  00C5          +1   621     Pin_Red                                 BIT     p4.5;P4.1        
  00C4          +1   622     Pin_Gre                                 BIT     p4.4;P4.5
                +1   623     
  0095          +1   624     PIN_BELL_01                             BIT     p1.5;P0.3        
  0095          +1   625     PIN_BELL_02                             BIT     p1.5;P0.2        
                +1   626             
                +1   627     ;--- CC1101 ---
                +1   628     ;Pin_CC1101_SS                          BIT     p3.6     
                +1   629     ;PIN_CC1101_SCLK                                BIT     P2.2     
                +1   630     ;PIN_CC1101_MOSI                                BIT     P2.3     
                +1   631     ;PIN_CC1101_MISO                                BIT     p3.7     
                +1   632     ;PIN_CC1101_GDO2                                BIT     P1.6     
                +1   633             
                +1   634     ;--- Òº¾§Ò½Å ---
  0095          +1   635     Pin_LCD_CS                              BIT     p1.5;p1.4        
  0095          +1   636     Pin_LCD_RST                             BIT     P1.5;    
  0095          +1   637     Pin_LCD_DC                              BIT     p1.5;p1.7       
  0095          +1   638     Pin_LCD_SCL                             BIT     p1.5;p3.4       
  0095          +1   639     Pin_LCD_SDA                             BIT     p1.5;p4.3       
                +1   640             
                +1   641     ;--- 522 ---
  0087          +1   642     PIN_522_SCLK                            BIT     P0.7;P0.7        
  00C6          +1   643     PIN_522_MOSI                            BIT     p4.6;P0.5        
  00C1          +1   644     PIN_522_MISO                            BIT     p4.1;P0.4        
  0086          +1   645     Pin_522_SS                              BIT     P0.6;P0.6        
  0084          +1   646     Pin_522_RST                             BIT     p0.4;P4.6        
                +1   647             
  00B0          +1   648     PIN_SOFTSERIALRX                        BIT     P3.0     
  00B1          +1   649     PIN_SOFTSERIALTXH                       BIT     P3.1     
                +1   650             
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    12

  0095          +1   651     PIN_PWR_SE                              BIT     p1.5    ;p2.2   ; P2.4  ;       [ GSM ] 
  0095          +1   652     Pin_SW                                  BIT     p1.5    
                +1   653             
                +1   654             
                +1   655     ;fu dand wei
  00A6          +1   656     Pin_ES_Rst                              BIT     p2.6;P2.3       ;p4.0;P4.4      ; P4.4  
  00B4          +1   657     PIN_SE_IO1                              BIT     p3.4;p2.4       ;P4.4;p2.3;p4.4;P2.2    ; P
                             0.5
                +1   658             
                +1   659             
                +1   660     ;--- CC1101 ---
  0097          +1   661     PIN_UART2_TX                            BIT     p1.7    ;p3.6   ; P3.7
  0096          +1   662     PIN_UART2_RX                            BIT     P1.6    ; 
                +1   663             
  0000          +1   664     BUSY                                    BIT     20H.0
                +1   665     ;////////////////////////////////////////////////Ò½Å¶¨Òå///////////////////////////////////
                             //////////////
                +1   666     ;ÉèÎª¸ß
  0091          +1   667     PIN_BK_CE                               BIT     p1.1     
  0090          +1   668     Pin_5823BK_CS                           BIT     P1.0
                +1   669     ;Éè³ÉÊäÈëÎª¸ß                           
  0080          +1   670     Pin_5823BK_MISO                         BIT     p0.0     
  0092          +1   671     Pin_5823BK_IRQ                          BIT     p1.2      
                +1   672     ;   Éè ³É µÍ
  0081          +1   673     Pin_5823BK_MOSI                         BIT     p0.1     
  00C2          +1   674     Pin_5823BK_SCLK                         BIT     p4.2     
                +1   675      
  0082          +1   676     PIN_WAVE_CHANNEL1                       BIT     p0.2;P2.0        
                +1   677      
                +1   678     ;=====================================================================================
  008F          +1   679     Reg_WakeClk0                            EQU     08fH
  00DC          +1   680     Reg_WakeClk_04                          BIT     CCON.4  ;P3.4
  00DD          +1   681     Reg_WakeClk_05                          BIT     CCON.5  ;P3.5
                +1   682     ;ÉùÃ÷STC12C5628AD ÏµÁÐ MCU ÌØÊâ¹¦ÄÜ¼Ä´æÆ÷µØÖ·
  00B7          +1   683     IPH EQU 0B7H ;ÖÐ¶ÏÓÅÏÈ¼¶¸ßÎ»¼Ä´æÆ÷
  00AE          +1   684     EPCA_LVD EQU IE.6 ;PCA ÖÐ¶ÏºÍ LVD(µÍÑ¹¼ì²â)ÖÐ¶Ï¹²ÏíµÄ×ÜÖÐ¶Ï¿ØÖÆÎ»
  00F9          +1   685     CH EQU 0F9H ;PCA ¼ÆÊÆ÷¸ß8 Î»¡£
  00E9          +1   686     CL EQU 0E9H ;PCA ¼ÆÊÆ÷µÍ8 Î»¡£
                +1   687     
                +1   688     ;------------------------
  00D8          +1   689     CCON EQU 0D8H ;PCA ¿ØÖÆ¼Ä´æÆ÷¡£
  00D8          +1   690     CCF0 EQU CCON.0 ;PCA Ä£¿é0 ÖÐ¶Ï±êÖ¾, ÓÉÓ²¼þÖÃÎ», ±ØÐëÓÉÈí¼þÇå0¡£
  00D9          +1   691     CCF1 EQU CCON.1 ;PCA Ä£¿é1 ÖÐ¶Ï±êÖ¾, ÓÉÓ²¼þÖÃÎ», ±ØÐëÓÉÈí¼þÇå0¡£
  00DA          +1   692     CCF2 EQU CCON.2 ;PCA Ä£¿é2 ÖÐ¶Ï±êÖ¾, ÓÉÓ²¼þÖÃÎ», ±ØÐëÓÉÈí¼þÇå0¡£
  00DB          +1   693     CCF3 EQU CCON.3 ;PCA Ä£¿é3 ÖÐ¶Ï±êÖ¾, ÓÉÓ²¼þÖÃÎ», ±ØÐëÓÉÈí¼þÇå0¡£
  00DC          +1   694     CCF4 EQU CCON.4 ;PCA Ä£¿é4 ÖÐ¶Ï±êÖ¾, ÓÉÓ²¼þÖÃÎ», ±ØÐëÓÉÈí¼þÇå0¡£
  00DD          +1   695     CCF5 EQU CCON.5 ;PCA Ä£¿é5 ÖÐ¶Ï±êÖ¾, ÓÉÓ²¼þÖÃÎ», ±ØÐëÓÉÈí¼þÇå0¡£
  00DE          +1   696     CR EQU CCON.6 ;1:ÔÊÐí PCA ¼ÆÊÆ÷¼ÆÊ, ±ØÐëÓÉÈí¼þÇå0¡£
  00DF          +1   697     CF EQU CCON.7 ;PCA ¼ÆÊÆ÷Òç³ö(CH,CL ÓÉ FFFFH ±äÎª 0000H)±êÖ¾,
                +1   698     ;PCA ¼ÆÊÆ÷Òç³öºóÓÉÓ²¼þÖÃÎ»,±ØÐëÓÉÈí¼þÇå0¡£
                +1   699     ;------------------------
  00D9          +1   700     CMOD EQU 0D9H ;PCA ¹¤×÷Ä£Ê½¼Ä´æÆ÷¡£
                +1   701     
                +1   702     ;CMOD.7 CIDL: idle ×´Ì¬Ê± PCA ¼ÆÊÆ÷ÊÇ·ñ¼ÌÐø¼ÆÊ, 0: ¼ÌÐø¼ÆÊ, 1: Í£Ö¹¼ÆÊ¡£
                +1   703     ;CMOD.2 CPS1: PCA ¼ÆÊÆ÷¼ÆÊÂö³åÔ´Ñ¡ÔñÎ» 1¡£
                +1   704     ;CMOD.1 CPS0: PCA ¼ÆÊÆ÷¼ÆÊÂö³åÔ´Ñ¡ÔñÎ» 0¡£
                +1   705     ; CPS1 CPS0
                +1   706     ; 0 0 Íâ²¿¾§ÌåÆµÂÊ/12¡£
                +1   707     ; 0 1 Íâ²¿¾§ÌåÆµÂÊ/2¡£
                +1   708     ; 1 0 Timer 0 Òç³öÂö³å£¬
                +1   709     ; Timer 0 »¹¿ÉÍ¨¹ AUXR ¼Ä´æÆ÷ÉèÖÃ³É¹¤×÷ÔÚ 12T »ò 1T Ä£Ê½¡£
                +1   710     ; 1 1 ´Ó ECI/P3.4 ½ÅÊäÈëµÄÍâ²¿Ê±ÖÓ¡£
                +1   711     ;CMOD.0 ECF: PCA ¼ÆÊÆ÷Òç³öÖÐ¶ÏÔÊÐíÎ», 1-- ÔÊÐí CF(CCON.7) ²úÉúÖÐ¶Ï¡£
                +1   712     ;------------------------
  00FA          +1   713     CCAP0H EQU 0FAH ;PCA Ä£¿é0 µÄ²¶×½/ ±È½Ï¼Ä´æÆ÷¸ß 8 Î»¡£
  00FB          +1   714     CCAP1H EQU 0FBH ;PCA Ä£¿é1 µÄ²¶×½/ ±È½Ï¼Ä´æÆ÷¸ß 8 Î»¡£
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    13

  00FC          +1   715     CCAP2H EQU 0FCH ;PCA Ä£¿é2 µÄ²¶×½/ ±È½Ï¼Ä´æÆ÷¸ß 8 Î»¡£
  00FD          +1   716     CCAP3H EQU 0FDH ;PCA Ä£¿é3 µÄ²¶×½/ ±È½Ï¼Ä´æÆ÷¸ß 8 Î»¡£
  00FE          +1   717     CCAP4H EQU 0FEH ;PCA Ä£¿é4 µÄ²¶×½/ ±È½Ï¼Ä´æÆ÷¸ß 8 Î»¡£
  00FF          +1   718     CCAP5H EQU 0FFH ;PCA Ä£¿é5 µÄ²¶×½/ ±È½Ï¼Ä´æÆ÷¸ß 8 Î»¡£
  00EA          +1   719     CCAP0L EQU 0EAH ;PCA Ä£¿é0 µÄ²¶×½/ ±È½Ï¼Ä´æÆ÷µÍ 8 Î»¡£
  00EB          +1   720     CCAP1L EQU 0EBH ;PCA Ä£¿é1 µÄ²¶×½/ ±È½Ï¼Ä´æÆ÷µÍ 8 Î»¡£
  00EC          +1   721     CCAP2L EQU 0ECH ;PCA Ä£¿é2 µÄ²¶×½/ ±È½Ï¼Ä´æÆ÷µÍ 8 Î»¡£
  00ED          +1   722     CCAP3L EQU 0EDH ;PCA Ä£¿é3 µÄ²¶×½/ ±È½Ï¼Ä´æÆ÷µÍ 8 Î»¡£
  00EE          +1   723     CCAP4L EQU 0EEH ;PCA Ä£¿é4 µÄ²¶×½/ ±È½Ï¼Ä´æÆ÷µÍ 8 Î»¡£
  00EF          +1   724     CCAP5L EQU 0EFH ;PCA Ä£¿é5 µÄ²¶×½/ ±È½Ï¼Ä´æÆ÷µÍ 8 Î»¡£
                +1   725     ;------------------------
  00F2          +1   726     PCA_PWM0 EQU 0F2H ;PCA Ä£¿é0 PWM ¼Ä´æÆ÷¡£
  00F3          +1   727     PCA_PWM1 EQU 0F3H ;PCA Ä£¿é1 PWM ¼Ä´æÆ÷¡£
  00F4          +1   728     PCA_PWM2 EQU 0F4H ;PCA Ä£¿é2 PWM ¼Ä´æÆ÷¡£
  00F5          +1   729     PCA_PWM3 EQU 0F5H ;PCA Ä£¿é3 PWM ¼Ä´æÆ÷¡£
  00F6          +1   730     PCA_PWM4 EQU 0F6H ;PCA Ä£¿é4 PWM ¼Ä´æÆ÷¡£
  00F7          +1   731     PCA_PWM5 EQU 0F7H ;PCA Ä£¿é5 PWM ¼Ä´æÆ÷¡£
                +1   732     ;PCA_PWMn: 7 6 5 4 3 2 1 0
                +1   733     ; - - - - - - EPCnH EPCnL
                +1   734     ;B7-B2: ±£Áô
                +1   735     ;B1(EPCnH): ÔÚ PWM Ä£Ê½ÏÂ£¬Óë CCAPnH ×é³É 9 Î»Ê¡£
                +1   736     ;B0(EPCnL): ÔÚ PWM Ä£Ê½ÏÂ£¬Óë CCAPnL ×é³É 9 Î»Ê¡£
                +1   737     ;------------------------
  00DA          +1   738     CCAPM0 EQU 0DAH ;PCA Ä£¿é0 µÄ¹¤×÷Ä£Ê½¼Ä´æÆ÷¡£
  00DB          +1   739     CCAPM1 EQU 0DBH ;PCA Ä£¿é1 µÄ¹¤×÷Ä£Ê½¼Ä´æÆ÷¡£
  00DC          +1   740     CCAPM2 EQU 0DCH ;PCA Ä£¿é2 µÄ¹¤×÷Ä£Ê½¼Ä´æÆ÷¡£
  00DD          +1   741     CCAPM3 EQU 0DDH ;PCA Ä£¿é3 µÄ¹¤×÷Ä£Ê½¼Ä´æÆ÷¡£
  00DE          +1   742     CCAPM4 EQU 0DEH ;PCA Ä£¿é4 µÄ¹¤×÷Ä£Ê½¼Ä´æÆ÷¡£
  00DF          +1   743     CCAPM5 EQU 0DFH ;PCA Ä£¿é5 µÄ¹¤×÷Ä£Ê½¼Ä´æÆ÷¡£
                +1   744     ;CCAPMn: 7 6 5 4 3 2 1 0
                +1   745     ; - ECOMn CAPPn CAPNn MATn TOGn PWMn ECCFn
                +1   746     ;
                +1   747     ;ECOMn = 1:ÔÊÐí±È½Ï¹¦ÄÜ¡£
                +1   748     ;CAPPn = 1:ÔÊÐíÉÏÉÑØ´¥·¢²¶×½¹¦ÄÜ¡£
                +1   749     ;CAPNn = 1:ÔÊÐíÏÂ½µÑØ´¥·¢²¶×½¹¦ÄÜ¡£
                +1   750     ;MATn = 1:µ±Æ¥ÅäÇé¿ö·¢ÉúÊ±, ÔÊÐí CCON ÖÐµÄ CCFn ÖÃÎ»¡£
                +1   751     ;TOGn = 1:µ±Æ¥ÅäÇé¿ö·¢ÉúÊ±, CEXn ½«·­×ª¡£
                +1   752     ;PWMn = 1:½« CEXn ÉèÖÃÎª PWM Êä³ö¡£
                +1   753     ;ECCFn = 1:ÔÊÐí CCON ÖÐµÄ CCFn ´¥·¢ÖÐ¶Ï¡£
                +1   754     ;ECOMn CAPPn CAPNn MATn TOGn PWMn ECCFn
                +1   755     ; 0 0 0 0 0 0 0 00H Î´ÆôÓÃÈÎºÎ¹¦ÄÜ¡£
                +1   756     ; x 1 0 0 0 0 x 21H 16 Î»CEXn ÉÏÉÑØ´¥·¢²¶×½¹¦ÄÜ¡£
                +1   757     ; x 0 1 0 0 0 x 11H 16 Î»CEXn ÏÂ½µÑØ´¥·¢²¶×½¹¦ÄÜ¡£
                +1   758     ; x 1 1 0 0 0 x 31H 16 Î»CEXn ±ßÑØ(ÉÏ¡¢ÏÂÑØ)´¥·¢²¶×½¹¦ÄÜ¡£
                +1   759     ; 1 0 0 1 0 0 x 49H 16 Î»Èí¼þ¶¨Ê±Æ÷¡£
                +1   760     ; 1 0 0 1 1 0 x 4DH 16 Î»¸ßËÙÂö³åÊä³ö¡£
                +1   761     ; 1 0 0 0 0 1 0 42H 8 Î» PWM¡£
                +1   762     ;------------------------------------------------------------------------------
                +1   763     ;==============================================================================
                +1   764     ;//////////////////////////////////////////////¹«¹²¼Ä´æÆ÷ /////////////////////////////////
                             //////////
  00C7          +1   765     ISP_CONTR                               EQU     0C7h
  008F          +1   766     WAKE_CLKO                               EQU     08fh
                +1   767     ;¸½¼ÓµÄ SFR WAKE_CLKO (µØÖ·£º0x8F)
                +1   768     ;b7 - PCAWAKEUP :1, ÔÊÐí PCA ÉÏÉÑØ / ÏÂ½µÑØÖÐ¶Ï »½ÐÑ powerdown¡£
                +1   769     ;b6 - RXD_PIN_IE:1, ÔÊÐí P3.0(RXD) ÏÂ½µÑØÖÃ RI£¬Ò²ÄÜÊ¹ RXD »½ÐÑ powerdown¡£
                +1   770     ;b5 - T1_PIN_IE :1, ÔÊÐí T1/P3.5 ½ÅÏÂ½µÑØÖÃ T1 ÖÐ¶Ï±êÖ¾£¬Ò²ÄÜÊ¹ T1 ½Å»½ÐÑ powerdown¡£
                +1   771     ;b4 - T0_PIN_IE :1, ÔÊÐí T0/P3.4 ½ÅÏÂ½µÑØÖÃ T0 ÖÐ¶Ï±êÖ¾£¬Ò²ÄÜÊ¹ T0 ½Å»½ÐÑ powerdown¡£
                +1   772     ;b3 - N/A
                +1   773     ;b2 - N/A
                +1   774     ;b1 - T1CLKO : ÔÊÐí T1 µÄÒç³öÔÚP1.1 ½ÅÊä³öÊ±ÖÓ£¬Êä³öÊ±ÖÓÆµÂÊ = 1/2 T1 Òç³öÂÊ
                +1   775     ;       T1 ¹¤×÷ÔÚ1T Ä£Ê½Ê±µÄÊä³öÆµÂÊCLKOUT1 =( Fosc / 2 ) / ( 256 - TH1 )
                +1   776     ;       T1 ¹¤×÷ÔÚ12T Ä£Ê½Ê±µÄÊä³öÆµÂÊCLKOUT1 =( Fosc / 2 ) / 12 / ( 256 - TH1 )
                +1   777     ;b0 -   T0CLKO : ÔÊÐí T0 µÄÒç³öÔÚP1.0 ½ÅÊä³öÊ±ÖÓ£¬Êä³öÊ±ÖÓÆµÂÊ = 1/2 T0 Òç³öÂÊ
                +1   778     ;       T0 ¹¤×÷ÔÚ1T Ä£Ê½Ê±µÄÊä³öÆµÂÊCLKOUT0 =( Fosc / 2 ) / ( 256 - TH0)
                +1   779     ;       T0 ¹¤×÷ÔÚ12T Ä£Ê½Ê±µÄÊä³öÆµÂÊCLKOUT0 =( Fosc / 2 ) / 12 / ( 256 - TH0 )
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    14

                +1   780     ;--------------------------------------------------------
                +1   781     ;--------------------------------------------------------
  0094          +1   782     REG_5412AD_P0M0                         EQU     094h;093h
  0093          +1   783     REG_5412AD_P0M1                         EQU     093h;094h
                +1   784     
  0092          +1   785     REG_5412AD_P1M0                         EQU     092h;091h
  0091          +1   786     REG_5412AD_P1M1                         EQU     091h;092h
                +1   787     
  0096          +1   788     REG_5412AD_P2M0                         EQU     096h;095h
  0095          +1   789     REG_5412AD_P2M1                         EQU     095h;096h
                +1   790     
  00B2          +1   791     REG_5412AD_P3M0                         EQU     0b2h;0b1h
  00B1          +1   792     REG_5412AD_P3M1                         EQU     0b1h;0b2h
                +1   793     
  00B4          +1   794     REG_5412AD_P4M0                         EQU     0b4h;0b3h
  00B3          +1   795     REG_5412AD_P4M1                         EQU     0b3h;0b4h
                +1   796     ;-------------------------------------------------------------
  008E          +1   797     REG_5412AD_AUXR                         EQU     08EH            ;¸¨Öú¼Ä´æÆ÷
  0085          +1   798     REG_5412AD_spctl                        EQU     085H
  0084          +1   799     REG_5412AD_spstat                       EQU     084H
  0086          +1   800     REG_5412AD_spdat                        EQU     086H
  00C1          +1   801     REG_WDT_CONTR                           EQU     0C1H            ;0E1H;0C1H
  00BB          +1   802     REG_5412AD_P4SW                         EQU     0BBH
  00AB          +1   803     REG_MCU_WKCTH                           EQU     0ABH
  00AA          +1   804     REG_MCU_WKCTL                           EQU     0AAH    
                +1   805     ;//////////////////////////////////////////////RC522¼Ä´æÆ÷ ////////////////////////////////
                             ///////////////////
  0000          +1   806     REG_RC522_RC522PAGE                     EQU     00H
  0001          +1   807     REG_RC522_CommandReg                    EQU     01H
  0002          +1   808     REG_RC522_ComIEnReg                     EQU     02H
  0003          +1   809     REG_RC522_DivIEnReg                     EQU     03H
  0004          +1   810     REG_RC522_ComIrqReg                     EQU     04H
  0005          +1   811     REG_RC522_DivIrqReg                     EQU     05H
  0006          +1   812     REG_RC522_ErrorReg                      EQU     06h
  0007          +1   813     REG_RC522_Status1Reg                    EQU     07h
  0008          +1   814     REG_RC522_Status2Reg                    EQU     08h
  0009          +1   815     REG_RC522_FIFODataReg                   EQU     09h
  000A          +1   816     REG_RC522_FIFOLevelReg                  EQU     0ah
  000B          +1   817     REG_RC522_WaterLevelReg                 EQU     0bh
  000C          +1   818     REG_RC522_ControlReg                    EQU     0ch
  000D          +1   819     REG_RC522_BitFramingReg                 EQU     0dh
  000E          +1   820     REG_RC522_CollReg                       EQU     0eh
  000F          +1   821     REG_RC522_RFU                           EQU     0fh
  0011          +1   822     REG_RC522_ModeReg                       EQU     11h
  0012          +1   823     REG_RC522_TxModeReg                     EQU     12h
  0013          +1   824     REG_RC522_RxModeReg                     EQU     13h
  0014          +1   825     REG_RC522_TxControlReg                  EQU     14h
  0015          +1   826     REG_RC522_TxAutoReg                     EQU     15h
  0016          +1   827     REG_RC522_TxSelReg                      EQU     16h
  0017          +1   828     REG_RC522_RxSelReg                      EQU     17h
  0018          +1   829     REG_RC522_RxThresholdReg                EQU     18h
  0019          +1   830     REG_RC522_DemodReg                      EQU     19h
  001C          +1   831     REG_RC522_MifareReg                     EQU     1ch
  001F          +1   832     REG_RC522_SerialSpeedReg                EQU     1fh
  0021          +1   833     REG_RC522_CRCResultRegH                 EQU     21h
  0022          +1   834     REG_RC522_CRCResultRegL                 EQU     22h
  0024          +1   835     REG_RC522_ModWidthReg                   EQU     24h
  0026          +1   836     REG_RC522_RFCfgReg                      EQU     26h
  0027          +1   837     REG_RC522_GsNReg                        EQU     27h
  0028          +1   838     REG_RC522_CWGsPReg                      EQU     28h
  0029          +1   839     REG_RC522_ModGsPReg                     EQU     29h
  002A          +1   840     REG_RC522_TModeReg                      EQU     2ah
  002B          +1   841     REG_RC522_TPrescalerReg                 EQU     2bh
  002C          +1   842     REG_RC522_TReloadRegH                   EQU     2ch
  002D          +1   843     REG_RC522_TReloadRegL                   EQU     2dh
  002E          +1   844     REG_RC522_TCounterValueRegH             EQU     2eh
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    15

  002F          +1   845     REG_RC522_TCounterValueRegL             EQU     2fh
                +1   846             
                +1   847     ;/////////////////////////////////////////////////Ò»°ãÏµÍ³³£Á¿±í///////////////////////////
                             //////////////////////
  0001          +1   848     CONST_HOLD_5823TX                       EQU     1
  0000          +1   849     CONST_HOLD_5823RX                       EQU     0
                +1   850             
                +1   851             
  00FF          +1   852     CONST_SYS_TradeConfine                  EQU     255                             ;½»Ò×Ê±¼äÏÞ
                             ÖÆ
  000A          +1   853     CONST_SYS_PowerONTimer                  EQU     10                              ;ÉÏµç¶¨Ê±Æ÷
                                  
  0088          +1   854     CONST_SYS_PREFlag                       EQU     088H                            ;
  00AA          +1   855     CONST_SYS_AA                            EQU     0AAH
  0055          +1   856     CONST_SYS_55                            EQU     55H
  0004          +1   857     CONST_SYS_OBUIDLEN                      EQU     4                               ;obuid ³¤¶È
  0008          +1   858     CONST_BSTLIMIT                          EQU     8;20;10                 ;¼«ÏÞBST¸öÊ
  0064          +1   859     CONST_BSTLIMIT02                        EQU     100
                +1   860     
  00FF          +1   861     CONST_VSTLIMIT                          EQU     255     ;100                    ;¼«ÏÞVST¸öÊ
  00FA          +1   862     CONST_Pro_OverTime2S                    EQU     250                             ;³¬Ê±ÏÞÊ±£¬
                             196-246*30=1200MS 
                +1   863     ;/////////////////////////////////////////////////³öÈë¿Ú³£Á¿±í/////////////////////////////
                             ////////////////////
  0003          +1   864     CONST_ETC_INPUT                         EQU     3       ;ETC Èë¿Ú
  0001          +1   865     CONST_MTC_INPUT                         EQU     1       ;MTC Èë¿Ú
  0001          +1   866     CONST_INPUT_ISEnable                    EQU     1;=1²»ÆôÓÃ =0ÆôÓÃ
                +1   867     ;/////////////////////////////////////////////////×´Ì¬³£Á¿±í///////////////////////////////
                             //////////////////
  0000          +1   868     CONST_STATE_TRUE                        EQU     000H                            ;Ö´ÐÐ³É¹¦
  00FF          +1   869     CONST_STATE_FALSE                       EQU     0FFH                            ;³ÌÐòÖ´ÐÐ³ö
                             ´í
                +1   870     ;Ò»°ãÐÔ´íÎó     01      µ¼ÈëÊ§°Ü        STR_InputFail
                +1   871     ;ºÏÍ¬ºÅ²»Í¬     02      ·Ç·¨µ¼Èë¿¨      STR_IllegalInputCard
                +1   872     ;Ê¹ÓÃ´ÎÊ=FFH    03      µ¼Èë¿¨Ê§Ð§      STR_InputCardInvalid
  0001          +1   873     CONST_STATE_InputFail                   EQU     01
  0002          +1   874     CONST_STATE_IllegalInputCard            EQU     02
  0003          +1   875     CONST_STATE_InputCardInvalid            EQU     03
                +1   876     ;Ò»°ãÐÔ´íÎó     04      ¼¤»îÊ§°Ü        STR_ActiveFail
                +1   877     ;ºÏÍ¬ºÅ²»Í¬     05      ·Ç·¨¼¤»î¿¨      STR_IllegalACTCard
                +1   878     ;Ê¹ÓÃ´ÎÊ=FFH    06      ¼¤»î¿¨Ê§Ð§      STR_ACTCardInvalid
  0004          +1   879     CONST_STATE_ActiveFail                  EQU     04
  0005          +1   880     CONST_STATE_IllegalACTCard              EQU     05
  0006          +1   881     CONST_STATE_ACTCardInvalid              EQU     06
                +1   882             
  0007          +1   883     CONST_STATE_5823INIER                   EQU     07      ;5823³õÊ¼»¯³ö´í
  0008          +1   884     CONST_STATE_5823SleepEr                 EQU     08      ;5823ÐÝÃß³ö´í
  0009          +1   885     CONST_STATE_GetSecureSelFileEr          EQU     09      ;getsecureÑ¡¿¨Ä¿Â¼³ö´í
                +1   886     
  000A          +1   887     CONST_STATE_BaseNinit                   EQU     10      ;Baseinit02º¯Ê£¬³õÊ¼»¯¿¨Æ¬Ê§°Ü
  000B          +1   888     CONST_STATE_BaseESAMDF01                EQU     11      ;Baseinit02º¯Ê£¬Ñ¡ESAM¿¨DF01Ê§°Ü
                +1   889             
  000C          +1   890     CONST_STATE_CARDPreDeal1001             EQU     12      ;Ô¤¶Á1001Ê§°Ü
  000D          +1   891     CONST_STATE_CARDPreDeal0002             EQU     13      ;Ô¤¶Á0002Ê§°Ü
  000E          +1   892     CONST_STATE_CARDPreDeal0012             EQU     14      ;Ô¤¶Á0012Ê§°Ü
  000F          +1   893     CONST_STATE_CARDPreDeal0015             EQU     15      ;Ô¤¶Á0015Ê§°Ü
  0010          +1   894     CONST_STATE_CARDPreDeal0019             EQU     16      ;Ô¤¶Á0019Ê§°Ü
  0011          +1   895     CONST_STATE_CARDPreDeal3f00             EQU     17      ;Ô¤¶Á3f00Ê§°Ü
  0012          +1   896     CONST_STATE_CARDPreDeal81               EQU     18      ;Ô¤¶Á81Ê§°Ü
                +1   897             
  0013          +1   898     CONST_STATE_BaseN01init                 EQU     19      ;Baseinitº¯Ê£¬³õÊ¼»¯¿¨Æ¬Ê§°Ü
  0014          +1   899     CONST_STATE_Base01ESAMDF01              EQU     20      ;Baseinitº¯Ê£¬Ñ¡ESAM¿¨DF01Ê§°Ü
                +1   900             
  0015          +1   901     CONST_STATE_Base01Contact               EQU     21      ;Baseinitº¯Ê£¬Ìøµ½½Ó´¥
  0016          +1   902     CONST_STATE_Base02Contact               EQU     22      ;Baseinit02º¯Ê£¬Ìøµ½½Ó´¥        
                +1   903             
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    16

  0017          +1   904     CONST_STATE_test                        EQU     23      ;Baseinit02º¯Ê£¬Ìøµ½½Ó´¥        
                +1   905             
  0018          +1   906     CONST_STATE_Base02Re                    EQU     24
  0019          +1   907     CONST_STATE_Base02AntiColl              EQU     25
  001A          +1   908     CONST_STATE_Base02Sel                   EQU     26
  001B          +1   909     CONST_STATE_Base02Rats                  EQU     27
                +1   910             
  001C          +1   911     CONST_STATE_Base01Re                    EQU     28
  001D          +1   912     CONST_STATE_Base01AntiColl              EQU     29
  001E          +1   913     CONST_STATE_Base01Sel                   EQU     30
  001F          +1   914     CONST_STATE_Base01Rats                  EQU     31      
                +1   915             
  0020          +1   916     CONST_STATE_MemoryEr                    EQU     32      
  0021          +1   917     CONST_STATE_ExMemoryEr                  EQU     33      
  0022          +1   918     CONST_STATE_ExMemoryEr02                EQU     34      
                +1   919             
  0001          +1   920     CONST_STATE_SERIALACCPET                EQU     001H                            ;´®¿Ú½ÓÊÕ´í
                             Îó
  0002          +1   921     CONST_STATE_SERIALOVERTIME              EQU     CONST_STATE_SERIALACCPET + 1    ;´®¿Ú½ÓÊÕ³¬
                             Ê±
  0003          +1   922     CONST_STATE_ACCEPTOVER                  EQU     CONST_STATE_SERIALOVERTIME + 1  ;´®¿Ú½ÓÊÕÍê
                             ±Ï£¬Ã»ÓÐºóÐø×Ö½Ú 
  0004          +1   923     CONST_STATE_ACCEPTOVERLEN               EQU     CONST_STATE_ACCEPTOVER + 1      ;´®¿Ú½ÓÊÕ³¬
                             ³¤
  0005          +1   924     CONST_STATE_RSTCPUER                    EQU     CONST_STATE_ACCEPTOVERLEN + 1   ;¸´Î»´®¿Ú´í
                             Îó
  0006          +1   925     CONST_STATE_AUTHER                      EQU     CONST_STATE_RSTCPUER + 1        ;ÈÏÖ¤Ê§°Ü
                +1   926             
                +1   927     ;--- ¹¤×÷Çø³£Á¿¶¨Òå ---
  0000          +1   928     CONST_WORKSTAION_0                      EQU     00H     ;¹¤×÷Çø0
  0001          +1   929     CONST_WORKSTAION_1                      EQU     01H     ;¹¤×÷Çø1
  0002          +1   930     CONST_WORKSTAION_2                      EQU     02H     ;¹¤×÷Çø2        
  0003          +1   931     CONST_WORKSTAION_3                      EQU     03H     ;¹¤×÷Çø3
                +1   932     
                +1   933     ;//////////////////////////////////////¿¨Æ¬Âß¼­³£Á¿¶¨Òå////////////////////////////////////
                             ////////
  0017          +1   934     CONST_CARD_PASS                         EQU     23
  0016          +1   935     CONST_CARD_CONSUME                      EQU     22
                +1   936     ;//////////////////////////////////////GSM³£Á¿¶¨Òå/////////////////////////////////////////
                             /////////
  0002          +1   937     CONST_LHX_FLAG                          EQU     2 ;0-¹ú±êOBU  1-GSM OBU  2-433 OBU
                +1   938     
                +1   939     ;RTC ´ó´°Ê±¼ä                           ;6·ÖÖÓ£¬Æ½¾ùÁ½ÃëÒ»´ÎcellID
                +1   940     ;CONST_RTCOverFlow                      EQU     144;180;180
                +1   941     ;CONST_RTCUartRX                        EQU     24;4;8,12,16,20,24;142;
                +1   942     
  0090          +1   943     CONST_RTCOverFlow                       EQU     144;20;144;6;144;6;12;144
                +1   944     ;CONST_RTCUartRX                                EQU     12
                +1   945     ;CONST_RTCUartRX02                      EQU     142
  0000          +1   946     CONST_Flag_INPUT                        EQU     0
  0001          +1   947     CONST_Flag_OutPUT                       EQU     1
                +1   948     
                +1   949     ;GSM CellID ¼ÇÂ¼Ê¾ÝËùÔÚµÄÎÄ¼þÃû
  0000          +1   950     CONST_Cellfile_H                        EQU     000H
  0009          +1   951     CONST_Cellfile_L                        EQU     09h;030H
                +1   952     
  00EF          +1   953     CONST_ESAMCellfile_H                    EQU     0EFH;000H
  0007          +1   954     CONST_ESAMCellfile_L                    EQU     07H;03h;030H
                +1   955     ;CONST_Cellfile_H                       EQU     000H
                +1   956     ;CONST_Cellfile_L                       EQU     008h
                +1   957     
  00F0          +1   958     CONST_GSM_MaxNum                        EQU     240
                +1   959     ;CONST_GSM_MaxNum                       EQU     5
                +1   960     
  0014          +1   961     CONST_GSM_PJNum                         EQU     20
                +1   962     ;CONST_GSM_PJNum                        EQU     1
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    17

                +1   963     
                +1   964     ;RTC Ð¡´°Ê±¼ä;
  0008          +1   965     CONST_MCU_WKCTH                         EQU     008H;0fh;00fH;00fH;00fH
  00FF          +1   966     CONST_MCU_WKCTL                         EQU     0FFH
                +1   967     
                +1   968     ;RTC ÊÇ·ñ¿ªÆô£¬±ê¼ÇÖµ
                +1   969     ;=CONST_RTC_ON ±íÊ¾¿ªÆô
                +1   970     ;= ÆäËü Ã»ÓÐ¿ªÆô
  0055          +1   971     CONST_RTC_ON                            EQU     55H
  00FF          +1   972     CONST_RTC_off                           EQU     0ffH
  0064          +1   973     CONST_SYS_RTCOverTime                   EQU     100
                +1   974     
                +1   975     ;²å¿¨½«obuÖÐCellid¼ÇÂ¼µ¼Èëµ½¿¨Æ¬ÖÐ£¬Ò»´ÎÐ´Èëµ½¿¨Æ¬ÖÐ cellID µÄ×Ö½ÚÊ
  0008          +1   976     CONST_GSM_NUM                           EQU     8               ;40
                +1   977     ;//////////////////////////////////////MF³£Á¿¶¨Òå//////////////////////////////////////////
                             ////////
  0000          +1   978     CONST_MF_READ                           EQU     00H     ;Ö¸ÁîÀàÐÍ ¶Á¿é
  0001          +1   979     CONST_MF_WRITE                          EQU     01H     ;Ö¸ÁîÀàÐÍ Ð´¿é
  0002          +1   980     CONST_MF_DECREMENT                      EQU     02H     ;Ö¸ÁîÀàÐÍ ¿Û¿î
  0003          +1   981     CONST_MF_INCREMENT                      EQU     03H     ;Ö¸ÁîÀàÐÍ ³äÖµ
  0004          +1   982     CONST_MF_RESTOR                         EQU     04H     ;Ö¸ÁîÀàÐÍ ±¸·Ý¿é
                +1   983     
  00C0          +1   984     CONST_MF_RC500DECREMENT                 EQU     0C0H    ;RC500 ¿Û¿î
  00C1          +1   985     CONST_MF_RC500INCREMENT                 EQU     0C1H    ;RC500 ³äÖµ
                +1   986     ;//////////////////////////////////////DSRC³£Á¿¶¨Òå////////////////////////////////////////
                             //////////
  0004          +1   987     CONST_DSRC_MACCTRL                      EQU     4       ;MAC¿ØÖÆÓò
  0005          +1   988     CONST_DSRC_LLCCTRL                      EQU     5       ;LLC¿ØÖÆÓò
  0006          +1   989     CONST_DSRC_HEAD                         EQU     6       ;×Ö¶Î×ÖÍ·
  0007          +1   990     CONST_DSRC_ACTION                       EQU     7       ;Action
  0008          +1   991     CONST_DSRC_DID                          EQU     8       ;DSRC-DID
  0009          +1   992     CONST_DSRC_ACTIONTYPE                   EQU     9       ;ActionType
  000A          +1   993     CONST_DSRC_CONTAIN                      EQU     10      ;Contain
  000B          +1   994     CONST_DSRC_Fill                         EQU     11      ;Fill
  000C          +1   995     CONST_SSRC_FID                          EQU     12      ;ÎÄ¼þ±êÊ¶£¨FID£©
                +1   996     
  0000          +1   997     CONST_DSRC_FildIDAPPKey                 EQU     0       ;0¨D¨DETC Ó¦ÓÃÃÜÔ¿ÎÄ¼þ
  0001          +1   998     CONST_DSRC_FildIDVehicle                EQU     1       ;1¨D¨DETC Ó¦ÓÃ³µÁ¾ÐÅÏ¢ÎÄ¼þ
  0002          +1   999     CONST_DSRC_FildIDConsume                EQU     2       ;2-ETC Ó¦ÓÃ½»Ò×¼ÇÂ¼ÎÄ¼þ
  0003          +1  1000     CONST_DSRC_FildIDHold                   EQU     3       ;3-ETC Ó¦ÓÃ±£ÁôÎÄ¼þ
                +1  1001     
  0001          +1  1002     CONST_DSRC_ChannelIDICC                 EQU     1
  0002          +1  1003     CONST_DSRC_ChannelIDSAM                 EQU     2
                +1  1004     ;//////////////////////////////////////AcionType³£Á¿¶¨Òå///////////////////////////////////
                             ////////////
  0000          +1  1005     Const_ActionType_GetSecure              EQU     0       ;getSecure
  0001          +1  1006     Const_ActionType_SetSecure              EQU     1       ;setSecure
  0002          +1  1007     Const_ActionType_GetRand                EQU     2       ;getRand
  0003          +1  1008     Const_ActionType_TransferChannel        EQU     3       ;transferChannel
  0004          +1  1009     Const_ActionType_SetMMI                 EQU     4       ;SetMMI
                +1  1010     ;//////////////////////////////////////Flash³£Á¿¶¨Òå///////////////////////////////////////
                             ///////////
  0058          +1  1011     CONST_Flash_SysinfoLen                  EQU     88;39;38+12     ; ESAMÏµÍ³ÐÅÏ¢ÎÄ¼þ³¤¶È
  0004          +1  1012     CONST_Flash_0002Len                     EQU     4       ; 0002ÏµÍ³ÐÅÏ¢ÎÄ¼þ³¤¶È  
  0028          +1  1013     CONST_Flash_0012Len                     EQU     40      ; 0012ÏµÍ³ÐÅÏ¢ÎÄ¼þ³¤¶È
                +1  1014     ;CONST_Flash_0015Len                    EQU     33      ; 0015ÏµÍ³ÐÅÏ¢ÎÄ¼þ³¤¶È
  002B          +1  1015     CONST_Flash_0015Len                     EQU     43      ; 0015ÏµÍ³ÐÅÏ¢ÎÄ¼þ³¤¶È
  003C          +1  1016     CONST_Flash_0019Len                     EQU     60;43   ; 0019ÏµÍ³ÐÅÏ¢ÎÄ¼þ³¤¶È
  002B          +1  1017     CONST_Flash_0019GBLen                   EQU     43;43   ; 0019ÏµÍ³ÐÅÏ¢ÎÄ¼þ³¤¶È
  0001          +1  1018     CONST_Flash_CardTypeLEN                 EQU     1       ; ÉÏ´Î²å¿¨ÊÇ½Ó´¥£¬»¹ÊÇ·Ç½Ó´¥
                +1  1019     ;CONST_Flash_SYSPARAMLEN                EQU     1       ; ÏµÍ³²ÎÊ
  0008          +1  1020     CONST_Flash_BeaconIDUnixTimeLen         EQU     8       ; ÌìÏßID¼°unixtime
  0001          +1  1021     CONST_FALSH_PREFlagLen                  EQU     1       ; Ô¤´¦Àí±ê¼Ç=88,±íÊ¾ÉÏ»ØÔ¤´¦Àí³É¹¦
                +1  1022     
                +1  1023     ;************************************************************************************
                +1  1024     ;ÌØ±ð±¸×¢: ÓÉÓÚÔÚÔ¤¶Á0015/0012/0019Ê±ÔÝ´æÔÚÍâ´æµÄ³¤¶È³¬¹128¸ö×Ö½Ú£¬ËùÒÔ£¬Íâ´æ±äÁ¿µÄÆðÆôÎ»ÖÃ
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    18

                             £¬ÒªÔÚConst_Flash_FileLen
                +1  1025     ;³¤¶ÈÖ®ºó£¬Const_Flash_FileLen = 8F£¬Èç¹ûÒÔºóConst_Flash_FileLen³¤¶È¸ÄÁË£¬ÄÇÍâ´æµÄÆôÊ¼Î»ÖÃÒ
                             ²Òª¸Ä
                +1  1026     ;Íâ´æµÄÆôÊ¼Î»ÖÃ¶¨ÒåÔÚOBUmain.incÖÐXDATA_VARSTARTµÄÖµ
                +1  1027     ;************************************************************************************
  00EC          +1  1028     Const_Flash_FileLen                     EQU     CONST_Flash_SysinfoLen + CONST_Flash_0015Le
                             n + CONST_Flash_0019Len + CONST_Flash_0012Len + CONST_Flash_0002Len + CONST_Flash_CardTypeLEN 
                +1  1029     
  0072          +1  1030     CONST_FLASH_Block01                     EQU     72H
                +1  1031     
  0072          +1  1032     CONST_FLASH_STARTHIGH                   EQU     CONST_FLASH_Block01;2EH                    
                                                  ; FLASH´æ´¢ÇøÆðÆôµØÖ·
  0000          +1  1033     CONST_FLASH_STARTLOW                    EQU     00H                                        
                                  ; FLASH´æ´¢ÇøÆðÆôµØÖ·
                +1  1034     
  0072          +1  1035     CONST_FLASH_SYSINFOH                    EQU     CONST_FLASH_Block01;2EH                    
                                                  ; ESAMÏµÍ³ÐÅÏ¢ÎÄ¼þ,LEN = 38 BYTE
  0000          +1  1036     CONST_FLASH_SYSINFOL                    EQU     00H
                +1  1037     
  0072          +1  1038     CONST_FLASH_0002H                       EQU     CONST_FLASH_Block01;2EH                    
                                                  ; ÓÃ»§¿¨0002,LEN = 4 BYTE
  0058          +1  1039     CONST_FLASH_0002L                       EQU     CONST_FLASH_SYSINFOL + CONST_Flash_SysinfoL
                             en
                +1  1040     
  0072          +1  1041     CONST_FLASH_0012H                       EQU     CONST_FLASH_Block01;2EH                    
                                                  ; ÓÃ»§¿¨0012,LEN = 24 BYTE
  005C          +1  1042     CONST_FLASH_0012L                       EQU     CONST_FLASH_0002L + CONST_Flash_0002Len
                +1  1043     
  0072          +1  1044     CONST_FLASH_0015H                       EQU     CONST_FLASH_Block01;2EH                    
                                                  ; ÓÃ»§¿¨0015,LEN = 33 BYTE
  0084          +1  1045     CONST_FLASH_0015L                       EQU     CONST_FLASH_0012L + CONST_Flash_0012Len
                +1  1046     
  0072          +1  1047     CONST_FLASH_0019H                       EQU     CONST_FLASH_Block01;2EH                    
                                                  ; ÓÃ»§¿¨0019,LEN = 43 BYTE      
  00AF          +1  1048     CONST_FLASH_0019L                       EQU     CONST_FLASH_0015L + CONST_Flash_0015Len
                +1  1049             
                +1  1050     ;CONST_FLASH_01BlockH                   EQU     6EH;2EH                                    
                                  ; MF¿¨µÚ1¿éÊ¾Ý
                +1  1051     ;CONST_FLASH_01BlockL                   EQU     CONST_FLASH_0019L + CONST_Flash_0019Len
                +1  1052             
                +1  1053     ;CONST_FLASH_04BlockH                   EQU     6EH;2EH
                +1  1054     ;CONST_FLASH_04BlockL                   EQU     CONST_FLASH_01BlockL + 16                  
                                  ;MF¿¨µÚ4¿éÊ¾Ý
                +1  1055             
                +1  1056     ;CONST_FLASH_10BlockH                   EQU     6EH;2EH
                +1  1057     ;CONST_FLASH_10BlockL                   EQU     CONST_FLASH_04BlockL + 16                  
                                  ;MF¿¨µÚ16¿éÊ¾Ý
                +1  1058             
  0072          +1  1059     CONST_FLASH_LASTCARDH                   EQU     CONST_FLASH_Block01;2EH                    
                                                  ;ÉÏÒ»´Î²å¿¨ÀàÐÍ
  00EB          +1  1060     CONST_FLASH_LASTCARDL                   EQU     CONST_FLASH_0019L + CONST_Flash_0019Len    
                                  ;CONST_FLASH_10BlockL + 16
                +1  1061             
                +1  1062     ;CONST_FLASH_SYSPARAMH                  EQU     6EH;2EH                         ;ÏµÍ³²ÎÊ
                +1  1063     ;CONST_FLASH_SYSPARAML                  EQU     CONST_FLASH_LASTCARDL + 1
                +1  1064             
  0072          +1  1065     CONST_Flash_BeaconIDUnixTimeH           EQU     CONST_FLASH_Block01;2EH
  00EC          +1  1066     CONST_Flash_BeaconIDUnixTimeL           EQU     CONST_FLASH_LASTCARDL + 1       ; 8 byte Ìì
                             ÏßIDºÍunixtimeÊ±¼ä
                +1  1067             
  0072          +1  1068     CONST_FALSH_PREFlagH                    EQU     CONST_FLASH_Block01;2EH
  00F4          +1  1069     CONST_FALSH_PREFlagL                    EQU     CONST_Flash_BeaconIDUnixTimeL + CONST_Flash
                             _BeaconIDUnixTimeLen;1 Byte
                +1  1070             
  0072          +1  1071     CONST_FALSH_PREFlag02H                  EQU     CONST_FLASH_Block01;2EH
  00F5          +1  1072     CONST_FALSH_PREFlag02L                  EQU     CONST_FALSH_PREFlagL + 1        ;1      ;3 
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    19

                             Byte
                +1  1073              
  0072          +1  1074     CONST_FALSH_PREFlag03H                  EQU     CONST_FLASH_Block01;2EH
  00F6          +1  1075     CONST_FALSH_PREFlag03L                  EQU     CONST_FALSH_PREFlag02L + 1      ;1      ;3 
                             Byte
                +1  1076             
  0072          +1  1077     CONST_FALSH_PowerH                      EQU     CONST_FLASH_Block01;2EH
  00F7          +1  1078     CONST_FALSH_PowerL                      EQU     CONST_FALSH_PREFlag03L + 1      ;1      ;3 
                             Byte
                +1  1079             
                +1  1080     ;CONST_FLASH_SysRstH                    EQU     06CH
                +1  1081     ;CONST_FLASH_SysRstL                    EQU     000H
                +1  1082             
  006C          +1  1083     CONST_FLASH_Sys0020H                    EQU     6ch;064H
  0000          +1  1084     CONST_FLASH_Sys0020L                    EQU     000H
                +1  1085             
  006A          +1  1086     CONST_FLASH_Sys0020numH                 EQU     6ah;062H
  0000          +1  1087     CONST_FLASH_Sys0020numL                 EQU     000H
                +1  1088             
                +1  1089     ;CONST_FLASH_SysHVH                     EQU     6CH;68h;062H
                +1  1090     ;CONST_FLASH_SysHVL                     EQU     000H
                +1  1091             
  00FF          +1  1092     const_black_h                           EQU     0ffH
  00FF          +1  1093     const_black_l                           EQU     0ffH
                +1  1094             
  0000          +1  1095     const_white_h                           EQU     000H;40h                                ; 0
                             0h
  0031          +1  1096     const_white_l                           EQU     031H;80h                                ; 0
                             0h
                +1  1097     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ///////////
                +1  1098     ;(¾§Õñ*2)/(32*12*²¨ÌØÂÊ)                
                +1  1099     ;CONST_SOF                              EQU     22118400                        ; 24576000
  0000          +1  1100     CONST_SOF                               EQU     24576000                        ; µ±Ç°Ö÷Æµ¾
                             §ÌåÆµÂÊ
                +1  1101     ;//////////////////////////////////////// PPS ³£Á¿ ¶¨Òå ///////////////////////////////////
                             ////////////
  0010          +1  1102     CONST_PPS_9600                          EQU     10H                             
  0013          +1  1103     CONST_PPS_38400                         EQU     13H
  0018          +1  1104     CONST_PPS_115200                        EQU     18H
  0096          +1  1105     CONST_PPS_230000                        EQU     96H
                +1  1106     ;//////////////////////////////////////// ´®¿Ú ³£Á¿ ¶¨Òå //////////////////////////////////
                             /////////////
                +1  1107             
  0000          +1  1108     CONST_BAUD_9600                         EQU     00                              ; ²¨ÌØÂÊ±àÂ
                             ë
  0001          +1  1109     CONST_BAUD_38400                        EQU     01
  0002          +1  1110     CONST_BAUD_115200                       EQU     02
  0003          +1  1111     CONST_BAUD_115200PC                     EQU     03
  0004          +1  1112     CONST_BAUD_230000                       EQU     04
  0005          +1  1113     CONST_BAUD_38400PC                      EQU     5
  0006          +1  1114     CONST_BAUD_9600PC                       EQU     06                              ; ²¨ÌØÂÊ±àÂ
                             ë
                +1  1115             
                +1  1116     ;ÔÚ24.576MÏÂ´®¿ÚµÚÒ»¸ö×Ö½ÚÉè¶¨ÎªÒª¼ìË÷100MS = CONST_SOF/(10*(FF*FF) = 38 = 26H
  0010          +1  1117     CONST_SOFTFIRSTSCANTIME                 EQU     16;8;32;16;8;10H        ; 10h   ;10h    ;10
                             H;0dH;10H    ;  26H
  00FF          +1  1118     CONST_SOFTFIRSTSCANTIMEXX               EQU     0FFH    ; ESAM¿¨·Ç³£¹æÖ¸Áî£¬¼Ó´óËÑË÷Ê±¼äÏÞÖ
                             Æ[Èç80 E4Ö¸Áî]
  0070          +1  1119     CONST_SOFTSECOND                        EQU     070H    ; 10H   ;  Èí½ÓÊÕµÚ¶þ¸ö×Ö½Ú½ÓÊÕÊ±¼ä
                             ÏÞ³¤ CONST_SOFTSECOND*255¸öÖÜÆÚ
  0015          +1  1120     CONST_HANDSECOND                        EQU     15H     ; 01AH[ÔÚ9600²¨ÌØÏÂ£¬Òª·Å¿íµ½1AH];Ó
                             ²½ÓÊÕµÚ¶þ¸ö×Ö½Ú½ÓÊÕÊ±¼äÏÞ³¤ CONST_HANDSECOND*255¸öÖÜÆÚ
                +1  1121                                                     
  0014          +1  1122     CONST_SOFTBYTESP                        EQU     20;50;4 ;Èí´®¿Ú·¢ËÍ³ÌÐò×Ö½Ú¼ä¾à¿ØÖÆÓë_FUN_L
                             IB_DELAYSIMPLAYº¯ÊÅäºÏÊ¹ÓÃ
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    20

                +1  1123     ;//////////////////////////////////////// Èí´®¿Ú ³£Á¿ ¶¨Òå ////////////////////////////////
                             ///////////////
                +1  1124     ;CONST_BAUD_FULL9600                    EQU     637     ;2560
                +1  1125     ;CONST_BAUD_HALF9600                    EQU     317     ;2560
                +1  1126     ;CONST_BAUD_FULL9600                    EQU     576     ;2304
                +1  1127     ;CONST_BAUD_HALF9600                    EQU     285     ;1152
                +1  1128     ;CONST_BAUD_FULL9600                    EQU     76      ;2304
                +1  1129     ;CONST_BAUD_HALF9600                    EQU     85      ;1152
                +1  1130     ;CONST_BAUD_FULL38400                   EQU     157     ;640
                +1  1131     ;CONST_BAUD_HALF38400                   EQU     77      ;213
                +1  1132     ;CONST_BAUD_FULL38400                   EQU     141     ;576
                +1  1133     ;CONST_BAUD_HALF38400                   EQU     69      ;288
                +1  1134     ;CONST_BAUD_FULL115200                  EQU     50      ;213 Ã¿Î»²îÒ»µ½2¸öÂö³å£¬Èç¹û²»ÐÐ£¬¾
                             ÍÖ±½Ó»»ÁËÑÓÊ±º¯Ê
                +1  1135     ;CONST_BAUD_HALF115200                  EQU     21      ;213 Ã¿Î»²îÒ»µ½2¸öÂö³å£¬Èç¹û²»ÐÐ£¬¾
                             ÍÖ±½Ó»»ÁËÑÓÊ±º¯Ê
                +1  1136     ;CONST_BAUD_FULL115200                  EQU     45      ;192 Ã¿Î»²îÒ»µ½2¸öÂö³å£¬Èç¹û²»ÐÐ£¬¾
                             ÍÖ±½Ó»»ÁËÑÓÊ±º¯Ê
                +1  1137     ;CONST_BAUD_HALF115200                  EQU     21      ;96  Ã¿Î»²îÒ»µ½2¸öÂö³å£¬Èç¹û²»ÐÐ£¬¾
                             ÍÖ±½Ó»»ÁËÑÓÊ±º¯Ê
                +1  1138             
  00B3          +1  1139     CONST_BAUD_FULL9600                     EQU     179     ;[(24576000/9600)*(3.58/6)-12]/4-20
                             0=[2560*(3.59/6)-12]/4-250=(1527-12)/4-200=378.75=379-200=179
  0058          +1  1140     CONST_BAUD_HALF9600                     EQU     88      ;[(24576000/9600/2)*(3.58/6)-12]/4-
                             100=[2560*(3.59/6)-12]/4=(763-12)/4-100=187.75=188-100=88
                +1  1141     
  005D          +1  1142     CONST_BAUD_FULL38400                    EQU     93      ;[(24576000/38400)*(3.58/6)-12]/4= 
                             [640 * (3.59/6)-12]/4 = (382-12)/4=92.5=93
  002D          +1  1143     CONST_BAUD_HALF38400                    EQU     45      ;[(24576000/38400/2)*(3.58/6)-12]/4
                             = [320 * (3.59/6)-12]/4 = (191-12)/4=44.75=45
                +1  1144     
  001D          +1  1145     CONST_BAUD_FULL115200                   EQU     29      ;[(24576000/115200)*(3.58/6)-12]/4=
                             [213*(3.58/6)-12]/4=(127-12)/4=28.75=29
  000D          +1  1146     CONST_BAUD_HALF115200                   EQU     13;     ;[(24576000/115200/2)*(3.58/6)-12]/
                             4=[115.5*(3.58/6)-12]/4=(64-12)/4=13
                +1  1147     
  000F          +1  1148     CONST_BAUD_FULL230000                   EQU     15;13   ;[(24576000/230000/2)*(3.58/6)]/4 =
                              64/4 = 16
  0008          +1  1149     CONST_BAUD_HALF230000                   EQU     8;5     ;[(24576000/230000/2)*(3.58/6)]/4=[
                             115.5*(3.58/6)]/4=32/4=8
                +1  1150             
  00B3          +1  1151     CONST_BAUD_CURRENTBITFULL               EQU     CONST_BAUD_FULL9600
  0058          +1  1152     CONST_BAUD_CURRENTBITHALF               EQU     CONST_BAUD_HALF9600
                +1  1153     ;CONST_BAUD_BITHALF12                   EQU     CONST_BAUD_CURRENTBITHALF - 3
                +1  1154     ;CONST_BAUD_BITFULL8                    EQU     CONST_BAUD_CURRENTBITFULL - 2
                +1  1155     ;CONST_BAUD_BITFULL12                   EQU     CONST_BAUD_CURRENTBITFULL - 3
                +1  1156     ;CONST_BAUD_BITFULL20                   EQU     CONST_BAUD_CURRENTBITFULL - 5
                +1  1157     ;CONST_BAUD_BITFULL28                   EQU     CONST_BAUD_CURRENTBITFULL - 7
                +1  1158             
  000C          +1  1159     CONST_BAUD_BITHALF12                    EQU     3 + 9
  000B          +1  1160     CONST_BAUD_BITFULL8                     EQU     2 + 9
  000C          +1  1161     CONST_BAUD_BITFULL12                    EQU     3 + 9
  000E          +1  1162     CONST_BAUD_BITFULL20                    EQU     5 + 9
  0010          +1  1163     CONST_BAUD_BITFULL28                    EQU     7 + 9
                +1  1164             
                +1  1165     ;////////////////////////////////////////  Ó²´®¿Ú ³£Á¿ ¶¨Òå ///////////////////////////////
                             ////////////////
                +1  1166     ;CONST_BAUD_HAND115200                  EQU     0FFH;(256 - CONST_SOF/(192*115200))     ;
                +1  1167     ;CONST_BAUD_HAND38400                   EQU     0FDH;(256 - (CONST_SOF/(192*38400)))    ;
                +1  1168     ;CONST_BAUD_HAND9600                    EQU     0F4H;(256 - CONST_SOF/(192*9600))       ;
                +1  1169     
  00FC          +1  1170     CONST_BAUD_HAND230000                   EQU     252     ;0FCH   24.576x1000000/(230000x6/3.
                             58=)/16 = 4 = F8H
  00F3          +1  1171     CONST_BAUD_HAND115200PC                 EQU     243     ;243    ;24.576 / 0F3H  ;24576000 /
                              32179 = 764 / 16 = 47.7 = 48 = D0H
  00F8          +1  1172     CONST_BAUD_HAND115200                   EQU     248     ;0F8H   ;24.576x1000000/(115200x6/3
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    21

                             .58=193073)/16 = 8 = F8H             
  00D8          +1  1173     CONST_BAUD_HAND38400pc                  EQU     216     ;0E8H   ;24.576x1000000/(38400x6/3.
                             58=64358)/16 = 24 = E8H
  00E9          +1  1174     CONST_BAUD_HAND38400                    EQU     233     ;0E8H   ;24.576x1000000/(38400x6/3.
                             58=64358)/16 = 24 = E8H
  0060          +1  1175     CONST_BAUD_HAND9600pc                   EQU     96      ;0A1H   ;24.576x1000000/(9600x6/3.5
                             8=16089)/16 = 95 = A1H               
                +1  1176     
  00A3          +1  1177     CONST_BAUD_HAND9600                     EQU     163     ;0A1H   ;24.576x1000000/(9600x6/3.5
                             8=16089)/16 = 95 = A1H               
                +1  1178     
                +1  1179     ;24.576x1000000/(38400x9.6/3.58=102972)/16=15 = f1
                +1  1180     ;24.576x1000000/(9600x9.6/3.58=25743)/16=60 = c4h
                +1  1181     ;24.576x1000000/(230000x6/3.58=385475)/16=4 = fch
                +1  1182     
                +1  1183     ;////////////////////////////////////////  Ö¸Áî¼¯ /////////////////////////////////////////
                             //////
                +1  1184     ;LL C2H LH 32H
                +1  1185     ;ML 62H MH 12H
                +1  1186     ;HL 32H HH 12H
                +1  1187             
  0001          +1  1188     CONST_ACT_L                             EQU     1
  0002          +1  1189     CONST_ACT_M                             EQU     2
  0003          +1  1190     CONST_ACT_H                             EQU     3
                +1  1191             
  0002          +1  1192     CONST_ACT_V                             EQU     CONST_ACT_M
                +1  1193             
  000A          +1  1194     CONST_ACT_L_L                           EQU     0ah;0C2H
  0006          +1  1195     CONST_ACT_L_H                           EQU     06h;032H
                +1  1196             
  0006          +1  1197     CONST_ACT_M_L                           EQU     06h;062H
  0000          +1  1198     CONST_ACT_M_H                           EQU     00h;012H
                +1  1199             
  0000          +1  1200     CONST_ACT_H_L                           EQU     00h;032H
  0001          +1  1201     CONST_ACT_H_H                           EQU     01h;012H
                +1  1202     
                    1203     
                    1204             
----                1205             RSEG    ?pr?TEST?Mater
                    1206             USING   0
                    1207             
                    1208     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ////////
                    1209     ;_FUN_TEST_Master
                    1210     ;ÃèÊö:OBU²âÊÔ³ÌÐò¶Î
                    1211     ;¸Ä
                    1212     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ////////
0000                1213     _FUN_TEST_Master:
                    1214             
                    1215             ;RET    
                    1216             ;CALL   _FUN_TEST_TESTSOFTRX                    ;Èí´®¿Ú²âÊÔ½ÓÊÕº¯Ê
                    1217             ;CALL   _FUN_Contact_CHANGEBAUD
                    1218             ;CALL   _FUN_TEST_TESTSOFTTX                    ;Èí´®¿Ú²âÊÔ·¢ËÍº¯Ê
                    1219             ;CALL   _FUN_TEST_TESTSOFTTX2
                    1220             ;CALL   _FUN_TEST_TESTHARDSERIALTXRX            ;Ó²´®¿ÚÖÐ¶Ï²âÊÔ³ÌÐò
                    1221             
                    1222             ;CALL   _FUN_TEST_HARDTXTEST                    ;Ó²´®¿Ú·¢ËÍ
                    1223             ;CALL   _FUN_TEST_HARDRXTEST                    ;Ó²´®¿Ú½ÓÊÕÊ¾Ý
                    1224             ;CALL   _FUN_TEST_INITTEST                      ;¸´Î»¿¨Æ¬[²ÉÓÃÈí´®¿Ú²Ù×÷]
                    1225             ;CALL   _FUN_TEST_ContactT1                     ;²âÊÔCPU¿¨T1Ð­ÒéÖ¸Áî
                    1226             ;CALL   _FUN_TEST_OPRET0MODE2                   ;²âÊÔCPU¿¨T0Ð­ÒéÖ¸Áî
                    1227             ;CALL   _FUN_TEST_OPRET0MODE1                   ;²âÊÔCPU¿¨T0Ð­ÒéÖ¸Áî
                    1228             ;CALL   _FUN_TEST_OPRET0MODE                    ;²âÊÔCPU¿¨Ð­ÒéÖ¸Áî      
                    1229             ;CALL   _FUN_TEST_PPS                           ;²âÊÔPPS¿¨Æ¬
                    1230             ;CALL   _FUN_TEST_HDLCTX                        ;²âÊÔHDLC·¢ËÍ³ÌÐò
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    22

                    1231             ;CALL   _FUN_TEST_HDLCRX                        ;²âÊÔHDLC½ÓÊÕ³ÌÐò
                    1232             ;CALL   _FUN_TEST_HDLCRXTX                      ;²âÊÔHDLC½ÓÊÕ·¢ËÍ³ÌÐò
                    1233             ;CALL   _FUN_TEST_COLLIGATETEST                 ;×ÛºÏHDLC²âÊÔ
                    1234             ;CALL   _FUN_TEST_DISPLAYMONEY                  ;²âÊÔCLD
                    1235             ;CALL   _FUN_TEST_GETCRC                        ;²âÊÔCRC
                    1236             ;CALL   _FUN_TEST_HDLCSERTX                     ;HDLC¼°Ó²´®¿Ú½ÓÊÕ×ÛºÏ²âÊÔ
                    1237             
                    1238             ;CALL   _FUN_TEST_HDLCPPS                       ;HDLC¼°PPS×ÛºÏ²âÊÔ      
                    1239             ;CALL   _FUN_TEST_ESAMRST                       ;ESAM¸´Î»
                    1240             ;CALL   _FUN_TEST_ESAMOPR                       ;ESAM²Ù×÷
                    1241             ;CALL   _FUN_TEST_ESAMHDLC                      ;HDLC¼°ESAM×ÛºÏ²âÊÔ
                    1242             ;CALL   _FUN_TEST_ESAMVehicle                   ;ESAM¿¨¶Á³µÁ¾ÐÅÏ¢ÎÄ¼þ
                    1243             
                    1244             ;CALL   _FUN_TEST_EFALSH                        ;²âÊÔ²Á³falsh
                    1245             ;CALL   _FUN_TEST_WFALSH                        ;²âÊÔÐ´falsh
                    1246             ;CALL   _FUN_TEST_RFALSH                        ;²âÊÔ¶Áfalsh
                    1247             
                    1248             ;CALL   _FUN_TEST_FALSHOBUFILE                  ;       
                    1249             ;CALL   _FUN_TEST_CPUAPP                        ;²âÊÔCPU Ó¦ÓÃº¯Ê        
                    1250             ;JMP    _FUN_TEST_DSRCGetSecure 
                    1251             ;CALL   _FUN_LIB_BEEP                           ;ÏìÁå   
                    1252             ;CALL   _FUN_TEST_WRITE0019                     ;²âÊÔ0019ÎÄ¼þÐ´ 
                    1253             ;CALL   _FUN_TEST_NEWT0                         ;²âÊÔÐÂT0¿¨     
                    1254             ;CALL   _FUN_TEST_PL                            ;ÆµÂÊ²âÊÔ       
                    1255             ;CALL   TEST_PL_JLContact                       ;Ñ¹Á¦²âÊÔCPU¿¨Ö¸Áî      
                    1256             ;CALL   _FUN_TEST_BEEP                          ;ÏìÁå²âÊÔ
                    1257             
                    1258             ;CALL   _FUN_TEST_MF                            ;MF¿¨²âÊÔ       
                    1259             ;CALL   _FUN_TEST_PRO                           ;PRO¿¨²âÊÔ
                    1260             ;CALL   _FUN_TEST_MFComplex                     ;ÈÏÖ¤MF²âÊÔ
                    1261             ;CALL   _FUN_TEST_PROCHANNEL                    ;PRO¿¨Í¨µÀº¯Ê²âÊÔ
                    1262             ;---ÒÔÉÏ²âÊÔ³ÌÐòÊÇ60°æÇ°---     
                    1263             ;CALL   _FUN_TEST_PROZH                         ;PRO¿¨×ÛºÏ²âÊÔ
                    1264             ;CALL   _FUN_TEST_CONTACTUSER                   ;²âÊÔ½Ó´¥Ê½ÓÃ»§¿¨
                    1265             ;CALL   _FUN_TEST_CONTACTESAM                   ;²âÊÔ½Ó´¥Ê½ESAM¿¨
                    1266             ;CALL   _FUN_TEST_SUBB                          ;´ø½øÎ»µÄ¼õ·¨
                    1267             ;CALL   _FUN_TEST_PRO2                          ;PRO¿¨²âÊÔ      
                    1268             ;CALL   _FUN_TEST_PCSerial                      ;PC´®¿ÚÍ¨Ñ¶ TX
                    1269             ;CALL   _FUN_TEST_PCSerial2                     ;PC´®¿ÚÍ¨Ñ¶ RX
                    1270             ;CALL   _FUN_TEST_IssueTX                       ;·¢ÐÐ·¢ËÍ³ÌÐò   
                    1271             ;CALL   _FUN_TEST_IssueRX                       ;·¢ÐÐ½ÓÊÕ³ÌÐò
                    1272             ;call   _FUN_TEST_230KTX
                    1273             ;call   _FUN_TEST_initcard
                    1274             ;CALL   _FUN_TEST_LCDACT
                    1275             ;CALL   _FUN_TEST_FB
                    1276             ;CALL   _FUN_TEST_TZ
                    1277             ;CALL   _fun_test_randdelay
                    1278             ;CALL   _FUN_TEST_BF
                    1279             ;CALL   _FUN_TEST_TXPro02       
                    1280             ;CALL   _FUN_TEST_HDLCTX
                    1281             ;CALL   _FUN_TEST_GSM   
                    1282             ;CALL   _FUN_TEST_GSM02
                    1283             ;CALL   _FUN_TEST_HDLC
                    1284             ;CALL   _FUN_TEST_HDLC02
                    1285             ;CALL   _FUN_TEST_Card
                    1286             ;CALL   _FUN_TEST_Card02
                    1287             ;CALL   _fun_test_lcd
                    1288             
                    1289             ;CALL   _FUN_TEST_contact
                    1290             ;CALL   _FUN_TEST_WAVEET6601
                    1291             
                    1292             ;CALL   _FUN_TEST_WAVEET6601RX          
                    1293             ;CALL   _FUN_TEST_GSMTX
                    1294             ;CALL   _FUN_TEST_GSMRX
                    1295             
                    1296             ;CALL   _FUN_TEST_INT
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    23

                    1297             ;CALL   _FUN_TEST_WAVEET6601ZB
                    1298             ;CALL   _FUN_TEST_WAVEET6601TX
                    1299             ;CALL   _FUN_TEST_RTCMODE
                    1300             ;CALL   _FUN_TEST_CC1101
                    1301             ;JMP    _FUN_TEST_CC1101_03
                    1302             ;JMP    _FUN_TEST_CC1101_04
                    1303             ;jmp    _fun_test_hvhv
                    1304             ;jmp    _fun_test_hvhv02
                    1305             ;jmp    _fun_test_low
                    1306             
0000 020000   F     1307             JMP     _fun_test_current
                    1308             
0003                1309     TEST_MASTER_OVER:
0003 80FE           1310             JMP     TEST_MASTER_OVER        
                    1311                     
0005 22             1312             RET
                    1313             
----                1314             RSEG    ?pr?TEST?Mater2
                    1315             USING   0
                    1316             
                    1317     ;---------------------------------------                        
                    1318     ;°Ñç·³åµÄÊ¾Ý·¢µ½´®¿ÚÏÔÊ¾
                    1319     ;       R7      ---     ç·³å
                    1320     ;       R3      ---     ³¤¶È
                    1321     ;       BIT_BUFADDR     ç·³å =0ÄÚ´æ;=1Íâ´æ
                    1322     ;       A=ÆäËü ±íÊ¾º¯ÊÖ´ÐÐÍê²»·µ»Ø¡£=0 ±íÊ¾·µ»Ø
                    1323     ;---------------------------------------
0000                1324     _FUN_TEST_UARTDISPLAY:
                    1325             
                    1326     ;11     PUSH    ACC
                    1327             
                    1328             ;CALL   _FUN_ContactIssue_INIT
                    1329             ;CALL   _FUN_ContactIssue_INIT
                    1330             
                    1331     ;11     PUSH    AR7
                    1332     ;11     PUSH    AR3
                    1333             ;---CALL        _FUN_ContactIssue_INIT
                    1334     ;11     CALL    _FUN_ContactIssue_INIT02
                    1335     ;11     POP     AR3
                    1336     ;11     POP     AR7
                    1337             
                    1338             ;MOV    R2,#255
                    1339             ;DJNZ   R2,$
                    1340             
                    1341             ;MOV    R7,#DATA_RXBUF
                    1342             ;MOV    R3,#23
                    1343             
                    1344     ;11     JB      BIT_BUFADDR,TEST_UARTDISPLAY_XData
                    1345     ;11TEST_UARTDISPLAY_Data:
                    1346             
                    1347     ;11     MOV     AR5,AR7
                    1348     ;11     MOV     R7,#XDATA_TXBUF
                    1349     ;11     PUSH    AR3
                    1350     ;11     CALL    _FUN_LIB_DATATOXDATA
                    1351     ;11     POP     AR3
                    1352             
                    1353     ;11     MOV     R7,#XDATA_TXBUF         
                    1354             
                    1355     ;       MOV     AR5,AR7
                    1356     ;       MOV     R7,#XDATA_TXBUF
                    1357     ;       PUSH    AR3
                    1358     ;       CALL    _FUN_LIB_DATATOXDATA
                    1359     ;       POP     AR3
                    1360     ;       MOV     R7,#XDATA_TXBUF 
                    1361             
                    1362     ;11     CALL    _FUN_ContactIssue_TX
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    24

                    1363     ;11     JMP     TEST_UARTDISPLAY_OVER
0000                1364     TEST_UARTDISPLAY_XData: 
                    1365     ;11     CALL    _FUN_ContactIssue_TX
                    1366             
0000                1367     TEST_UARTDISPLAY_OVER:
                    1368     ;11     POP     ACC
                    1369     ;11     JZ      TEST_UARTDISPLAY_Return
0000                1370     TEST_UARTDISPLAY_Stop:
                    1371     ;11     JMP     TEST_UARTDISPLAY_Stop
0000                1372     TEST_UARTDISPLAY_Return:
                    1373     
0000 22             1374             RET
                    1375     ;---------------------------------------                        
                    1376     ;ÏÔÊ¾
                    1377     ;---------------------------------------
0001                1378     _FUN_TEST_DISPLAY:
                    1379             
                    1380             ;ret
0001 C0E0           1381             PUSH    ACC
0003 120000   F     1382             CALL    _Func_LCD_INIT
0006 D0E0           1383             POP     ACC
                    1384             
0008 750000   F     1385             MOV     money,#0h                       ;
000B 750000   F     1386             MOV     money + 1,#0h                   ;
000E 750000   F     1387             MOV     money + 2,#0h                   ;
0011 F500     F     1388             MOV     money + 3,A                     ;
0013 7F00     F     1389             MOV     R7,#DATA_RXBUF + 90             ;
0015 120000   F     1390             CALL    _dspmoney                       ; ÏÔÊ¾ÐÂÓà¶î
                    1391             
0018                1392     OO0KK:
0018 759400         1393             MOV     REG_5412AD_P0M0,#00000000B
001B 759300         1394             MOV     REG_5412AD_P0M1,#00000000B
001E 80F8           1395             JMP     OO0KK
                    1396             
0020 22             1397             RET
                    1398             
                    1399             
0021                1400     _FUN_TEST_DISPLAY02:
                    1401             
                    1402             ;ret
                    1403     ;11     PUSH    ACC
                    1404     ;11     CALL    _Func_LCD_INIT
                    1405     ;11     POP     ACC
                    1406             
                    1407     ;11     MOV     money,#0h                       ;
                    1408     ;11     MOV     money + 1,#0h                   ;
                    1409     ;11     MOV     money + 2,#0h                   ;
                    1410     ;11     MOV     money + 3,A                     ;
                    1411     ;11     MOV     R7,#DATA_RXBUF + 90             ;
                    1412     ;11     CALL    _dspmoney                       ; ÏÔÊ¾ÐÂÓà¶î
                    1413             
0021                1414     OO0KK2:
                    1415     
                    1416     ;11     MOV     REG_5412AD_P0M0,#00000000B
                    1417     ;11     MOV     REG_5412AD_P0M1,#00000000B
                    1418             
                    1419     ;11     JMP     OO0KK2
                    1420             
0021 22             1421             RET     
                    1422             
0022                1423     _FUN_TEST_RED:
                    1424      
0022 22             1425             RET
                    1426             
                    1427             
0023                1428     _FUN_TEST_checkrtcmode:
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    25

                    1429      
0023 22             1430             RET
0024                1431     sfdsdfdsccc6:   
                    1432     ;11     pop     acc     
0024 22             1433             ret
                    1434     ;---------------------------------------                        
                    1435     ;ÏÔÊ¾ R7ÎªÖ÷µÄ4¸ö×Ö½Ú 
                    1436             
                    1437      
0025                1438     OO0KK02:        
                    1439     
0025 80FE           1440             JMP     OO0KK02
                    1441             
                    1442     ;11     MOV     R7,#200
                    1443     ;11     call    _FUN_LIB_DELAY
                    1444             
0027 22             1445             RET
                    1446     ;---------------------------------------        
                    1447     ;ÏìÁå²âÊÔ
                    1448     ;---------------------------------------
0028                1449     _FUN_TEST_BEEP:
                    1450     ;11     MOV     R7,#200
                    1451     ;11     CALL    _FUN_LIB_BEEP
0028                1452     TEST_BEEP_LOOP:
                    1453     ;11     JMP     TEST_BEEP_LOOP
0028 22             1454             RET
                    1455             
                    1456     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ////////////////////////////////     
                    1457     ;;PC´®¿ÚÍ¨Ñ¶            
0029                1458     _FUN_TEST_PCSerial:
0029 22             1459             RET
                    1460     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ////////////////////////////////
002A                1461     _FUN_TEST_TESTSOFTTX: 
002A 22             1462             RET             
                    1463     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ////////////////////////////////
002B                1464     _FUN_TEST_TESTSOFTTX2:
                    1465      
002B 22             1466             RET
                    1467     
                    1468     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ////////////////////////////////
002C                1469     _FUN_TEST_PCSerial2:
002C 22             1470             RET
                    1471             
                    1472     ;////////////////////////////////////////////////////////////////////////////////
                    1473     ;·¢ËÍ·¢ËÍ³ÌÐò   
                    1474     ;////////////////////////////////////////////////////////////////////////////////
002D                1475     _FUN_TEST_IssueTX:
002D 22             1476             RET
                    1477     ;////////////////////////////////////////////////////////////////////////////////
                    1478     ;·¢ÐÐ½ÓÊÕ³ÌÐò
                    1479     ;////////////////////////////////////////////////////////////////////////////////
002E                1480     _FUN_TEST_IssueRX:
002E 22             1481             RET
                    1482     
                    1483     
                    1484     ;////////////////////////////////////////////////////////////////////////////////
                    1485     ;230k·¢ËÍ
                    1486     ;////////////////////////////////////////////////////////////////////////////////       
002F                1487     _FUN_TEST_230KTX:
                    1488      
                    1489     
002F 22             1490             RET
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    26

                    1491     ;/////////////////////////////////////////////////////////////////////////////////
0030                1492     _FUN_TEST_initcard:
                    1493      
                    1494             
0030 22             1495             RET
                    1496     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ////////     
                    1497     ;µãlcd 'act'
                    1498     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ////////
0031                1499     _FUN_TEST_LCDACT:
                    1500             
0031 22             1501             RET
                    1502     ;///////////////////VV/////////////////////////////////////////////////////////////////////
                             ///////      
0032                1503     _FUN_TEST_FB:
                    1504             
                    1505             ;´ò¿ªT0ÖÐ¶Ï
                    1506     ;       CLR     TF0
                    1507     ;       SETB    TR0
                    1508             
                    1509     ;       SETB    ex0
                    1510     ;       SETB    EA
                    1511                     
0032                1512     TEST_FB_OVER:
                    1513     ;       JMP     TEST_FB_OVER
0032 22             1514             RET
                    1515     ;////////////////////////////////////////////////////// 
0033                1516     _FUN_TEST_TZ:
                    1517     ;       CLR     BIT_CHANNELFLAG
                    1518     ;       CALL    _FUN_HDLC_CHANGECHANNEL                 ;ÉèÖÃÍ¨Ñ¶ÐÅµÀ   
                    1519     
0033                1520     TEST_TZ_LOOP:   
                    1521     ;       CPL     PIN_WAVE_CHANNEL0                       ;4
                    1522     ;       CPL     PIN_WAVE_CHANNEL1                       ;4
                    1523             
                    1524     ;       NOP
                    1525     ;       NOP
                    1526     ;       NOP
                    1527     ;       NOP
                    1528     ;       NOP
                    1529     
                    1530     ;       NOP
                    1531     ;       NOP
                    1532     ;       NOP
                    1533     ;       NOP
                    1534     ;       NOP
                    1535     ;       
                    1536     ;       JMP     TEST_TZ_LOOP    
0033 22             1537             RET
                    1538     ;//////////////////////////////////////////////////////         
0034                1539     _fun_test_randdelay:
0034                1540     test_randdelayLOOP:
                    1541             
                    1542     ;11     CPL     P2.1
                    1543     ;11     CALL    _FUN_LIB_RANDDELAY
                    1544             ;MOV    R7,#3
                    1545             ;CALL   _FUN_LIB_1MSDELAYC
                    1546             ;CPL    P2.1
                    1547             ;CALL   _FUN_LIB_RANDDELAY
                    1548             ;MOV    R7,#6
                    1549             ;CALL   _FUN_LIB_1MSDELAYC      
                    1550     ;11     JMP     test_randdelayLOOP
                    1551             
                    1552             ;JMP    
                    1553     
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    27

0034 22             1554             RET
                    1555             
                    1556     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ///////////////////
0035                1557     _FUN_TEST_BF:
                    1558             
                    1559             ;MOV    DPTR,#STR_Contact_DATA
                    1560             ;MOV    R7,#DATA_RXBUF
                    1561             ;CALL   _FUN_LIB_FLASHTODATA
                    1562             
                    1563             ;MOV    A,DATA_DSRCRXLEN        
                    1564             ;MOV    A,#6
                    1565             
                    1566             ;MOV    B,A
                    1567             ;CLR    C
                    1568             ;MOV    A,#120
                    1569             ;SUBB   A,B
                    1570             ;MOV    R0,#DATA_RXBUF
                    1571             
                    1572             ;MOV    R1,A
                    1573             ;MOV    A,#DATA_RXBUF
                    1574             ;ADD    A,R1
                    1575             ;MOV    R1,A
                    1576             ;MOV    R3,B
                    1577             ;R1 Ä¿µØµØÖ· R0 Ô´Ö·
                    1578             
0035                1579     OBUMAIN_WAVEACTIVE_BFLOOP:
                    1580             
                    1581             ;MOV    A,@R0
                    1582             ;MOV    @R1,A
                    1583             ;INC    R0
                    1584             ;INC    R1
                    1585             ;DJNZ   R3,OBUMAIN_WAVEACTIVE_BFLOOP    
                    1586             
                    1587             ;MOV    DPTR,#STR_Contact_DATA2
                    1588             ;MOV    R7,#DATA_RXBUF
                    1589             ;CALL   _FUN_LIB_FLASHTODATA
                    1590                     
                    1591             ;MOV    A,DATA_DSRCRXLEN        
                    1592             ;MOV    A,#6
                    1593             
                    1594             ;MOV    B,A
                    1595             ;CLR    C
                    1596             ;MOV    A,#120
                    1597             ;SUBB   A,B
                    1598             ;MOV    R0,#DATA_RXBUF
                    1599             
                    1600             ;MOV    R1,A
                    1601             ;MOV    A,#DATA_RXBUF
                    1602             ;ADD    A,R1
                    1603             ;MOV    R1,A
                    1604             ;MOV    R3,B
                    1605             ;R1 Ä¿µØµØÖ· R0 Ô´Ö·
0035                1606     OBUMAIN_WAVEACTIVE_LYLOOP:
                    1607             ;MOV    A,@R1
                    1608             ;MOV    @R0,A
                    1609             ;INC    R0
                    1610             ;INC    R1
                    1611             ;DJNZ   R3,OBUMAIN_WAVEACTIVE_LYLOOP
                    1612             
                    1613             ;MOV    A,#0    
                    1614             
0035 22             1615             RET
                    1616             
                    1617     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ///////////////////  
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    28

                    1618     ;rxfromcpupro
                    1619     ;rxfromcpucontact0_b
                    1620     ;00 84 00 00 08
0036                1621     _FUN_TEST_TXPro02:
                    1622             ;MOV    A,#33
                    1623             ;CALL   _FUN_TEST_DISPLAY
                    1624     
                    1625             ;·¢ËÍÍ·²¿Ê¾Ý
                    1626             ;CPL    BIT_PROF
                    1627     ;11     MOV     A,#0AH
                    1628     ;11     MOV     C,BIT_PROF
                    1629             ;---CLR C
                    1630     ;11     MOV     ACC.0,C
                    1631     ;11     CALL    _FUN_ProCard_TXBYTE
                    1632     ;11     CPL     BIT_PROF
                    1633             
                    1634     ;11     CLR     A
                    1635     ;11     CALL    _FUN_ProCard_TXBYTE
                    1636             
                    1637     ;11     MOV     A,#00H
                    1638     ;11     CALL    _FUN_ProCard_TXBYTE
                    1639     ;11     MOV     A,#84H
                    1640     ;11     CALL    _FUN_ProCard_TXBYTE     
                    1641     ;11     MOV     A,#00H
                    1642     ;11     CALL    _FUN_ProCard_TXBYTE     
                    1643     ;11     MOV     A,#00H
                    1644     ;11     CALL    _FUN_ProCard_TXBYTE
                    1645             ;MOV    A,#08H
                    1646             ;CALL   _FUN_ProCard_TXBYTE
                    1647                                                                     
                    1648             ;=====================================½ÓÊÕ===============================       
                    1649     ;11     SETB    BIT_BUFADDR             ; Íâ´æ½ÓÊÕ
                    1650     ;11     MOV     AR7,#XDATA_TXBUF                        ;       
                    1651             ;CALL   _FUN_ProCard_RXPro      
                    1652     ;11     MOV     DATA_IRQEN,#29H
                    1653     ;11     MOV     R7,#0CH ;               
                    1654     ;11     CALL    _FUN_NContact_TESTRc500TxAndRx
                    1655             
                    1656             ;¶Á·¢ÉäÊ¾Ý<=2£¬¾Í²¹Ê¾Ý
0036                1657     TEST_TXPro02_LOOP:
                    1658     ;11     MOV     R7,#00H
                    1659     ;11     MOV     A,#REG_RC522_FIFOLevelReg
                    1660     ;11     RL      A
                    1661     ;11     SETB    ACC.7
                    1662     ;11     CALL    _FUN_NContact_spio
                    1663     ;11     MOV     A,REG_5412AD_spdat
                    1664     ;11     CJNE    A,#1,$+3
                    1665     ;11     JNC     TEST_TXPro02_LOOP
                    1666                     
                    1667     ;11     MOV     A,#08H
                    1668     ;11     CALL    _FUN_ProCard_TXBYTE     
                    1669             ;MOV    DATA_IRQEN,#29H
                    1670             ;MOV    R7,#0CH ;               
                    1671             ;CALL   _FUN_NContact_TESTRc500TxAndRx  
                    1672             
                    1673     ;11     MOV     R7,#10
                    1674     ;11     CALL    _FUN_LIB_DELAY
                    1675             
                    1676             ;MOV    R7,#255
                    1677             ;DJNZ   R7,$
                    1678             
                    1679             
                    1680             ;MOV    R7,#00H
                    1681             ;MOV    A,#REG_RC522_FIFOLevelReg
                    1682             ;RL     A
                    1683             ;SETB   ACC.7
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    29

                    1684             ;CALL   _FUN_NContact_spio
                    1685             ;MOV    A,REG_5412AD_spdat      
                    1686             
                    1687             
                    1688     ;11     SETB    BIT_BUFADDR             ; Íâ´æ½ÓÊÕ
                    1689     ;11     MOV     AR7,#XDATA_TXBUF                        ; 
                    1690     ;11     CALL    _FUN_ProCard_RXPro02    
                    1691             
                    1692             ;CALL   _FUN_TEST_DISPLAY
                    1693             ;=========================================================================
                    1694     
                    1695             ;CALL   _FUN_TEST_DISPLAY
                    1696     ;11SDFDSFDSF:
                    1697     ;11     JMP     SDFDSFDSF
                    1698             
0036 22             1699             RET     
                    1700     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ///////////////////  
0037                1701     _FUN_TEST_HDLCTX:
                    1702             
                    1703             
                    1704     ;11     MOV     DPTR,#STR_ERRTX
                    1705     ;11     MOV     R7,#XDATA_TXBUF
                    1706     ;11     CALL    _FUN_LIB_FLASHTOXDATA
                    1707             
                    1708     ;11     MOV     A,R3
                    1709     ;11     MOV     DATA_DSRCTXLEN,A
0037                1710     TEST_HDLCTX_LOOP:
                    1711                     
                    1712     ;       CALL    _FUN_HDLC_TX
                    1713             
                    1714     ;11     MOV     R7,#5
                    1715     ;11     CALL    _FUN_LIB_DELAY
                    1716             
                    1717     ;11     JMP     TEST_HDLCTX_LOOP
                    1718             
0037 22             1719             RET     
                    1720     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ///////////////////          
                    1721     ;
                    1722     ;r3 len
                    1723     ;r7 data
                    1724     ;
0038                1725     _FUN_TEST_GSM:
                    1726             
                    1727     ;11     CALL    _FUN_ContactIssue_INIT
                    1728             ;LCALL  Initial_UART2
                    1729             ;MOV    IE2,#0
                    1730             
0038                1731     TEST_GSM_LOOP01:
                    1732             
                    1733     ;11     MOV     R3,#10  
                    1734     ;11     MOV     R0,#XDATA_TXBUF 
                    1735             
0038                1736     TEST_GSM_LOOP:
                    1737     
                    1738     ;11     INC     R0
                    1739     ;11     INC     A
                    1740     ;11     DJNZ    R3,TEST_GSM_LOOP
                    1741             
                    1742     ;11     MOV     R3,#10
                    1743     ;11     SETB    BIT_BUFADDR
                    1744     ;11     CLR     BIT_VERIFY
                    1745     ;11     MOV     R7,#XDATA_TXBUF
                    1746     ;11     CALL    _FUN_SERIAL_TXHARD
                    1747             ;CALL   _FUN_ContactIssue_TX
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    30

                    1748             
                    1749     ;11     MOV     R7,#10
                    1750     ;11     CALL    _FUN_LIB_DELAY
                    1751             
                    1752     ;11     JMP     TEST_GSM_LOOP01
                    1753             
0038 22             1754             RET     
                    1755     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ///////////////////          
0039                1756     _FUN_TEST_GSM02:
                    1757             
                    1758     ;11     CALL    _FUN_ContactIssue_INIT
                    1759             
                    1760     ;11     MOV     R3,#128 
                    1761     ;11     CLR     A
                    1762     ;11     MOV     R0,#XDATA_TXBUF
0039                1763     TEST_GSM02_loop01:
                    1764     ;11             ;MOVX   @R0,A
                    1765     
                    1766     ;11     INC     A
                    1767     ;11     INC     R0      
                    1768     ;11     DJNZ    R3,TEST_GSM02_loop01
                    1769             
                    1770     ;11     MOV     R3,#128
                    1771     ;11     SETB    BIT_BUFADDR
                    1772     ;11     CLR     BIT_VERIFY
                    1773     ;11     MOV     R7,#XDATA_TXBUF
                    1774     ;11     CALL    _FUN_SERIAL_TXHARD
                    1775             
0039                1776     TEST_GSM02_LOOP:
                    1777             
                    1778     ;11     SETB    BIT_BUFADDR             ;= 0£¬½ÓÊÕÊ¾Ýµ½ÄÚ´æ£» = 1£¬½ÓÊÕÊ¾Ýµ½Íâ´æ
                    1779     ;11     CLR     BIT_VERIFY              ;´®¿ÚÊÕ·¢ÊÇ·ñÒª¼ÓÑéÎ»,=0²»Òª£¬=1Òª
                    1780     ;11     CLR     BIT_SERIALOVERTIMERX
                    1781     ;11     MOV     R7,#XDATA_TXBUF
                    1782     ;11     CALL    _FUN_SERIAL_RXHARD
                    1783             
                    1784             ;MOV    A,R3
                    1785             ;JZ     TEST_GSM02_LOOP
                    1786             ;MOV    R3,#10
                    1787             
                    1788     ;11     SETB    BIT_BUFADDR
                    1789     ;11     CLR     BIT_VERIFY
                    1790     ;11     MOV     R7,#XDATA_TXBUF
                    1791     ;11     CALL    _FUN_SERIAL_TXHARD
                    1792             
                    1793     ;11     JMP     TEST_GSM02_LOOP
                    1794                     
0039 22             1795             RET
                    1796     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ///////////////////                  
003A                1797     _FUN_TEST_HDLC:
                    1798             
                    1799             ;p0.5
                    1800     ;       MOV     REG_5412AD_P0M0,#00000000B
                    1801     ;       MOV     REG_5412AD_P0M1,#00100000B
                    1802                             
                    1803             ;CALL   _AutoASKReg     ;BK5822³õÊ¼»¯
                    1804             ;MOV    R7,#10
                    1805             ;CALL   _FUN_LIB_DELAY  
                    1806     
                    1807             ;CALL   _BK5822_RST     ;¸´Î»BK5822 ¼Ä´æÆ÷
                    1808             ;MOV    R7,#10
                    1809             ;CALL   _FUN_LIB_DELAY  
                    1810             
                    1811             ;CALL   _AutoASKReg     ;BK5822³õÊ¼»¯   
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    31

                    1812             
                    1813     ;11     MOV     R7,#10
                    1814     ;11     CALL    _FUN_LIB_DELAY  
                    1815             
                    1816             ;MOV    R7,#1   
                    1817             ;CALL   _BK5822_RXTX
                    1818                     
                    1819     ;11     MOV     R7,#10
                    1820     ;11     CALL    _FUN_LIB_DELAY
                    1821                     
                    1822     ;11     MOV     R3,#100 
                    1823     ;11     CLR     A
                    1824     ;11     MOV     R0,#XDATA_TXBUF
003A                1825     TEST_HDLC_loop01:
                    1826     ;11             ;MOVX   @R0,A
                    1827     
                    1828     ;11     INC     A
                    1829     ;11     INC     R0      
                    1830     ;11     DJNZ    R3,TEST_HDLC_loop01     
                    1831             
                    1832             ;ÉèÖÃVST»ù±¾ÐÅÏ¢
                    1833     ;11     MOV     DPTR,#STR_DSRC_VST02
                    1834     ;11     MOV     R7,#XDATA_TXBUF; + 4
                    1835     ;11     CALL    _FUN_LIB_FLASHTOXDATA                   
                    1836     
                    1837             ;¼ÆËãDSRCÖ¡Ê¾Ý³¤¶È
                    1838             ;MOV    R3,#10
                    1839     ;11     MOV     A,R3;#10
                    1840             ;¼ÇÂ¼·¢ËÍ³¤¶ÈÒÔ±ãÔÚÖØ·¢Ê±Ê¹ÓÃ
                    1841     ;11     MOV     DATA_DSRCTXLEN,A
                    1842     ;11     MOV     R7,#XDATA_TXBUF 
                    1843     
                    1844     ;11     MOV     r5,a
                    1845     ;11     CALL    _getnewcrc_xr
                    1846     ;11     MOV     A,DATA_DSRCTXLEN
                    1847     ;11     INC     A
                    1848     ;11     INC     A
                    1849     ;11     MOV     DATA_DSRCTXLEN,A
                    1850                             
003A                1851     TEST_HDLC_loop02:
                    1852     ;       CALL    _FUN_HDLC_TX    
                    1853             
                    1854     ;11     MOV     R7,#10
                    1855     ;11     CALL    _FUN_LIB_DELAY
                    1856     ;11     JMP     TEST_HDLC_loop02
                    1857     
                    1858     
003A 22             1859             RET
                    1860     ;//////////////////////////////////////////////////////////////////////////////////////
003B                1861     _FUN_TEST_HDLC02:
                    1862             
                    1863     ;11     MOV     REG_5412AD_P0M0,#00000000B
                    1864     ;11     MOV     REG_5412AD_P0M1,#00100000B
                    1865     ;11     MOV     IE,#0   
                    1866             
                    1867     ;11     CALL    _FUN_HDLC_RX
                    1868             
                    1869     ;11     JMP     _FUN_TEST_HDLC
                    1870     ;       JMP     _FUN_TEST_HDLC02
                    1871     ;       MOV     REG_5412AD_P0M0,#00000000B
                    1872     ;       MOV     REG_5412AD_P0M1,#00101000B
                    1873     ;       MOV     A,R3
                    1874     ;       CJNE    R3,#3,$+3
                    1875     ;       JC      _FUN_TEST_HDLC02
                    1876             ;MOV    R7,#1   
                    1877             ;CALL   _BK5822_RXTX    
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    32

                    1878             
                    1879             ;ÉèÖÃVST»ù±¾ÐÅÏ¢
                    1880     ;11     MOV     DPTR,#STR_DSRC_VST02
                    1881     ;11     MOV     R7,#XDATA_TXBUF; + 4
                    1882     ;11     CALL    _FUN_LIB_FLASHTOXDATA   
                    1883             
                    1884             ;¼ÆËãDSRCÖ¡Ê¾Ý³¤¶È
                    1885             ;MOV    R3,#10
                    1886     ;11     MOV     A,R3;#10
                    1887             ;¼ÇÂ¼·¢ËÍ³¤¶ÈÒÔ±ãÔÚÖØ·¢Ê±Ê¹ÓÃ
                    1888     ;11     MOV     DATA_DSRCTXLEN,A
                    1889     ;11     MOV     R7,#XDATA_TXBUF 
                    1890             
                    1891     ;11     MOV     r5,a
                    1892     ;11     CALL    _getnewcrc_xr
                    1893     ;11     MOV     A,DATA_DSRCTXLEN
                    1894     ;11     INC     A
                    1895     ;11     INC     A
                    1896     ;11     MOV     DATA_DSRCTXLEN,A
                    1897             
                    1898     ;       CALL    _FUN_HDLC_TX    
                    1899             
                    1900             ;MOV    R7,#0
                    1901             ;CALL   _BK5822_RXTX    
                    1902             
                    1903             ;CALL   _AutoASKReg     ;BK5822³õÊ¼»¯
                    1904             ;MOV    R7,#10
                    1905             ;CALL   _FUN_LIB_DELAY  
                    1906             
                    1907             ;CALL   _BK5822_RST     ;¸´Î»BK5822 ¼Ä´æÆ÷
                    1908             ;MOV    R7,#10
                    1909             ;CALL   _FUN_LIB_DELAY  
                    1910             
                    1911             ;CALL   _AutoASKReg     ;BK5822³õÊ¼»¯
                    1912             ;MOV    R7,#10
                    1913             ;CALL   _FUN_LIB_DELAY
                    1914             
                    1915     ;11     JMP     _FUN_TEST_HDLC02
                    1916             
003B 22             1917             RET
                    1918     ;////////////////////////////////////////////////////////////////////////////////////// 
003C                1919     _FUN_TEST_Card:
                    1920             
                    1921             ;MOV    IE,#0
                    1922             ;MOV    REG_5412AD_P2M0,#00000000B
                    1923             ;MOV    REG_5412AD_P2M1,#00000100B      
                    1924             ;CLR    Pin_pwrdwn              
                    1925             ;CLR    PIN_RED
                    1926             
003C                1927     SDFSFSDFS:
                    1928             ;JMP    SDFSFSDFS       
                    1929             
                    1930     ;11     MOV     R7,#30
                    1931     ;11     CALL    _FUN_LIB_DELAY  
                    1932             
                    1933     ;11     SETB    PIN_RED 
                    1934     ;11     SETB    BIT_ESAMICC
                    1935     ;11     CALL    _FUN_Contact_INIT
                    1936             
                    1937     ;11     MOV     A,R7
                    1938     ;11     JNZ     _FUN_TEST_Card
                    1939             
                    1940             ;CJNE   R3,#10,$+3
                    1941             ;JC     _FUN_TEST_Card
                    1942             
                    1943     ;11     CLR     PIN_RED
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    33

                    1944     ;11TEST_Card_OVER:
                    1945     ;11     JMP     TEST_Card_OVER
                    1946             
003C 22             1947             RET
                    1948     ;//////////////////////////////////////////////////////////////////////////////////////    
                                  
003D                1949     _FUN_TEST_Card02:
                    1950             
                    1951     ;11     MOV     R7,#CONST_BAUD_9600
                    1952     ;11     CALL    _FUN_Contact_CHANGEBAUD
                    1953     ;11     MOV     R7,#50
                    1954     ;11     CALL    _FUN_LIB_DELAY
                    1955             
                    1956     ;11     SETB    PIN_RED 
                    1957     ;11     SETB    BIT_ESAMICC
                    1958     ;11     CALL    _FUN_Contact_INIT
                    1959             
                    1960     ;11     MOV     A,R7    
                    1961     ;11     JNZ     _FUN_TEST_Card02
                    1962             
                    1963             ;JMP    _FUN_TEST_Card02
                    1964     ;ASDFSDFSDFS:
                    1965     ;       JMP     ASDFSDFSDFS
                    1966     ;ASDFSDFSDFS01:
                    1967             
                    1968     ;11     MOV     R7,#10
                    1969     ;11     CALL    _FUN_LIB_DELAY  
                    1970     
                    1971     ;11     MOV     R7,#CONST_PPS_115200    
                    1972     ;11     CLR     BIT_T0T1
                    1973     ;11     CALL    _FUN_Contact_PPS
                    1974             
                    1975     ;11     MOV     R7,#CONST_BAUD_115200
                    1976     ;11     CALL    _FUN_Contact_CHANGEBAUD
                    1977             
                    1978             ;JMP    _FUN_TEST_Card02        
                    1979     ;       CALL    _FUN_ContactIssue_INIT  
                    1980             
                    1981     ;       CLR     BIT_BUFADDR             ;=0£¬½ÓÊÕÊ¾Ýµ½ÄÚ´æ£» =1£¬½ÓÊÕÊ¾Ýµ½Íâ´æ
                    1982     ;       CLR     BIT_VERIFY              ;´®¿ÚÊÕ·¢ÊÇ·ñÒª¼ÓÑéÎ»,=0²»Òª£¬=1Òª
                    1983     ;       CLR     BIT_SERIALOVERTIMERX
                    1984     ;       MOV     R7,#DATA_RXBUF
                    1985     ;       CALL    _FUN_SERIAL_RXHARD
                    1986             
                    1987     ;       MOV     A,R3
                    1988     ;       JZ      TEST_Card02_OVER
                    1989             
                    1990     ;       PUSH    AR3
                    1991     ;       CALL    _FUN_ContactIssue_Release
                    1992     ;       POP     AR3
                    1993             
                    1994     ;11     MOV     R7,#10
                    1995     ;11     CALL    _FUN_LIB_DELAY  
                    1996             
                    1997     ;11     MOV     R0,#DATA_RXBUF
                    1998     ;11     MOV     @R0,#00h
                    1999     ;11     INC     R0
                    2000     ;11     MOV     @R0,#0A4h
                    2001     ;11     INC     R0
                    2002     ;11     MOV     @R0,#00h
                    2003     ;11     INC     R0
                    2004     ;11     MOV     @R0,#00h
                    2005     ;11     INC     R0
                    2006     ;11     MOV     @R0,#02h
                    2007     ;11     INC     R0
                    2008     ;11     MOV     @R0,#10h
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    34

                    2009     ;11     INC     R0
                    2010     ;11     MOV     @R0,#01h
                    2011     ;11     INC     R0
                    2012     ;11     MOV     R3,#7
                    2013             
                    2014     ;11     SETB    BIT_GETRESULT
                    2015     ;11     SETB    BIT_ESAMICC
                    2016     ;11     MOV     R7,#DATA_RXBUF
                    2017     ;11     MOV     R5,#XDATA_TXBUF
                    2018             ;R3
                    2019     ;11     CALL    _FUN_Contact_Channel    
                    2020             
                    2021             ;JMP    _FUN_TEST_Card02
                    2022             
                    2023     ;       MOV     A,R3
                    2024     ;       JZ      TEST_Card02_OVER
                    2025     
                    2026     ;11     CALL    _FUN_ContactIssue_INIT  
                    2027     
                    2028     ;11     SETB    BIT_BUFADDR
                    2029     ;11     CLR     BIT_VERIFY
                    2030     ;11     MOV     R7,#XDATA_TXBUF
                    2031     ;11     CALL    _FUN_SERIAL_TXHARD      
                    2032     
003D                2033     TEST_Card02_OVER:
                    2034     ;11     CALL    _FUN_ContactIssue_Release
                    2035     ;11     JMP     _FUN_TEST_Card02
003D 22             2036             RET
                    2037             
                    2038     ;----------------------------------------------------------------------
                    2039     ;´ò¿ªÍâÎ§
                    2040     ;´ò¿ª±³¹â
                    2041     ;----------------------------------------------------------------------
003E                2042     _fun_test_LCD:
                    2043             
                    2044             ;ÍÆÍì
                    2045             ;       ·äÃùÆ÷                  P4.6
                    2046             ;       BK5822·¢Éä¹©µç½Å        P0.5
                    2047             ;       µçÔ´¿ØÖÆ                P2.2    
                    2048             ;P0.5
                    2049     ;11     MOV     REG_5412AD_P0M0,#00100000B
                    2050     ;11     MOV     REG_5412AD_P0M1,#00000000B
                    2051             
                    2052             ;p0.3   wave din
                    2053             ;MOV    REG_5412AD_P0M0,#00001000B
                    2054             ;MOV    REG_5412AD_P0M1,#00000000B
                    2055             
                    2056     ;11     MOV     REG_5412AD_P1M0,#00000000B
                    2057     ;11     MOV     REG_5412AD_P1M1,#00000000B
                    2058             
                    2059             ;p2.2   Pin_pwrdwn
                    2060             ;MOV    REG_5412AD_P2M0,#00000100B
                    2061     ;11     MOV     REG_5412AD_P2M0,#01100110B
                    2062     ;11     MOV     REG_5412AD_P2M1,#10000000B
                    2063             
                    2064             ;p3.7   isDownload
                    2065             ;MOV    REG_5412AD_P3M0,#01000000B
                    2066     ;11     MOV     REG_5412AD_P3M0,#01000000B
                    2067             ;MOV    REG_5412AD_P3M1,#10000000B
                    2068     ;11     MOV     REG_5412AD_P3M1,#00000000B
                    2069             
                    2070             ;p4.6 bell
                    2071             ;---MOV REG_5412AD_P4M0,#00000000B
                    2072     ;11     MOV     REG_5412AD_P4M0,#00010000B
                    2073     ;11     MOV     REG_5412AD_P4M1,#01000000B
                    2074             
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    35

                    2075             ;ÉèÖÃ P4.4 ÎªÆÕÍ¨ IO ½Å 522¸´Î»
                    2076             ;ÉèÖÃ P4.5 ÎªÆÕÍ¨ IO ½Å ÂÌµÆ
                    2077             ;ÉèÖÃ P4.6 ÎªÆÕÍ¨ IO ½Å bell
                    2078     ;11     MOV     A,REG_5412AD_P4SW
                    2079     ;11     ORL     A,#01110000B
                    2080     ;11     MOV     REG_5412AD_P4SW,A
                    2081             
                    2082             
                    2083     ;11     CLR     PIN_PWRDWN_LCD
                    2084     
                    2085             
                    2086             
                    2087     ;11     PUSH    ACC
                    2088     ;11     CALL    _Func_LCD_INIT
                    2089     ;11     POP     ACC
                    2090             
                    2091     ;11     MOV     money,#0h                       ;
                    2092     ;11     MOV     money + 1,#0h                   ;
                    2093     ;11     MOV     money + 2,#0h                   ;
                    2094     ;11     MOV     money + 3,A                     ;
                    2095     ;11     MOV     R7,#DATA_RXBUF + 90             ;
                    2096     ;11     CALL    _dspmoney                       ; ÏÔÊ¾ÐÂÓà¶î
                    2097             
003E                2098     ASDFSFSDF:      
                    2099                     
                    2100             ;CLR    PIN_PWRDWN_LCD
                    2101     
                    2102                     
                    2103     ;11JMP  ASDFSFSDF
                    2104     ;11     MOV     A,#10
                    2105             ;CALL   _FUN_TEST_DISPLAY
                    2106             
003E 22             2107             RET
                    2108             
                    2109     ;//////////////////////////////////////////////////////////////////////////////////////    
                                          
003F                2110     _FUN_TEST_contact:
                    2111             
                    2112     ;11     CLR     Pin_pwrdwn
                    2113             
                    2114             ;ÉèÖÃ P4.4 ÎªÆÕÍ¨ IO ½Å 522¸´Î»
                    2115             ;ÉèÖÃ P4.5 ÎªÆÕÍ¨ IO ½Å ÂÌµÆ
                    2116             ;ÉèÖÃ P4.6 ÎªÆÕÍ¨ IO ½Å bell
                    2117     ;11     MOV     A,REG_5412AD_P4SW
                    2118     ;11     ORL     A,#01110000B
                    2119     ;11     MOV     REG_5412AD_P4SW,A
                    2120             
                    2121     ;11     CLR     PIN_PWRDWN_LCD
                    2122     
                    2123             
                    2124             ;³õÊ¼»¯ÏµÍ³
                    2125             ;CALL   start_user
                    2126     ;11     MOV     REG_5412AD_P0M0,#10000000B
                    2127     ;11     MOV     REG_5412AD_P0M1,#00000000B
                    2128             
                    2129             ;¿ªÍâÎ§µçÔ´ P1.1
                    2130     ;11     MOV     REG_5412AD_P1M0,#00000010B
                    2131     ;11     MOV     REG_5412AD_P1M1,#00000000B
                    2132             
                    2133             ;522 RST ÒòÎª¸´ÓÃµÍµçÑ¹¼ì²â×övcc£¬ÒªÍÆÍì
                    2134     ;11     MOV     REG_5412AD_P2M0,#10000000B
                    2135     ;11     MOV     REG_5412AD_P2M1,#00000000B
                    2136             
                    2137     ;11     MOV     REG_5412AD_P3M0,#01000000B
                    2138     ;11     MOV     REG_5412AD_P3M1,#00000000B
                    2139             
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    36

                    2140     ;ASDFSFDSDDDD:  
                    2141     ;       CPL     Pin_Contact_RST
                    2142     ;       JMP     ASDFSFDSDDDD
                    2143             
                    2144             ;³õÊ¼»¯ ¿¨Æ¬
                    2145     ;11     CALL    _FUN_OBUMain_BASEINIT
                    2146             
                    2147             ;PUSH   ACC
                    2148             ;CALL   _Func_LCD_INIT
                    2149             ;POP    ACC     
                    2150             
003F 22             2151             RET
                    2152     ;////////////////////////////////////////////////////////////////////////////////////// 
0040                2153     _FUN_TEST_WAVEET6601:
                    2154             
                    2155             ;ÉèÖÃ P4.4 ÎªÆÕÍ¨ IO ½Å 522¸´Î»
                    2156             ;ÉèÖÃ P4.5 ÎªÆÕÍ¨ IO ½Å ÂÌµÆ
                    2157             ;ÉèÖÃ P4.6 ÎªÆÕÍ¨ IO ½Å bell
                    2158     ;11     MOV     A,REG_5412AD_P4SW
                    2159     ;11     ORL     A,#01110000B
                    2160     ;11     MOV     REG_5412AD_P4SW,A
                    2161             
                    2162             ;³õÊ¼»¯ÏµÍ³
                    2163             ;CALL   start_user
                    2164             
                    2165             ;¿ªÍâÎ§µçÔ´ P1.1
                    2166     ;11     MOV     REG_5412AD_P1M0,#00000010B
                    2167     ;11     MOV     REG_5412AD_P1M1,#00000000B
                    2168             
                    2169             ;522 RST ÒòÎª¸´ÓÃµÍµçÑ¹¼ì²â×övcc£¬ÒªÍÆÍì
                    2170     ;11     MOV     REG_5412AD_P2M0,#10000000B
                    2171     ;11     MOV     REG_5412AD_P2M1,#00000000B
                    2172             
                    2173     ;11     MOV     REG_5412AD_P4M0,#00001000B
                    2174     ;11     MOV     REG_5412AD_P4M1,#00000000B      
                    2175             
                    2176     ;11     CLR     PIN_PWRDWN_LCD
                    2177     ;11     CLR     Pin_pwrdwn
                    2178             
                    2179             ;MOV    A,#17
                    2180             ;CALL   _FUN_TEST_DISPLAY
                    2181     ;11     CALL    _FUN_HDLC_5830Init
                    2182             
                    2183             ;¼ÆËãDSRCÖ¡Ê¾Ý³¤¶È
                    2184     ;11     MOV     R0,#XDATA_TXBUF+5
                    2185     ;11     MOV     A,R0
                    2186     ;11     CLR     C
                    2187     ;11     SUBB    A,#XDATA_TXBUF
                    2188     ;11     MOV     R3,A
                    2189             
                    2190             ;¼ÇÂ¼·¢ËÍ³¤¶ÈÒÔ±ãÔÚÖØ·¢Ê±Ê¹ÓÃ
                    2191     ;11     MOV     DATA_DSRCTXLEN,A
                    2192     ;11     MOV     R7,#XDATA_TXBUF 
                    2193             
                    2194     ;11     MOV     R5,A
                    2195     ;11     CALL    _getnewcrc_xr
                    2196     ;11     MOV     A,DATA_DSRCTXLEN
                    2197     ;11     INC     A
                    2198     ;11     INC     A
                    2199     ;11     MOV     DATA_DSRCTXLEN,A
                    2200             ;SETB   PIN_5830_CE
0040                2201     _FUN_TEST_LOOP: 
                    2202     
                    2203     ;       CALL    _FUN_HDLC_TX
                    2204             
                    2205     ;11     MOV     R7,#10
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    37

                    2206     ;11     CALL    _FUN_LIB_DELAY  
                    2207     ;11     JMP     _FUN_TEST_LOOP
                    2208             
                    2209     
0040 22             2210             RET
                    2211     ;////////////////////////////////////////////////////////////////////////////////////// 
0041                2212     _FUN_TEST_WAVEET6601RX:
                    2213             
                    2214             ;ÉèÖÃ P4.4 ÎªÆÕÍ¨ IO ½Å 522¸´Î»
                    2215             ;ÉèÖÃ P4.5 ÎªÆÕÍ¨ IO ½Å ÂÌµÆ
                    2216             ;ÉèÖÃ P4.6 ÎªÆÕÍ¨ IO ½Å bell
                    2217     ;11     MOV     A,REG_5412AD_P4SW
                    2218     ;11     ORL     A,#01110000B
                    2219     ;11     MOV     REG_5412AD_P4SW,A
                    2220             
                    2221             ;³õÊ¼»¯ÏµÍ³
                    2222             ;CALL   start_user
                    2223             
                    2224             ;¿ªÍâÎ§µçÔ´ P1.1
                    2225     ;11     MOV     REG_5412AD_P1M0,#00000010B
                    2226     ;11     MOV     REG_5412AD_P1M1,#00000000B
                    2227             
                    2228             ;522 RST ÒòÎª¸´ÓÃµÍµçÑ¹¼ì²â×övcc£¬ÒªÍÆÍì
                    2229     ;11     MOV     REG_5412AD_P2M0,#10000000B
                    2230     ;11     MOV     REG_5412AD_P2M1,#00000000B
                    2231             
                    2232     ;11     MOV     REG_5412AD_P4M0,#00001000B
                    2233     ;11     MOV     REG_5412AD_P4M1,#00000000B      
                    2234             
                    2235     ;11     CLR     PIN_PWRDWN_LCD
                    2236     ;11     CLR     Pin_pwrdwn
                    2237     ;11     MOV     IE,#00
                    2238             
                    2239             ;MOV    A,#17
                    2240             ;CALL   _FUN_TEST_DISPLAY
                    2241     ;11     CALL    _FUN_HDLC_5830Init
                    2242             ;CLR    PIN_5830_CE
                    2243             
                    2244     ;11     CALL    _FUN_HDLC_RX
                    2245             
                    2246     ;11     MOV     A,R3
                    2247             ;JZ     _FUN_TEST_WAVEET6601RX
                    2248             
                    2249             ;CALL   _FUN_TEST_DISPLAY
                    2250                             
0041 22             2251             RET
                    2252     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ///
0042                2253     _FUN_TEST_GSMTX:
                    2254             
                    2255     ;11     MOV     REG_5412AD_P1M0,#00000010B
                    2256     ;11     MOV     REG_5412AD_P1M1,#01000000B
                    2257             
                    2258             ;SETB   BIT_BUFADDR
                    2259             ;SETB   BIT_SERIALOVERTIMERX
                    2260             ;CLR    BIT_VERIFY
                    2261             ;MOV    R7,#XDATA_TXBUF 
                    2262             ;MOV    R3,#0
                    2263             ;CLR    BIT_ISFRX
                    2264             ;CALL   _FUN_SERIAL_RXHARD
                    2265             
                    2266     ;11     SETB    BIT_BUFADDR
                    2267     ;11     SETB    BIT_SERIALOVERTIMERX
                    2268     ;11     CLR     BIT_VERIFY
                    2269     ;11     MOV     R7,#XDATA_TXBUF
                    2270     ;11     CALL    _FUN_ContactIssue_RX02
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    38

                    2271             
                    2272             ;MOV    A,R3
                    2273             ;CALL   _FUN_TEST_DISPLAY
                    2274                     
                    2275     ;11     MOV     A,R7
                    2276     ;11     JNZ     _FUN_TEST_GSMTX
                    2277             
                    2278     ;MOV    A,R3
                    2279     ;CALL   _FUN_TEST_DISPLAY       
                    2280             
                    2281             ;MOV    R7,#XDATA_TXBUF
                    2282     ;11     MOV     AR7,AR5
                    2283             ;MOV    R3,#10
                    2284     ;11     CALL    _FUN_ContactIssue_TX
                    2285             
                    2286     ;11     CLR     RI
                    2287     ;11     CLR     TI
                    2288     ;11     SETB    ES
                    2289             ;--SETB EA
                    2290             ;SETB   REN
                    2291             
                    2292             ;JMP    TEST_GSMRX_over 
                    2293             
0042                2294     TEST_GSMTX_OVER:        
                    2295     ;11     JMP     TEST_GSMTX_OVER 
                    2296             
0042 22             2297             Ret
                    2298     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ///
                    2299     ;IE.4   UART
0043                2300     _FUN_TEST_GSMRX:
0043 22             2301             RET
                    2302             ;ÉèÖÃ P4.4 ÎªÆÕÍ¨ IO ½Å 522¸´Î»
                    2303             ;ÉèÖÃ P4.5 ÎªÆÕÍ¨ IO ½Å ÂÌµÆ
                    2304             ;ÉèÖÃ P4.6 ÎªÆÕÍ¨ IO ½Å bell
                    2305             ;MOV    A,REG_5412AD_P4SW
                    2306             ;ORL    A,#01110000B
                    2307             ;MOV    REG_5412AD_P4SW,A
                    2308             
                    2309             ;³õÊ¼»¯ÏµÍ³
                    2310             ;CALL   start_user
                    2311                     
                    2312             ;¿ªÍâÎ§µçÔ´ P1.1
                    2313             ;MOV    REG_5412AD_P1M0,#00000010B
                    2314             ;MOV    REG_5412AD_P1M1,#01000000B
                    2315             
0044                2316     TEST_GSMRX_Over:
                    2317     ;11     clr     Pin_pwrdwn
                    2318     
                    2319     ;11     JMP     TEST_GSMRX_Over 
                    2320             
                    2321             ;///////////////////////////////////////////////////////////////        
                    2322             ;522 RST ÒòÎª¸´ÓÃµÍµçÑ¹¼ì²â×övcc£¬ÒªÍÆÍì
                    2323     ;11     MOV     REG_5412AD_P2M0,#10000000B
                    2324     ;11     MOV     REG_5412AD_P2M1,#00000000B
                    2325             
                    2326     ;11     MOV     REG_5412AD_P4M0,#00001000B
                    2327     ;11     MOV     REG_5412AD_P4M1,#00000000B
                    2328             
                    2329     ;11     CLR     PIN_PWRDWN_LCD
                    2330     ;11     CALL    _FUN_ContactIssue_INIT
                    2331             
                    2332     ;11     CLR     TI
                    2333     ;11     CLR     RI
                    2334     ;11     SETB    REN
                    2335             ;---ORL IE,#90H
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    39

                    2336                     
                    2337             ;MOV    IE,#11111111B   
0044 22             2338             RET
                    2339     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ///
0045                2340     _FUN_TEST_INT:
                    2341             
0045 22             2342             RET
                    2343     ;//////////////////////////////////////////////////////////////////////////////////////////
                             ///  
0046                2344     _FUN_TEST_WAVEET6601ZB:
                    2345             
                    2346     ;11     CLR     BIT_CHANNELFLAG
                    2347     ;11     CALL    _FUN_HDLC_5830Init
                    2348             
0046                2349     TEST_WAVEET6601ZB_LOOP: 
                    2350             
                    2351     
                    2352             ;SETB   PIN_5830_CE
                    2353             ;SETB   PIN_WAVE_CHANNEL1
                    2354                     
                    2355     ;11     JMP     TEST_WAVEET6601ZB_LOOP
                    2356             
0046 22             2357             RET
                    2358             
0047                2359     _FUN_TEST_WAVEET6601TX:
                    2360             
                    2361     ;11     CLR     BIT_CHANNELFLAG
                    2362     ;11     CALL    _FUN_HDLC_5830Init
                    2363             
                    2364     ;11     MOV     DATA_DSRCTXLEN,#118
0047                2365     TEST_WAVEET6601TX_LOOP: 
                    2366             
                    2367     
                    2368             ;SETB   PIN_5830_CE
                    2369             ;SETB   PIN_WAVE_CHANNEL1
                    2370             
                    2371     ;11     DJNZ    R7,$
                    2372     ;11     DJNZ    R7,$
                    2373     ;11     DJNZ    R7,$    
                    2374     ;11     DJNZ    R7,$
                    2375     ;11     DJNZ    R7,$    
                    2376     ;11     DJNZ    R7,$
                    2377     ;11     DJNZ    R7,$    
                    2378     ;11     DJNZ    R7,$
                    2379     ;11     DJNZ    R7,$    
                    2380     ;11     DJNZ    R7,$
                    2381             
                    2382     ;       CALL    _FUN_HDLC_TX
                    2383                     
                    2384     ;11     MOV     R7,#10
                    2385     ;11     CALL    _FUN_LIB_DELAY
                    2386     ;11     JMP     TEST_WAVEET6601TX_LOOP
                    2387             
0047 22             2388             RET             
                    2389     ;////////////////////////////////////////////////////////////////////////////////////// 
0048                2390     _FUN_TEST_RTCMODE:
                    2391             
                    2392     ;11     MOV     R0,#XDATA_RTCMode
                    2393     ;11             ;MOVX   A,@R0
                    2394     
                    2395             
                    2396     ;11     MOV     REG_MCU_WKCTH,#08fH
                    2397     ;11     MOV     REG_MCU_WKCTL,#0ffH
                    2398             ;---MOV PCON,#82H;
                    2399             
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    40

0048 22             2400             RET
                    2401     ;////////////////////////////////////////////////////////////////////////////////////// 
                    2402     ;EXTRN CODE(_FUN_CC1101_RESET)          ;¸´Î»
                    2403     ;EXTRN CODE(_FUN_CC1101_INIT)           ;³õÊ¼»¯ CC1101
                    2404     ;EXTRN CODE(_FUN_CC1101_SetWakeUpTime)  ;³õÊ¼»¯1101»½ÐÑÊ±¼ä
                    2405     ;EXTRN CODE(_FUN_CC1101_RVOn)           ;´ò¿ª½ÓÊÕ       
                    2406     ;EXTRN CODE(_FUN_CC1101_RVOff)          ;¹Ø±Õ½ÓÊÕ
                    2407     ;EXTRN CODE(_FUN_CC1101_RVWR)           ;»Ø¶Á
                    2408     ;EXTRN CODE(_FUN_CC1101_Idle)           ;ÉèÖÃµ±Ç°Îª¿ÕÏÐ×´Ì¬
                    2409     ;EXTRN CODE(_FUN_CC1101_WakeUP)         ;ÉèÖÃµ±Ç°Îª»½ÐÑ×´Ì¬
0049                2410     _FUN_TEST_CC1101:
                    2411             
                    2412     ;¶Á
                    2413     ;PIN_CC1101_GDO2                        BIT     P1.6    
                    2414     ;PIN_CC1101_MISO                        BIT     P1.7
                    2415             
                    2416     ;Ò»°ã
                    2417     ;Pin_CC1101_SS                          BIT     P3.7
                    2418     ;PIN_CC1101_SCLK                        BIT     P0.5
                    2419     ;PIN_CC1101_MOSI                        BIT      P0.6
                    2420             
                    2421     ;11     CLR     EA
                    2422     
                    2423     ;       MOV     R7,#200
                    2424     ;       CALL    _FUN_LIB_DELAY  
                    2425             
                    2426     
                    2427     ;11     CLR     PIN_PWR_GSM
                    2428     ;11     MOV     REG_5412AD_P0M0,#00000000B
                    2429     ;11     MOV     REG_5412AD_P0M1,#00000000B
                    2430             
                    2431     ;11     MOV     REG_5412AD_P1M0,#00000000B
                    2432     ;11     MOV     REG_5412AD_P1M1,#10000000B
                    2433             
                    2434     ;11     MOV     REG_5412AD_P3M0,#00000000B
                    2435     ;11     MOV     REG_5412AD_P3M1,#00000000B
                    2436             
                    2437     ;11     CLR     Pin_CC1101_SS
                    2438     ;11     CLR     PIN_CC1101_SCLK
                    2439     ;11     CLR     PIN_CC1101_MOSI
                    2440     
                    2441     ;       MOV     R7,#200
                    2442     ;       CALL    _FUN_LIB_DELAY          
                    2443     
0049                2444     TEST_CC1101_S:
                    2445             
                    2446             ;CPL    Pin_CC1101_SS   
                    2447     ;11     CALL    _FUN_CC1101_RESET
                    2448     ;11     CALL    _FUN_CC1101_INIT
                    2449             
                    2450     ;11     CALL    _FUN_CC1101_RVOn
                    2451     ;11     MOV     R7,#1
                    2452     ;11     CALL    _FUN_LIB_DELAY  
                    2453     ;11     CALL    _FUN_CC1101_RVOff
                    2454             
                    2455     ;11     CALL    _FUN_CC1101_SetWakeUpTime
                    2456     ;11     CALL    _FUN_CC1101_RVWR
                    2457     ;11     CALL    _FUN_CC1101_Idle
                    2458     ;11     CALL    _FUN_CC1101_WakeUP
                    2459     ;11     SETB    EA
                    2460             
                    2461             ;---CPL Pin_CC1101_SS
                    2462             ;---CPL PIN_CC1101_SCLK
                    2463             ;---CPL PIN_CC1101_MOSI
                    2464     ;       CPL     PIN_CC1101_MISO
                    2465     ;       CPL     PIN_CC1101_GDO2
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    41

                    2466     ;       JB      Pin_CC1101_SS,CC1101_spioSingleSoft_S02
                    2467     ;CC1101_spioSingleSoft_S:
                    2468     ;       JB      PIN_CC1101_MISO,CC1101_spioSingleSoft_S
                    2469     ;CC1101_spioSingleSoft_S02:
                    2470             ;MOV    R7,#1
                    2471             ;CALL   _FUN_LIB_DELAY
                    2472             ;JMP    TEST_CC1101_S
                    2473             
                    2474             ;MOV    R7,#200
                    2475             ;CALL   _FUN_LIB_DELAY
                    2476             
                    2477             ;MOV    R7,#200
                    2478             ;CALL   _FUN_LIB_DELAY  
                    2479     ;       CPL     Pin_CC1101_SS
                    2480     ;       CPL     PIN_CC1101_SCLK
                    2481     ;       CPL     PIN_CC1101_MOSI
                    2482     ;       CPL     PIN_CC1101_MISO
                    2483     ;       CPL     PIN_CC1101_GDO2 
0049                2484     TEST_CC1101_S_OVER:
                    2485             ;JMP    TEST_CC1101_S_OVER
                    2486             
0049 22             2487             RET
                    2488     ;////////////////////////////////////////////////////////////////////////////////////// 
004A                2489     _FUN_TEST_CC1101_02:
                    2490     ;11     CLR     ES
                    2491      
                    2492             ;ÉèÖÃ RTC ¿ªÆôÔËÐÐ±ê¼Ç
                    2493     ;11     MOV     R0,#XDATA_RTCMode
                    2494     ;11     MOV     A,#CONST_RTC_ON
                    2495     ;11             ;MOVX   @R0,A
                    2496     
                    2497             
                    2498             ;¿ªÆôRTC [h0~3 L0~7]fffh = 6s
                    2499             ;MOV    REG_MCU_WKCTH,#CONST_MCU_WKCTH
                    2500             ;ORL    REG_MCU_WKCTH,#10000000B
                    2501             ;MOV    REG_MCU_WKCTL,#CONST_MCU_WKCTL
                    2502     ;11     CALL    _FUN_GSM_RTCON
                    2503             ;CALL   _Fun_GSM_GetCellIDEN
                    2504             
                    2505     ;11     Anl     REG_5412AD_P1M0,#00111111B       ;
                    2506     ;11     Orl     REG_5412AD_P1M1,#11000000B       ; MISO ÎªÊäÈë(¸ß×è)    
                    2507             
                    2508     ;11     CLR     PIN_PWR_GSM                      ; [GSM] 
                    2509     ;11             SETB    Pin_CC1101_SS
                    2510     ;11     CLR     PIN_CC1101_SCLK
                    2511     ;11     CLR     PIN_CC1101_MOSI
                    2512             ;PIN_CC1101_MISO
                    2513             ;CLR    PIN_CC1101_GDO2 
                    2514             
                    2515     ;11     CALL    _FUN_CC1101_RESET
                    2516     ;11     CALL    _FUN_CC1101_INIT
                    2517             
                    2518     ;11     CALL    _FUN_CC1101_RVOn
                    2519             
                    2520     ;11     MOV     R7,#1
                    2521     ;11     CALL    _FUN_LIB_DELAY  
                    2522             ;MOV    R7,#255
                    2523             ;DJNZ   R7,$
                    2524             
                    2525     ;11     CALL    _FUN_CC1101_RVOff
                    2526             
                    2527     ;11     CALL    _FUN_CC1101_SetWakeUpTime
                    2528     ;11     CALL    _FUN_CC1101_RVWR
                    2529     ;11     CALL    _FUN_CC1101_Idle
                    2530     ;11     CALL    _FUN_CC1101_WakeUP
                    2531             ;SETB   EA
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    42

004A 22             2532             RET
                    2533     ;//////////////////////////////////////////////////////////////////////////////////////    
                                  
004B                2534     _FUN_TEST_CC1101_03:
                    2535     ;11     CLR     EA
                    2536     ;11     CLR     ES
                    2537             ;ÉèÖÃ RTC ¿ªÆôÔËÐÐ±ê¼Ç
                    2538     ;11     MOV     R0,#XDATA_RTCMode
                    2539     ;11     MOV     A,#CONST_RTC_ON
                    2540     ;11             ;MOVX   @R0,A
                    2541     
                    2542             
                    2543             ;¿ªÆôRTC [h0~3 L0~7]fffh = 6s
                    2544             ;MOV    REG_MCU_WKCTH,#CONST_MCU_WKCTH
                    2545             ;ORL    REG_MCU_WKCTH,#10000000B
                    2546             ;MOV    REG_MCU_WKCTL,#CONST_MCU_WKCTL
                    2547     ;11     CALL    _FUN_GSM_RTCON
                    2548             ;CALL   _Fun_GSM_GetCellIDEN
                    2549             
                    2550     ;11     Anl     REG_5412AD_P1M0,#00111111B       ;
                    2551     ;11     Orl     REG_5412AD_P1M1,#01000000B       ; MISO ÎªÊäÈë(¸ß×è)
                    2552             
                    2553     ;11     CLR     PIN_PWR_GSM                      ; [GSM] 
                    2554     ;11             SETB    Pin_CC1101_SS
                    2555     ;11     CLR     PIN_CC1101_SCLK
                    2556     ;11     CLR     PIN_CC1101_MOSI
                    2557             ;JMP    TEST_CC1101_03OVER
                    2558     ;11     SETB    PIN_CC1101_MISO
                    2559             ;setb   PIN_CC1101_GDO2 
                    2560             ;MOV    r7,#10
                    2561             ;CALL   _fun_lib_delay
                    2562             
                    2563     ;11     CALL    _FUN_CC1101_RESET
                    2564     ;11     CALL    _FUN_CC1101_INIT
                    2565     ;       A                       ---     µØÖ·
                    2566     ;       R7                      ---     Ê¾Ý
                    2567     ;       R6                      ---     Íâ´æ
                    2568     ;       R4                      ---     ×ÜÊ
                    2569     ;11     MOV     R4,#8
                    2570     ;11     MOV     A,#7EH
                    2571     ;11     MOV     R6,#XDATA_TXBUF
                    2572     ;11     MOV     R7,#0C0H
                    2573     ;11     CALL    _FUN_CC1101_spioSoftRXCC1101RXCC1101
                    2574     ;11     
                    2575     ;11     CALL    _FUN_CC1101_RVOn
                    2576     ;11     PUSH    AR7
                    2577     ;11     MOV     R7,#255
                    2578     ;11     DJNZ    R7,$    
                    2579     ;11     DJNZ    R7,$    
                    2580     ;11     DJNZ    R7,$    
                    2581     ;11     DJNZ    R7,$            
                    2582     ;11     DJNZ    R7,$    
                    2583     ;11     DJNZ    R7,$    
                    2584     ;11     DJNZ    R7,$    
                    2585     ;11     DJNZ    R7,$            
                    2586     ;11     DJNZ    R7,$    
                    2587     ;11     DJNZ    R7,$
                    2588     ;11     POP     AR7
                    2589     ;11     CALL    _FUN_CC1101_RVOff
                    2590             
                    2591     ;11     CALL    _FUN_CC1101_SetWakeUpTime
                    2592     ;11     CALL    _FUN_CC1101_RVWR
                    2593     ;11     CALL    _FUN_CC1101_Idle
                    2594     ;11     CALL    _FUN_CC1101_WakeUP
                    2595             
                    2596     ;clr    ea
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    43

                    2597     ;       orl     REG_5412AD_P1M0,#10000000B       ;
                    2598     ;       anl     REG_5412AD_P1M1,#01111111B       ; MISO Îª
                    2599             
                    2600     ;11clr  RI
                    2601     ;11clr  TI      
                    2602     ;11mov  ie,#00
                    2603     
                    2604     ;setb   es
                    2605     ;setb   ea
004B                2606     TEST_CC1101_03OVER:
                    2607             
                    2608             ;SETB   PIN_CC1101_MISO
                    2609             ;JMP    TEST_CC1101_03OVER
                    2610             
004B 22             2611             RET
                    2612     ;//////////////////////////////////////////////////////////////////////////////////////    
                                          
004C                2613     _FUN_TEST_CC1101_04:
                    2614     ;11     CALL    _FUN_TEST_CC1101_03
004C                2615     TEST_CC1101_04OVER:
                    2616     
004C 22             2617             RET
                    2618             
                    2619     ;//////////////////////////////////////////////////////////////////////////////////////    
                                  
004D                2620     _FUN_TEST_UARTDebug:
                    2621     
                    2622     
                    2623     ;11     SETB    BIT_BUFADDR
                    2624     ;11     MOV     R7,#XDATA_TXBUF
                    2625     ;11     MOV     R3,#10
                    2626     ;11     clr     a
                    2627     ;11     CALL    _FUN_TEST_UARTDISPLAY
                    2628     ;11     JMP     _FUN_TEST_UARTDebug
                    2629             
004D 22             2630             RET
                    2631     ;//////////////////////////////////////////////////////////////////////////////////////
                    2632     ;
                    2633     ;
                    2634     ;
                    2635     ;//////////////////////////////////////////////////////////////////////////////////////
004E                2636     TEST_5823_Loop:
                    2637      
004E                2638     TEST_5823_RXLOOP02:
                    2639             
                    2640     ;11     Call    _fun_hdlc_rx    
                    2641             ;mov    a,#33
                    2642             ;MOV    R0,#DATA_DSRCRXLEN
                    2643             ;MOV    A,@R0
                    2644             ;CALL   _FUN_TEST_DISPLAY
                    2645             ;mov    r7,#200
                    2646             ;call   _fun_lib_delay
                    2647             ;jmp    ap_start
                    2648     ;R7             ---     Íâ´æBUFÖ¸Õë
                    2649     ;R5             ---     ÄÚ´æBUFÖ¸Õë³¤¶È
                    2650     ;R3             ---     ½«ÒªCOPYµÄ³¤¶È  
                    2651     ;11     MOV     R0,#DATA_DSRCRXLEN
                    2652     ;11     MOV     A,@R0
                    2653             
                    2654     ;11     MOV     R3,A
                    2655     ;11     MOV     R7,#XDATA_TXBUF
                    2656     ;11     MOV     R5,#DATA_RXBUF  
                    2657     ;11     CALL    _FUN_LIB_DATATOXDATA
                    2658             
                    2659             ;¼ÇÂ¼·¢ËÍ³¤¶ÈÒÔ±ãÔÚÖØ·¢Ê±Ê¹ÓÃ
                    2660     ;BIT_BUFADDR    ---     ±íÊ¾µ±Ç°²Ù×÷µÄ´æ´¢Çø,=0ÄÚ´æ;=1Íâ´æ
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    44

                    2661     ;R5             ---     BUF³¤¶È
                    2662     ;R7             ---     BUFÖ¸Õë
                    2663     ;11     SETB    BIT_BUFADDR
                    2664     ;11     MOV     R7,#XDATA_TXBUF
                    2665     ;11     MOV     R0,#DATA_DSRCRXLEN
                    2666     ;11     MOV     A,@R0
                    2667     ;11     MOV     R5,A
                    2668     ;11     call    _getnewcrc_xr
                    2669             
                    2670     ;11     MOV     R0,#DATA_DSRCRXLEN
                    2671     ;11     MOV     A,@R0
                    2672             
                    2673             ;MOV    A,DATA_DSRCTXLEN
                    2674     ;11     INC     A
                    2675     ;11     INC     A
                    2676             
                    2677     ;11     MOV     R0,#DATA_DSRCRXLEN
                    2678     ;11     MOV     @R0,A
                    2679     ;11     MOV     DATA_DSRCTXLEN,A
                    2680                     
                    2681     ;       CALL    _FUN_HDLC_TX
                    2682     ;11     JMP     TEST_5823_RXLOOP02
                    2683             
004E 22             2684             RET     
                    2685     ;////////////////////////////////////////////////////////////////////////////////////// 
004F                2686     _FUN_TEST_hvhv: 
                    2687             
                    2688             ;STR_HV02       12,11,11,6,7,0,1,2,3,4,5,11,11
                    2689     ;       CALL    _Func_LCD_INIT
                    2690     ;       MOV     DPTR,#STR_HV
                    2691     ;       MOV     R7,#XDATA_HOLD
                    2692     ;       CALL    _FUN_LIB_FLASHTOXDATA
                    2693             
                    2694     ;       MOV     R5,#DATA_RXBUF+90
                    2695     ;       MOV     R7,#XDATA_HOLD
                    2696     ;       CALL    _FUN_LIB_XDATATODATA
                    2697             
                    2698             ;11,11,6,7,0,1,2,3,4,5,11,11
                    2699     ;       MOV     R7,#DATA_RXBUF + 90
                    2700     ;       MOV     R5,#1
                    2701     ;       MOV     R3,#11
                    2702     ;       CALL    _Func_LCD_Display
                    2703             
                    2704     ;       MOV     R7,#200
                    2705     ;       CALL    _FUN_LIB_DELAY
                    2706     ;       MOV     R7,#200
                    2707     ;       CALL    _FUN_LIB_DELAY
                    2708     ;       MOV     R7,#200
                    2709     ;       CALL    _FUN_LIB_DELAY
                    2710             
004F 22             2711             RET
                    2712     ;////////////////////////////////////////////////////////////////////////////////////// 
0050                2713     _FUN_TEST_hvhv02:
                    2714             
                    2715     ;       CALL    _Func_LCD_INIT
                    2716             
                    2717     ;;      MOV     DPTR,#str_test_hv
                    2718     ;       MOV     R7,#XDATA_HOLD
                    2719     ;       CALL    _FUN_LIB_FLASHTOXDATA
                    2720     ;       
                    2721             ;R7   Íâ´æ³µÅÆ
                    2722     ;       ;R5   ·­ÒëºóµÄÄÚ´æÖ¸Õë
                    2723     ;       MOV     R7,#XDATA_HOLD                  ;8
                    2724     ;       MOV     R5,#DATA_RXBUF + 90             ;
                    2725     ;       CALL    FUN_LCD_HVTransfer              ;
                    2726             
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    45

                    2727     ;       MOV     R7,#DATA_RXBUF + 90 + 1                 
                    2728     ;       MOV     R5,#1
                    2729     ;       MOV     R0,#DATA_RXBUF + 90
                    2730     ;       MOV     A,@R0
                    2731     ;       MOV     R3,A
                    2732     ;       CALL    _Func_LCD_Display
                    2733             
                    2734     ;       MOV     R7,#200
                    2735     ;       CALL    _FUN_LIB_DELAY
                    2736     ;       MOV     R7,#200
                    2737     ;       CALL    _FUN_LIB_DELAY
                    2738     ;       MOV     R7,#200
                    2739     ;       CALL    _FUN_LIB_DELAY
                    2740             
0050 22             2741             RET
                    2742     ;////////////////////////////////////////////////////////////////////////////////////// 
0051                2743     _fun_test_low:
                    2744             
                    2745     ;       CALL    _Func_LCD_INIT  
                    2746     ;       MOV     R7,#DATA_RXBUF
                    2747     ;       MOV     DPTR,#STR_LOWVo
                    2748     ;       CALL    _FUN_LCD_DisplayExChina
                    2749     ;sdfsdfds:
                    2750     ;       jmp     sdfsdfds
                    2751     ;////////////////////////////////////////////////////////////////////////////////////// 
                    2752     ;²âÊÔ   µ¥Æ¬»ú          14.28
                    2753     ;       5823 ½ÓÊÕ
                    2754     ;       5823 ·¢Éä
                    2755     ;       522
                    2756     ;       ESAM ¸´Î»Ç°ºó
                    2757     ;       ESAM ¸´Î»½ÅÀ­µÍ£¬À­¸ß
                    2758     ;////////////////////////////////////////////////////////////////////////////////////// 
0051                2759     _fun_Test_Current:
                    2760             
                    2761     ;       CLR     EA
                    2762     ;       CALL    _Fun_OBUmain_SysUNSleep
                    2763     ;       SETB     Pin_522_RST    
                    2764     ;       18.2 ma
                    2765             
                    2766     ;       CLR     PIN_BK_CE
                    2767     ;       MOV     R7,#2
                    2768     ;       CALL    _fun_lib_delay
                    2769     ;       SETB    PIN_BK_CE
                    2770     ;       CALL    _FUN_HDLC_5830Init              ;³õÊ¼»¯Ðè×÷ÆµÂÊÐ£×¼£¬¼Ä´æÆ÷²»ÄÜÖ±½ÓÅäÖÃÎªÐÝ
                             ÃßÄ£Ê½       
                    2771     ;       CALL    _Enter_Sleep_Mode                       
                    2772     ;       CLR     PIN_BK_CE
                    2773     ;       17.9 ma
                    2774     
                    2775     ;       CALL    _FUN_OBUMAIN_INITSYS            ; ÏµÍ³³õÊ¼»¯
                    2776     ;       CALL    _FUN_OBUMain_BASEINIT           ;³õÊ¼»¯ESAM,ÓÃ»§¿¨      
                    2777             ;49.7   ma
                    2778             
                    2779             ;MOV    R7,#1
                    2780             ;CALL   _Power_Up
                    2781     
                    2782     ;       MOV     R7,#0
                    2783     ;       CALL    Rx_En
                    2784     
                    2785             ;75.1
                    2786             
                    2787     ;       MOV     R7,#1
                    2788     ;       CALL    Tx_Carrier_En
                    2789     
                    2790     ;       SETB    PIN_WAVE_CHANNEL1
                    2791             ;120
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    46

                    2792     ;test_current_loop:
                    2793             ;MOV    REG_WDT_CONTR,#00111111B
                    2794             ;JMP    test_current_loop
0051 22             2795             RET
                    2796     ;////////////////////////////////////////////////////////////////////////////////////// 
0052                2797     _FUN_TEST_Pictest:
                    2798             
                    2799             ;mov    a,#36
                    2800             ;call   _fun_test_display
0052 75A800         2801             MOV             IE,#0
                    2802             ;auxr.7 = 0 T0²»·ÖÆµ
                    2803             ;auxr.7 = 0 T1²»·ÖÆµ
                    2804             ;MOV    08eH,#0c0H      ;AUXR
0055 438E80         2805             ORL     REG_5412AD_AUXR,#10000000b
                    2806             
0058 75B210         2807             MOV     REG_5412AD_P3M0,#00010000B
005B 75B101         2808             MOV     REG_5412AD_P3M1,#00000001B
                    2809                     
                    2810             ;MOV    REG_5412AD_P0M0,#00000100B
                    2811             ;MOV    REG_5412AD_P0M1,#00000000B
                    2812             
005E D282           2813             SETB    PIN_WAVE_RX
                    2814             
                    2815     ;       SETB    p1.0                            ;pin clk
                    2816     ;       SETB    p1.1                            ;?
                    2817             
                    2818             ;---CLR PIN_GSM_IO
                    2819             ;T0 8Î»ÖØ×°
0060 758902         2820             MOV     TMOD,#02H                       ;22h
                    2821             ;¹ØT0
0063 C28C           2822             CLR     TR0
                    2823             
0065 D2B4           2824             SETB    PIN_OUTPUT_CLK
0067 74D0           2825             MOV     A,#208                          ;CONST_DELAY_VALUE
0069 F58A           2826             MOV     TL0,A
006B 74D0           2827             MOV     A,#208
006D F58C           2828             MOV     TH0,A
006F D28C           2829             SETB    TR0
                    2830             
0071 75A800         2831             mov     ie,#0
0074 D2AC           2832             setb    es
0076 D2AF           2833             setb    ea
                    2834             
                    2835             ;REG_WAKE_CLK0.0 = 1£¬¸ßÖÃT0¶ÔÓ¦½ÅP3.4ÎªÊ±ÖÓÊä³ö½Å
                    2836             ;Sysclk / (256-TH0) / 2
0078 758F01         2837             MOV     REG_WAKE_CLK0,#01H;03h
                    2838             
007B 020000   F     2839             JMP     TEST_Pictest_Start
                    2840             
                    2841     ;///////////////////////////////////////////////////////////////////
                    2842     ;1              24.576
                    2843     ;1   clk        25      6
                    2844     ;0.5 clk        12      3
                    2845     ;1.5 clk        37      9
                    2846     ;       
                    2847     ;1 CLK          48      12
                    2848       ;2 CLK                96      24
                    2849     ;1.5CLK         72      18
                    2850     ;///////////////////////////////////////////////////////////////////
007E                2851     TEST_Pictest_Start00:
                    2852             
007E 3082FD         2853             JNB     PIN_WAVE_RX,$                           ;4
                    2854             ;<1.5 CLK µÄÂö³åÖØÐÂÊÕ                          
                    2855             ;<2.5 ClK Âö³åÎª1                               
                    2856             ;>2.5 ClK Âö³åÖØÐÂÊÕ                            
                    2857             ;¿Õ1.5¸öCLK
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    47

                    2858             ;1   CLK 0.9765625 * 40 = 39.0625
                    2859             ;2   CLK 39.0625 *2 = 78.125
                    2860             ;1.5 CLK = 1.5 * 39.0625 = 58.59375 ->59
                    2861             ;78 - 59 = 19                                   
                    2862             ;1.5 CLK/4=59/4 = 14.75                         
                    2863             ;2.5 CLK/4=97.65625/4 = 24.4140625              
                    2864             
                    2865             ; 1.5 CLK
0081 308257         2866             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
0084 308254         2867             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
0087 308251         2868             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
008A 30824E         2869             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
008D 30824B         2870             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
                    2871             
0090 308248         2872             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
0093 308245         2873             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
0096 308242         2874             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
0099 30823F         2875             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4      
009C 30823C         2876             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
                    2877             
009F 308239         2878             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00A2 308236         2879             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00A5 308233         2880             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00A8 308230         2881             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00AB 30822D         2882             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4      60
                    2883     
00AE 30822A         2884             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00B1 308227         2885             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00B4 308224         2886             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne          ;4      60
                    2887     
                    2888             ;1 clk  
                    2889             ;2.5 CLK =4*39.0625=97.65625
                    2890             ;97.65625/4=24.4
                    2891             ;2.5clk-1.5clk=1clk=9
00B7 308224         2892             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne1         ;4
00BA 308224         2893             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne2         ;4
00BD 308224         2894             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne3         ;4
00C0 308224         2895             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne4         ;4
00C3 308224         2896             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne5         ;4
                    2897             
                    2898             ;Ö®Ç°19¸ö       
00C6 308224         2899             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne6         ;4
00C9 308224         2900             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne7         ;4
00CC 308224         2901             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne8         ;4
00CF 308224         2902             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne9         ;4      
00D2 308224         2903             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne10        ;4      
                    2904     
00D5 308224         2905             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne11                ;4      
00D8 308224         2906             JNB     PIN_WAVE_RX,TEST_Pictest_RXOne12        ;4      
                    2907     
                    2908     ;/////////////////////////////////////////////////////////////
00DB                2909     TEST_Pictest_RXOne:
00DB 020000   F     2910             JMP     TEST_Pictest_Start
                    2911     
                    2912     ;/////////////////////////////////////////////////////////////
                    2913     ;1 clk
00DE                2914     TEST_Pictest_RXOne1:
00DE 2082FA         2915             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00E1                2916     TEST_Pictest_RXOne2:
00E1 2082F7         2917             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00E4                2918     TEST_Pictest_RXOne3:
00E4 2082F4         2919             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00E7                2920     TEST_Pictest_RXOne4:
00E7 2082F1         2921             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00EA                2922     TEST_Pictest_RXOne5:
00EA 2082EE         2923             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    48

00ED                2924     TEST_Pictest_RXOne6:
00ED 2082EB         2925             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00F0                2926     TEST_Pictest_RXOne7:
00F0 2082E8         2927             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00F3                2928     TEST_Pictest_RXOne8:
00F3 2082E5         2929             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00F6                2930     TEST_Pictest_RXOne9:
00F6 2082E2         2931             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00F9                2932     TEST_Pictest_RXOne10:
00F9 2082DF         2933             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00FC                2934     TEST_Pictest_RXOne11:
00FC 2082DC         2935             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
00FF                2936     TEST_Pictest_RXOne12:
00FF 2082D9         2937             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
                    2938             
                    2939     ;1 clk  
                    2940             
                    2941             ;14-4=10
0102 2082D6         2942             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
0105 2082D3         2943             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
0108 2082D0         2944             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
010B 2082CD         2945             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
010E 2082CA         2946             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
                    2947             
0111 2082C7         2948             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
0114 2082C4         2949             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
0117 2082C1         2950             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
011A 2082BE         2951             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
011D 2082BB         2952             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
                    2953     
0120 2082B8         2954             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
0123 2082B5         2955             JB      PIN_WAVE_RX,TEST_Pictest_RXOne          ;4
                    2956             
                    2957     ;1¸öCLK
                    2958             
0126 208223         2959             JB      PIN_WAVE_RX,TEST_Pictest_RXOneOK                ;4
0129 208220         2960             JB      PIN_WAVE_RX,TEST_Pictest_RXOneOK                ;4
012C 20821D         2961             JB      PIN_WAVE_RX,TEST_Pictest_RXOneOK                ;4
012F 20821A         2962             JB      PIN_WAVE_RX,TEST_Pictest_RXOneOK                ;4
0132 208217         2963             JB      PIN_WAVE_RX,TEST_Pictest_RXOneOK                ;4
                    2964             
0135 208214         2965             JB      PIN_WAVE_RX,TEST_Pictest_RXOneOK                ;4
0138 208211         2966             JB      PIN_WAVE_RX,TEST_Pictest_RXOneOK                ;4
013B 20820E         2967             JB      PIN_WAVE_RX,TEST_Pictest_RXOneOK                ;4
013E 20820B         2968             JB      PIN_WAVE_RX,TEST_Pictest_RXOneOK                ;4
0141 208208         2969             JB      PIN_WAVE_RX,TEST_Pictest_RXOneOK                ;4
                    2970             
0144 208205         2971             JB      PIN_WAVE_RX,TEST_Pictest_RXOneOK                ;4
0147 208202         2972             JB      PIN_WAVE_RX,TEST_Pictest_RXOneOK                ;4
                    2973             
014A 808F           2974             JMP     TEST_Pictest_RXOne
                    2975             
014C                2976     TEST_Pictest_RXOneOK:
                    2977             
014C 7F0F           2978             MOV     R7,#CONST_DATA_VALUE1;20                ;15
014E DFFE           2979             DJNZ    R7,$            ;62
0150 120000   F     2980             call    _FUN_LIB_DELAY10
0153 120000   F     2981             call    _FUN_LIB_DELAY10
0156 120000   F     2982             call    _FUN_LIB_DELAY10
0159 120000   F     2983             call    _FUN_LIB_DELAY10
                    2984             
                    2985     ;       call    _FUN_LIB_DELAY10
                    2986     ;       call    _FUN_LIB_DELAY10
                    2987             
015C 00             2988     nop
015D 00             2989     nop
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    49

015E 00             2990     nop
015F 00             2991     nop
0160 00             2992     nop
                    2993     
                    2994     ;       call    _FUN_LIB_DELAY10        
                    2995     ;       nop
                    2996     ;       nop
                    2997     ;       nop
                    2998     ;       nop
                    2999     ;       nop             
                    3000     ;       NOP
                    3001     ;       NOP             
                    3002             
0161 C28C           3003             CLR     TR0                     ;4
0163 D2B4           3004             SETB    PIN_OUTPUT_CLK          ;4
0165 74DE           3005             MOV     A,#CONST_DATA_VALUE2;208+CONST_DATA_VALUE2              ;2
0167 F58A           3006             MOV     TL0,A                   ;2
0169 D28C           3007             SETB    TR0                     ;2
016B 8000           3008             JMP     TEST_Pictest_Start
                    3009             
                    3010     ;       MOV     r7,#CONST_DATA_VALUE1           ;15
                    3011     ;       DJNZ    r7,$            ;62
                    3012             
                    3013     ;NOP    
                    3014     ;NOP    
                    3015             
                    3016     ;       CLR     TR0                     ;4
                    3017     ;       SETB    PIN_OUTPUT_CLK          ;4
                    3018     ;       MOV     A,#CONST_DATA_VALUE2;208+CONST_DATA_VALUE2              ;2
                    3019     ;       MOV     TL0,A                   ;2
                    3020     ;       SETB    TR0                     ;2
                    3021     ;       JMP     TEST_Pictest_Start
                    3022             
                    3023             
                    3024     ;////////////////////////////////////////////////////////////////////
                    3025     ;===================================================================
                    3026             
                    3027             ;¿Õ1.5¸öCLK
                    3028             ;CLK 0.9765625 * 24.576 = 24[Êµ²âÎª25¸öÖÜÆÚ]
                    3029             ;1.5 CLK = 1.5* 25 = 37.5->38 = 50-38=12
                    3030             
                    3031             ;¿Õ1.5¸öCLK
                    3032             ;1 CLK 0.9765625 * 40 = 39.0625
                    3033             ;2 CLK 39.0625 *2 = 78.125
                    3034             ;1.5 CLK = 1.5 * 39.0625 = 58.59375 ->59
                    3035             ;78 - 59 = 19
                    3036             ;NOP
                    3037             ;MOV    R7,#14
                    3038             ;DJNZ   R7,$
                    3039             
                    3040     ;===================================================================    
016D                3041     TEST_Pictest_Start:
                    3042             
                    3043             ;---JNB PIN_WAVE_RX,TEST_Pictest_Start00        
016D 208203         3044             JB      PIN_WAVE_RX,TEST_Pictest_Start01
0170 020000   F     3045             JMP     TEST_Pictest_Start00
0173                3046     TEST_Pictest_Start01:
0173 2082FD         3047             JB      PIN_WAVE_RX,$                           ;4
                    3048             
                    3049             ;<1.5 CLK µÄÂö³åÖØÐÂÊÕ
                    3050             ;<2.5 ClK Âö³åÎª1
                    3051             ;>2.5 ClK Âö³åÖØÐÂÊÕ
                    3052             ;¿Õ1.5¸öCLK
                    3053             ;1 CLK 0.9765625 * 40 = 39.0625
                    3054             ;2 CLK 39.0625 *2 = 78.125
                    3055             ;1.5 CLK = 1.5 * 39.0625 = 58.59375 ->59
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    50

                    3056             ;78 - 59 = 19   
                    3057             ;1.5CLK/4=59/4=14.75
                    3058             ;2.5CLK/4=97.65625/4 = 24.4140625
0176 208257         3059             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
0179 208254         3060             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
017C 208251         3061             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
017F 20824E         3062             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
0182 20824B         3063             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
                    3064             
0185 208248         3065             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
0188 208245         3066             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
018B 208242         3067             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
018E 20823F         3068             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
0191 20823C         3069             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
                    3070             
0194 208239         3071             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
0197 208236         3072             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
019A 208233         3073             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
019D 208230         3074             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01A0 20822D         3075             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4      60
                    3076             
01A3 20822A         3077             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01A6 208227         3078             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01A9 208224         3079             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4      60
                    3080             
                    3081             ;2.5 CLK =4*39.0625=97.65625
                    3082             ;97.65625/4=24.4
                    3083             ;2.5clk-1.5clk=1clk=9
01AC 208223         3084             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO1         ;4
01AF 208223         3085             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO2         ;4
01B2 208223         3086             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO3         ;4
01B5 208223         3087             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO4         ;4
01B8 208223         3088             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO5         ;4
                    3089             
                    3090             ;Ö®Ç°19¸ö       
01BB 208223         3091             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO6         ;4
01BE 208223         3092             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO7         ;4
01C1 208223         3093             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO8         ;4
01C4 208223         3094             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO9         ;4      
01C7 208223         3095             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO10        ;4      
                    3096     
01CA 208223         3097             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO11                ;4      
01CD 208223         3098             JB      PIN_WAVE_RX,TEST_Pictest_RXTWO12        ;4      
                    3099     
                    3100     ;/////////////////////////////////////////////////////////////
01D0                3101     TEST_Pictest_RXTWO:
01D0 809B           3102             JMP     TEST_Pictest_Start
                    3103     
                    3104     ;/////////////////////////////////////////////////////////////
01D2                3105     TEST_Pictest_RXTWO1:
01D2 3082FB         3106             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01D5                3107     TEST_Pictest_RXTWO2:
01D5 3082F8         3108             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01D8                3109     TEST_Pictest_RXTWO3:
01D8 3082F5         3110             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01DB                3111     TEST_Pictest_RXTWO4:
01DB 3082F2         3112             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01DE                3113     TEST_Pictest_RXTWO5:
01DE 3082EF         3114             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01E1                3115     TEST_Pictest_RXTWO6:
01E1 3082EC         3116             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01E4                3117     TEST_Pictest_RXTWO7:
01E4 3082E9         3118             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01E7                3119     TEST_Pictest_RXTWO8:
01E7 3082E6         3120             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01EA                3121     TEST_Pictest_RXTWO9:
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    51

01EA 3082E3         3122             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01ED                3123     TEST_Pictest_RXTWO10:
01ED 3082E0         3124             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01F0                3125     TEST_Pictest_RXTWO11:
01F0 3082DD         3126             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01F3                3127     TEST_Pictest_RXTWO12:
01F3 3082DA         3128             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
                    3129             
                    3130             ;14-4=10
01F6 3082D7         3131             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01F9 3082D4         3132             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01FC 3082D1         3133             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
01FF 3082CE         3134             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
0202 3082CB         3135             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
                    3136             
0205 3082C8         3137             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
0208 3082C5         3138             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
020B 3082C2         3139             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
020E 3082BF         3140             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
0211 3082BC         3141             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
0214 3082B9         3142             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
0217 3082B6         3143             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWO          ;4
                    3144             
                    3145             ;°ë¸öCLK
                    3146     ;       JB      PIN_WAVE_RX,TEST_Pictest_RXTWO
                    3147     ;       JB      PIN_WAVE_RX,TEST_Pictest_RXTWO
                    3148     ;       JB      PIN_WAVE_RX,TEST_Pictest_RXTWO
021A 308223         3149             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
021D 308220         3150             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
                    3151     
0220 30821D         3152             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
0223 30821A         3153             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
0226 308217         3154             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
0229 308214         3155             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
                    3156     
022C 308211         3157             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
022F 30820E         3158             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
0232 30820B         3159             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
0235 308208         3160             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
0238 308205         3161             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
023B 308202         3162             JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
                    3163     
                    3164     ;       JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
                    3165     ;       JNB     PIN_WAVE_RX,TEST_Pictest_RXTWOOK                ;4
                    3166             
023E 8090           3167             JMP     TEST_Pictest_RXTWO
                    3168             
0240                3169     TEST_Pictest_RXTWOOK:           
                    3170             
0240 7F0F           3171             MOV     r7,#CONST_DATA_VALUE1           ;15
0242 DFFE           3172             DJNZ    r7,$            ;62
0244 120000   F     3173             call    _FUN_LIB_DELAY10
0247 120000   F     3174             call    _FUN_LIB_DELAY10
                    3175     
024A 120000   F     3176             call    _FUN_LIB_DELAY10
024D 120000   F     3177             call    _FUN_LIB_DELAY10
                    3178             
                    3179     ;       call    _FUN_LIB_DELAY10
                    3180     ;       call    _FUN_LIB_DELAY10        
0250 00             3181             nop
0251 00             3182             nop
0252 00             3183             nop
0253 00             3184             nop
0254 00             3185             nop     
                    3186     ;NOP    
                    3187     ;NOP    
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    52

0255 C28C           3188             CLR     TR0                             ;4
0257 D2B4           3189             SETB    PIN_OUTPUT_CLK                  ;4
0259 74DE           3190             MOV     A,#CONST_DATA_VALUE2            ;208+CONST_DATA_VALUE2          ;2
025B F58A           3191             MOV     TL0,A                           ;2
025D D28C           3192             SETB    TR0                             ;2
025F 020000   F     3193             JMP     TEST_Pictest_Start              ;4      
                    3194     ;/////////////////////////////////////////////////////////////////////  
                    3195             
                    3196     ;       MOV     REG_WDT_CONTR,#00111111B        ;3
                    3197     ;       CPL     PIN_GSM_IO
                    3198     ;       JMP     TEST_CLK_Start03        
                    3199     ;       JMP     TEST_CLK_Start02                ;4      
                    3200             
                    3201     ;/////////////////////////////////////////////////////////////////////
                    3202     ;TEST_CLK_Start03:
                    3203             
                    3204     ;       MOV     REG_WDT_CONTR,#00111111B        ;3
                    3205     ;       CPL     PIN_GSM_IO
                    3206     ;       JMP     TEST_CLK_Start03
                    3207             
                    3208     ;////////////////////////////////////////////////////////////////////
                    3209     ;_FUN_TEST_Activeinfo:
                    3210             
                    3211     ;       CLR     IE1
                    3212     ;       SETB    EX0                     ;Ê¹ÄÜÍâ²¿ÖÐ¶Ï0
                    3213     ;       SETB    IT0                     ;Íâ²¿ÖÐ¶Ï0£¬ÏÂ½µÑØ´¥·¢ÖÐ¶Ï      
                    3214     ;       SETB    EA
                    3215             
                    3216     ;TEST_Activeinfo_Loop:
                    3217             
                    3218     ;---    MOV     REG_WDT_CONTR,#00111111B
                    3219     ;---    JMP     TEST_Activeinfo_Loop
                    3220             
                    3221     ;       CLR     EA      
                    3222     ;       SETB    PIN_WAVE_CHANNEL1       
                    3223     ;       MOV     R7,#15
                    3224     ;       CALL    _FUN_LIB_DELAY
                    3225     ;       CLR     PIN_WAVE_CHANNEL1
                    3226             
                    3227     ;TEST_Activeinfo_Loop1:
                    3228             
                    3229     ;       MOV     REG_WDT_CONTR,#00111111B
                    3230     ;       CPL     PIN_WAVE_CHANNEL1
                    3231     ;       JMP     TEST_Activeinfo_Loop1
                    3232             
0262 22             3233             RET
                    3234     ;////////////////////////////////////////////////////////////////////
0263                3235     _FUN_TEST_SerialTX03:
0263                3236     TEST_SerialTX03_LOOP:   
                    3237     
                    3238     
0263 D2A3           3239     setb    PIN_PWR_GSM
                    3240     ;       CALL    _FUN_HDLC_5830Init
                    3241     ;       MOV     R7,#10
                    3242     ;       CALL    _FUN_LIB_DELAY
                    3243     ;       MOV     R7,#1
                    3244     ;       CALL    _Power_Up
                    3245     ;       MOV     R7,#1
                    3246     ;       CALL    Tx_Carrier_En
                    3247     ;       SETB    PIN_WAVE_CHANNEL1
                    3248     ;SDFDSFDSFDS:   
                    3249     ;       JMP     SDFDSFDSFDS
0265 D200     F     3250             SETB    BIT_BUFADDR
0267 D200     F     3251             SETB    BIT_SERIALOVERTIMERX
0269 C200     F     3252             CLR     BIT_VERIFY
026B 7F00     F     3253             MOV     R7,#XDATA_TXBUF
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    53

026D 120000   F     3254             CALL    _FUN_ContactIssue_RX02
0270 EF             3255             MOV     A,R7
                    3256             ;---JNZ TEST_SerialTX03_RxNull
0271 6003           3257             JZ      TEST_SerialTX03_LOOP011
0273 020000   F     3258             JMP     TEST_SerialTX03_RxNull
0276                3259     TEST_SerialTX03_LOOP011:
0276 850507         3260             MOV     AR7,AR5 
0279 850500         3261             MOV     AR0,AR5
                    3262             
027C 0500           3263             INC     AR0
027E 0500           3264             INC     AR0
0280 0500           3265             INC     AR0
0282 0500           3266             INC     AR0
                    3267             
                    3268             ;MOVX   A,@R0
0284 758301         3269             mov     dph,#1
0287 8882           3270             mov     dpL,r0
0289 E0             3271             movx    a,@dptr
028A FA             3272             MOV     R2,A
                    3273             
028B 08             3274             INC     R0
                    3275             ;MOVX   A,@R0
028C 758301         3276             mov     dph,#1
028F 8882           3277             mov     dpL,r0
0291 E0             3278             movx    a,@dptr
                    3279             
0292 C002           3280             PUSH    AR2
0294 C0E0           3281             PUSH    ACC
0296 120000   F     3282             CALL    _FUN_ContactIssue_TX
0299 D0E0           3283             POP     ACC
029B D002           3284             POP     AR2
029D CA             3285             XCH     A,R2
                    3286             
                    3287     ;       CALL    _FUN_HDLC_5830Init
                    3288     ;       MOV     R7,#10
                    3289     ;       CALL    _FUN_LIB_DELAY
                    3290     ;       MOV     R7,#1
                    3291     ;       CALL    _Power_Up
                    3292     ;       MOV     R7,#1
                    3293     ;       CALL    Tx_Carrier_En
                    3294     ;       SETB    PIN_WAVE_CHANNEL1
                    3295     ;SDFDSFDSFDS:
                    3296     ;       JMP     SDFDSFDSFDS
                    3297             
029E                3298     TEST_SerialTX03_issue:
                    3299             
029E C002           3300             PUSH    AR2
02A0 C0E0           3301             PUSH    ACC
                    3302             
                    3303             ;CALL   _Fun_OBUmain_SysUNSleep 
                    3304             ;CALL   _FUN_HDLC_5830Init
                    3305             ;jmp    TEST_SerialTX03_LH
                    3306     
02A2 EA             3307             mov     a,r2
02A3 6403           3308             xrl     a,#3                                    ;rx
02A5 6005           3309             jz      TEST_SerialTX03_H
                    3310     
02A7                3311     TEST_SerialTX03_L:
02A7 120000   F     3312             call    _Write_18_L     
02AA 8003           3313             jmp     TEST_SerialTX03_LH
02AC                3314     TEST_SerialTX03_H:
02AC 120000   F     3315             call    _Write_18_H
02AF                3316     TEST_SerialTX03_LH:
                    3317             
02AF 7F01           3318             MOV     R7,#1
02B1 120000   F     3319             CALL    _Power_Up       
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    54

02B4 7F01           3320             MOV     R7,#1
02B6 120000   F     3321             CALL    Tx_Carrier_En
                    3322             
02B9 D0E0           3323             POP     ACC
02BB A2E0           3324             MOV     C,ACC.0
02BD 9200     F     3325             MOV     BIT_CHANNELFLAG,C
02BF 120000   F     3326             CALL    _FUN_HDLC_CHANGECHANNEL 
02C2 120000   F     3327             CALL    _FUN_ContactIssue_INIT02
                    3328             
02C5 C298           3329             CLR     RI
02C7 C299           3330             CLR     TI
02C9 C289           3331             CLR     IE0
02CB C28B           3332             CLR     IE1
02CD C28D           3333             CLR     TF0
02CF C28F           3334             CLR     TF1
02D1 C28C           3335             CLR     TR0
02D3 C28E           3336             CLR     TR1
                    3337             
02D5 75A800         3338             MOV     IE,#0
02D8 D29C           3339             SETB    REN
02DA D2AC           3340             SETB    ES                      ;´®¿ÚÖÐ¶Ï
02DC C28C           3341             CLR     tr0                     ;
                    3342             ;CLR    IE0                     ;
                    3343             ;SETB   EX1                     ;Ê¹ÄÜÍâ²¿ÖÐ¶Ï0
                    3344             ;SETB   IT1                     ;Íâ²¿ÖÐ¶Ï0£¬ÏÂ½µÑØ´¥·¢ÖÐ¶Ï      
                    3345             
02DE D2AF           3346             SETB    EA
                    3347             
02E0 D002           3348             POP     AR2
02E2 EA             3349             MOV     A,R2
                    3350             
                    3351             
                    3352     ;sdfsdfdsfds:   
                    3353             ;cpl    pin_red
                    3354             ;mov    r7,#200
                    3355             ;call   _fun_lib_delay
                    3356             ;CLR    PIN_WAVE_CHANNEL1       
                    3357      
                    3358             ;jmp    sdfsdfdsfds
                    3359             ;clr    PIN_5830_CE
                    3360     ;       CALL    _FUN_TEST_DISPLAY
                    3361             ;SETB   PIN_5830_CE
                    3362             
02E3                3363     TEST_PN9ZBZeroIntr_PN9:
02E3 B40002         3364             CJNE    A,#0,TEST_PN9ZBZeroIntr_ZB
02E6 8072           3365             JMP             _TX_PN9_01
                    3366             
02E8                3367     TEST_PN9ZBZeroIntr_ZB:
02E8 B40102         3368             CJNE    A,#1,TEST_PN9ZBZeroIntr_ALLZERO
02EB 8069           3369             JMP     TEST_PN9ZBZERO_zb
02ED                3370     TEST_PN9ZBZeroIntr_ALLZERO:
02ED B40202         3371             CJNE    A,#2,TEST_PN9ZBZeroIntr_RX
02F0 804F           3372             JMP     TEST_PN9ZBZERO_ALLZERO
02F2                3373     TEST_PN9ZBZeroIntr_RX:
                    3374             
02F2 B40311         3375             CJNE    A,#3,TEST_PN9ZBZeroIntr_Active
                    3376             
02F5 D282           3377             SETB    PIN_WAVE_CHANNEL1       
                    3378             ;MOV    REG_5412AD_P2M0,#00000000B
                    3379             ;MOV    REG_5412AD_P2M1,#00000001B
                    3380             ;CLR    PIN_5830_CE
                    3381             ;MOV    R7,#1
                    3382             ;CALL   _Power_Up       
                    3383     ;call   _Write_18_H     
02F7 7F00           3384             MOV     R7,#0
                    3385     ;---    CALL    Tx_Carrier_En
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    55

                    3386                     
02F9 7F01           3387             MOV     R7,#1
02FB 120000   F     3388             CALL    Rx_En   
                    3389             ;MOV    R7,#1
                    3390             ;CALL   Tx_Carrier_En
                    3391             ;MOV    R7,#0
                    3392             ;CALL   Rx_Carrier_En   
                    3393             ;---------------------------------      
                    3394             ;       REG15.15 = 0 OUTPUT data        ½ÓÊÕ 
                    3395             ;       REG15.15 = 1 INPUT data         ·¢Éä
                    3396             ;---------------------------------
02FE 7F00           3397             MOV     R7,#CONST_HOLD_5823RX                   ;1
0300 120000   F     3398             CALL    _FUN_HOLD_DIOPOINT
                    3399             
0303 020000   F     3400             JMP     _FUN_TEST_Pictest
0306                3401     TEST_PN9ZBZeroIntr_Active:      
0306 B40402         3402             CJNE    A,#4,TEST_SerialTX03_OVER
0309 8015           3403             JMP     _FUN_TEST_ACTIVE
030B                3404     TEST_SerialTX03_OVER:
                    3405             ;JMP    TEST_SerialTX03_OVER
030B C2C5           3406             CLR     pin_red 
030D 020000   F     3407             JMP     AP_start
                    3408             ;RET
0310                3409     TEST_SerialTX03_RxNull:
                    3410             
0310 120000   F     3411             CALL    _FUN_ContactIssue_INIT02
0313 D2AF           3412             SETB    EA
0315 D2AC           3413             SETB    ES                      ;ÔÊÐíÍâ²¿ÖÐ¶Ï0
0317 C289           3414             CLR     IE0                     ;
0319 D2AA           3415             SETB    EX1                     ;Ê¹ÄÜÍâ²¿ÖÐ¶Ï0
031B D28A           3416             SETB    IT1                     ;Íâ²¿ÖÐ¶Ï0£¬ÏÂ½µÑØ´¥·¢ÖÐ¶Ï      
                    3417             
031D 020000   F     3418             JMP     OBUMAIN_MASTER_MAINSleep        
                    3419     ;////////////////////////////////////////////////////////////////////
0320                3420     _FUN_TEST_ACTIVE:
                    3421             
                    3422             ;CALL   _FUN_HDLC_5830Init
                    3423     ;---    CLR     PIN_5830_CE
                    3424             ;MOV    R7,#1
                    3425             ;CALL   Tx_Carrier_En
0320 120000   F     3426             CALL    _Enter_Sleep_Mode               
0323 C298           3427             CLR     RI
0325 C299           3428             CLR     TI
0327 C289           3429             CLR     IE0
0329 C28B           3430             CLR     IE1
032B C28D           3431             CLR     TF0
032D C28F           3432             CLR     TF1
032F C28C           3433             CLR     TR0
0331 C28E           3434             CLR     TR1             
                    3435     
0333 C282           3436             CLR     PIN_WAVE_CHANNEL1
0335 D2A8           3437             SETB    EX0                     ; Ê¹ÄÜÍâ²¿ÖÐ¶Ï0
0337 D288           3438             SETB    IT0                     ; Íâ²¿ÖÐ¶Ï0£¬ÏÂ½µÑØ´¥·¢ÖÐ¶Ï
                    3439             
0339 D2AC           3440             SETB    ES
033B D2AF           3441             SETB    EA
                    3442             
                    3443             
033D D282           3444             SETB    PIN_WAVE_CHANNEL1
033F                3445     TEST_ACTIVE_OVER:
033F 80FE           3446             JMP     TEST_ACTIVE_OVER
                    3447     ;////////////////////////////////////////////////////////////////////
0341                3448     TEST_PN9ZBZERO_ALLZERO:
                    3449     ;       MOV     A,#35
                    3450     ;       CALL    _FUN_TEST_DISPLAY
0341                3451     PN9ZBZERO_ALLZERO_LOOP:
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    56

0341 00             3452             NOP
0342 00             3453             NOP
0343 00             3454             NOP
0344 00             3455             NOP
                    3456     
0345 00             3457             NOP
0346 00             3458             NOP
0347 00             3459             NOP
0348 00             3460             NOP
                    3461     
0349 00             3462             NOP
034A 00             3463             NOP
034B 00             3464             NOP
034C 00             3465             NOP
                    3466     
034D 00             3467             NOP
034E 00             3468             NOP
034F 00             3469             NOP
0350 00             3470             NOP
                    3471             ;---MOV REG_WDT_CONTR,#00111111B
                    3472     
0351 00             3473             NOP
                    3474                             
0352 B282           3475             CPL     PIN_WAVE_CHANNEL1
                    3476             ;SETB   PIN_WAVE_CHANNEL1
0354 80EB           3477             JMP     PN9ZBZERO_ALLZERO_LOOP  
                    3478     ;////////////////////////////////////////////////////////////////////
0356                3479     TEST_PN9ZBZERO_zb:
                    3480             ;MOV    A,#33
                    3481             ;CALL   _FUN_LIB_DELAY
0356 D282           3482             SETB    PIN_WAVE_CHANNEL1       
0358                3483     PN9ZBZERO_zb_Loop:
                    3484             ;MOV    REG_WDT_CONTR,#00111111B
0358 80FE           3485             JMP     PN9ZBZERO_zb_Loop
                    3486             
                    3487     ;////////////////////////////////////////////////////////////////////
035A                3488     _TX_PN9_01:
                    3489      
                    3490                     
035A 7800     F     3491             mov     r0,#DATA_RXBUF
035C 900000   F     3492             mov     dptr,#pn9cord
035F 7B40           3493             mov     r3,#64
0361 7900           3494             mov     r1,#0
                    3495             
0363                3496     pn9cpycm:
                    3497             
0363 E9             3498             mov     A,r1
0364 93             3499             movc    A,@a+dptr
                    3500             ;xrl    A,@r0
                    3501             
0365 F6             3502             mov     @R0,A
0366 08             3503             inc     R0
0367 09             3504             inc     R1
0368 DBF9           3505             djnz    R3,pn9cpycm
                    3506             
                    3507     ;//////////////////////////////////////////////////////////////////////////////
036A                3508     _tx_pn9:
                    3509     
                    3510     
                    3511             
                    3512             ;setb   p2.5
036A                3513     _tx_pn9_data4:
                    3514             ;---MOV REG_WDT_CONTR,#00111111B
036A 7800     F     3515             mov     r0,#DATA_RXBUF          ;2      41
036C 7D40           3516             mov     r5,#64          ;2      43
036E 7F07           3517             mov     r7,#7           ;2      45
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    57

0370 8012           3518             sjmp    _tx_pn9_data1   ;3      48
                    3519             
                    3520             ;-------------------
0372                3521     _tx_pn9_zt4:
0372 00             3522             nop                     ;1      37
0373 00             3523             nop                     ;1      38
0374                3524     _tx_pn9_zt4_b:
0374 E6             3525             mov     A,@r0           ;2      40
0375 08             3526             inc     r0              ;3      43
0376 7F08           3527             mov     r7,#8           ;2      45
0378 800A           3528             sjmp    _tx_pn9_data1 ;3        48
                    3529             
037A                3530     _tx_pn9_data:
037A 00             3531             nop             ;1      9
037B 00             3532             nop             ;1      10
037C                3533     _tx_pn9_data_b:         
037C 7E02           3534             mov     r6,#2;3 ;2      12
037E DEFE           3535             djnz    r6,$    ;4 3x4  24
0380 00             3536             nop
0381 00             3537             nop
0382 00             3538             nop
0383 00             3539             nop
                    3540             
0384                3541     _tx_pn9_data1:
0384 B282           3542             cpl     PIN_WAVE_CHANNEL1               ;4
0386 13             3543             rrc     a               ;1      5
0387 400E           3544             jc      _tx_pn9_data2 ;3        8
                    3545             
0389 7E03           3546             mov     r6,#3   ;2      10
038B DEFE           3547             djnz    r6,$    ;4 3x4  22
                    3548             
038D 7C00           3549             mov     r4,#0   ;2      24
038F B282           3550             cpl     PIN_WAVE_CHANNEL1               ;4
0391 DFE7           3551             djnz    r7,_tx_pn9_data ;4      10
0393 DDDD           3552             djnz    r5,_tx_pn9_zt4  ;4
0395 80D3           3553             sjmp    _tx_pn9_data4   ;3
                    3554             
0397                3555     _tx_pn9_data2:
0397 0C             3556             inc     r4              ;3      11
0398 BC0517         3557             cjne    r4,#5,_tx_pn9_data3     ;4      15
039B 7C00           3558             mov     r4,#0   ;2      17
039D 7E07           3559             mov     r6,#7   ;2      19
039F DEFE           3560             djnz    r6,$    ;4 7x4  47
03A1 00             3561             nop             ;1      48
03A2 B282           3562             cpl     PIN_WAVE_CHANNEL1               ;4
03A4 7E04           3563             mov     r6,#4   ;2      6
03A6 DEFE           3564             djnz    r6,$    ;4 4x4  22
03A8 00             3565             nop             ;1      23
03A9 00             3566             nop             ;1      24
03AA B282           3567             cpl     PIN_WAVE_CHANNEL1               ;4
03AC DFCC           3568             djnz    r7,_tx_pn9_data ;4      8(32)
03AE DDC2           3569             djnz    r5,_tx_pn9_zt4  ;4      12(36)
03B0 80B8           3570             sjmp    _tx_pn9_data4   ;3      15(39)
03B2                3571     _tx_pn9_data3:
03B2 7E02           3572             mov     r6,#2   ;2      17
03B4 DEFE           3573             djnz    r6,$    ;4 2x4  25
03B6 00             3574             nop             ;1      26
03B7 00             3575             nop             ;1      27
03B8 00             3576             nop             ;1      28
03B9 DFBF           3577             djnz    r7,_tx_pn9_data ;4      32
03BB DDB5           3578             djnz    r5,_tx_pn9_zt4  ;4      36
03BD 80AB           3579             sjmp    _tx_pn9_data4   ;3      39
                    3580             
                    3581     ;/////////////////////////////////////////////////////////////
                    3582     
                    3583     ;//////////////////////////////////////////////////////////////////////////////////////
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    58

                    3584             
                    3585     
                    3586     
                    3587     
                    3588             END
                             ;////////////////////////////////////////////////////////////////////////////////////// 
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    59

SYMBOL TABLE LISTING
------ ----- -------


N A M E                               T Y P E  V A L U E   ATTRIBUTES

?CO?TEST?FLASHSTR. . . . . . . . . .  C SEG    0048H       REL=UNIT
?PR?TEST?MATER . . . . . . . . . . .  C SEG    0006H       REL=UNIT
?PR?TEST?MATER2. . . . . . . . . . .  C SEG    03BFH       REL=UNIT
ACC. . . . . . . . . . . . . . . . .  D ADDR   00E0H   A   
AP_START . . . . . . . . . . . . . .  C ADDR   -----       EXT
AR0. . . . . . . . . . . . . . . . .  D ADDR   0000H   A   
AR2. . . . . . . . . . . . . . . . .  D ADDR   0002H   A   
AR5. . . . . . . . . . . . . . . . .  D ADDR   0005H   A   
AR7. . . . . . . . . . . . . . . . .  D ADDR   0007H   A   
ASDFSFSDF. . . . . . . . . . . . . .  C ADDR   003EH   R   SEG=?PR?TEST?MATER2
BIT_5823RX_FLAG. . . . . . . . . . .  B ADDR   -----       EXT
BIT_9600 . . . . . . . . . . . . . .  B ADDR   -----       EXT
BIT_BST. . . . . . . . . . . . . . .  B ADDR   -----       EXT
BIT_BUFADDR. . . . . . . . . . . . .  B ADDR   -----       EXT
BIT_CHANNELFLAG. . . . . . . . . . .  B ADDR   -----       EXT
BIT_ERR_FLAG . . . . . . . . . . . .  B ADDR   -----       EXT
BIT_ESAMICC. . . . . . . . . . . . .  B ADDR   -----       EXT
BIT_FIRSTTX. . . . . . . . . . . . .  B ADDR   -----       EXT
BIT_GETRESULT. . . . . . . . . . . .  B ADDR   -----       EXT
BIT_HARDFLAG . . . . . . . . . . . .  B ADDR   -----       EXT
BIT_INSERTCARD . . . . . . . . . . .  B ADDR   -----       EXT
BIT_ISCONTACT. . . . . . . . . . . .  B ADDR   -----       EXT
BIT_ISFRX. . . . . . . . . . . . . .  B ADDR   -----       EXT
BIT_PROF . . . . . . . . . . . . . .  B ADDR   -----       EXT
BIT_PROMF. . . . . . . . . . . . . .  B ADDR   -----       EXT
BIT_SERFIRBYTE . . . . . . . . . . .  B ADDR   -----       EXT
BIT_SERIALOVERTIMERX . . . . . . . .  B ADDR   -----       EXT
BIT_T0T1 . . . . . . . . . . . . . .  B ADDR   -----       EXT
BIT_VERIFY . . . . . . . . . . . . .  B ADDR   -----       EXT
BRT. . . . . . . . . . . . . . . . .  N NUMB   009CH   A   
BUSY . . . . . . . . . . . . . . . .  B ADDR   0020H.0 A   
CCAP0H . . . . . . . . . . . . . . .  N NUMB   00FAH   A   
CCAP0L . . . . . . . . . . . . . . .  N NUMB   00EAH   A   
CCAP1H . . . . . . . . . . . . . . .  N NUMB   00FBH   A   
CCAP1L . . . . . . . . . . . . . . .  N NUMB   00EBH   A   
CCAP2H . . . . . . . . . . . . . . .  N NUMB   00FCH   A   
CCAP2L . . . . . . . . . . . . . . .  N NUMB   00ECH   A   
CCAP3H . . . . . . . . . . . . . . .  N NUMB   00FDH   A   
CCAP3L . . . . . . . . . . . . . . .  N NUMB   00EDH   A   
CCAP4H . . . . . . . . . . . . . . .  N NUMB   00FEH   A   
CCAP4L . . . . . . . . . . . . . . .  N NUMB   00EEH   A   
CCAP5H . . . . . . . . . . . . . . .  N NUMB   00FFH   A   
CCAP5L . . . . . . . . . . . . . . .  N NUMB   00EFH   A   
CCAPM0 . . . . . . . . . . . . . . .  N NUMB   00DAH   A   
CCAPM1 . . . . . . . . . . . . . . .  N NUMB   00DBH   A   
CCAPM2 . . . . . . . . . . . . . . .  N NUMB   00DCH   A   
CCAPM3 . . . . . . . . . . . . . . .  N NUMB   00DDH   A   
CCAPM4 . . . . . . . . . . . . . . .  N NUMB   00DEH   A   
CCAPM5 . . . . . . . . . . . . . . .  N NUMB   00DFH   A   
CCF0 . . . . . . . . . . . . . . . .  B ADDR   00D8H.0 A   
CCF1 . . . . . . . . . . . . . . . .  B ADDR   00D8H.1 A   
CCF2 . . . . . . . . . . . . . . . .  B ADDR   00D8H.2 A   
CCF3 . . . . . . . . . . . . . . . .  B ADDR   00D8H.3 A   
CCF4 . . . . . . . . . . . . . . . .  B ADDR   00D8H.4 A   
CCF5 . . . . . . . . . . . . . . . .  B ADDR   00D8H.5 A   
CCON . . . . . . . . . . . . . . . .  N NUMB   00D8H   A   
CF . . . . . . . . . . . . . . . . .  B ADDR   00D8H.7 A   
CH . . . . . . . . . . . . . . . . .  N NUMB   00F9H   A   
CL . . . . . . . . . . . . . . . . .  N NUMB   00E9H   A   
CMOD . . . . . . . . . . . . . . . .  N NUMB   00D9H   A   
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    60

CONST_ACTIONTYPE_GETRAND . . . . . .  N NUMB   0002H   A   
CONST_ACTIONTYPE_GETSECURE . . . . .  N NUMB   0000H   A   
CONST_ACTIONTYPE_SETMMI. . . . . . .  N NUMB   0004H   A   
CONST_ACTIONTYPE_SETSECURE . . . . .  N NUMB   0001H   A   
CONST_ACTIONTYPE_TRANSFERCHANNEL . .  N NUMB   0003H   A   
CONST_ACT_H. . . . . . . . . . . . .  N NUMB   0003H   A   
CONST_ACT_H_H. . . . . . . . . . . .  N NUMB   0001H   A   
CONST_ACT_H_L. . . . . . . . . . . .  N NUMB   0000H   A   
CONST_ACT_L. . . . . . . . . . . . .  N NUMB   0001H   A   
CONST_ACT_L_H. . . . . . . . . . . .  N NUMB   0006H   A   
CONST_ACT_L_L. . . . . . . . . . . .  N NUMB   000AH   A   
CONST_ACT_M. . . . . . . . . . . . .  N NUMB   0002H   A   
CONST_ACT_M_H. . . . . . . . . . . .  N NUMB   0000H   A   
CONST_ACT_M_L. . . . . . . . . . . .  N NUMB   0006H   A   
CONST_ACT_V. . . . . . . . . . . . .  N NUMB   0002H   A   
CONST_BAUD_115200. . . . . . . . . .  N NUMB   0002H   A   
CONST_BAUD_115200PC. . . . . . . . .  N NUMB   0003H   A   
CONST_BAUD_230000. . . . . . . . . .  N NUMB   0004H   A   
CONST_BAUD_38400 . . . . . . . . . .  N NUMB   0001H   A   
CONST_BAUD_38400PC . . . . . . . . .  N NUMB   0005H   A   
CONST_BAUD_9600. . . . . . . . . . .  N NUMB   0000H   A   
CONST_BAUD_9600PC. . . . . . . . . .  N NUMB   0006H   A   
CONST_BAUD_BITFULL12 . . . . . . . .  N NUMB   000CH   A   
CONST_BAUD_BITFULL20 . . . . . . . .  N NUMB   000EH   A   
CONST_BAUD_BITFULL28 . . . . . . . .  N NUMB   0010H   A   
CONST_BAUD_BITFULL8. . . . . . . . .  N NUMB   000BH   A   
CONST_BAUD_BITHALF12 . . . . . . . .  N NUMB   000CH   A   
CONST_BAUD_CURRENTBITFULL. . . . . .  N NUMB   00B3H   A   
CONST_BAUD_CURRENTBITHALF. . . . . .  N NUMB   0058H   A   
CONST_BAUD_FULL115200. . . . . . . .  N NUMB   001DH   A   
CONST_BAUD_FULL230000. . . . . . . .  N NUMB   000FH   A   
CONST_BAUD_FULL38400 . . . . . . . .  N NUMB   005DH   A   
CONST_BAUD_FULL9600. . . . . . . . .  N NUMB   00B3H   A   
CONST_BAUD_HALF115200. . . . . . . .  N NUMB   000DH   A   
CONST_BAUD_HALF230000. . . . . . . .  N NUMB   0008H   A   
CONST_BAUD_HALF38400 . . . . . . . .  N NUMB   002DH   A   
CONST_BAUD_HALF9600. . . . . . . . .  N NUMB   0058H   A   
CONST_BAUD_HAND115200. . . . . . . .  N NUMB   00F8H   A   
CONST_BAUD_HAND115200PC. . . . . . .  N NUMB   00F3H   A   
CONST_BAUD_HAND230000. . . . . . . .  N NUMB   00FCH   A   
CONST_BAUD_HAND38400 . . . . . . . .  N NUMB   00E9H   A   
CONST_BAUD_HAND38400PC . . . . . . .  N NUMB   00D8H   A   
CONST_BAUD_HAND9600. . . . . . . . .  N NUMB   00A3H   A   
CONST_BAUD_HAND9600PC. . . . . . . .  N NUMB   0060H   A   
CONST_BLACK_H. . . . . . . . . . . .  N NUMB   00FFH   A   
CONST_BLACK_L. . . . . . . . . . . .  N NUMB   00FFH   A   
CONST_BSTLIMIT . . . . . . . . . . .  N NUMB   0008H   A   
CONST_BSTLIMIT02 . . . . . . . . . .  N NUMB   0064H   A   
CONST_CARD_CONSUME . . . . . . . . .  N NUMB   0016H   A   
CONST_CARD_PASS. . . . . . . . . . .  N NUMB   0017H   A   
CONST_CELLFILE_H . . . . . . . . . .  N NUMB   0000H   A   
CONST_CELLFILE_L . . . . . . . . . .  N NUMB   0009H   A   
CONST_DATA_VALUE1. . . . . . . . . .  N NUMB   000FH   A   
CONST_DATA_VALUE2. . . . . . . . . .  N NUMB   00DEH   A   
CONST_DSRC_ACTION. . . . . . . . . .  N NUMB   0007H   A   
CONST_DSRC_ACTIONTYPE. . . . . . . .  N NUMB   0009H   A   
CONST_DSRC_CHANNELIDICC. . . . . . .  N NUMB   0001H   A   
CONST_DSRC_CHANNELIDSAM. . . . . . .  N NUMB   0002H   A   
CONST_DSRC_CONTAIN . . . . . . . . .  N NUMB   000AH   A   
CONST_DSRC_DID . . . . . . . . . . .  N NUMB   0008H   A   
CONST_DSRC_FILDIDAPPKEY. . . . . . .  N NUMB   0000H   A   
CONST_DSRC_FILDIDCONSUME . . . . . .  N NUMB   0002H   A   
CONST_DSRC_FILDIDHOLD. . . . . . . .  N NUMB   0003H   A   
CONST_DSRC_FILDIDVEHICLE . . . . . .  N NUMB   0001H   A   
CONST_DSRC_FILL. . . . . . . . . . .  N NUMB   000BH   A   
CONST_DSRC_HEAD. . . . . . . . . . .  N NUMB   0006H   A   
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    61

CONST_DSRC_LLCCTRL . . . . . . . . .  N NUMB   0005H   A   
CONST_DSRC_MACCTRL . . . . . . . . .  N NUMB   0004H   A   
CONST_ESAMCELLFILE_H . . . . . . . .  N NUMB   00EFH   A   
CONST_ESAMCELLFILE_L . . . . . . . .  N NUMB   0007H   A   
CONST_ETC_INPUT. . . . . . . . . . .  N NUMB   0003H   A   
CONST_FALSH_POWERH . . . . . . . . .  N NUMB   0072H   A   
CONST_FALSH_POWERL . . . . . . . . .  N NUMB   00F7H   A   
CONST_FALSH_PREFLAG02H . . . . . . .  N NUMB   0072H   A   
CONST_FALSH_PREFLAG02L . . . . . . .  N NUMB   00F5H   A   
CONST_FALSH_PREFLAG03H . . . . . . .  N NUMB   0072H   A   
CONST_FALSH_PREFLAG03L . . . . . . .  N NUMB   00F6H   A   
CONST_FALSH_PREFLAGH . . . . . . . .  N NUMB   0072H   A   
CONST_FALSH_PREFLAGL . . . . . . . .  N NUMB   00F4H   A   
CONST_FALSH_PREFLAGLEN . . . . . . .  N NUMB   0001H   A   
CONST_FLAG_INPUT . . . . . . . . . .  N NUMB   0000H   A   
CONST_FLAG_OUTPUT. . . . . . . . . .  N NUMB   0001H   A   
CONST_FLASH_0002H. . . . . . . . . .  N NUMB   0072H   A   
CONST_FLASH_0002L. . . . . . . . . .  N NUMB   0058H   A   
CONST_FLASH_0002LEN. . . . . . . . .  N NUMB   0004H   A   
CONST_FLASH_0012H. . . . . . . . . .  N NUMB   0072H   A   
CONST_FLASH_0012L. . . . . . . . . .  N NUMB   005CH   A   
CONST_FLASH_0012LEN. . . . . . . . .  N NUMB   0028H   A   
CONST_FLASH_0015H. . . . . . . . . .  N NUMB   0072H   A   
CONST_FLASH_0015L. . . . . . . . . .  N NUMB   0084H   A   
CONST_FLASH_0015LEN. . . . . . . . .  N NUMB   002BH   A   
CONST_FLASH_0019GBLEN. . . . . . . .  N NUMB   002BH   A   
CONST_FLASH_0019H. . . . . . . . . .  N NUMB   0072H   A   
CONST_FLASH_0019L. . . . . . . . . .  N NUMB   00AFH   A   
CONST_FLASH_0019LEN. . . . . . . . .  N NUMB   003CH   A   
CONST_FLASH_BEACONIDUNIXTIMEH. . . .  N NUMB   0072H   A   
CONST_FLASH_BEACONIDUNIXTIMEL. . . .  N NUMB   00ECH   A   
CONST_FLASH_BEACONIDUNIXTIMELEN. . .  N NUMB   0008H   A   
CONST_FLASH_BLOCK01. . . . . . . . .  N NUMB   0072H   A   
CONST_FLASH_CARDTYPELEN. . . . . . .  N NUMB   0001H   A   
CONST_FLASH_FILELEN. . . . . . . . .  N NUMB   00ECH   A   
CONST_FLASH_LASTCARDH. . . . . . . .  N NUMB   0072H   A   
CONST_FLASH_LASTCARDL. . . . . . . .  N NUMB   00EBH   A   
CONST_FLASH_STARTHIGH. . . . . . . .  N NUMB   0072H   A   
CONST_FLASH_STARTLOW . . . . . . . .  N NUMB   0000H   A   
CONST_FLASH_SYS0020H . . . . . . . .  N NUMB   006CH   A   
CONST_FLASH_SYS0020L . . . . . . . .  N NUMB   0000H   A   
CONST_FLASH_SYS0020NUMH. . . . . . .  N NUMB   006AH   A   
CONST_FLASH_SYS0020NUML. . . . . . .  N NUMB   0000H   A   
CONST_FLASH_SYSINFOH . . . . . . . .  N NUMB   0072H   A   
CONST_FLASH_SYSINFOL . . . . . . . .  N NUMB   0000H   A   
CONST_FLASH_SYSINFOLEN . . . . . . .  N NUMB   0058H   A   
CONST_GDO2_MCSM2 . . . . . . . . . .  N NUMB   0002H   A   
CONST_GDO2_VALUE . . . . . . . . . .  N NUMB   0046H   A   
CONST_GSM_MAXNUM . . . . . . . . . .  N NUMB   00F0H   A   
CONST_GSM_NUM. . . . . . . . . . . .  N NUMB   0008H   A   
CONST_GSM_PJNUM. . . . . . . . . . .  N NUMB   0014H   A   
CONST_HANDSECOND . . . . . . . . . .  N NUMB   0015H   A   
CONST_HOLD_5823RX. . . . . . . . . .  N NUMB   0000H   A   
CONST_HOLD_5823TX. . . . . . . . . .  N NUMB   0001H   A   
CONST_INPUT_ISENABLE . . . . . . . .  N NUMB   0001H   A   
CONST_LEN_RXBUF. . . . . . . . . . .  C ADDR   -----       EXT
CONST_LEN_TXBUF. . . . . . . . . . .  C ADDR   -----       EXT
CONST_LHX_FLAG . . . . . . . . . . .  N NUMB   0002H   A   
CONST_MAX_RXNUM. . . . . . . . . . .  N NUMB   0005H   A   
CONST_MCU_WKCTH. . . . . . . . . . .  N NUMB   0008H   A   
CONST_MCU_WKCTL. . . . . . . . . . .  N NUMB   00FFH   A   
CONST_MF_DECREMENT . . . . . . . . .  N NUMB   0002H   A   
CONST_MF_INCREMENT . . . . . . . . .  N NUMB   0003H   A   
CONST_MF_RC500DECREMENT. . . . . . .  N NUMB   00C0H   A   
CONST_MF_RC500INCREMENT. . . . . . .  N NUMB   00C1H   A   
CONST_MF_READ. . . . . . . . . . . .  N NUMB   0000H   A   
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    62

CONST_MF_RESTOR. . . . . . . . . . .  N NUMB   0004H   A   
CONST_MF_WRITE . . . . . . . . . . .  N NUMB   0001H   A   
CONST_MTC_INPUT. . . . . . . . . . .  N NUMB   0001H   A   
CONST_PPS_115200 . . . . . . . . . .  N NUMB   0018H   A   
CONST_PPS_230000 . . . . . . . . . .  N NUMB   0096H   A   
CONST_PPS_38400. . . . . . . . . . .  N NUMB   0013H   A   
CONST_PPS_9600 . . . . . . . . . . .  N NUMB   0010H   A   
CONST_PRO_OVERTIME2S . . . . . . . .  N NUMB   00FAH   A   
CONST_RTCOVERFLOW. . . . . . . . . .  N NUMB   0090H   A   
CONST_RTC_OFF. . . . . . . . . . . .  N NUMB   00FFH   A   
CONST_RTC_ON . . . . . . . . . . . .  N NUMB   0055H   A   
CONST_SOF. . . . . . . . . . . . . .  N NUMB   0000H   A   
CONST_SOFTBYTESP . . . . . . . . . .  N NUMB   0014H   A   
CONST_SOFTFIRSTSCANTIME. . . . . . .  N NUMB   0010H   A   
CONST_SOFTFIRSTSCANTIMEXX. . . . . .  N NUMB   00FFH   A   
CONST_SOFTSECOND . . . . . . . . . .  N NUMB   0070H   A   
CONST_SSRC_FID . . . . . . . . . . .  N NUMB   000CH   A   
CONST_STATE_5823INIER. . . . . . . .  N NUMB   0007H   A   
CONST_STATE_5823SLEEPER. . . . . . .  N NUMB   0008H   A   
CONST_STATE_ACCEPTOVER . . . . . . .  N NUMB   0003H   A   
CONST_STATE_ACCEPTOVERLEN. . . . . .  N NUMB   0004H   A   
CONST_STATE_ACTCARDINVALID . . . . .  N NUMB   0006H   A   
CONST_STATE_ACTIVEFAIL . . . . . . .  N NUMB   0004H   A   
CONST_STATE_AUTHER . . . . . . . . .  N NUMB   0006H   A   
CONST_STATE_BASE01ANTICOLL . . . . .  N NUMB   001DH   A   
CONST_STATE_BASE01CONTACT. . . . . .  N NUMB   0015H   A   
CONST_STATE_BASE01ESAMDF01 . . . . .  N NUMB   0014H   A   
CONST_STATE_BASE01RATS . . . . . . .  N NUMB   001FH   A   
CONST_STATE_BASE01RE . . . . . . . .  N NUMB   001CH   A   
CONST_STATE_BASE01SEL. . . . . . . .  N NUMB   001EH   A   
CONST_STATE_BASE02ANTICOLL . . . . .  N NUMB   0019H   A   
CONST_STATE_BASE02CONTACT. . . . . .  N NUMB   0016H   A   
CONST_STATE_BASE02RATS . . . . . . .  N NUMB   001BH   A   
CONST_STATE_BASE02RE . . . . . . . .  N NUMB   0018H   A   
CONST_STATE_BASE02SEL. . . . . . . .  N NUMB   001AH   A   
CONST_STATE_BASEESAMDF01 . . . . . .  N NUMB   000BH   A   
CONST_STATE_BASEN01INIT. . . . . . .  N NUMB   0013H   A   
CONST_STATE_BASENINIT. . . . . . . .  N NUMB   000AH   A   
CONST_STATE_CARDPREDEAL0002. . . . .  N NUMB   000DH   A   
CONST_STATE_CARDPREDEAL0012. . . . .  N NUMB   000EH   A   
CONST_STATE_CARDPREDEAL0015. . . . .  N NUMB   000FH   A   
CONST_STATE_CARDPREDEAL0019. . . . .  N NUMB   0010H   A   
CONST_STATE_CARDPREDEAL1001. . . . .  N NUMB   000CH   A   
CONST_STATE_CARDPREDEAL3F00. . . . .  N NUMB   0011H   A   
CONST_STATE_CARDPREDEAL81. . . . . .  N NUMB   0012H   A   
CONST_STATE_EXMEMORYER . . . . . . .  N NUMB   0021H   A   
CONST_STATE_EXMEMORYER02 . . . . . .  N NUMB   0022H   A   
CONST_STATE_FALSE. . . . . . . . . .  N NUMB   00FFH   A   
CONST_STATE_GETSECURESELFILEER . . .  N NUMB   0009H   A   
CONST_STATE_ILLEGALACTCARD . . . . .  N NUMB   0005H   A   
CONST_STATE_ILLEGALINPUTCARD . . . .  N NUMB   0002H   A   
CONST_STATE_INPUTCARDINVALID . . . .  N NUMB   0003H   A   
CONST_STATE_INPUTFAIL. . . . . . . .  N NUMB   0001H   A   
CONST_STATE_MEMORYER . . . . . . . .  N NUMB   0020H   A   
CONST_STATE_RSTCPUER . . . . . . . .  N NUMB   0005H   A   
CONST_STATE_SERIALACCPET . . . . . .  N NUMB   0001H   A   
CONST_STATE_SERIALOVERTIME . . . . .  N NUMB   0002H   A   
CONST_STATE_TEST . . . . . . . . . .  N NUMB   0017H   A   
CONST_STATE_TRUE . . . . . . . . . .  N NUMB   0000H   A   
CONST_SYS_55 . . . . . . . . . . . .  N NUMB   0055H   A   
CONST_SYS_AA . . . . . . . . . . . .  N NUMB   00AAH   A   
CONST_SYS_OBUIDLEN . . . . . . . . .  N NUMB   0004H   A   
CONST_SYS_POWERONTIMER . . . . . . .  N NUMB   000AH   A   
CONST_SYS_PREFLAG. . . . . . . . . .  N NUMB   0088H   A   
CONST_SYS_RTCOVERTIME. . . . . . . .  N NUMB   0064H   A   
CONST_SYS_TRADECONFINE . . . . . . .  N NUMB   00FFH   A   
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    63

CONST_TIMEER02 . . . . . . . . . . .  N NUMB   0001H   A   
CONST_TIMEER03 . . . . . . . . . . .  N NUMB   00FEH   A   
CONST_TIMEER04 . . . . . . . . . . .  N NUMB   0001H   A   
CONST_VSTLIMIT . . . . . . . . . . .  N NUMB   00FFH   A   
CONST_WHITE_H. . . . . . . . . . . .  N NUMB   0000H   A   
CONST_WHITE_L. . . . . . . . . . . .  N NUMB   0031H   A   
CONST_WORKSTAION_0 . . . . . . . . .  N NUMB   0000H   A   
CONST_WORKSTAION_1 . . . . . . . . .  N NUMB   0001H   A   
CONST_WORKSTAION_2 . . . . . . . . .  N NUMB   0002H   A   
CONST_WORKSTAION_3 . . . . . . . . .  N NUMB   0003H   A   
CR . . . . . . . . . . . . . . . . .  B ADDR   00D8H.6 A   
DATA_CARDNO. . . . . . . . . . . . .  D ADDR   -----       EXT
DATA_CMDTYPE . . . . . . . . . . . .  D ADDR   -----       EXT
DATA_DSRCRXLEN . . . . . . . . . . .  D ADDR   -----       EXT
DATA_DSRCTXLEN . . . . . . . . . . .  D ADDR   -----       EXT
DATA_IRQEN . . . . . . . . . . . . .  D ADDR   -----       EXT
DATA_MFCOM . . . . . . . . . . . . .  D ADDR   -----       EXT
DATA_RXBUF . . . . . . . . . . . . .  D ADDR   -----       EXT
DATA_VARBAUDFULL . . . . . . . . . .  D ADDR   -----       EXT
DATA_VARBAUDHALF . . . . . . . . . .  D ADDR   -----       EXT
DPH. . . . . . . . . . . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . . . . . . . . . . .  D ADDR   0082H   A   
EA . . . . . . . . . . . . . . . . .  B ADDR   00A8H.7 A   
EPCAI. . . . . . . . . . . . . . . .  B ADDR   00A8H.6 A   
EPCA_LVD . . . . . . . . . . . . . .  B ADDR   00A8H.6 A   
ES . . . . . . . . . . . . . . . . .  B ADDR   00A8H.4 A   
EX0. . . . . . . . . . . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . . . . . . . . . . .  B ADDR   00A8H.2 A   
FUN_LCD_HVTRANSFER . . . . . . . . .  C ADDR   -----       EXT
IE . . . . . . . . . . . . . . . . .  D ADDR   00A8H   A   
IE0. . . . . . . . . . . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . . . . . . . . . . .  B ADDR   0088H.3 A   
IE2. . . . . . . . . . . . . . . . .  N NUMB   00AFH   A   
IPH. . . . . . . . . . . . . . . . .  N NUMB   00B7H   A   
ISP_CONTR. . . . . . . . . . . . . .  N NUMB   00C7H   A   
IT0. . . . . . . . . . . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . . . . . . . . . . .  B ADDR   0088H.2 A   
MONEY. . . . . . . . . . . . . . . .  D ADDR   -----       EXT
OBUMAIN_MASTER_MAINSLEEP . . . . . .  C ADDR   -----       EXT
OBUMAIN_WAVEACTIVE_BFLOOP. . . . . .  C ADDR   0035H   R   SEG=?PR?TEST?MATER2
OBUMAIN_WAVEACTIVE_LYLOOP. . . . . .  C ADDR   0035H   R   SEG=?PR?TEST?MATER2
OO0KK. . . . . . . . . . . . . . . .  C ADDR   0018H   R   SEG=?PR?TEST?MATER2
OO0KK02. . . . . . . . . . . . . . .  C ADDR   0025H   R   SEG=?PR?TEST?MATER2
OO0KK2 . . . . . . . . . . . . . . .  C ADDR   0021H   R   SEG=?PR?TEST?MATER2
P0 . . . . . . . . . . . . . . . . .  D ADDR   0080H   A   
P1 . . . . . . . . . . . . . . . . .  D ADDR   0090H   A   
P2 . . . . . . . . . . . . . . . . .  D ADDR   00A0H   A   
P3 . . . . . . . . . . . . . . . . .  D ADDR   00B0H   A   
P4 . . . . . . . . . . . . . . . . .  N NUMB   00C0H   A   
PCA_PWM0 . . . . . . . . . . . . . .  N NUMB   00F2H   A   
PCA_PWM1 . . . . . . . . . . . . . .  N NUMB   00F3H   A   
PCA_PWM2 . . . . . . . . . . . . . .  N NUMB   00F4H   A   
PCA_PWM3 . . . . . . . . . . . . . .  N NUMB   00F5H   A   
PCA_PWM4 . . . . . . . . . . . . . .  N NUMB   00F6H   A   
PCA_PWM5 . . . . . . . . . . . . . .  N NUMB   00F7H   A   
PIN_522_MISO . . . . . . . . . . . .  B ADDR   00C0H.1 A   
PIN_522_MOSI . . . . . . . . . . . .  B ADDR   00C0H.6 A   
PIN_522_RST. . . . . . . . . . . . .  B ADDR   0080H.4 A   
PIN_522_SCLK . . . . . . . . . . . .  B ADDR   0080H.7 A   
PIN_522_SS . . . . . . . . . . . . .  B ADDR   0080H.6 A   
PIN_5823BK_CS. . . . . . . . . . . .  B ADDR   0090H.0 A   
PIN_5823BK_IRQ . . . . . . . . . . .  B ADDR   0090H.2 A   
PIN_5823BK_MISO. . . . . . . . . . .  B ADDR   0080H.0 A   
PIN_5823BK_MOSI. . . . . . . . . . .  B ADDR   0080H.1 A   
PIN_5823BK_SCLK. . . . . . . . . . .  B ADDR   00C0H.2 A   
PIN_BELL_01. . . . . . . . . . . . .  B ADDR   0090H.5 A   
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    64

PIN_BELL_02. . . . . . . . . . . . .  B ADDR   0090H.5 A   
PIN_BK_CE. . . . . . . . . . . . . .  B ADDR   0090H.1 A   
PIN_CARD_EXIST . . . . . . . . . . .  B ADDR   00B0H.3 A   
PIN_ESAM_RST . . . . . . . . . . . .  B ADDR   0080H.5 A   
PIN_ESAM_RX. . . . . . . . . . . . .  B ADDR   0080H.3 A   
PIN_ESAM_TX. . . . . . . . . . . . .  B ADDR   0080H.3 A   
PIN_ES_RST . . . . . . . . . . . . .  B ADDR   00A0H.6 A   
PIN_GRE. . . . . . . . . . . . . . .  B ADDR   00C0H.4 A   
PIN_LCD_CS . . . . . . . . . . . . .  B ADDR   0090H.5 A   
PIN_LCD_DC . . . . . . . . . . . . .  B ADDR   0090H.5 A   
PIN_LCD_RST. . . . . . . . . . . . .  B ADDR   0090H.5 A   
PIN_LCD_SCL. . . . . . . . . . . . .  B ADDR   0090H.5 A   
PIN_LCD_SDA. . . . . . . . . . . . .  B ADDR   0090H.5 A   
PIN_OUTPUT_CLK . . . . . . . . . . .  B ADDR   00B0H.4 A   
PIN_PWRDWN . . . . . . . . . . . . .  B ADDR   00A0H.4 A   
PIN_PWRDWN_LCD . . . . . . . . . . .  B ADDR   0090H.5 A   
PIN_PWR_GSM. . . . . . . . . . . . .  B ADDR   00A0H.3 A   
PIN_PWR_LOWIO. . . . . . . . . . . .  B ADDR   0090H.5 A   
PIN_PWR_SE . . . . . . . . . . . . .  B ADDR   0090H.5 A   
PIN_RED. . . . . . . . . . . . . . .  B ADDR   00C0H.5 A   
PIN_SE_IO1 . . . . . . . . . . . . .  B ADDR   00B0H.4 A   
PIN_SOFTSERIALRX . . . . . . . . . .  B ADDR   00B0H.0 A   
PIN_SOFTSERIALTXH. . . . . . . . . .  B ADDR   00B0H.1 A   
PIN_SW . . . . . . . . . . . . . . .  B ADDR   0090H.5 A   
PIN_UART2_RX . . . . . . . . . . . .  B ADDR   0090H.6 A   
PIN_UART2_TX . . . . . . . . . . . .  B ADDR   0090H.7 A   
PIN_UNFIX. . . . . . . . . . . . . .  B ADDR   00B0H.5 A   
PIN_WAVE_CHANNEL1. . . . . . . . . .  B ADDR   0080H.2 A   
PIN_WAVE_RX. . . . . . . . . . . . .  B ADDR   0080H.2 A   
PN9CORD. . . . . . . . . . . . . . .  C ADDR   0000H   R   SEG=?CO?TEST?FLASHSTR
PN9CPYCM . . . . . . . . . . . . . .  C ADDR   0363H   R   SEG=?PR?TEST?MATER2
PN9ZBZERO_ALLZERO_LOOP . . . . . . .  C ADDR   0341H   R   SEG=?PR?TEST?MATER2
PN9ZBZERO_ZB_LOOP. . . . . . . . . .  C ADDR   0358H   R   SEG=?PR?TEST?MATER2
READ_BURST . . . . . . . . . . . . .  N NUMB   00C0H   A   
REG_51_AUXR1 . . . . . . . . . . . .  N NUMB   00A2H   A   
REG_5412AD_AUXR. . . . . . . . . . .  N NUMB   008EH   A   
REG_5412AD_P0M0. . . . . . . . . . .  N NUMB   0094H   A   
REG_5412AD_P0M1. . . . . . . . . . .  N NUMB   0093H   A   
REG_5412AD_P1M0. . . . . . . . . . .  N NUMB   0092H   A   
REG_5412AD_P1M1. . . . . . . . . . .  N NUMB   0091H   A   
REG_5412AD_P2M0. . . . . . . . . . .  N NUMB   0096H   A   
REG_5412AD_P2M1. . . . . . . . . . .  N NUMB   0095H   A   
REG_5412AD_P3M0. . . . . . . . . . .  N NUMB   00B2H   A   
REG_5412AD_P3M1. . . . . . . . . . .  N NUMB   00B1H   A   
REG_5412AD_P4M0. . . . . . . . . . .  N NUMB   00B4H   A   
REG_5412AD_P4M1. . . . . . . . . . .  N NUMB   00B3H   A   
REG_5412AD_P4SW. . . . . . . . . . .  N NUMB   00BBH   A   
REG_5412AD_SPCTL . . . . . . . . . .  N NUMB   0085H   A   
REG_5412AD_SPDAT . . . . . . . . . .  N NUMB   0086H   A   
REG_5412AD_SPSTAT. . . . . . . . . .  N NUMB   0084H   A   
REG_MCU_WKCTH. . . . . . . . . . . .  N NUMB   00ABH   A   
REG_MCU_WKCTL. . . . . . . . . . . .  N NUMB   00AAH   A   
REG_RC522_BITFRAMINGREG. . . . . . .  N NUMB   000DH   A   
REG_RC522_COLLREG. . . . . . . . . .  N NUMB   000EH   A   
REG_RC522_COMIENREG. . . . . . . . .  N NUMB   0002H   A   
REG_RC522_COMIRQREG. . . . . . . . .  N NUMB   0004H   A   
REG_RC522_COMMANDREG . . . . . . . .  N NUMB   0001H   A   
REG_RC522_CONTROLREG . . . . . . . .  N NUMB   000CH   A   
REG_RC522_CRCRESULTREGH. . . . . . .  N NUMB   0021H   A   
REG_RC522_CRCRESULTREGL. . . . . . .  N NUMB   0022H   A   
REG_RC522_CWGSPREG . . . . . . . . .  N NUMB   0028H   A   
REG_RC522_DEMODREG . . . . . . . . .  N NUMB   0019H   A   
REG_RC522_DIVIENREG. . . . . . . . .  N NUMB   0003H   A   
REG_RC522_DIVIRQREG. . . . . . . . .  N NUMB   0005H   A   
REG_RC522_ERRORREG . . . . . . . . .  N NUMB   0006H   A   
REG_RC522_FIFODATAREG. . . . . . . .  N NUMB   0009H   A   
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    65

REG_RC522_FIFOLEVELREG . . . . . . .  N NUMB   000AH   A   
REG_RC522_GSNREG . . . . . . . . . .  N NUMB   0027H   A   
REG_RC522_MIFAREREG. . . . . . . . .  N NUMB   001CH   A   
REG_RC522_MODEREG. . . . . . . . . .  N NUMB   0011H   A   
REG_RC522_MODGSPREG. . . . . . . . .  N NUMB   0029H   A   
REG_RC522_MODWIDTHREG. . . . . . . .  N NUMB   0024H   A   
REG_RC522_RC522PAGE. . . . . . . . .  N NUMB   0000H   A   
REG_RC522_RFCFGREG . . . . . . . . .  N NUMB   0026H   A   
REG_RC522_RFU. . . . . . . . . . . .  N NUMB   000FH   A   
REG_RC522_RXMODEREG. . . . . . . . .  N NUMB   0013H   A   
REG_RC522_RXSELREG . . . . . . . . .  N NUMB   0017H   A   
REG_RC522_RXTHRESHOLDREG . . . . . .  N NUMB   0018H   A   
REG_RC522_SERIALSPEEDREG . . . . . .  N NUMB   001FH   A   
REG_RC522_STATUS1REG . . . . . . . .  N NUMB   0007H   A   
REG_RC522_STATUS2REG . . . . . . . .  N NUMB   0008H   A   
REG_RC522_TCOUNTERVALUEREGH. . . . .  N NUMB   002EH   A   
REG_RC522_TCOUNTERVALUEREGL. . . . .  N NUMB   002FH   A   
REG_RC522_TMODEREG . . . . . . . . .  N NUMB   002AH   A   
REG_RC522_TPRESCALERREG. . . . . . .  N NUMB   002BH   A   
REG_RC522_TRELOADREGH. . . . . . . .  N NUMB   002CH   A   
REG_RC522_TRELOADREGL. . . . . . . .  N NUMB   002DH   A   
REG_RC522_TXAUTOREG. . . . . . . . .  N NUMB   0015H   A   
REG_RC522_TXCONTROLREG . . . . . . .  N NUMB   0014H   A   
REG_RC522_TXMODEREG. . . . . . . . .  N NUMB   0012H   A   
REG_RC522_TXSELREG . . . . . . . . .  N NUMB   0016H   A   
REG_RC522_WATERLEVELREG. . . . . . .  N NUMB   000BH   A   
REG_SYS_BRT. . . . . . . . . . . . .  N NUMB   009CH   A   
REG_WAKECLK0 . . . . . . . . . . . .  N NUMB   008FH   A   
REG_WAKECLK_04 . . . . . . . . . . .  B ADDR   00D8H.4 A   
REG_WAKECLK_05 . . . . . . . . . . .  B ADDR   00D8H.5 A   
REG_WAKE_CLK0. . . . . . . . . . . .  N NUMB   008FH   A   
REG_WDT_CONTR. . . . . . . . . . . .  N NUMB   00C1H   A   
RELOAD2_CONTR. . . . . . . . . . . .  N NUMB   00EAH   A   
REN. . . . . . . . . . . . . . . . .  B ADDR   0098H.4 A   
RI . . . . . . . . . . . . . . . . .  B ADDR   0098H.0 A   
RX_CARRIER_EN. . . . . . . . . . . .  C ADDR   -----       EXT
RX_EN. . . . . . . . . . . . . . . .  C ADDR   -----       EXT
S2BUF. . . . . . . . . . . . . . . .  N NUMB   009BH   A   
S2CON. . . . . . . . . . . . . . . .  N NUMB   009AH   A   
SDFSFSDFS. . . . . . . . . . . . . .  C ADDR   003CH   R   SEG=?PR?TEST?MATER2
SFDSDFDSCCC6 . . . . . . . . . . . .  C ADDR   0024H   R   SEG=?PR?TEST?MATER2
SPI_READ_REG . . . . . . . . . . . .  C ADDR   -----       EXT
SPI_WRITE_REG. . . . . . . . . . . .  C ADDR   -----       EXT
START_USER . . . . . . . . . . . . .  C ADDR   -----       EXT
STR_CLR. . . . . . . . . . . . . . .  C ADDR   -----       EXT
STR_COLOR256_1 . . . . . . . . . . .  C ADDR   -----       EXT
STR_COLOR256_2 . . . . . . . . . . .  C ADDR   -----       EXT
STR_COLOR_1. . . . . . . . . . . . .  C ADDR   -----       EXT
STR_CONTACT_DATA . . . . . . . . . .  C ADDR   0000H   R   SEG=?CO?TEST?FLASHSTR
STR_CONTACT_DATA2. . . . . . . . . .  C ADDR   0000H   R   SEG=?CO?TEST?FLASHSTR
STR_CONTACT_RDFILE . . . . . . . . .  C ADDR   0000H   R   SEG=?CO?TEST?FLASHSTR
STR_DSRC_VST02 . . . . . . . . . . .  C ADDR   0000H   R   SEG=?CO?TEST?FLASHSTR
STR_ERROR. . . . . . . . . . . . . .  C ADDR   -----       EXT
STR_ERRTX. . . . . . . . . . . . . .  C ADDR   0000H   R   SEG=?CO?TEST?FLASHSTR
STR_HV . . . . . . . . . . . . . . .  C ADDR   -----       EXT
STR_HV02 . . . . . . . . . . . . . .  C ADDR   -----       EXT
STR_INFLAG . . . . . . . . . . . . .  C ADDR   -----       EXT
STR_LOWV . . . . . . . . . . . . . .  C ADDR   -----       EXT
STR_LOWVO. . . . . . . . . . . . . .  C ADDR   -----       EXT
STR_NOCARD . . . . . . . . . . . . .  C ADDR   -----       EXT
STR_PASS . . . . . . . . . . . . . .  C ADDR   -----       EXT
STR_RET. . . . . . . . . . . . . . .  C ADDR   0041H   R   SEG=?CO?TEST?FLASHSTR
STR_SET. . . . . . . . . . . . . . .  C ADDR   -----       EXT
STR_TEST_HV. . . . . . . . . . . . .  C ADDR   0000H   R   SEG=?CO?TEST?FLASHSTR
STR_UNFIX. . . . . . . . . . . . . .  C ADDR   -----       EXT
TEST . . . . . . . . . . . . . . . .  N NUMB   -----       
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    66

TEST_5823_LOOP . . . . . . . . . . .  C ADDR   004EH   R   SEG=?PR?TEST?MATER2
TEST_5823_RXLOOP02 . . . . . . . . .  C ADDR   004EH   R   SEG=?PR?TEST?MATER2
TEST_ACTIVE_OVER . . . . . . . . . .  C ADDR   033FH   R   SEG=?PR?TEST?MATER2
TEST_BEEP_LOOP . . . . . . . . . . .  C ADDR   0028H   R   SEG=?PR?TEST?MATER2
TEST_CARD02_OVER . . . . . . . . . .  C ADDR   003DH   R   SEG=?PR?TEST?MATER2
TEST_CC1101_03OVER . . . . . . . . .  C ADDR   004BH   R   SEG=?PR?TEST?MATER2
TEST_CC1101_04OVER . . . . . . . . .  C ADDR   004CH   R   SEG=?PR?TEST?MATER2
TEST_CC1101_S. . . . . . . . . . . .  C ADDR   0049H   R   SEG=?PR?TEST?MATER2
TEST_CC1101_S_OVER . . . . . . . . .  C ADDR   0049H   R   SEG=?PR?TEST?MATER2
TEST_FB_OVER . . . . . . . . . . . .  C ADDR   0032H   R   SEG=?PR?TEST?MATER2
TEST_GSM02_LOOP. . . . . . . . . . .  C ADDR   0039H   R   SEG=?PR?TEST?MATER2
TEST_GSM02_LOOP01. . . . . . . . . .  C ADDR   0039H   R   SEG=?PR?TEST?MATER2
TEST_GSMRX_OVER. . . . . . . . . . .  C ADDR   0044H   R   SEG=?PR?TEST?MATER2
TEST_GSMTX_OVER. . . . . . . . . . .  C ADDR   0042H   R   SEG=?PR?TEST?MATER2
TEST_GSM_LOOP. . . . . . . . . . . .  C ADDR   0038H   R   SEG=?PR?TEST?MATER2
TEST_GSM_LOOP01. . . . . . . . . . .  C ADDR   0038H   R   SEG=?PR?TEST?MATER2
TEST_HDLCTX_LOOP . . . . . . . . . .  C ADDR   0037H   R   SEG=?PR?TEST?MATER2
TEST_HDLC_LOOP01 . . . . . . . . . .  C ADDR   003AH   R   SEG=?PR?TEST?MATER2
TEST_HDLC_LOOP02 . . . . . . . . . .  C ADDR   003AH   R   SEG=?PR?TEST?MATER2
TEST_MASTER_OVER . . . . . . . . . .  C ADDR   0003H   R   SEG=?PR?TEST?MATER
TEST_PICTEST_RXONE . . . . . . . . .  C ADDR   00DBH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONE1. . . . . . . . .  C ADDR   00DEH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONE10 . . . . . . . .  C ADDR   00F9H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONE11 . . . . . . . .  C ADDR   00FCH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONE12 . . . . . . . .  C ADDR   00FFH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONE2. . . . . . . . .  C ADDR   00E1H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONE3. . . . . . . . .  C ADDR   00E4H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONE4. . . . . . . . .  C ADDR   00E7H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONE5. . . . . . . . .  C ADDR   00EAH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONE6. . . . . . . . .  C ADDR   00EDH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONE7. . . . . . . . .  C ADDR   00F0H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONE8. . . . . . . . .  C ADDR   00F3H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONE9. . . . . . . . .  C ADDR   00F6H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXONEOK . . . . . . . .  C ADDR   014CH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO . . . . . . . . .  C ADDR   01D0H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO1. . . . . . . . .  C ADDR   01D2H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO10 . . . . . . . .  C ADDR   01EDH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO11 . . . . . . . .  C ADDR   01F0H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO12 . . . . . . . .  C ADDR   01F3H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO2. . . . . . . . .  C ADDR   01D5H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO3. . . . . . . . .  C ADDR   01D8H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO4. . . . . . . . .  C ADDR   01DBH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO5. . . . . . . . .  C ADDR   01DEH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO6. . . . . . . . .  C ADDR   01E1H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO7. . . . . . . . .  C ADDR   01E4H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO8. . . . . . . . .  C ADDR   01E7H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWO9. . . . . . . . .  C ADDR   01EAH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_RXTWOOK . . . . . . . .  C ADDR   0240H   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_START . . . . . . . . .  C ADDR   016DH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_START00 . . . . . . . .  C ADDR   007EH   R   SEG=?PR?TEST?MATER2
TEST_PICTEST_START01 . . . . . . . .  C ADDR   0173H   R   SEG=?PR?TEST?MATER2
TEST_PN9ZBZEROINTR_ACTIVE. . . . . .  C ADDR   0306H   R   SEG=?PR?TEST?MATER2
TEST_PN9ZBZEROINTR_ALLZERO . . . . .  C ADDR   02EDH   R   SEG=?PR?TEST?MATER2
TEST_PN9ZBZEROINTR_PN9 . . . . . . .  C ADDR   02E3H   R   SEG=?PR?TEST?MATER2
TEST_PN9ZBZEROINTR_RX. . . . . . . .  C ADDR   02F2H   R   SEG=?PR?TEST?MATER2
TEST_PN9ZBZEROINTR_ZB. . . . . . . .  C ADDR   02E8H   R   SEG=?PR?TEST?MATER2
TEST_PN9ZBZERO_ALLZERO . . . . . . .  C ADDR   0341H   R   SEG=?PR?TEST?MATER2
TEST_PN9ZBZERO_ZB. . . . . . . . . .  C ADDR   0356H   R   SEG=?PR?TEST?MATER2
TEST_RANDDELAYLOOP . . . . . . . . .  C ADDR   0034H   R   SEG=?PR?TEST?MATER2
TEST_SERIALTX03_H. . . . . . . . . .  C ADDR   02ACH   R   SEG=?PR?TEST?MATER2
TEST_SERIALTX03_ISSUE. . . . . . . .  C ADDR   029EH   R   SEG=?PR?TEST?MATER2
TEST_SERIALTX03_L. . . . . . . . . .  C ADDR   02A7H   R   SEG=?PR?TEST?MATER2
TEST_SERIALTX03_LH . . . . . . . . .  C ADDR   02AFH   R   SEG=?PR?TEST?MATER2
TEST_SERIALTX03_LOOP . . . . . . . .  C ADDR   0263H   R   SEG=?PR?TEST?MATER2
TEST_SERIALTX03_LOOP011. . . . . . .  C ADDR   0276H   R   SEG=?PR?TEST?MATER2
TEST_SERIALTX03_OVER . . . . . . . .  C ADDR   030BH   R   SEG=?PR?TEST?MATER2
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    67

TEST_SERIALTX03_RXNULL . . . . . . .  C ADDR   0310H   R   SEG=?PR?TEST?MATER2
TEST_TXPRO02_LOOP. . . . . . . . . .  C ADDR   0036H   R   SEG=?PR?TEST?MATER2
TEST_TZ_LOOP . . . . . . . . . . . .  C ADDR   0033H   R   SEG=?PR?TEST?MATER2
TEST_UARTDISPLAY_OVER. . . . . . . .  C ADDR   0000H   R   SEG=?PR?TEST?MATER2
TEST_UARTDISPLAY_RETURN. . . . . . .  C ADDR   0000H   R   SEG=?PR?TEST?MATER2
TEST_UARTDISPLAY_STOP. . . . . . . .  C ADDR   0000H   R   SEG=?PR?TEST?MATER2
TEST_UARTDISPLAY_XDATA . . . . . . .  C ADDR   0000H   R   SEG=?PR?TEST?MATER2
TEST_WAVEET6601TX_LOOP . . . . . . .  C ADDR   0047H   R   SEG=?PR?TEST?MATER2
TEST_WAVEET6601ZB_LOOP . . . . . . .  C ADDR   0046H   R   SEG=?PR?TEST?MATER2
TF0. . . . . . . . . . . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . . . . . . . . . . .  B ADDR   0088H.7 A   
TH0. . . . . . . . . . . . . . . . .  D ADDR   008CH   A   
TI . . . . . . . . . . . . . . . . .  B ADDR   0098H.1 A   
TI_CCXXX0_ADDR . . . . . . . . . . .  N NUMB   0009H   A   
TI_CCXXX0_AGCCTRL0 . . . . . . . . .  N NUMB   001DH   A   
TI_CCXXX0_AGCCTRL1 . . . . . . . . .  N NUMB   001CH   A   
TI_CCXXX0_AGCCTRL2 . . . . . . . . .  N NUMB   001BH   A   
TI_CCXXX0_AGCTEST. . . . . . . . . .  N NUMB   002BH   A   
TI_CCXXX0_BSCFG. . . . . . . . . . .  N NUMB   001AH   A   
TI_CCXXX0_CHANNR . . . . . . . . . .  N NUMB   000AH   A   
TI_CCXXX0_DEVIATN. . . . . . . . . .  N NUMB   0015H   A   
TI_CCXXX0_FIFOTHR. . . . . . . . . .  N NUMB   0003H   A   
TI_CCXXX0_FOCCFG . . . . . . . . . .  N NUMB   0019H   A   
TI_CCXXX0_FREND0 . . . . . . . . . .  N NUMB   0022H   A   
TI_CCXXX0_FREND1 . . . . . . . . . .  N NUMB   0021H   A   
TI_CCXXX0_FREQ0. . . . . . . . . . .  N NUMB   000FH   A   
TI_CCXXX0_FREQ1. . . . . . . . . . .  N NUMB   000EH   A   
TI_CCXXX0_FREQ2. . . . . . . . . . .  N NUMB   000DH   A   
TI_CCXXX0_FREQEST. . . . . . . . . .  N NUMB   0032H   A   
TI_CCXXX0_FSCAL0 . . . . . . . . . .  N NUMB   0026H   A   
TI_CCXXX0_FSCAL1 . . . . . . . . . .  N NUMB   0025H   A   
TI_CCXXX0_FSCAL2 . . . . . . . . . .  N NUMB   0024H   A   
TI_CCXXX0_FSCAL3 . . . . . . . . . .  N NUMB   0023H   A   
TI_CCXXX0_FSCTRL0. . . . . . . . . .  N NUMB   000CH   A   
TI_CCXXX0_FSCTRL1. . . . . . . . . .  N NUMB   000BH   A   
TI_CCXXX0_FSTEST . . . . . . . . . .  N NUMB   0029H   A   
TI_CCXXX0_IOCFG0 . . . . . . . . . .  N NUMB   0002H   A   
TI_CCXXX0_IOCFG1 . . . . . . . . . .  N NUMB   0001H   A   
TI_CCXXX0_IOCFG2 . . . . . . . . . .  N NUMB   0000H   A   
TI_CCXXX0_LQI. . . . . . . . . . . .  N NUMB   0033H   A   
TI_CCXXX0_MARCSTATE. . . . . . . . .  N NUMB   0035H   A   
TI_CCXXX0_MCSM0. . . . . . . . . . .  N NUMB   0018H   A   
TI_CCXXX0_MCSM1. . . . . . . . . . .  N NUMB   0017H   A   
TI_CCXXX0_MCSM2. . . . . . . . . . .  N NUMB   0016H   A   
TI_CCXXX0_MDMCFG0. . . . . . . . . .  N NUMB   0014H   A   
TI_CCXXX0_MDMCFG1. . . . . . . . . .  N NUMB   0013H   A   
TI_CCXXX0_MDMCFG2. . . . . . . . . .  N NUMB   0012H   A   
TI_CCXXX0_MDMCFG3. . . . . . . . . .  N NUMB   0011H   A   
TI_CCXXX0_MDMCFG4. . . . . . . . . .  N NUMB   0010H   A   
TI_CCXXX0_NUM_RXBYTES. . . . . . . .  N NUMB   007FH   A   
TI_CCXXX0_PARTNUM. . . . . . . . . .  N NUMB   0030H   A   
TI_CCXXX0_PATABLE. . . . . . . . . .  N NUMB   003EH   A   
TI_CCXXX0_PKTCTRL0 . . . . . . . . .  N NUMB   0008H   A   
TI_CCXXX0_PKTCTRL1 . . . . . . . . .  N NUMB   0007H   A   
TI_CCXXX0_PKTLEN . . . . . . . . . .  N NUMB   0006H   A   
TI_CCXXX0_PKTSTATUS. . . . . . . . .  N NUMB   0038H   A   
TI_CCXXX0_PTEST. . . . . . . . . . .  N NUMB   002AH   A   
TI_CCXXX0_RCCTRL0. . . . . . . . . .  N NUMB   0028H   A   
TI_CCXXX0_RCCTRL1. . . . . . . . . .  N NUMB   0027H   A   
TI_CCXXX0_RSSI . . . . . . . . . . .  N NUMB   0034H   A   
TI_CCXXX0_RXBYTES. . . . . . . . . .  N NUMB   003BH   A   
TI_CCXXX0_RXFIFO . . . . . . . . . .  N NUMB   003FH   A   
TI_CCXXX0_SAFC . . . . . . . . . . .  N NUMB   0037H   A   
TI_CCXXX0_SCAL . . . . . . . . . . .  N NUMB   0033H   A   
TI_CCXXX0_SFRX . . . . . . . . . . .  N NUMB   003AH   A   
TI_CCXXX0_SFTX . . . . . . . . . . .  N NUMB   003BH   A   
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    68

TI_CCXXX0_SIDLE. . . . . . . . . . .  N NUMB   0036H   A   
TI_CCXXX0_SNOP . . . . . . . . . . .  N NUMB   003DH   A   
TI_CCXXX0_SPWD . . . . . . . . . . .  N NUMB   0039H   A   
TI_CCXXX0_SRES . . . . . . . . . . .  N NUMB   0030H   A   
TI_CCXXX0_SRX. . . . . . . . . . . .  N NUMB   0034H   A   
TI_CCXXX0_STX. . . . . . . . . . . .  N NUMB   0035H   A   
TI_CCXXX0_SWOR . . . . . . . . . . .  N NUMB   0038H   A   
TI_CCXXX0_SWORRST. . . . . . . . . .  N NUMB   003CH   A   
TI_CCXXX0_SXOFF. . . . . . . . . . .  N NUMB   0032H   A   
TI_CCXXX0_SYNC0. . . . . . . . . . .  N NUMB   0005H   A   
TI_CCXXX0_SYNC1. . . . . . . . . . .  N NUMB   0004H   A   
TI_CCXXX0_TEST0. . . . . . . . . . .  N NUMB   002EH   A   
TI_CCXXX0_TEST1. . . . . . . . . . .  N NUMB   002DH   A   
TI_CCXXX0_TEST2. . . . . . . . . . .  N NUMB   002CH   A   
TI_CCXXX0_TXBYTES. . . . . . . . . .  N NUMB   003AH   A   
TI_CCXXX0_TXFIFO . . . . . . . . . .  N NUMB   003FH   A   
TI_CCXXX0_VCO_VC_DAC . . . . . . . .  N NUMB   0039H   A   
TI_CCXXX0_VERSION. . . . . . . . . .  N NUMB   0031H   A   
TI_CCXXX0_WORCTRL. . . . . . . . . .  N NUMB   0020H   A   
TI_CCXXX0_WOREVT0. . . . . . . . . .  N NUMB   001FH   A   
TI_CCXXX0_WOREVT1. . . . . . . . . .  N NUMB   001EH   A   
TI_CCXXX0_WORTIME0 . . . . . . . . .  N NUMB   0037H   A   
TI_CCXXX0_WORTIME1 . . . . . . . . .  N NUMB   0036H   A   
TL0. . . . . . . . . . . . . . . . .  D ADDR   008AH   A   
TMOD . . . . . . . . . . . . . . . .  D ADDR   0089H   A   
TR0. . . . . . . . . . . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . . . . . . . . . . .  B ADDR   0088H.6 A   
TX_CARRIER_EN. . . . . . . . . . . .  C ADDR   -----       EXT
WAKE_CLKO. . . . . . . . . . . . . .  N NUMB   008FH   A   
WKO_BK . . . . . . . . . . . . . . .  B ADDR   00B0H.2 A   
XDATA_HOLD . . . . . . . . . . . . .  X ADDR   -----       EXT
XDATA_ISSUECMD . . . . . . . . . . .  X ADDR   -----       EXT
XDATA_ISSUERSCTL . . . . . . . . . .  X ADDR   -----       EXT
XDATA_RTCMODE. . . . . . . . . . . .  X ADDR   -----       EXT
XDATA_RTCTIME. . . . . . . . . . . .  X ADDR   -----       EXT
XDATA_TXBUF. . . . . . . . . . . . .  X ADDR   -----       EXT
XDATA_UNIXTIME . . . . . . . . . . .  X ADDR   -----       EXT
_DSPMONEY. . . . . . . . . . . . . .  C ADDR   -----       EXT
_ENTER_SLEEP_MODE. . . . . . . . . .  C ADDR   -----       EXT
_ERASEFLASH. . . . . . . . . . . . .  C ADDR   -----       EXT
_FUNC_LCD_DISPLAY. . . . . . . . . .  C ADDR   -----       EXT
_FUNC_LCD_INIT . . . . . . . . . . .  C ADDR   -----       EXT
_FUN_CARDAPP_CARDCHANNEL . . . . . .  C ADDR   -----       EXT
_FUN_CARDAPP_GETBALANCE. . . . . . .  C ADDR   -----       EXT
_FUN_CARDAPP_READBINARY. . . . . . .  C ADDR   -----       EXT
_FUN_CARDAPP_READRECORD. . . . . . .  C ADDR   -----       EXT
_FUN_CARDAPP_SELECTFILE. . . . . . .  C ADDR   -----       EXT
_FUN_CC1101_IDLE . . . . . . . . . .  C ADDR   -----       EXT
_FUN_CC1101_INIT . . . . . . . . . .  C ADDR   -----       EXT
_FUN_CC1101_RESET. . . . . . . . . .  C ADDR   -----       EXT
_FUN_CC1101_RVOFF. . . . . . . . . .  C ADDR   -----       EXT
_FUN_CC1101_RVON . . . . . . . . . .  C ADDR   -----       EXT
_FUN_CC1101_RVWR . . . . . . . . . .  C ADDR   -----       EXT
_FUN_CC1101_SETWAKEUPTIME. . . . . .  C ADDR   -----       EXT
_FUN_CC1101_SPIOSOFTRXCC1101RXCC1101  C ADDR   -----       EXT
_FUN_CC1101_WAKEUP . . . . . . . . .  C ADDR   -----       EXT
_FUN_CONTACTISSUE_INIT . . . . . . .  C ADDR   -----       EXT
_FUN_CONTACTISSUE_INIT02 . . . . . .  C ADDR   -----       EXT
_FUN_CONTACTISSUE_RELEASE. . . . . .  C ADDR   -----       EXT
_FUN_CONTACTISSUE_RX . . . . . . . .  C ADDR   -----       EXT
_FUN_CONTACTISSUE_RX02 . . . . . . .  C ADDR   -----       EXT
_FUN_CONTACTISSUE_RXBST. . . . . . .  C ADDR   -----       EXT
_FUN_CONTACTISSUE_TX . . . . . . . .  C ADDR   -----       EXT
_FUN_CONTACT_CHANGEBAUD. . . . . . .  C ADDR   -----       EXT
_FUN_CONTACT_CHANNEL . . . . . . . .  C ADDR   -----       EXT
_FUN_CONTACT_CHANNEL0. . . . . . . .  C ADDR   -----       EXT
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    69

_FUN_CONTACT_CHANNEL1. . . . . . . .  C ADDR   -----       EXT
_FUN_CONTACT_INIT. . . . . . . . . .  C ADDR   -----       EXT
_FUN_CONTACT_PPS . . . . . . . . . .  C ADDR   -----       EXT
_FUN_DSRC_NSPECIAL . . . . . . . . .  C ADDR   -----       EXT
_FUN_DSRC_VST. . . . . . . . . . . .  C ADDR   -----       EXT
_FUN_GSM_RTCON . . . . . . . . . . .  C ADDR   -----       EXT
_FUN_HDLC_5830INIT . . . . . . . . .  C ADDR   -----       EXT
_FUN_HDLC_CHANGECHANNEL. . . . . . .  C ADDR   -----       EXT
_FUN_HDLC_FREXIAODUI . . . . . . . .  C ADDR   -----       EXT
_FUN_HDLC_RX . . . . . . . . . . . .  C ADDR   -----       EXT
_FUN_HDLC_TX . . . . . . . . . . . .  C ADDR   -----       EXT
_FUN_HOLD_DIOPOINT . . . . . . . . .  C ADDR   -----       EXT
_FUN_LCD_DISPLAYEXCHINA. . . . . . .  C ADDR   -----       EXT
_FUN_LCD_DISPLAYEXMONEY. . . . . . .  C ADDR   -----       EXT
_FUN_LIB_1MSDELAYC . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_BEEP. . . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_COMPARETIME . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DATATOXDATA . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY . . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY10 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY11 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY119. . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY12 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY127. . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY13 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY14 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY15 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY16 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY17 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY18 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY19 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY20 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY21 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY22 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY23 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY24 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY25 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY26 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY27 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY28 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY29 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY30 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY31 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY32 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY33 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY34 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY35 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY36 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY37 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY38 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY39 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY40 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY41 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY42 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY43 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY44 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY45 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY46 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY47 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY48 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY49 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAY50 . . . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_DELAYSIMPLAY. . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_FLASHTODATA . . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_FLASHTOXDATA. . . . . . . .  C ADDR   -----       EXT
_FUN_LIB_RANDDELAY . . . . . . . . .  C ADDR   -----       EXT
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    70

_FUN_LIB_XDATATODATA . . . . . . . .  C ADDR   -----       EXT
_FUN_MF_CHANNEL. . . . . . . . . . .  C ADDR   -----       EXT
_FUN_MF_RC500AUTH. . . . . . . . . .  C ADDR   -----       EXT
_FUN_MF_RC500DECREMENT . . . . . . .  C ADDR   -----       EXT
_FUN_MF_RC500READ. . . . . . . . . .  C ADDR   -----       EXT
_FUN_MF_RC500RESTORE . . . . . . . .  C ADDR   -----       EXT
_FUN_MF_RC500TRANSFER. . . . . . . .  C ADDR   -----       EXT
_FUN_MF_RC500WRITE . . . . . . . . .  C ADDR   -----       EXT
_FUN_NCONTACT_RC500ANTICOLL. . . . .  C ADDR   -----       EXT
_FUN_NCONTACT_RC500CONFIG. . . . . .  C ADDR   -----       EXT
_FUN_NCONTACT_RC500REQUEST . . . . .  C ADDR   -----       EXT
_FUN_NCONTACT_RC500RST . . . . . . .  C ADDR   -----       EXT
_FUN_NCONTACT_RC500SELECT. . . . . .  C ADDR   -----       EXT
_FUN_NCONTACT_RC500TXANDRX . . . . .  C ADDR   -----       EXT
_FUN_NCONTACT_SPIO . . . . . . . . .  C ADDR   -----       EXT
_FUN_OBUMAIN_BASEINIT. . . . . . . .  C ADDR   -----       EXT
_FUN_OBUMAIN_INITSYS . . . . . . . .  C ADDR   -----       EXT
_FUN_OBUMAIN_SYSUNSLEEP. . . . . . .  C ADDR   -----       EXT
_FUN_PROCARD_CHANNEL . . . . . . . .  C ADDR   -----       EXT
_FUN_PROCARD_RATS. . . . . . . . . .  C ADDR   -----       EXT
_FUN_PROCARD_RXPRO . . . . . . . . .  C ADDR   -----       EXT
_FUN_PROCARD_TXBYTE. . . . . . . . .  C ADDR   -----       EXT
_FUN_PROCARD_TXPRO . . . . . . . . .  C ADDR   -----       EXT
_FUN_SERIAL_INIT . . . . . . . . . .  C ADDR   -----       EXT
_FUN_SERIAL_RXHARD . . . . . . . . .  C ADDR   -----       EXT
_FUN_SERIAL_RXSOFT . . . . . . . . .  C ADDR   -----       EXT
_FUN_SERIAL_RXTXINTERRUPT. . . . . .  C ADDR   -----       EXT
_FUN_SERIAL_TXHARD . . . . . . . . .  C ADDR   -----       EXT
_FUN_SERIAL_TXHARD02 . . . . . . . .  C ADDR   -----       EXT
_FUN_SERIAL_TXSOFT . . . . . . . . .  C ADDR   -----       EXT
_FUN_TESTCONTACT_CHANNEL0. . . . . .  C ADDR   -----       EXT
_FUN_TEST_230KTX . . . . . . . . . .  C ADDR   002FH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_ACTIVE . . . . . . . . . .  C ADDR   0320H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_BEEP . . . . . . . . . . .  C ADDR   0028H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_BF . . . . . . . . . . . .  C ADDR   0035H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_CARD . . . . . . . . . . .  C ADDR   003CH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_CARD02 . . . . . . . . . .  C ADDR   003DH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_CC1101 . . . . . . . . . .  C ADDR   0049H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_CC1101_02. . . . . . . . .  C ADDR   004AH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_CC1101_03. . . . . . . . .  C ADDR   004BH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_CC1101_04. . . . . . . . .  C ADDR   004CH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_CHECKRTCMODE . . . . . . .  C ADDR   0023H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_CONTACT. . . . . . . . . .  C ADDR   003FH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_CURRENT. . . . . . . . . .  C ADDR   0051H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_DISPLAY. . . . . . . . . .  C ADDR   0001H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_DISPLAY02. . . . . . . . .  C ADDR   0021H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_FB . . . . . . . . . . . .  C ADDR   0032H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_GSM. . . . . . . . . . . .  C ADDR   0038H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_GSM02. . . . . . . . . . .  C ADDR   0039H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_GSMRX. . . . . . . . . . .  C ADDR   0043H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_GSMTX. . . . . . . . . . .  C ADDR   0042H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_HDLC . . . . . . . . . . .  C ADDR   003AH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_HDLC02 . . . . . . . . . .  C ADDR   003BH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_HDLCTX . . . . . . . . . .  C ADDR   0037H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_HVHV . . . . . . . . . . .  C ADDR   004FH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_HVHV02 . . . . . . . . . .  C ADDR   0050H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_INITCARD . . . . . . . . .  C ADDR   0030H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_INT. . . . . . . . . . . .  C ADDR   0045H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_ISSUERX. . . . . . . . . .  C ADDR   002EH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_ISSUETX. . . . . . . . . .  C ADDR   002DH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_LCD. . . . . . . . . . . .  C ADDR   003EH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_LCDACT . . . . . . . . . .  C ADDR   0031H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_LOOP . . . . . . . . . . .  C ADDR   0040H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_LOW. . . . . . . . . . . .  C ADDR   0051H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_MASTER . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?TEST?MATER
_FUN_TEST_PCSERIAL . . . . . . . . .  C ADDR   0029H   R   SEG=?PR?TEST?MATER2
A51 MACRO ASSEMBLER  TEST                                                                 02/16/2017 09:49:06 PAGE    71

_FUN_TEST_PCSERIAL2. . . . . . . . .  C ADDR   002CH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_PICTEST. . . . . . . . . .  C ADDR   0052H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_RANDDELAY. . . . . . . . .  C ADDR   0034H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_RED. . . . . . . . . . . .  C ADDR   0022H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_RTCMODE. . . . . . . . . .  C ADDR   0048H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_SERIALTX03 . . . . . . . .  C ADDR   0263H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_TESTSOFTTX . . . . . . . .  C ADDR   002AH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_TESTSOFTTX2. . . . . . . .  C ADDR   002BH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_TXPRO02. . . . . . . . . .  C ADDR   0036H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_TZ . . . . . . . . . . . .  C ADDR   0033H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_UARTDEBUG. . . . . . . . .  C ADDR   004DH   R   SEG=?PR?TEST?MATER2
_FUN_TEST_UARTDISPLAY. . . . . . . .  C ADDR   0000H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_WAVEET6601 . . . . . . . .  C ADDR   0040H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_WAVEET6601RX . . . . . . .  C ADDR   0041H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_WAVEET6601TX . . . . . . .  C ADDR   0047H   R   SEG=?PR?TEST?MATER2
_FUN_TEST_WAVEET6601ZB . . . . . . .  C ADDR   0046H   R   SEG=?PR?TEST?MATER2
_GETNEWCRC_XR. . . . . . . . . . . .  C ADDR   -----       EXT
_POWER_UP. . . . . . . . . . . . . .  C ADDR   -----       EXT
_RDFLASH . . . . . . . . . . . . . .  C ADDR   -----       EXT
_RDFLASHXR . . . . . . . . . . . . .  C ADDR   -----       EXT
_TX_PN9. . . . . . . . . . . . . . .  C ADDR   036AH   R   SEG=?PR?TEST?MATER2
_TX_PN9_01 . . . . . . . . . . . . .  C ADDR   035AH   R   SEG=?PR?TEST?MATER2
_TX_PN9_DATA . . . . . . . . . . . .  C ADDR   037AH   R   SEG=?PR?TEST?MATER2
_TX_PN9_DATA1. . . . . . . . . . . .  C ADDR   0384H   R   SEG=?PR?TEST?MATER2
_TX_PN9_DATA2. . . . . . . . . . . .  C ADDR   0397H   R   SEG=?PR?TEST?MATER2
_TX_PN9_DATA3. . . . . . . . . . . .  C ADDR   03B2H   R   SEG=?PR?TEST?MATER2
_TX_PN9_DATA4. . . . . . . . . . . .  C ADDR   036AH   R   SEG=?PR?TEST?MATER2
_TX_PN9_DATA_B . . . . . . . . . . .  C ADDR   037CH   R   SEG=?PR?TEST?MATER2
_TX_PN9_ZT4. . . . . . . . . . . . .  C ADDR   0372H   R   SEG=?PR?TEST?MATER2
_TX_PN9_ZT4_B. . . . . . . . . . . .  C ADDR   0374H   R   SEG=?PR?TEST?MATER2
_WRFLASH . . . . . . . . . . . . . .  C ADDR   -----       EXT
_WRFLASHXR . . . . . . . . . . . . .  C ADDR   -----       EXT
_WRITE_18_H. . . . . . . . . . . . .  C ADDR   -----       EXT
_WRITE_18_L. . . . . . . . . . . . .  C ADDR   -----       EXT


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
