
*** Running vivado
    with args -log hls_ocr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hls_ocr_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source hls_ocr_0.tcl -notrace
Command: synth_design -top hls_ocr_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 450.414 ; gain = 102.922
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_0' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/synth/hls_ocr_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'hls_ocr' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr.v:12]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Block_proc.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (1#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/AXIvideo2Mat.v:103]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (2#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'hls_otsu' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:10]
	Parameter ap_ST_fsm_state1 bound to: 56'b00000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 56'b00000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 56'b00000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 56'b00000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state8 bound to: 56'b00000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state9 bound to: 56'b00000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state10 bound to: 56'b00000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state11 bound to: 56'b00000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state12 bound to: 56'b00000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state13 bound to: 56'b00000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state14 bound to: 56'b00000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state15 bound to: 56'b00000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state16 bound to: 56'b00000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state17 bound to: 56'b00000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 56'b00000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state19 bound to: 56'b00000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 56'b00000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 56'b00000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 56'b00000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 56'b00000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 56'b00000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 56'b00000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 56'b00000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 56'b00000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 56'b00000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 56'b00000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 56'b00000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 56'b00000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 56'b00000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 56'b00000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 56'b00000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 56'b00000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 56'b00000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 56'b00000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 56'b00000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 56'b00000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 56'b00000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 56'b00000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 56'b00000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 56'b00000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 56'b00000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 56'b00000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 56'b00000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 56'b00000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 56'b00000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 56'b00000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 56'b00000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 56'b00000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 56'b00000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 56'b00000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 56'b00000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 56'b00001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 56'b00010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 56'b00100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 56'b01000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 56'b10000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:127]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:333]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'hls_otsu_front_pibkb' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_front_pibkb.v:46]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_otsu_front_pibkb_ram' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_front_pibkb.v:9]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_front_pibkb.v:22]
INFO: [Synth 8-6155] done synthesizing module 'hls_otsu_front_pibkb_ram' (3#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_front_pibkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_otsu_front_pibkb' (4#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_front_pibkb.v:46]
INFO: [Synth 8-6157] synthesizing module 'hls_otsu_front_grcud' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_front_grcud.v:46]
	Parameter DataWidth bound to: 28 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_otsu_front_grcud_ram' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_front_grcud.v:9]
	Parameter DWIDTH bound to: 28 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_front_grcud.v:22]
INFO: [Synth 8-6155] done synthesizing module 'hls_otsu_front_grcud_ram' (5#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_front_grcud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_otsu_front_grcud' (6#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_front_grcud.v:46]
INFO: [Synth 8-6157] synthesizing module 'hls_otsu_hist_out_V' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_hist_out_V.v:62]
	Parameter DataWidth bound to: 19 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_otsu_hist_out_V_ram' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_hist_out_V.v:9]
	Parameter DWIDTH bound to: 19 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_hist_out_V.v:26]
INFO: [Synth 8-6155] done synthesizing module 'hls_otsu_hist_out_V_ram' (7#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_hist_out_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_otsu_hist_out_V' (8#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu_hist_out_V.v:62]
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_udiv_34nsdEe' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_34nsdEe.v:158]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 38 - type: integer 
	Parameter din0_WIDTH bound to: 34 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_udiv_34nsdEe_div' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_34nsdEe.v:85]
	Parameter in0_WIDTH bound to: 34 - type: integer 
	Parameter in1_WIDTH bound to: 20 - type: integer 
	Parameter out_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_udiv_34nsdEe_div_u' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_34nsdEe.v:10]
	Parameter in0_WIDTH bound to: 34 - type: integer 
	Parameter in1_WIDTH bound to: 20 - type: integer 
	Parameter out_WIDTH bound to: 34 - type: integer 
	Parameter cal_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_udiv_34nsdEe_div_u' (9#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_34nsdEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_udiv_34nsdEe_div' (10#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_34nsdEe.v:85]
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_udiv_34nsdEe' (11#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_34nsdEe.v:158]
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_udiv_26nseOg' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_26nseOg.v:158]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 30 - type: integer 
	Parameter din0_WIDTH bound to: 26 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_udiv_26nseOg_div' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_26nseOg.v:85]
	Parameter in0_WIDTH bound to: 26 - type: integer 
	Parameter in1_WIDTH bound to: 20 - type: integer 
	Parameter out_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_udiv_26nseOg_div_u' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_26nseOg.v:10]
	Parameter in0_WIDTH bound to: 26 - type: integer 
	Parameter in1_WIDTH bound to: 20 - type: integer 
	Parameter out_WIDTH bound to: 26 - type: integer 
	Parameter cal_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_udiv_26nseOg_div_u' (12#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_26nseOg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_udiv_26nseOg_div' (13#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_26nseOg.v:85]
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_udiv_26nseOg' (14#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_26nseOg.v:158]
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_mul_52s_5fYi' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mul_52s_5fYi.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 52 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_mul_52s_5fYi_MulnS_0' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mul_52s_5fYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_mul_52s_5fYi_MulnS_0' (15#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mul_52s_5fYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_mul_52s_5fYi' (16#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mul_52s_5fYi.v:29]
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_mul_mul_1g8j' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mul_mul_1g8j.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_mul_mul_1g8j_DSP48_0' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mul_mul_1g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_mul_mul_1g8j_DSP48_0' (17#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mul_mul_1g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_mul_mul_1g8j' (18#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mul_mul_1g8j.v:14]
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_mac_muladhbi' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mac_muladhbi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_mac_muladhbi_DSP48_1' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mac_muladhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_mac_muladhbi_DSP48_1' (19#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mac_muladhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_mac_muladhbi' (20#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mac_muladhbi.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1410]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1622]
INFO: [Synth 8-6155] done synthesizing module 'hls_otsu' (21#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:10]
INFO: [Synth 8-6157] synthesizing module 'Erode' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:60]
INFO: [Synth 8-6157] synthesizing module 'Erode_k_buf_0_val_3' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode_k_buf_0_val_3.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Erode_k_buf_0_val_3_ram' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode_k_buf_0_val_3.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode_k_buf_0_val_3.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Erode_k_buf_0_val_3_ram' (22#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode_k_buf_0_val_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Erode_k_buf_0_val_3' (23#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode_k_buf_0_val_3.v:54]
INFO: [Synth 8-6157] synthesizing module 'hls_ocr_mux_32_8_ibs' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mux_32_8_ibs.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_mux_32_8_ibs' (24#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mux_32_8_ibs.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:843]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:881]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:883]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:889]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:891]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:899]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:945]
INFO: [Synth 8-6155] done synthesizing module 'Erode' (25#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dilate' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:60]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:843]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:881]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:883]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:889]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:891]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:899]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:945]
INFO: [Synth 8-6155] done synthesizing module 'Dilate' (26#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:10]
INFO: [Synth 8-6157] synthesizing module 'threshold_filter' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/threshold_filter.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/threshold_filter.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/threshold_filter.v:343]
INFO: [Synth 8-6155] done synthesizing module 'threshold_filter' (27#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/threshold_filter.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Mat2AXIvideo.v:63]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Mat2AXIvideo.v:239]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Mat2AXIvideo.v:265]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Mat2AXIvideo.v:291]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Mat2AXIvideo.v:353]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (28#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d2_A' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/fifo_w10_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d2_A_shiftReg' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/fifo_w10_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d2_A_shiftReg' (29#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/fifo_w10_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d2_A' (30#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/fifo_w10_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/fifo_w11_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A_shiftReg' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/fifo_w11_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A_shiftReg' (31#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/fifo_w11_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A' (32#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/fifo_w11_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (33#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (34#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_hls_otsmb6' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_hls_otsmb6.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_hls_otsmb6_shiftReg' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_hls_otsmb6.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_hls_otsmb6_shiftReg' (35#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_hls_otsmb6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_hls_otsmb6' (36#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_hls_otsmb6.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Erode_U0' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_Erode_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Erode_U0_shiftReg' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_Erode_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Erode_U0_shiftReg' (37#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_Erode_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Erode_U0' (38#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_Erode_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Dilate_U0' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_Dilate_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Dilate_U0_shiftReg' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_Dilate_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Dilate_U0_shiftReg' (39#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_Dilate_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Dilate_U0' (40#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_Dilate_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_threshoncg' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_threshoncg.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_threshoncg_shiftReg' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_threshoncg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_threshoncg_shiftReg' (41#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_threshoncg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_threshoncg' (42#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_threshoncg.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIocq' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_Mat2AXIocq.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIocq_shiftReg' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_Mat2AXIocq.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIocq_shiftReg' (43#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_Mat2AXIocq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIocq' (44#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/start_for_Mat2AXIocq.v:45]
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr' (45#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr.v:12]
INFO: [Synth 8-6155] done synthesizing module 'hls_ocr_0' (46#1) [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/synth/hls_ocr_0.v:57]
WARNING: [Synth 8-3331] design Erode_k_buf_0_val_3 has unconnected port reset
WARNING: [Synth 8-3331] design hls_ocr_mul_52s_5fYi has unconnected port reset
WARNING: [Synth 8-3331] design hls_otsu_hist_out_V has unconnected port reset
WARNING: [Synth 8-3331] design hls_otsu_front_grcud has unconnected port reset
WARNING: [Synth 8-3331] design hls_otsu_front_pibkb has unconnected port reset
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port video_in_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port video_in_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port video_in_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port video_in_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 523.211 ; gain = 175.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 523.211 ; gain = 175.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 523.211 ; gain = 175.719
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/constraints/hls_ocr_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/constraints/hls_ocr_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.runs/hls_ocr_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.runs/hls_ocr_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.071 . Memory (MB): peak = 893.973 ; gain = 2.094
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 893.973 ; gain = 546.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 893.973 ; gain = 546.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.runs/hls_ocr_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 893.973 ; gain = 546.480
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_i_reg_1463_reg' and it is trimmed from '9' to '8' bits. [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:862]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_468_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_i_fu_946_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_i_fu_986_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_37_i_fu_732_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_34_i_fu_722_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_51_2_i_fu_708_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_15_i_fu_1008_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cond_i_fu_958_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_21_i_fu_1089_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1632]
WARNING: [Synth 8-6014] Unused sequential element tmp5_reg_1592_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:489]
WARNING: [Synth 8-6014] Unused sequential element w1_V_reg_1577_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:836]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1632]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1632]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1632]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:489]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_468_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_i_fu_946_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_i_fu_986_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_37_i_fu_732_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_34_i_fu_722_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_51_2_i_fu_708_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_15_i_fu_1008_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cond_i_fu_958_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_21_i_fu_1089_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_cast_fu_652_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_i_cast_fu_600_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_854_reg[9:0]' into 'k_buf_0_val_3_addr_reg_848_reg[9:0]' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:245]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_860_reg[9:0]' into 'k_buf_0_val_3_addr_reg_848_reg[9:0]' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:261]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_854_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:245]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_860_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Erode.v:261]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond389_i_i_fu_252_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond388_i_i_fu_330_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_114_2_fu_298_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_854_reg[9:0]' into 'k_buf_0_val_3_addr_reg_848_reg[9:0]' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:245]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_860_reg[9:0]' into 'k_buf_0_val_3_addr_reg_848_reg[9:0]' [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:261]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_854_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:245]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_860_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/Dilate.v:261]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond389_i_i_fu_252_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond388_i_i_fu_330_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_217_2_fu_298_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_86_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond6_fu_165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_177_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_189_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 893.973 ; gain = 546.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     52 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 17    
+---XORs : 
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               56 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 15    
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 5     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 7     
	               20 Bit    Registers := 10    
	               19 Bit    Registers := 7     
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 71    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 158   
+---Multipliers : 
	                52x52  Multipliers := 1     
	                35x35  Multipliers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
	               5K Bit         RAMs := 7     
	               4K Bit         RAMs := 1     
+---Muxes : 
	  57 Input     56 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 11    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 81    
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 154   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
Module hls_otsu_front_pibkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module hls_otsu_front_grcud_ram 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module hls_otsu_hist_out_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module hls_ocr_udiv_34nsdEe_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     35 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module hls_ocr_udiv_34nsdEe_div 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module hls_ocr_udiv_26nseOg_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 3     
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
Module hls_ocr_udiv_26nseOg_div 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module hls_ocr_mul_52s_5fYi_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
+---Multipliers : 
	                52x52  Multipliers := 1     
Module hls_otsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     52 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               56 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               28 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Multipliers : 
	                35x35  Multipliers := 1     
+---Muxes : 
	  57 Input     56 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 11    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module Erode_k_buf_0_val_3_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module hls_ocr_mux_32_8_ibs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Erode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module Dilate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module threshold_filter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 17    
Module fifo_w10_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w11_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_hls_otsmb6_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_hls_otsmb6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Erode_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Erode_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Dilate_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Dilate_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_threshoncg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_threshoncg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIocq_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIocq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element hls_ocr_udiv_34nsdEe_div_U/remd_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_34nsdEe.v:149]
WARNING: [Synth 8-3936] Found unconnected internal register 'hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/remd_tmp_reg' and it is trimmed from '34' to '33' bits. [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_34nsdEe.v:42]
WARNING: [Synth 8-6014] Unused sequential element hls_ocr_udiv_26nseOg_div_U/remd_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_26nseOg.v:149]
WARNING: [Synth 8-3936] Found unconnected internal register 'hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/remd_tmp_reg' and it is trimmed from '26' to '25' bits. [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_udiv_26nseOg.v:42]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1632]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:489]
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_468_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_i_fu_986_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_i_fu_1008_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_i_fu_1089_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mul_52s_5fYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1638]
WARNING: [Synth 8-6014] Unused sequential element hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mul_52s_5fYi.v:23]
WARNING: [Synth 8-6014] Unused sequential element tmp9_reg_1587_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:488]
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_1582_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:835]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element hist_out_V_load_reg_1486_reg was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:781]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1632]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:489]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1638]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1638]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1638]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:488]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1632]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1632]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:489]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:489]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1632]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:1632]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:489]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_otsu.v:489]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mac_muladhbi.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hdl/verilog/hls_ocr_mac_muladhbi.v:26]
DSP Report: Generating DSP hls_ocr_mul_mul_1g8j_U19/hls_ocr_mul_mul_1g8j_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator hls_ocr_mul_mul_1g8j_U19/hls_ocr_mul_mul_1g8j_DSP48_0_U/in00 is absorbed into DSP hls_ocr_mul_mul_1g8j_U19/hls_ocr_mul_mul_1g8j_DSP48_0_U/in00.
DSP Report: Generating DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg.
DSP Report: operator hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/tmp_product is absorbed into DSP hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP tmp9_fu_1181_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp9_fu_1181_p2.
DSP Report: register A is absorbed into DSP tmp9_fu_1181_p2.
DSP Report: operator tmp9_fu_1181_p2 is absorbed into DSP tmp9_fu_1181_p2.
DSP Report: operator tmp9_fu_1181_p2 is absorbed into DSP tmp9_fu_1181_p2.
DSP Report: Generating DSP tmp9_reg_1587_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp9_reg_1587_reg.
DSP Report: register A is absorbed into DSP tmp9_reg_1587_reg.
DSP Report: register tmp9_reg_1587_reg is absorbed into DSP tmp9_reg_1587_reg.
DSP Report: operator tmp9_fu_1181_p2 is absorbed into DSP tmp9_reg_1587_reg.
DSP Report: operator tmp9_fu_1181_p2 is absorbed into DSP tmp9_reg_1587_reg.
DSP Report: Generating DSP tmp9_fu_1181_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp9_fu_1181_p2.
DSP Report: register A is absorbed into DSP tmp9_fu_1181_p2.
DSP Report: operator tmp9_fu_1181_p2 is absorbed into DSP tmp9_fu_1181_p2.
DSP Report: operator tmp9_fu_1181_p2 is absorbed into DSP tmp9_fu_1181_p2.
DSP Report: Generating DSP tmp9_reg_1587_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp9_reg_1587_reg.
DSP Report: register A is absorbed into DSP tmp9_reg_1587_reg.
DSP Report: register tmp9_reg_1587_reg is absorbed into DSP tmp9_reg_1587_reg.
DSP Report: operator tmp9_fu_1181_p2 is absorbed into DSP tmp9_reg_1587_reg.
DSP Report: operator tmp9_fu_1181_p2 is absorbed into DSP tmp9_reg_1587_reg.
DSP Report: Generating DSP tmp5_fu_1187_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp5_fu_1187_p2.
DSP Report: register A is absorbed into DSP tmp5_fu_1187_p2.
DSP Report: operator tmp5_fu_1187_p2 is absorbed into DSP tmp5_fu_1187_p2.
DSP Report: operator tmp5_fu_1187_p2 is absorbed into DSP tmp5_fu_1187_p2.
DSP Report: Generating DSP tmp5_reg_1592_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp5_reg_1592_reg.
DSP Report: register A is absorbed into DSP tmp5_reg_1592_reg.
DSP Report: register tmp5_reg_1592_reg is absorbed into DSP tmp5_reg_1592_reg.
DSP Report: operator tmp5_fu_1187_p2 is absorbed into DSP tmp5_reg_1592_reg.
DSP Report: operator tmp5_fu_1187_p2 is absorbed into DSP tmp5_reg_1592_reg.
DSP Report: Generating DSP tmp5_fu_1187_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp5_fu_1187_p2.
DSP Report: register A is absorbed into DSP tmp5_fu_1187_p2.
DSP Report: operator tmp5_fu_1187_p2 is absorbed into DSP tmp5_fu_1187_p2.
DSP Report: operator tmp5_fu_1187_p2 is absorbed into DSP tmp5_fu_1187_p2.
DSP Report: Generating DSP tmp5_reg_1592_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp5_reg_1592_reg.
DSP Report: register A is absorbed into DSP tmp5_reg_1592_reg.
DSP Report: register tmp5_reg_1592_reg is absorbed into DSP tmp5_reg_1592_reg.
DSP Report: operator tmp5_fu_1187_p2 is absorbed into DSP tmp5_reg_1592_reg.
DSP Report: operator tmp5_fu_1187_p2 is absorbed into DSP tmp5_reg_1592_reg.
DSP Report: Generating DSP hls_ocr_mac_muladhbi_U20/hls_ocr_mac_muladhbi_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP hls_ocr_mac_muladhbi_U20/hls_ocr_mac_muladhbi_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP hls_ocr_mac_muladhbi_U20/hls_ocr_mac_muladhbi_DSP48_1_U/p.
DSP Report: operator hls_ocr_mac_muladhbi_U20/hls_ocr_mac_muladhbi_DSP48_1_U/p is absorbed into DSP hls_ocr_mac_muladhbi_U20/hls_ocr_mac_muladhbi_DSP48_1_U/p.
DSP Report: operator hls_ocr_mac_muladhbi_U20/hls_ocr_mac_muladhbi_DSP48_1_U/m is absorbed into DSP hls_ocr_mac_muladhbi_U20/hls_ocr_mac_muladhbi_DSP48_1_U/p.
INFO: [Synth 8-5546] ROM "exitcond388_i_i_fu_330_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond389_i_i_fu_252_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_114_2_fu_298_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond388_i_i_fu_330_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond389_i_i_fu_252_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_217_2_fu_298_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_86_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_177_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_189_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port video_in_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port video_in_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port video_in_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port video_in_TDEST[0]
INFO: [Synth 8-3971] The signal hist_out_V_U/hls_otsu_hist_out_V_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/i_4_19' (FDE) to 'inst/hls_otsu_U0/i_2_reg_1458_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/i_4_18' (FDE) to 'inst/hls_otsu_U0/i_2_reg_1458_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/i_4_17' (FDE) to 'inst/hls_otsu_U0/i_2_reg_1458_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/i_4_15' (FDE) to 'inst/hls_otsu_U0/i_2_reg_1458_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/i_4_14' (FDE) to 'inst/hls_otsu_U0/i_2_reg_1458_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/i_4_12' (FDE) to 'inst/hls_otsu_U0/i_2_reg_1458_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/i_4_11' (FDE) to 'inst/hls_otsu_U0/i_2_reg_1458_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/i_4_9' (FDE) to 'inst/hls_otsu_U0/i_2_reg_1458_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/i_4_7' (FDE) to 'inst/hls_otsu_U0/i_2_reg_1458_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/i_4_6)
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[0]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[25]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[1]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[2]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[3]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[4]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[5]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[6]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[7]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[8]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[9]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[10]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[11]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[12]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[13]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[14]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[15]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[16]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[17]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/divisor0_reg[18]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[0]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[1]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[2]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[3]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[4]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/start0_reg' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/start0_reg'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[0]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[1]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[2]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[3]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[4]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[5]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[6]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[7]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[8]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[9]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[10]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[11]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[12]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[13]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[14]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[15]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[0]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[1]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[2]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[3]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[4]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/r_stage_reg[0]' (FDRE) to 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/r_stage_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[16]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[17]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[18]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[19]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[20]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[21]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[22]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[23]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/dividend0_reg[24]' (FDE) to 'inst/hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/divisor0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Erode_U0/k_buf_0_val_3_addr_reg_848_reg[0]' (FDE) to 'inst/Erode_U0/tmp_15_reg_836_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Erode_U0/k_buf_0_val_3_addr_reg_848_reg[1]' (FDE) to 'inst/Erode_U0/tmp_15_reg_836_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Dilate_U0/k_buf_0_val_3_addr_reg_848_reg[0]' (FDE) to 'inst/Dilate_U0/tmp_32_reg_836_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Dilate_U0/k_buf_0_val_3_addr_reg_848_reg[1]' (FDE) to 'inst/Dilate_U0/tmp_32_reg_836_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[10]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[11]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[12]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[13]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[14]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[15]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[16]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[17]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[18]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[19]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[20]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[21]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[22]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[23]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[24]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[25]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[26]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[27]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[28]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[29]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[30]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_414_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/threshold_filter_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Dilate_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Erode_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[9]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[10]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[11]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[12]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[13]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[14]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[15]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[16]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[17]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_409_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2AXIvideo_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5] )
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[5]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[4]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[3]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[2]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[1]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[0]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/dividend0_reg[5]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/done_reg) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[5]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[4]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[3]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[2]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[1]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/dividend0_reg[0]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/done_reg) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[5]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[4]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[3]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[2]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[1]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/dividend0_reg[0]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/done_reg) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[47]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[46]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[45]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[44]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[43]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[42]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[41]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[40]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[39]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[38]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[37]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[36]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[35]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[34]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[33]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[32]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[31]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[30]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[29]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[28]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[27]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[26]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[25]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[24]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[23]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[22]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[21]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[20]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[19]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[18]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[17]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[16]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[15]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[14]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[13]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[12]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[11]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[10]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[9]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[8]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[7]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[6]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[5]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[4]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[3]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[2]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[1]) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[47]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[46]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[45]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[44]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[43]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[42]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[41]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[40]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[39]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[38]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[37]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[36]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[35]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[34]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[33]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[32]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[31]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[30]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[29]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[28]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[27]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[26]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[25]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[24]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[23]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[22]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[21]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[20]__0) is unused and will be removed from module hls_otsu.
WARNING: [Synth 8-3332] Sequential element (hls_ocr_mul_52s_5fYi_U18/hls_ocr_mul_52s_5fYi_MulnS_0_U/p_reg[19]__0) is unused and will be removed from module hls_otsu.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/srcImg_cols_V_c_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/srcImg_cols_V_c_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/srcImg_rows_V_c_U/\U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/srcImg_rows_V_c_U/\U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/srcImg_cols_V_c_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/srcImg_cols_V_c_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/srcImg_rows_V_c_U/\U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/srcImg_rows_V_c_U/\U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/srcImg_rows_V_c12_U/\U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/srcImg_rows_V_c12_U/\U_fifo_w10_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/srcImg_cols_V_c13_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/srcImg_cols_V_c13_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AXIvideo2Mat_U0/\rows_V_reg_409_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2Mat_U0/\rows_V_reg_409_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/srcImg_rows_V_c12_U/\U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/srcImg_rows_V_c12_U/\U_fifo_w10_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/srcImg_cols_V_c13_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/srcImg_cols_V_c13_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/hls_otsu_U0/\srcImg_cols_V_read_reg_1249_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\srcImg_cols_V_read_reg_1249_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/hls_otsu_U0/\extLd_cast_i_reg_1336_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hls_otsu_U0/\extLd_cast_i_reg_1336_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 893.973 ; gain = 546.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|hls_otsu_front_pibkb_ram: | ram_reg    | 256 x 20(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|hls_otsu_front_grcud_ram: | ram_reg    | 256 x 28(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|hls_otsu_hist_out_V_ram:  | ram_reg    | 256 x 19(WRITE_FIRST)  | W | R | 256 x 19(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|Erode_k_buf_0_val_3_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Erode_k_buf_0_val_3_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Erode_k_buf_0_val_3_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Erode_k_buf_0_val_3_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Erode_k_buf_0_val_3_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Erode_k_buf_0_val_3_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_ocr_mul_mul_1g8j_DSP48_0 | A*B              | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_otsu                     | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_otsu                     | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_otsu                     | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_otsu                     | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_otsu                     | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_otsu                     | (PCIN+A*B)'      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_otsu                     | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_otsu                     | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_otsu                     | (PCIN+A*B)'      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_otsu                     | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_otsu                     | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hls_otsu                     | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_otsu                     | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hls_otsu                     | A2*B2            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_otsu                     | (PCIN>>17)+A2*B2 | 10     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hls_otsu                     | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_otsu                     | (PCIN>>17)+A2*B2 | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|hls_otsu                     | C+A2*B2          | 20     | 10     | 28     | -      | 28     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
+-----------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/hls_otsu_U0/i_4_0/front_pixs_V_U/hls_otsu_front_pibkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hls_otsu_U0/i_4_0/front_pixs_V_U/hls_otsu_front_pibkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hls_otsu_U0/i_4_1/front_grays_V_U/hls_otsu_front_grcud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hls_otsu_U0/i_4_1/front_grays_V_U/hls_otsu_front_grcud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hls_otsu_U0/i_4_2/hist_out_V_U/hls_otsu_hist_out_V_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Erode_U0/i_4_0/k_buf_0_val_3_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Erode_U0/i_4_1/k_buf_0_val_4_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Erode_U0/i_4_2/k_buf_0_val_5_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Dilate_U0/i_4_0/k_buf_0_val_3_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Dilate_U0/i_4_1/k_buf_0_val_4_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Dilate_U0/i_4_2/k_buf_0_val_5_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 947.391 ; gain = 599.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 958.250 ; gain = 610.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|hls_otsu_front_pibkb_ram: | ram_reg    | 256 x 20(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|hls_otsu_front_grcud_ram: | ram_reg    | 256 x 28(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|hls_otsu_hist_out_V_ram:  | ram_reg    | 256 x 19(WRITE_FIRST)  | W | R | 256 x 19(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
|Erode_k_buf_0_val_3_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Erode_k_buf_0_val_3_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Erode_k_buf_0_val_3_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Erode_k_buf_0_val_3_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Erode_k_buf_0_val_3_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Erode_k_buf_0_val_3_ram:  | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/hls_otsu_U0/front_pixs_V_U/hls_otsu_front_pibkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hls_otsu_U0/front_pixs_V_U/hls_otsu_front_pibkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hls_otsu_U0/front_grays_V_U/hls_otsu_front_grcud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hls_otsu_U0/front_grays_V_U/hls_otsu_front_grcud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hls_otsu_U0/hist_out_V_U/hls_otsu_hist_out_V_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Erode_U0/k_buf_0_val_3_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Erode_U0/k_buf_0_val_4_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Erode_U0/k_buf_0_val_5_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Dilate_U0/k_buf_0_val_3_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Dilate_U0/k_buf_0_val_4_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Dilate_U0/k_buf_0_val_5_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 999.211 ; gain = 651.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 999.211 ; gain = 651.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 999.211 ; gain = 651.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 999.211 ; gain = 651.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 999.211 ; gain = 651.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 999.211 ; gain = 651.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 999.211 ; gain = 651.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hls_ocr     | hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/r_stage_reg[34] | 34     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|hls_ocr     | hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/r_stage_reg[34] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|hls_ocr     | hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/r_stage_reg[26] | 26     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+------------+--------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   164|
|2     |DSP48E1    |     6|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_2  |     5|
|5     |DSP48E1_3  |     4|
|6     |LUT1       |    69|
|7     |LUT2       |   428|
|8     |LUT3       |   432|
|9     |LUT4       |   350|
|10    |LUT5       |   329|
|11    |LUT6       |   362|
|12    |RAMB18E1   |     2|
|13    |RAMB18E1_1 |     6|
|14    |RAMB36E1   |     1|
|15    |SRL16E     |     1|
|16    |SRLC32E    |     2|
|17    |FDRE       |  1990|
|18    |FDSE       |    53|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------+------+
|      |Instance                               |Module                       |Cells |
+------+---------------------------------------+-----------------------------+------+
|1     |top                                    |                             |  4207|
|2     |  inst                                 |hls_ocr                      |  4207|
|3     |    dstImg_data_stream_0_U             |fifo_w8_d2_A_0               |    12|
|4     |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_11     |     4|
|5     |    AXIvideo2Mat_U0                    |AXIvideo2Mat                 |   332|
|6     |    Dilate_U0                          |Dilate                       |   485|
|7     |      k_buf_0_val_3_U                  |Erode_k_buf_0_val_3_17       |    16|
|8     |        Erode_k_buf_0_val_3_ram_U      |Erode_k_buf_0_val_3_ram_22   |    16|
|9     |      k_buf_0_val_4_U                  |Erode_k_buf_0_val_3_18       |    24|
|10    |        Erode_k_buf_0_val_3_ram_U      |Erode_k_buf_0_val_3_ram_21   |    24|
|11    |      k_buf_0_val_5_U                  |Erode_k_buf_0_val_3_19       |    35|
|12    |        Erode_k_buf_0_val_3_ram_U      |Erode_k_buf_0_val_3_ram_20   |    35|
|13    |    Erode_U0                           |Erode                        |   495|
|14    |      k_buf_0_val_3_U                  |Erode_k_buf_0_val_3          |    22|
|15    |        Erode_k_buf_0_val_3_ram_U      |Erode_k_buf_0_val_3_ram_16   |    22|
|16    |      k_buf_0_val_4_U                  |Erode_k_buf_0_val_3_13       |    29|
|17    |        Erode_k_buf_0_val_3_ram_U      |Erode_k_buf_0_val_3_ram_15   |    29|
|18    |      k_buf_0_val_5_U                  |Erode_k_buf_0_val_3_14       |    32|
|19    |        Erode_k_buf_0_val_3_ram_U      |Erode_k_buf_0_val_3_ram      |    32|
|20    |    Mat2AXIvideo_U0                    |Mat2AXIvideo                 |   142|
|21    |    dilateImg_data_strea_U             |fifo_w8_d2_A                 |    22|
|22    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_12     |    15|
|23    |    erodeImg_data_stream_U             |fifo_w8_d2_A_1               |    49|
|24    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_10     |    40|
|25    |    hls_otsu_U0                        |hls_otsu                     |  2463|
|26    |      front_grays_V_U                  |hls_otsu_front_grcud         |    46|
|27    |        hls_otsu_front_grcud_ram_U     |hls_otsu_front_grcud_ram     |    46|
|28    |      front_pixs_V_U                   |hls_otsu_front_pibkb         |    73|
|29    |        hls_otsu_front_pibkb_ram_U     |hls_otsu_front_pibkb_ram     |    73|
|30    |      hist_out_V_U                     |hls_otsu_hist_out_V          |   120|
|31    |        hls_otsu_hist_out_V_ram_U      |hls_otsu_hist_out_V_ram      |   120|
|32    |      hls_ocr_mac_muladhbi_U20         |hls_ocr_mac_muladhbi         |    31|
|33    |        hls_ocr_mac_muladhbi_DSP48_1_U |hls_ocr_mac_muladhbi_DSP48_1 |    31|
|34    |      hls_ocr_mul_52s_5fYi_U18         |hls_ocr_mul_52s_5fYi         |    31|
|35    |        hls_ocr_mul_52s_5fYi_MulnS_0_U |hls_ocr_mul_52s_5fYi_MulnS_0 |    31|
|36    |      hls_ocr_mul_mul_1g8j_U19         |hls_ocr_mul_mul_1g8j         |    22|
|37    |        hls_ocr_mul_mul_1g8j_DSP48_0_U |hls_ocr_mul_mul_1g8j_DSP48_0 |    22|
|38    |      hls_ocr_udiv_26nseOg_U16         |hls_ocr_udiv_26nseOg         |   260|
|39    |        hls_ocr_udiv_26nseOg_div_U     |hls_ocr_udiv_26nseOg_div     |   260|
|40    |          hls_ocr_udiv_26nseOg_div_u_0 |hls_ocr_udiv_26nseOg_div_u   |   194|
|41    |      hls_ocr_udiv_34nsdEe_U15         |hls_ocr_udiv_34nsdEe         |   366|
|42    |        hls_ocr_udiv_34nsdEe_div_U     |hls_ocr_udiv_34nsdEe_div_8   |   366|
|43    |          hls_ocr_udiv_34nsdEe_div_u_0 |hls_ocr_udiv_34nsdEe_div_u_9 |   283|
|44    |      hls_ocr_udiv_34nsdEe_U17         |hls_ocr_udiv_34nsdEe_7       |   340|
|45    |        hls_ocr_udiv_34nsdEe_div_U     |hls_ocr_udiv_34nsdEe_div     |   340|
|46    |          hls_ocr_udiv_34nsdEe_div_u_0 |hls_ocr_udiv_34nsdEe_div_u   |   234|
|47    |    otusImg_data_stream_s_U            |fifo_w8_d2_A_2               |    13|
|48    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_6      |     4|
|49    |    srcImg_cols_V_c13_U                |fifo_w11_d2_A                |    10|
|50    |    srcImg_cols_V_c_U                  |fifo_w11_d2_A_3              |    10|
|51    |    srcImg_data_stream_0_U             |fifo_w8_d2_A_4               |    32|
|52    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg        |    24|
|53    |    srcImg_rows_V_c12_U                |fifo_w10_d2_A                |    10|
|54    |    srcImg_rows_V_c_U                  |fifo_w10_d2_A_5              |    10|
|55    |    start_for_Dilate_U0_U              |start_for_Dilate_U0          |    10|
|56    |    start_for_Erode_U0_U               |start_for_Erode_U0           |    10|
|57    |    start_for_Mat2AXIocq_U             |start_for_Mat2AXIocq         |    11|
|58    |    start_for_hls_otsmb6_U             |start_for_hls_otsmb6         |    14|
|59    |    start_for_threshoncg_U             |start_for_threshoncg         |    10|
|60    |    threshold_filter_U0                |threshold_filter             |    67|
+------+---------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 999.211 ; gain = 651.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 330 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 999.211 ; gain = 280.957
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 999.211 ; gain = 651.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
373 Infos, 220 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 999.211 ; gain = 663.191
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.runs/hls_ocr_0_synth_1/hls_ocr_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hls_ocr_0.xci
INFO: [Coretcl 2-1174] Renamed 59 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.runs/hls_ocr_0_synth_1/hls_ocr_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hls_ocr_0_utilization_synth.rpt -pb hls_ocr_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 999.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 25 13:40:39 2018...
