vendor_name = ModelSim
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/CLK_DIV.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_tx.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_top.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_rx.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/KEYBOARD.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/midi_serial.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/filestuff.cmp
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.cmp
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/filestuff.qip
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.qip
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/signExtImm.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/register_file.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/PCReg.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_register_file.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_alu.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/filestuff.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Counter.vhd
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Waveform3.vwf
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Waveform4.vwf
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/PCReg.mif
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf
source_file = 1, C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf
design_name = Top_file
instance = comp, \serial_out~output\, serial_out~output, Top_file, 1
instance = comp, \reset~input\, reset~input, Top_file, 1
instance = comp, \clock~input\, clock~input, Top_file, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Top_file, 1
