<stg><name>depthwise_conv2d_fix</name>


<trans_list>

<trans id="271" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="19" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.preheader.critedge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.critedge:1  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:0  %out_h = phi i5 [ 0, %.preheader5.preheader.critedge ], [ %out_h_4, %.preheader5.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1  %exitcond3 = icmp eq i5 %out_h, -4

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3  %out_h_4 = add i5 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond3, label %0, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:0  %p_shl5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %p_shl5_cast = zext i10 %p_shl5 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %p_shl6 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:3  %p_shl6_cast = zext i6 %p_shl6 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %tmp44 = sub i11 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="11">
<![CDATA[
.preheader.preheader:6  %tmp_60 = trunc i11 %tmp44 to i10

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:8  %p_shl8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:9  %p_shl8_cast = zext i7 %p_shl8 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:10  %tmp7 = sub i11 %p_shl5_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:5  %tmp5_0_1 = add i11 30, %tmp44

]]></Node>
<StgValue><ssdm name="tmp5_0_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:7  %tmp5_0_2_cast = add i10 60, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp5_0_2_cast"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:11  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.0:0  %out_w = phi i5 [ %tmp_111_0_0_2, %.preheader.1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:1  %exitcond2 = icmp eq i5 %out_w, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:3  br i1 %exitcond2, label %.preheader5.loopexit, label %.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:1  %tmp_71_cast = zext i5 %out_w to i11

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:2  %tmp_69 = add i11 %tmp_71_cast, %tmp44

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:21  %tmp_111_0_0_2 = add i5 %out_w, 2

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:3  %tmp_112_0_cast = sext i11 %tmp_69 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_cast"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:4  %tmp_70 = zext i32 %tmp_112_0_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:5  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:10  %tmp_111_0_0_s = or i5 %out_w, 1

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_s"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:12  %tmp_111_0_0_cast = zext i5 %tmp_111_0_0_s to i11

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_cast"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:13  %tmp_112_0_0_1 = add i11 %tmp44, %tmp_111_0_0_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:23  %tmp_111_0_0_2_cast = zext i5 %tmp_111_0_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_2_cast"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:24  %tmp_112_0_0_2 = add i11 %tmp44, %tmp_111_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:14  %tmp_112_0_0_1_cast = sext i11 %tmp_112_0_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_1_cast"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:15  %tmp_113_0_0_1 = zext i32 %tmp_112_0_0_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_0_1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:16  %input_addr_128 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_1

]]></Node>
<StgValue><ssdm name="input_addr_128"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:17  %input_load_64 = load i16* %input_addr_128, align 2

]]></Node>
<StgValue><ssdm name="input_load_64"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:25  %tmp_112_0_0_2_cast = sext i11 %tmp_112_0_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_2_cast"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:26  %tmp_113_0_0_2 = zext i32 %tmp_112_0_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_0_2"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:27  %input_addr_129 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_2

]]></Node>
<StgValue><ssdm name="input_addr_129"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:28  %input_load_65 = load i16* %input_addr_129, align 2

]]></Node>
<StgValue><ssdm name="input_load_65"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:33  %tmp_112_0_1 = add i11 %tmp_71_cast, %tmp5_0_1

]]></Node>
<StgValue><ssdm name="tmp_112_0_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:41  %tmp_112_0_1_1 = add i11 %tmp5_0_1, %tmp_111_0_0_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:91  %tmp_s = add i11 %tmp_71_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:168  %tmp_105_1 = add i11 %tmp_111_0_0_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_105_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:0  %tmp_71_cast1 = zext i5 %out_w to i10

]]></Node>
<StgValue><ssdm name="tmp_71_cast1"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:17  %input_load_64 = load i16* %input_addr_128, align 2

]]></Node>
<StgValue><ssdm name="input_load_64"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:28  %input_load_65 = load i16* %input_addr_129, align 2

]]></Node>
<StgValue><ssdm name="input_load_65"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:34  %tmp_112_0_1_cast = sext i11 %tmp_112_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_cast"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:35  %tmp_113_0_1 = zext i32 %tmp_112_0_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:36  %input_addr_130 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1

]]></Node>
<StgValue><ssdm name="input_addr_130"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:37  %input_load_66 = load i16* %input_addr_130, align 2

]]></Node>
<StgValue><ssdm name="input_load_66"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:42  %tmp_112_0_1_1_cast = sext i11 %tmp_112_0_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_1_cast"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:43  %tmp_113_0_1_1 = zext i32 %tmp_112_0_1_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:44  %input_addr_131 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_1

]]></Node>
<StgValue><ssdm name="input_addr_131"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:45  %input_load_67 = load i16* %input_addr_131, align 2

]]></Node>
<StgValue><ssdm name="input_load_67"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:49  %tmp_112_0_1_2 = add i11 %tmp5_0_1, %tmp_111_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_2"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:58  %tmp_112_0_2 = add i10 %tmp_71_cast1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:7  %tmp_114_0_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_cast"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:8  %tmp_71 = mul i30 %tmp_114_0_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:11  %tmp_111_0_0_cast1 = zext i5 %tmp_111_0_0_s to i10

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_cast1"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:18  %tmp_114_0_0_1_cast = sext i16 %input_load_64 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_1_cast"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_114_0_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:22  %tmp_111_0_0_2_cast1 = zext i5 %tmp_111_0_0_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_2_cast1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:29  %tmp_114_0_0_2_cast_c = sext i16 %input_load_65 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_2_cast_c"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:30  %tmp_119_0_0_2 = mul i28 %tmp_114_0_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:37  %input_load_66 = load i16* %input_addr_130, align 2

]]></Node>
<StgValue><ssdm name="input_load_66"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:45  %input_load_67 = load i16* %input_addr_131, align 2

]]></Node>
<StgValue><ssdm name="input_load_67"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:50  %tmp_112_0_1_2_cast = sext i11 %tmp_112_0_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_2_cast"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:51  %tmp_113_0_1_2 = zext i32 %tmp_112_0_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1_2"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:52  %input_addr_132 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_2

]]></Node>
<StgValue><ssdm name="input_addr_132"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:53  %input_load_68 = load i16* %input_addr_132, align 2

]]></Node>
<StgValue><ssdm name="input_load_68"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:59  %tmp_113_0_2 = zext i10 %tmp_112_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:60  %input_addr_133 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2

]]></Node>
<StgValue><ssdm name="input_addr_133"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:61  %input_load_69 = load i16* %input_addr_133, align 2

]]></Node>
<StgValue><ssdm name="input_load_69"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:66  %tmp_112_0_2_1 = add i10 %tmp5_0_2_cast, %tmp_111_0_0_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_1"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:75  %tmp_112_0_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_0_0_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_2"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="5">
<![CDATA[
.preheader.1:96  %tmp_104_1_cast2 = zext i5 %tmp_111_0_0_s to i6

]]></Node>
<StgValue><ssdm name="tmp_104_1_cast2"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:97  %tmp_119_1 = mul i30 %tmp_114_0_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:99  %tmp_111_1_0_1 = add i6 %tmp_104_1_cast2, 1

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:110  %tmp_111_1_0_2 = add i6 %tmp_104_1_cast2, 2

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:8  %tmp_71 = mul i30 %tmp_114_0_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_114_0_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:30  %tmp_119_0_0_2 = mul i28 %tmp_114_0_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:38  %tmp_114_0_1_cast = sext i16 %input_load_66 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_cast"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:39  %tmp_119_0_1 = mul i30 %tmp_114_0_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:53  %input_load_68 = load i16* %input_addr_132, align 2

]]></Node>
<StgValue><ssdm name="input_load_68"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:61  %input_load_69 = load i16* %input_addr_133, align 2

]]></Node>
<StgValue><ssdm name="input_load_69"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:67  %tmp_113_0_2_1 = zext i10 %tmp_112_0_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2_1"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:68  %input_addr_134 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_1

]]></Node>
<StgValue><ssdm name="input_addr_134"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:69  %input_load_70 = load i16* %input_addr_134, align 2

]]></Node>
<StgValue><ssdm name="input_load_70"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:76  %tmp_113_0_2_2 = zext i10 %tmp_112_0_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2_2"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:77  %input_addr_135 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_2

]]></Node>
<StgValue><ssdm name="input_addr_135"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:78  %input_load_71 = load i16* %input_addr_135, align 2

]]></Node>
<StgValue><ssdm name="input_load_71"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:97  %tmp_119_1 = mul i30 %tmp_114_0_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:100  %tmp_111_1_0_1_cast1 = zext i6 %tmp_111_1_0_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_1_cast1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:101  %tmp_111_1_0_1_cast = zext i6 %tmp_111_1_0_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_1_cast"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:102  %tmp_112_1_0_1 = add i11 %tmp44, %tmp_111_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:111  %tmp_111_1_0_2_cast1 = zext i6 %tmp_111_1_0_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_2_cast1"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:112  %tmp_111_1_0_2_cast = zext i6 %tmp_111_1_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_2_cast"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:113  %tmp_112_1_0_2 = add i11 %tmp44, %tmp_111_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_2"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:124  %tmp_112_1_1_1 = add i11 %tmp5_0_1, %tmp_111_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_1"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:132  %tmp_112_1_1_2 = add i11 %tmp5_0_1, %tmp_111_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_2"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:144  %tmp_112_1_2_1 = add i10 %tmp5_0_2_cast, %tmp_111_1_0_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_1_2_1"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:152  %tmp_112_1_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_1_0_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_1_2_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:8  %tmp_71 = mul i30 %tmp_114_0_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_114_0_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:30  %tmp_119_0_0_2 = mul i28 %tmp_114_0_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:39  %tmp_119_0_1 = mul i30 %tmp_114_0_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:54  %tmp_114_0_1_2_cast_c = sext i16 %input_load_68 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_2_cast_c"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:55  %tmp_119_0_1_2 = mul i28 %tmp_114_0_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:62  %tmp_114_0_2_cast_cas = sext i16 %input_load_69 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_cast_cas"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:63  %tmp_119_0_2 = mul i27 %tmp_114_0_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:69  %input_load_70 = load i16* %input_addr_134, align 2

]]></Node>
<StgValue><ssdm name="input_load_70"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:78  %input_load_71 = load i16* %input_addr_135, align 2

]]></Node>
<StgValue><ssdm name="input_load_71"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:97  %tmp_119_1 = mul i30 %tmp_114_0_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:103  %tmp_112_1_0_1_cast = sext i11 %tmp_112_1_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_1_cast"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:104  %tmp_113_1_0_1 = zext i32 %tmp_112_1_0_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_0_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:105  %input_addr_136 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_1

]]></Node>
<StgValue><ssdm name="input_addr_136"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:106  %input_load_73 = load i16* %input_addr_136, align 2

]]></Node>
<StgValue><ssdm name="input_load_73"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:114  %tmp_112_1_0_2_cast = sext i11 %tmp_112_1_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_2_cast"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:115  %tmp_113_1_0_2 = zext i32 %tmp_112_1_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_0_2"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:116  %input_addr_137 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_2

]]></Node>
<StgValue><ssdm name="input_addr_137"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:117  %input_load_74 = load i16* %input_addr_137, align 2

]]></Node>
<StgValue><ssdm name="input_load_74"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:9  %tmp_72 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_71, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:20  %tmp_121_0_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_0_1"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:31  %tmp_61 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_0_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:39  %tmp_119_0_1 = mul i30 %tmp_114_0_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:46  %tmp_114_0_1_1_cast = sext i16 %input_load_67 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_1_cast"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:47  %tmp_119_0_1_1 = mul i30 %tmp_114_0_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:55  %tmp_119_0_1_2 = mul i28 %tmp_114_0_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:63  %tmp_119_0_2 = mul i27 %tmp_114_0_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:70  %tmp_114_0_2_1_cast_c = sext i16 %input_load_70 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_1_cast_c"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:71  %tmp_114_0_2_1_cast_c_1 = sext i16 %input_load_70 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_1_cast_c_1"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:72  %tmp_119_0_2_1 = mul i29 %tmp_114_0_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:79  %tmp_114_0_2_2_cast_c = sext i16 %input_load_71 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_2_cast_c"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:80  %tmp_119_0_2_2 = mul i29 %tmp_114_0_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:83  %tmp1 = add i16 %tmp_72, %tmp_121_0_0_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:98  %tmp_121_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:106  %input_load_73 = load i16* %input_addr_136, align 2

]]></Node>
<StgValue><ssdm name="input_load_73"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:117  %input_load_74 = load i16* %input_addr_137, align 2

]]></Node>
<StgValue><ssdm name="input_load_74"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:122  %tmp_119_1_1 = mul i30 %tmp_114_0_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:125  %tmp_112_1_1_1_cast = sext i11 %tmp_112_1_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_1_cast"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:126  %tmp_113_1_1_1 = zext i32 %tmp_112_1_1_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_1_1"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:127  %input_addr_138 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_1

]]></Node>
<StgValue><ssdm name="input_addr_138"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:128  %input_load_76 = load i16* %input_addr_138, align 2

]]></Node>
<StgValue><ssdm name="input_load_76"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:133  %tmp_112_1_1_2_cast = sext i11 %tmp_112_1_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_2_cast"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:134  %tmp_113_1_1_2 = zext i32 %tmp_112_1_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_1_2"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:135  %input_addr_139 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_2

]]></Node>
<StgValue><ssdm name="input_addr_139"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:136  %input_load_77 = load i16* %input_addr_139, align 2

]]></Node>
<StgValue><ssdm name="input_load_77"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:141  %tmp_119_1_2 = mul i27 %tmp_114_0_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:32  %tmp_121_0_0_2 = sext i14 %tmp_61 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_0_2"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:40  %tmp_121_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:47  %tmp_119_0_1_1 = mul i30 %tmp_114_0_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:55  %tmp_119_0_1_2 = mul i28 %tmp_114_0_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:63  %tmp_119_0_2 = mul i27 %tmp_114_0_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:72  %tmp_119_0_2_1 = mul i29 %tmp_114_0_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:80  %tmp_119_0_2_2 = mul i29 %tmp_114_0_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:84  %tmp2 = add i16 %tmp_121_0_1, %tmp_121_0_0_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:85  %tmp = add i16 %tmp1, %tmp2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:107  %tmp_114_1_0_1_cast = sext i16 %input_load_73 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_1_cast"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:108  %tmp_119_1_0_1 = mul i30 %tmp_114_1_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:118  %tmp_114_1_0_2_cast_c = sext i16 %input_load_74 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_2_cast_c"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:119  %tmp_119_1_0_2 = mul i28 %tmp_114_1_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:122  %tmp_119_1_1 = mul i30 %tmp_114_0_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:128  %input_load_76 = load i16* %input_addr_138, align 2

]]></Node>
<StgValue><ssdm name="input_load_76"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:136  %input_load_77 = load i16* %input_addr_139, align 2

]]></Node>
<StgValue><ssdm name="input_load_77"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:141  %tmp_119_1_2 = mul i27 %tmp_114_0_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:145  %tmp_113_1_2_1 = zext i10 %tmp_112_1_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_2_1"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:146  %input_addr_140 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_1

]]></Node>
<StgValue><ssdm name="input_addr_140"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:147  %input_load_79 = load i16* %input_addr_140, align 2

]]></Node>
<StgValue><ssdm name="input_load_79"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:153  %tmp_113_1_2_2 = zext i10 %tmp_112_1_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_2_2"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:154  %input_addr_141 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_2

]]></Node>
<StgValue><ssdm name="input_addr_141"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:155  %input_load_80 = load i16* %input_addr_141, align 2

]]></Node>
<StgValue><ssdm name="input_load_80"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="200" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:47  %tmp_119_0_1_1 = mul i30 %tmp_114_0_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:56  %tmp_62 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_0_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:64  %tmp_63 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_0_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:72  %tmp_119_0_2_1 = mul i29 %tmp_114_0_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:80  %tmp_119_0_2_2 = mul i29 %tmp_114_0_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:108  %tmp_119_1_0_1 = mul i30 %tmp_114_1_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:119  %tmp_119_1_0_2 = mul i28 %tmp_114_1_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:122  %tmp_119_1_1 = mul i30 %tmp_114_0_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:129  %tmp_114_1_1_1_cast = sext i16 %input_load_76 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_1_cast"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:130  %tmp_119_1_1_1 = mul i30 %tmp_114_1_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:137  %tmp_114_1_1_2_cast_c = sext i16 %input_load_77 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_2_cast_c"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:138  %tmp_119_1_1_2 = mul i28 %tmp_114_1_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:141  %tmp_119_1_2 = mul i27 %tmp_114_0_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:147  %input_load_79 = load i16* %input_addr_140, align 2

]]></Node>
<StgValue><ssdm name="input_load_79"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:155  %input_load_80 = load i16* %input_addr_141, align 2

]]></Node>
<StgValue><ssdm name="input_load_80"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:48  %tmp_121_0_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1_1"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:57  %tmp_121_0_1_2 = sext i14 %tmp_62 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_1_2"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:65  %tmp_121_0_2 = sext i13 %tmp_63 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_2"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:73  %tmp_64 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_0_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:74  %tmp_121_0_2_1 = sext i15 %tmp_64 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_2_1"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:81  %tmp_65 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_0_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:82  %tmp_121_0_2_2 = sext i15 %tmp_65 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_2_2"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:86  %tmp4 = add i16 %tmp_121_0_1_2, %tmp_121_0_1_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:87  %tmp8 = add i16 %tmp_121_0_2_2, %tmp_121_0_2_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:88  %tmp5 = add i16 %tmp_121_0_2, %tmp8

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:108  %tmp_119_1_0_1 = mul i30 %tmp_114_1_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:119  %tmp_119_1_0_2 = mul i28 %tmp_114_1_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:123  %tmp_121_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:130  %tmp_119_1_1_1 = mul i30 %tmp_114_1_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:138  %tmp_119_1_1_2 = mul i28 %tmp_114_1_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:142  %tmp_68 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_1_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:148  %tmp_114_1_2_1_cast_c = sext i16 %input_load_79 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_1_cast_c"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:149  %tmp_119_1_2_1 = mul i29 %tmp_114_1_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:156  %tmp_114_1_2_2_cast_c = sext i16 %input_load_80 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_2_cast_c"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:157  %tmp_119_1_2_2 = mul i29 %tmp_114_1_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="235" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:89  %tmp3 = add i16 %tmp4, %tmp5

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:90  %buffer_6_0_2_2 = add i16 %tmp, %tmp3

]]></Node>
<StgValue><ssdm name="buffer_6_0_2_2"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:109  %tmp_121_1_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_0_1"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:120  %tmp_66 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_1_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:130  %tmp_119_1_1_1 = mul i30 %tmp_114_1_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:138  %tmp_119_1_1_2 = mul i28 %tmp_114_1_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:149  %tmp_119_1_2_1 = mul i29 %tmp_114_1_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:157  %tmp_119_1_2_2 = mul i29 %tmp_114_1_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:160  %tmp10 = add i16 %tmp_121_1, %tmp_121_1_0_1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:92  %tmp_72_cast = sext i11 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:93  %tmp_58 = zext i32 %tmp_72_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:94  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:95  store i16 %buffer_6_0_2_2, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:121  %tmp_121_1_0_2 = sext i14 %tmp_66 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_0_2"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:131  %tmp_121_1_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1_1"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:139  %tmp_67 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_1_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:140  %tmp_121_1_1_2 = sext i14 %tmp_67 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_1_2"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:149  %tmp_119_1_2_1 = mul i29 %tmp_114_1_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:157  %tmp_119_1_2_2 = mul i29 %tmp_114_1_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:161  %tmp11 = add i16 %tmp_121_1_1, %tmp_121_1_0_2

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:162  %tmp9 = add i16 %tmp10, %tmp11

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:163  %tmp13 = add i16 %tmp_121_1_1_2, %tmp_121_1_1_1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:143  %tmp_121_1_2 = sext i13 %tmp_68 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_2"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:150  %tmp_73 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_1_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:151  %tmp_121_1_2_1 = sext i15 %tmp_73 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_2_1"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:158  %tmp_74 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_1_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:159  %tmp_121_1_2_2 = sext i15 %tmp_74 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_2_2"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:164  %tmp15 = add i16 %tmp_121_1_2_2, %tmp_121_1_2_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:165  %tmp14 = add i16 %tmp_121_1_2, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="264" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:166  %tmp12 = add i16 %tmp13, %tmp14

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:167  %buffer_6_1_2_2 = add i16 %tmp9, %tmp12

]]></Node>
<StgValue><ssdm name="buffer_6_1_2_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:169  %tmp_105_1_cast = sext i11 %tmp_105_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_105_1_cast"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:170  %tmp_106_1 = zext i32 %tmp_105_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:171  %output_addr_16 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_1

]]></Node>
<StgValue><ssdm name="output_addr_16"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:172  store i16 %buffer_6_1_2_2, i16* %output_addr_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
.preheader.1:173  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
