
VirtualQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000718c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000052c  0800731c  0800731c  0001731c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007848  08007848  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08007848  08007848  00017848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007850  08007850  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007850  08007850  00017850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007854  08007854  00017854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007858  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a8c  20000070  080078c8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000afc  080078c8  00020afc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000122b9  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002854  00000000  00000000  00032359  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b98  00000000  00000000  00034bb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a50  00000000  00000000  00035748  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002846f  00000000  00000000  00036198  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d626  00000000  00000000  0005e607  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f159d  00000000  00000000  0006bc2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015d1ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003640  00000000  00000000  0015d248  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007304 	.word	0x08007304

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08007304 	.word	0x08007304

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000576:	2300      	movs	r3, #0
 8000578:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800057a:	2003      	movs	r0, #3
 800057c:	f000 f95a 	bl	8000834 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000580:	2000      	movs	r0, #0
 8000582:	f000 f80d 	bl	80005a0 <HAL_InitTick>
 8000586:	4603      	mov	r3, r0
 8000588:	2b00      	cmp	r3, #0
 800058a:	d002      	beq.n	8000592 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800058c:	2301      	movs	r3, #1
 800058e:	71fb      	strb	r3, [r7, #7]
 8000590:	e001      	b.n	8000596 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000592:	f004 fe17 	bl	80051c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000596:	79fb      	ldrb	r3, [r7, #7]
}
 8000598:	4618      	mov	r0, r3
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}

080005a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005a8:	2300      	movs	r3, #0
 80005aa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80005ac:	4b16      	ldr	r3, [pc, #88]	; (8000608 <HAL_InitTick+0x68>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d022      	beq.n	80005fa <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80005b4:	4b15      	ldr	r3, [pc, #84]	; (800060c <HAL_InitTick+0x6c>)
 80005b6:	681a      	ldr	r2, [r3, #0]
 80005b8:	4b13      	ldr	r3, [pc, #76]	; (8000608 <HAL_InitTick+0x68>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80005c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80005c8:	4618      	mov	r0, r3
 80005ca:	f000 f968 	bl	800089e <HAL_SYSTICK_Config>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d10f      	bne.n	80005f4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2b0f      	cmp	r3, #15
 80005d8:	d809      	bhi.n	80005ee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005da:	2200      	movs	r2, #0
 80005dc:	6879      	ldr	r1, [r7, #4]
 80005de:	f04f 30ff 	mov.w	r0, #4294967295
 80005e2:	f000 f932 	bl	800084a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005e6:	4a0a      	ldr	r2, [pc, #40]	; (8000610 <HAL_InitTick+0x70>)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	6013      	str	r3, [r2, #0]
 80005ec:	e007      	b.n	80005fe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80005ee:	2301      	movs	r3, #1
 80005f0:	73fb      	strb	r3, [r7, #15]
 80005f2:	e004      	b.n	80005fe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80005f4:	2301      	movs	r3, #1
 80005f6:	73fb      	strb	r3, [r7, #15]
 80005f8:	e001      	b.n	80005fe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80005fa:	2301      	movs	r3, #1
 80005fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80005fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000600:	4618      	mov	r0, r3
 8000602:	3710      	adds	r7, #16
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000004 	.word	0x20000004
 800060c:	20000008 	.word	0x20000008
 8000610:	20000000 	.word	0x20000000

08000614 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000618:	4b05      	ldr	r3, [pc, #20]	; (8000630 <HAL_IncTick+0x1c>)
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	4b05      	ldr	r3, [pc, #20]	; (8000634 <HAL_IncTick+0x20>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4413      	add	r3, r2
 8000622:	4a03      	ldr	r2, [pc, #12]	; (8000630 <HAL_IncTick+0x1c>)
 8000624:	6013      	str	r3, [r2, #0]
}
 8000626:	bf00      	nop
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	20000098 	.word	0x20000098
 8000634:	20000004 	.word	0x20000004

08000638 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return uwTick;
 800063c:	4b03      	ldr	r3, [pc, #12]	; (800064c <HAL_GetTick+0x14>)
 800063e:	681b      	ldr	r3, [r3, #0]
}
 8000640:	4618      	mov	r0, r3
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	20000098 	.word	0x20000098

08000650 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000658:	f7ff ffee 	bl	8000638 <HAL_GetTick>
 800065c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000668:	d004      	beq.n	8000674 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800066a:	4b09      	ldr	r3, [pc, #36]	; (8000690 <HAL_Delay+0x40>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	4413      	add	r3, r2
 8000672:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000674:	bf00      	nop
 8000676:	f7ff ffdf 	bl	8000638 <HAL_GetTick>
 800067a:	4602      	mov	r2, r0
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	1ad3      	subs	r3, r2, r3
 8000680:	68fa      	ldr	r2, [r7, #12]
 8000682:	429a      	cmp	r2, r3
 8000684:	d8f7      	bhi.n	8000676 <HAL_Delay+0x26>
  {
  }
}
 8000686:	bf00      	nop
 8000688:	3710      	adds	r7, #16
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	20000004 	.word	0x20000004

08000694 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	f003 0307 	and.w	r3, r3, #7
 80006a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a4:	4b0c      	ldr	r3, [pc, #48]	; (80006d8 <__NVIC_SetPriorityGrouping+0x44>)
 80006a6:	68db      	ldr	r3, [r3, #12]
 80006a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006aa:	68ba      	ldr	r2, [r7, #8]
 80006ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006b0:	4013      	ands	r3, r2
 80006b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006c6:	4a04      	ldr	r2, [pc, #16]	; (80006d8 <__NVIC_SetPriorityGrouping+0x44>)
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	60d3      	str	r3, [r2, #12]
}
 80006cc:	bf00      	nop
 80006ce:	3714      	adds	r7, #20
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000ed00 	.word	0xe000ed00

080006dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006e0:	4b04      	ldr	r3, [pc, #16]	; (80006f4 <__NVIC_GetPriorityGrouping+0x18>)
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	0a1b      	lsrs	r3, r3, #8
 80006e6:	f003 0307 	and.w	r3, r3, #7
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr
 80006f4:	e000ed00 	.word	0xe000ed00

080006f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000706:	2b00      	cmp	r3, #0
 8000708:	db0b      	blt.n	8000722 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800070a:	79fb      	ldrb	r3, [r7, #7]
 800070c:	f003 021f 	and.w	r2, r3, #31
 8000710:	4907      	ldr	r1, [pc, #28]	; (8000730 <__NVIC_EnableIRQ+0x38>)
 8000712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000716:	095b      	lsrs	r3, r3, #5
 8000718:	2001      	movs	r0, #1
 800071a:	fa00 f202 	lsl.w	r2, r0, r2
 800071e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000722:	bf00      	nop
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000e100 	.word	0xe000e100

08000734 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	6039      	str	r1, [r7, #0]
 800073e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000744:	2b00      	cmp	r3, #0
 8000746:	db0a      	blt.n	800075e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	b2da      	uxtb	r2, r3
 800074c:	490c      	ldr	r1, [pc, #48]	; (8000780 <__NVIC_SetPriority+0x4c>)
 800074e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000752:	0112      	lsls	r2, r2, #4
 8000754:	b2d2      	uxtb	r2, r2
 8000756:	440b      	add	r3, r1
 8000758:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800075c:	e00a      	b.n	8000774 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	b2da      	uxtb	r2, r3
 8000762:	4908      	ldr	r1, [pc, #32]	; (8000784 <__NVIC_SetPriority+0x50>)
 8000764:	79fb      	ldrb	r3, [r7, #7]
 8000766:	f003 030f 	and.w	r3, r3, #15
 800076a:	3b04      	subs	r3, #4
 800076c:	0112      	lsls	r2, r2, #4
 800076e:	b2d2      	uxtb	r2, r2
 8000770:	440b      	add	r3, r1
 8000772:	761a      	strb	r2, [r3, #24]
}
 8000774:	bf00      	nop
 8000776:	370c      	adds	r7, #12
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	e000e100 	.word	0xe000e100
 8000784:	e000ed00 	.word	0xe000ed00

08000788 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000788:	b480      	push	{r7}
 800078a:	b089      	sub	sp, #36	; 0x24
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	f003 0307 	and.w	r3, r3, #7
 800079a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800079c:	69fb      	ldr	r3, [r7, #28]
 800079e:	f1c3 0307 	rsb	r3, r3, #7
 80007a2:	2b04      	cmp	r3, #4
 80007a4:	bf28      	it	cs
 80007a6:	2304      	movcs	r3, #4
 80007a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007aa:	69fb      	ldr	r3, [r7, #28]
 80007ac:	3304      	adds	r3, #4
 80007ae:	2b06      	cmp	r3, #6
 80007b0:	d902      	bls.n	80007b8 <NVIC_EncodePriority+0x30>
 80007b2:	69fb      	ldr	r3, [r7, #28]
 80007b4:	3b03      	subs	r3, #3
 80007b6:	e000      	b.n	80007ba <NVIC_EncodePriority+0x32>
 80007b8:	2300      	movs	r3, #0
 80007ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007bc:	f04f 32ff 	mov.w	r2, #4294967295
 80007c0:	69bb      	ldr	r3, [r7, #24]
 80007c2:	fa02 f303 	lsl.w	r3, r2, r3
 80007c6:	43da      	mvns	r2, r3
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	401a      	ands	r2, r3
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007d0:	f04f 31ff 	mov.w	r1, #4294967295
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	fa01 f303 	lsl.w	r3, r1, r3
 80007da:	43d9      	mvns	r1, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e0:	4313      	orrs	r3, r2
         );
}
 80007e2:	4618      	mov	r0, r3
 80007e4:	3724      	adds	r7, #36	; 0x24
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
	...

080007f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	3b01      	subs	r3, #1
 80007fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000800:	d301      	bcc.n	8000806 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000802:	2301      	movs	r3, #1
 8000804:	e00f      	b.n	8000826 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000806:	4a0a      	ldr	r2, [pc, #40]	; (8000830 <SysTick_Config+0x40>)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	3b01      	subs	r3, #1
 800080c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800080e:	210f      	movs	r1, #15
 8000810:	f04f 30ff 	mov.w	r0, #4294967295
 8000814:	f7ff ff8e 	bl	8000734 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000818:	4b05      	ldr	r3, [pc, #20]	; (8000830 <SysTick_Config+0x40>)
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800081e:	4b04      	ldr	r3, [pc, #16]	; (8000830 <SysTick_Config+0x40>)
 8000820:	2207      	movs	r2, #7
 8000822:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000824:	2300      	movs	r3, #0
}
 8000826:	4618      	mov	r0, r3
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	e000e010 	.word	0xe000e010

08000834 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800083c:	6878      	ldr	r0, [r7, #4]
 800083e:	f7ff ff29 	bl	8000694 <__NVIC_SetPriorityGrouping>
}
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	b086      	sub	sp, #24
 800084e:	af00      	add	r7, sp, #0
 8000850:	4603      	mov	r3, r0
 8000852:	60b9      	str	r1, [r7, #8]
 8000854:	607a      	str	r2, [r7, #4]
 8000856:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800085c:	f7ff ff3e 	bl	80006dc <__NVIC_GetPriorityGrouping>
 8000860:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000862:	687a      	ldr	r2, [r7, #4]
 8000864:	68b9      	ldr	r1, [r7, #8]
 8000866:	6978      	ldr	r0, [r7, #20]
 8000868:	f7ff ff8e 	bl	8000788 <NVIC_EncodePriority>
 800086c:	4602      	mov	r2, r0
 800086e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000872:	4611      	mov	r1, r2
 8000874:	4618      	mov	r0, r3
 8000876:	f7ff ff5d 	bl	8000734 <__NVIC_SetPriority>
}
 800087a:	bf00      	nop
 800087c:	3718      	adds	r7, #24
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}

08000882 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000882:	b580      	push	{r7, lr}
 8000884:	b082      	sub	sp, #8
 8000886:	af00      	add	r7, sp, #0
 8000888:	4603      	mov	r3, r0
 800088a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800088c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff ff31 	bl	80006f8 <__NVIC_EnableIRQ>
}
 8000896:	bf00      	nop
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}

0800089e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	b082      	sub	sp, #8
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008a6:	6878      	ldr	r0, [r7, #4]
 80008a8:	f7ff ffa2 	bl	80007f0 <SysTick_Config>
 80008ac:	4603      	mov	r3, r0
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
	...

080008b8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d101      	bne.n	80008ca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80008c6:	2301      	movs	r3, #1
 80008c8:	e098      	b.n	80009fc <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	461a      	mov	r2, r3
 80008d0:	4b4d      	ldr	r3, [pc, #308]	; (8000a08 <HAL_DMA_Init+0x150>)
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d80f      	bhi.n	80008f6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	461a      	mov	r2, r3
 80008dc:	4b4b      	ldr	r3, [pc, #300]	; (8000a0c <HAL_DMA_Init+0x154>)
 80008de:	4413      	add	r3, r2
 80008e0:	4a4b      	ldr	r2, [pc, #300]	; (8000a10 <HAL_DMA_Init+0x158>)
 80008e2:	fba2 2303 	umull	r2, r3, r2, r3
 80008e6:	091b      	lsrs	r3, r3, #4
 80008e8:	009a      	lsls	r2, r3, #2
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	4a48      	ldr	r2, [pc, #288]	; (8000a14 <HAL_DMA_Init+0x15c>)
 80008f2:	641a      	str	r2, [r3, #64]	; 0x40
 80008f4:	e00e      	b.n	8000914 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	461a      	mov	r2, r3
 80008fc:	4b46      	ldr	r3, [pc, #280]	; (8000a18 <HAL_DMA_Init+0x160>)
 80008fe:	4413      	add	r3, r2
 8000900:	4a43      	ldr	r2, [pc, #268]	; (8000a10 <HAL_DMA_Init+0x158>)
 8000902:	fba2 2303 	umull	r2, r3, r2, r3
 8000906:	091b      	lsrs	r3, r3, #4
 8000908:	009a      	lsls	r2, r3, #2
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4a42      	ldr	r2, [pc, #264]	; (8000a1c <HAL_DMA_Init+0x164>)
 8000912:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2202      	movs	r2, #2
 8000918:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800092a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800092e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000938:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	691b      	ldr	r3, [r3, #16]
 800093e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000944:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	699b      	ldr	r3, [r3, #24]
 800094a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000950:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6a1b      	ldr	r3, [r3, #32]
 8000956:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000958:	68fa      	ldr	r2, [r7, #12]
 800095a:	4313      	orrs	r3, r2
 800095c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	689b      	ldr	r3, [r3, #8]
 800096a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800096e:	d039      	beq.n	80009e4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000974:	4a27      	ldr	r2, [pc, #156]	; (8000a14 <HAL_DMA_Init+0x15c>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d11a      	bne.n	80009b0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800097a:	4b29      	ldr	r3, [pc, #164]	; (8000a20 <HAL_DMA_Init+0x168>)
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000982:	f003 031c 	and.w	r3, r3, #28
 8000986:	210f      	movs	r1, #15
 8000988:	fa01 f303 	lsl.w	r3, r1, r3
 800098c:	43db      	mvns	r3, r3
 800098e:	4924      	ldr	r1, [pc, #144]	; (8000a20 <HAL_DMA_Init+0x168>)
 8000990:	4013      	ands	r3, r2
 8000992:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000994:	4b22      	ldr	r3, [pc, #136]	; (8000a20 <HAL_DMA_Init+0x168>)
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	6859      	ldr	r1, [r3, #4]
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009a0:	f003 031c 	and.w	r3, r3, #28
 80009a4:	fa01 f303 	lsl.w	r3, r1, r3
 80009a8:	491d      	ldr	r1, [pc, #116]	; (8000a20 <HAL_DMA_Init+0x168>)
 80009aa:	4313      	orrs	r3, r2
 80009ac:	600b      	str	r3, [r1, #0]
 80009ae:	e019      	b.n	80009e4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80009b0:	4b1c      	ldr	r3, [pc, #112]	; (8000a24 <HAL_DMA_Init+0x16c>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b8:	f003 031c 	and.w	r3, r3, #28
 80009bc:	210f      	movs	r1, #15
 80009be:	fa01 f303 	lsl.w	r3, r1, r3
 80009c2:	43db      	mvns	r3, r3
 80009c4:	4917      	ldr	r1, [pc, #92]	; (8000a24 <HAL_DMA_Init+0x16c>)
 80009c6:	4013      	ands	r3, r2
 80009c8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80009ca:	4b16      	ldr	r3, [pc, #88]	; (8000a24 <HAL_DMA_Init+0x16c>)
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6859      	ldr	r1, [r3, #4]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009d6:	f003 031c 	and.w	r3, r3, #28
 80009da:	fa01 f303 	lsl.w	r3, r1, r3
 80009de:	4911      	ldr	r1, [pc, #68]	; (8000a24 <HAL_DMA_Init+0x16c>)
 80009e0:	4313      	orrs	r3, r2
 80009e2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2200      	movs	r2, #0
 80009e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	2201      	movs	r2, #1
 80009ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2200      	movs	r2, #0
 80009f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80009fa:	2300      	movs	r3, #0
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3714      	adds	r7, #20
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr
 8000a08:	40020407 	.word	0x40020407
 8000a0c:	bffdfff8 	.word	0xbffdfff8
 8000a10:	cccccccd 	.word	0xcccccccd
 8000a14:	40020000 	.word	0x40020000
 8000a18:	bffdfbf8 	.word	0xbffdfbf8
 8000a1c:	40020400 	.word	0x40020400
 8000a20:	400200a8 	.word	0x400200a8
 8000a24:	400204a8 	.word	0x400204a8

08000a28 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b086      	sub	sp, #24
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	60b9      	str	r1, [r7, #8]
 8000a32:	607a      	str	r2, [r7, #4]
 8000a34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a36:	2300      	movs	r3, #0
 8000a38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d101      	bne.n	8000a48 <HAL_DMA_Start_IT+0x20>
 8000a44:	2302      	movs	r3, #2
 8000a46:	e04b      	b.n	8000ae0 <HAL_DMA_Start_IT+0xb8>
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000a56:	b2db      	uxtb	r3, r3
 8000a58:	2b01      	cmp	r3, #1
 8000a5a:	d13a      	bne.n	8000ad2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	2202      	movs	r2, #2
 8000a60:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	2200      	movs	r2, #0
 8000a68:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	681a      	ldr	r2, [r3, #0]
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f022 0201 	bic.w	r2, r2, #1
 8000a78:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	687a      	ldr	r2, [r7, #4]
 8000a7e:	68b9      	ldr	r1, [r7, #8]
 8000a80:	68f8      	ldr	r0, [r7, #12]
 8000a82:	f000 f96b 	bl	8000d5c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d008      	beq.n	8000aa0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f042 020e 	orr.w	r2, r2, #14
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	e00f      	b.n	8000ac0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	f022 0204 	bic.w	r2, r2, #4
 8000aae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f042 020a 	orr.w	r2, r2, #10
 8000abe:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f042 0201 	orr.w	r2, r2, #1
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	e005      	b.n	8000ade <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8000ada:	2302      	movs	r3, #2
 8000adc:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8000ade:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3718      	adds	r7, #24
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}

08000ae8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000af0:	2300      	movs	r3, #0
 8000af2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	2b02      	cmp	r3, #2
 8000afe:	d008      	beq.n	8000b12 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2204      	movs	r2, #4
 8000b04:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2200      	movs	r2, #0
 8000b0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e022      	b.n	8000b58 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f022 020e 	bic.w	r2, r2, #14
 8000b20:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f022 0201 	bic.w	r2, r2, #1
 8000b30:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b36:	f003 021c 	and.w	r2, r3, #28
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3e:	2101      	movs	r1, #1
 8000b40:	fa01 f202 	lsl.w	r2, r1, r2
 8000b44:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2201      	movs	r2, #1
 8000b4a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2200      	movs	r2, #0
 8000b52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8000b56:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	2b02      	cmp	r3, #2
 8000b7a:	d005      	beq.n	8000b88 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2204      	movs	r2, #4
 8000b80:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
 8000b84:	73fb      	strb	r3, [r7, #15]
 8000b86:	e029      	b.n	8000bdc <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f022 020e 	bic.w	r2, r2, #14
 8000b96:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f022 0201 	bic.w	r2, r2, #1
 8000ba6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bac:	f003 021c 	and.w	r2, r3, #28
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bba:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d003      	beq.n	8000bdc <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bd8:	6878      	ldr	r0, [r7, #4]
 8000bda:	4798      	blx	r3
    }
  }
  return status;
 8000bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3710      	adds	r7, #16
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b084      	sub	sp, #16
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c02:	f003 031c 	and.w	r3, r3, #28
 8000c06:	2204      	movs	r2, #4
 8000c08:	409a      	lsls	r2, r3
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d026      	beq.n	8000c60 <HAL_DMA_IRQHandler+0x7a>
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	f003 0304 	and.w	r3, r3, #4
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d021      	beq.n	8000c60 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f003 0320 	and.w	r3, r3, #32
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d107      	bne.n	8000c3a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f022 0204 	bic.w	r2, r2, #4
 8000c38:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c3e:	f003 021c 	and.w	r2, r3, #28
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c46:	2104      	movs	r1, #4
 8000c48:	fa01 f202 	lsl.w	r2, r1, r2
 8000c4c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d071      	beq.n	8000d3a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	6878      	ldr	r0, [r7, #4]
 8000c5c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8000c5e:	e06c      	b.n	8000d3a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c64:	f003 031c 	and.w	r3, r3, #28
 8000c68:	2202      	movs	r2, #2
 8000c6a:	409a      	lsls	r2, r3
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	4013      	ands	r3, r2
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d02e      	beq.n	8000cd2 <HAL_DMA_IRQHandler+0xec>
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	f003 0302 	and.w	r3, r3, #2
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d029      	beq.n	8000cd2 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f003 0320 	and.w	r3, r3, #32
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d10b      	bne.n	8000ca4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f022 020a 	bic.w	r2, r2, #10
 8000c9a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca8:	f003 021c 	and.w	r2, r3, #28
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb0:	2102      	movs	r1, #2
 8000cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8000cb6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d038      	beq.n	8000d3a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000cd0:	e033      	b.n	8000d3a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cd6:	f003 031c 	and.w	r3, r3, #28
 8000cda:	2208      	movs	r2, #8
 8000cdc:	409a      	lsls	r2, r3
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d02a      	beq.n	8000d3c <HAL_DMA_IRQHandler+0x156>
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	f003 0308 	and.w	r3, r3, #8
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d025      	beq.n	8000d3c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f022 020e 	bic.w	r2, r2, #14
 8000cfe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d04:	f003 021c 	and.w	r2, r3, #28
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d12:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2201      	movs	r2, #1
 8000d18:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	2200      	movs	r2, #0
 8000d26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d004      	beq.n	8000d3c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d36:	6878      	ldr	r0, [r7, #4]
 8000d38:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000d3a:	bf00      	nop
 8000d3c:	bf00      	nop
}
 8000d3e:	3710      	adds	r7, #16
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
 8000d68:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d6e:	f003 021c 	and.w	r2, r3, #28
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d76:	2101      	movs	r1, #1
 8000d78:	fa01 f202 	lsl.w	r2, r1, r2
 8000d7c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	683a      	ldr	r2, [r7, #0]
 8000d84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	2b10      	cmp	r3, #16
 8000d8c:	d108      	bne.n	8000da0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	687a      	ldr	r2, [r7, #4]
 8000d94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	68ba      	ldr	r2, [r7, #8]
 8000d9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000d9e:	e007      	b.n	8000db0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	68ba      	ldr	r2, [r7, #8]
 8000da6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	60da      	str	r2, [r3, #12]
}
 8000db0:	bf00      	nop
 8000db2:	3714      	adds	r7, #20
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr

08000dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b087      	sub	sp, #28
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dca:	e17f      	b.n	80010cc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd8:	4013      	ands	r3, r2
 8000dda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	f000 8171 	beq.w	80010c6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d003      	beq.n	8000df4 <HAL_GPIO_Init+0x38>
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b12      	cmp	r3, #18
 8000df2:	d123      	bne.n	8000e3c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	08da      	lsrs	r2, r3, #3
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	3208      	adds	r2, #8
 8000dfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e00:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	f003 0307 	and.w	r3, r3, #7
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	220f      	movs	r2, #15
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	43db      	mvns	r3, r3
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	4013      	ands	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	691a      	ldr	r2, [r3, #16]
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	08da      	lsrs	r2, r3, #3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	3208      	adds	r2, #8
 8000e36:	6939      	ldr	r1, [r7, #16]
 8000e38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	2203      	movs	r2, #3
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	4013      	ands	r3, r2
 8000e52:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f003 0203 	and.w	r2, r3, #3
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	693a      	ldr	r2, [r7, #16]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d00b      	beq.n	8000e90 <HAL_GPIO_Init+0xd4>
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d007      	beq.n	8000e90 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e84:	2b11      	cmp	r3, #17
 8000e86:	d003      	beq.n	8000e90 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	2b12      	cmp	r3, #18
 8000e8e:	d130      	bne.n	8000ef2 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	689b      	ldr	r3, [r3, #8]
 8000e94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	2203      	movs	r2, #3
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	68da      	ldr	r2, [r3, #12]
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	693a      	ldr	r2, [r7, #16]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	43db      	mvns	r3, r3
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	091b      	lsrs	r3, r3, #4
 8000edc:	f003 0201 	and.w	r2, r3, #1
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	f003 0303 	and.w	r3, r3, #3
 8000efa:	2b03      	cmp	r3, #3
 8000efc:	d118      	bne.n	8000f30 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f04:	2201      	movs	r2, #1
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	4013      	ands	r3, r2
 8000f12:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	08db      	lsrs	r3, r3, #3
 8000f1a:	f003 0201 	and.w	r2, r3, #1
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	693a      	ldr	r2, [r7, #16]
 8000f2e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	2203      	movs	r2, #3
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4013      	ands	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	689a      	ldr	r2, [r3, #8]
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	f000 80ac 	beq.w	80010c6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f6e:	4b5e      	ldr	r3, [pc, #376]	; (80010e8 <HAL_GPIO_Init+0x32c>)
 8000f70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f72:	4a5d      	ldr	r2, [pc, #372]	; (80010e8 <HAL_GPIO_Init+0x32c>)
 8000f74:	f043 0301 	orr.w	r3, r3, #1
 8000f78:	6613      	str	r3, [r2, #96]	; 0x60
 8000f7a:	4b5b      	ldr	r3, [pc, #364]	; (80010e8 <HAL_GPIO_Init+0x32c>)
 8000f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f7e:	f003 0301 	and.w	r3, r3, #1
 8000f82:	60bb      	str	r3, [r7, #8]
 8000f84:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f86:	4a59      	ldr	r2, [pc, #356]	; (80010ec <HAL_GPIO_Init+0x330>)
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	089b      	lsrs	r3, r3, #2
 8000f8c:	3302      	adds	r3, #2
 8000f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f92:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	220f      	movs	r2, #15
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000fb0:	d025      	beq.n	8000ffe <HAL_GPIO_Init+0x242>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a4e      	ldr	r2, [pc, #312]	; (80010f0 <HAL_GPIO_Init+0x334>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d01f      	beq.n	8000ffa <HAL_GPIO_Init+0x23e>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a4d      	ldr	r2, [pc, #308]	; (80010f4 <HAL_GPIO_Init+0x338>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d019      	beq.n	8000ff6 <HAL_GPIO_Init+0x23a>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a4c      	ldr	r2, [pc, #304]	; (80010f8 <HAL_GPIO_Init+0x33c>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d013      	beq.n	8000ff2 <HAL_GPIO_Init+0x236>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a4b      	ldr	r2, [pc, #300]	; (80010fc <HAL_GPIO_Init+0x340>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d00d      	beq.n	8000fee <HAL_GPIO_Init+0x232>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a4a      	ldr	r2, [pc, #296]	; (8001100 <HAL_GPIO_Init+0x344>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d007      	beq.n	8000fea <HAL_GPIO_Init+0x22e>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a49      	ldr	r2, [pc, #292]	; (8001104 <HAL_GPIO_Init+0x348>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d101      	bne.n	8000fe6 <HAL_GPIO_Init+0x22a>
 8000fe2:	2306      	movs	r3, #6
 8000fe4:	e00c      	b.n	8001000 <HAL_GPIO_Init+0x244>
 8000fe6:	2307      	movs	r3, #7
 8000fe8:	e00a      	b.n	8001000 <HAL_GPIO_Init+0x244>
 8000fea:	2305      	movs	r3, #5
 8000fec:	e008      	b.n	8001000 <HAL_GPIO_Init+0x244>
 8000fee:	2304      	movs	r3, #4
 8000ff0:	e006      	b.n	8001000 <HAL_GPIO_Init+0x244>
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e004      	b.n	8001000 <HAL_GPIO_Init+0x244>
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	e002      	b.n	8001000 <HAL_GPIO_Init+0x244>
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e000      	b.n	8001000 <HAL_GPIO_Init+0x244>
 8000ffe:	2300      	movs	r3, #0
 8001000:	697a      	ldr	r2, [r7, #20]
 8001002:	f002 0203 	and.w	r2, r2, #3
 8001006:	0092      	lsls	r2, r2, #2
 8001008:	4093      	lsls	r3, r2
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	4313      	orrs	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001010:	4936      	ldr	r1, [pc, #216]	; (80010ec <HAL_GPIO_Init+0x330>)
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	089b      	lsrs	r3, r3, #2
 8001016:	3302      	adds	r3, #2
 8001018:	693a      	ldr	r2, [r7, #16]
 800101a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800101e:	4b3a      	ldr	r3, [pc, #232]	; (8001108 <HAL_GPIO_Init+0x34c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	43db      	mvns	r3, r3
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	4013      	ands	r3, r2
 800102c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001036:	2b00      	cmp	r3, #0
 8001038:	d003      	beq.n	8001042 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4313      	orrs	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001042:	4a31      	ldr	r2, [pc, #196]	; (8001108 <HAL_GPIO_Init+0x34c>)
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001048:	4b2f      	ldr	r3, [pc, #188]	; (8001108 <HAL_GPIO_Init+0x34c>)
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	43db      	mvns	r3, r3
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4013      	ands	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001060:	2b00      	cmp	r3, #0
 8001062:	d003      	beq.n	800106c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	4313      	orrs	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800106c:	4a26      	ldr	r2, [pc, #152]	; (8001108 <HAL_GPIO_Init+0x34c>)
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001072:	4b25      	ldr	r3, [pc, #148]	; (8001108 <HAL_GPIO_Init+0x34c>)
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	43db      	mvns	r3, r3
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	4013      	ands	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800108a:	2b00      	cmp	r3, #0
 800108c:	d003      	beq.n	8001096 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	4313      	orrs	r3, r2
 8001094:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001096:	4a1c      	ldr	r2, [pc, #112]	; (8001108 <HAL_GPIO_Init+0x34c>)
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800109c:	4b1a      	ldr	r3, [pc, #104]	; (8001108 <HAL_GPIO_Init+0x34c>)
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	43db      	mvns	r3, r3
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	4013      	ands	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d003      	beq.n	80010c0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	4313      	orrs	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010c0:	4a11      	ldr	r2, [pc, #68]	; (8001108 <HAL_GPIO_Init+0x34c>)
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	3301      	adds	r3, #1
 80010ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	fa22 f303 	lsr.w	r3, r2, r3
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	f47f ae78 	bne.w	8000dcc <HAL_GPIO_Init+0x10>
  }
}
 80010dc:	bf00      	nop
 80010de:	371c      	adds	r7, #28
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	40021000 	.word	0x40021000
 80010ec:	40010000 	.word	0x40010000
 80010f0:	48000400 	.word	0x48000400
 80010f4:	48000800 	.word	0x48000800
 80010f8:	48000c00 	.word	0x48000c00
 80010fc:	48001000 	.word	0x48001000
 8001100:	48001400 	.word	0x48001400
 8001104:	48001800 	.word	0x48001800
 8001108:	40010400 	.word	0x40010400

0800110c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	807b      	strh	r3, [r7, #2]
 8001118:	4613      	mov	r3, r2
 800111a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800111c:	787b      	ldrb	r3, [r7, #1]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d003      	beq.n	800112a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001122:	887a      	ldrh	r2, [r7, #2]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001128:	e002      	b.n	8001130 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800112a:	887a      	ldrh	r2, [r7, #2]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001130:	bf00      	nop
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr

0800113c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d101      	bne.n	800114e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e0af      	b.n	80012ae <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001154:	b2db      	uxtb	r3, r3
 8001156:	2b00      	cmp	r3, #0
 8001158:	d106      	bne.n	8001168 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2200      	movs	r2, #0
 800115e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f004 f852 	bl	800520c <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2202      	movs	r2, #2
 800116c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f022 0201 	bic.w	r2, r2, #1
 800117e:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001180:	2300      	movs	r3, #0
 8001182:	617b      	str	r3, [r7, #20]
 8001184:	e00a      	b.n	800119c <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	3304      	adds	r3, #4
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	4413      	add	r3, r2
 8001192:	2200      	movs	r2, #0
 8001194:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	3301      	adds	r3, #1
 800119a:	617b      	str	r3, [r7, #20]
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	2b0f      	cmp	r3, #15
 80011a0:	d9f1      	bls.n	8001186 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	689a      	ldr	r2, [r3, #8]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f042 0204 	orr.w	r2, r2, #4
 80011b0:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	685a      	ldr	r2, [r3, #4]
 80011b8:	4b3f      	ldr	r3, [pc, #252]	; (80012b8 <HAL_LCD_Init+0x17c>)
 80011ba:	4013      	ands	r3, r2
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	6851      	ldr	r1, [r2, #4]
 80011c0:	687a      	ldr	r2, [r7, #4]
 80011c2:	6892      	ldr	r2, [r2, #8]
 80011c4:	4311      	orrs	r1, r2
 80011c6:	687a      	ldr	r2, [r7, #4]
 80011c8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80011ca:	4311      	orrs	r1, r2
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80011d0:	4311      	orrs	r1, r2
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	69d2      	ldr	r2, [r2, #28]
 80011d6:	4311      	orrs	r1, r2
 80011d8:	687a      	ldr	r2, [r7, #4]
 80011da:	6a12      	ldr	r2, [r2, #32]
 80011dc:	4311      	orrs	r1, r2
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	6992      	ldr	r2, [r2, #24]
 80011e2:	4311      	orrs	r1, r2
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80011e8:	4311      	orrs	r1, r2
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	6812      	ldr	r2, [r2, #0]
 80011ee:	430b      	orrs	r3, r1
 80011f0:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f000 f94c 	bl	8001490 <LCD_WaitForSynchro>
 80011f8:	4603      	mov	r3, r0
 80011fa:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 80011fc:	7cfb      	ldrb	r3, [r7, #19]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <HAL_LCD_Init+0xca>
  {
    return status;
 8001202:	7cfb      	ldrb	r3, [r7, #19]
 8001204:	e053      	b.n	80012ae <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	68da      	ldr	r2, [r3, #12]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	691b      	ldr	r3, [r3, #16]
 8001218:	431a      	orrs	r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	695b      	ldr	r3, [r3, #20]
 800121e:	431a      	orrs	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001224:	431a      	orrs	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	430a      	orrs	r2, r1
 800122c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f042 0201 	orr.w	r2, r2, #1
 800123c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800123e:	f7ff f9fb 	bl	8000638 <HAL_GetTick>
 8001242:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001244:	e00c      	b.n	8001260 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001246:	f7ff f9f7 	bl	8000638 <HAL_GetTick>
 800124a:	4602      	mov	r2, r0
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001254:	d904      	bls.n	8001260 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2208      	movs	r2, #8
 800125a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800125c:	2303      	movs	r3, #3
 800125e:	e026      	b.n	80012ae <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	2b01      	cmp	r3, #1
 800126c:	d1eb      	bne.n	8001246 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 800126e:	f7ff f9e3 	bl	8000638 <HAL_GetTick>
 8001272:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001274:	e00c      	b.n	8001290 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001276:	f7ff f9df 	bl	8000638 <HAL_GetTick>
 800127a:	4602      	mov	r2, r0
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	1ad3      	subs	r3, r2, r3
 8001280:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001284:	d904      	bls.n	8001290 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2210      	movs	r2, #16
 800128a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e00e      	b.n	80012ae <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	f003 0310 	and.w	r3, r3, #16
 800129a:	2b10      	cmp	r3, #16
 800129c:	d1eb      	bne.n	8001276 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2200      	movs	r2, #0
 80012a2:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2201      	movs	r2, #1
 80012a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 80012ac:	7cfb      	ldrb	r3, [r7, #19]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3718      	adds	r7, #24
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	fc00000e 	.word	0xfc00000e

080012bc <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
 80012c8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012d0:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80012d2:	7dfb      	ldrb	r3, [r7, #23]
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d002      	beq.n	80012de <HAL_LCD_Write+0x22>
 80012d8:	7dfb      	ldrb	r3, [r7, #23]
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d144      	bne.n	8001368 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d12a      	bne.n	8001340 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d101      	bne.n	80012f8 <HAL_LCD_Write+0x3c>
 80012f4:	2302      	movs	r3, #2
 80012f6:	e038      	b.n	800136a <HAL_LCD_Write+0xae>
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	2201      	movs	r2, #1
 80012fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	2202      	movs	r2, #2
 8001304:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001308:	f7ff f996 	bl	8000638 <HAL_GetTick>
 800130c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800130e:	e010      	b.n	8001332 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001310:	f7ff f992 	bl	8000638 <HAL_GetTick>
 8001314:	4602      	mov	r2, r0
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800131e:	d908      	bls.n	8001332 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2202      	movs	r2, #2
 8001324:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	2200      	movs	r2, #0
 800132a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e01b      	b.n	800136a <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f003 0304 	and.w	r3, r3, #4
 800133c:	2b04      	cmp	r3, #4
 800133e:	d0e7      	beq.n	8001310 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	3304      	adds	r3, #4
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	4413      	add	r3, r2
 800134c:	685a      	ldr	r2, [r3, #4]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	401a      	ands	r2, r3
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	6819      	ldr	r1, [r3, #0]
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	431a      	orrs	r2, r3
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	3304      	adds	r3, #4
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	440b      	add	r3, r1
 8001362:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8001364:	2300      	movs	r3, #0
 8001366:	e000      	b.n	800136a <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8001368:	2301      	movs	r3, #1
  }
}
 800136a:	4618      	mov	r0, r3
 800136c:	3718      	adds	r7, #24
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b086      	sub	sp, #24
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001384:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8001386:	7cbb      	ldrb	r3, [r7, #18]
 8001388:	2b01      	cmp	r3, #1
 800138a:	d002      	beq.n	8001392 <HAL_LCD_Clear+0x20>
 800138c:	7cbb      	ldrb	r3, [r7, #18]
 800138e:	2b02      	cmp	r3, #2
 8001390:	d140      	bne.n	8001414 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001398:	2b01      	cmp	r3, #1
 800139a:	d101      	bne.n	80013a0 <HAL_LCD_Clear+0x2e>
 800139c:	2302      	movs	r3, #2
 800139e:	e03a      	b.n	8001416 <HAL_LCD_Clear+0xa4>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2201      	movs	r2, #1
 80013a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2202      	movs	r2, #2
 80013ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 80013b0:	f7ff f942 	bl	8000638 <HAL_GetTick>
 80013b4:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80013b6:	e010      	b.n	80013da <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80013b8:	f7ff f93e 	bl	8000638 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013c6:	d908      	bls.n	80013da <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2202      	movs	r2, #2
 80013cc:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2200      	movs	r2, #0
 80013d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e01d      	b.n	8001416 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f003 0304 	and.w	r3, r3, #4
 80013e4:	2b04      	cmp	r3, #4
 80013e6:	d0e7      	beq.n	80013b8 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
 80013ec:	e00a      	b.n	8001404 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	3304      	adds	r3, #4
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	4413      	add	r3, r2
 80013fa:	2200      	movs	r2, #0
 80013fc:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	3301      	adds	r3, #1
 8001402:	617b      	str	r3, [r7, #20]
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	2b0f      	cmp	r3, #15
 8001408:	d9f1      	bls.n	80013ee <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f000 f807 	bl	800141e <HAL_LCD_UpdateDisplayRequest>
 8001410:	4603      	mov	r3, r0
 8001412:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8001414:	7cfb      	ldrb	r3, [r7, #19]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3718      	adds	r7, #24
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b084      	sub	sp, #16
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	2208      	movs	r2, #8
 800142c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	689a      	ldr	r2, [r3, #8]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f042 0204 	orr.w	r2, r2, #4
 800143c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800143e:	f7ff f8fb 	bl	8000638 <HAL_GetTick>
 8001442:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8001444:	e010      	b.n	8001468 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001446:	f7ff f8f7 	bl	8000638 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001454:	d908      	bls.n	8001468 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2204      	movs	r2, #4
 800145a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2200      	movs	r2, #0
 8001460:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8001464:	2303      	movs	r3, #3
 8001466:	e00f      	b.n	8001488 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	f003 0308 	and.w	r3, r3, #8
 8001472:	2b08      	cmp	r3, #8
 8001474:	d1e7      	bne.n	8001446 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2201      	movs	r2, #1
 800147a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2200      	movs	r2, #0
 8001482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001486:	2300      	movs	r3, #0
}
 8001488:	4618      	mov	r0, r3
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001498:	f7ff f8ce 	bl	8000638 <HAL_GetTick>
 800149c:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800149e:	e00c      	b.n	80014ba <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80014a0:	f7ff f8ca 	bl	8000638 <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014ae:	d904      	bls.n	80014ba <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e007      	b.n	80014ca <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	f003 0320 	and.w	r3, r3, #32
 80014c4:	2b20      	cmp	r3, #32
 80014c6:	d1eb      	bne.n	80014a0 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80014d8:	4b04      	ldr	r3, [pc, #16]	; (80014ec <HAL_PWREx_GetVoltageRange+0x18>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	40007000 	.word	0x40007000

080014f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014fe:	d130      	bne.n	8001562 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001500:	4b23      	ldr	r3, [pc, #140]	; (8001590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001508:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800150c:	d038      	beq.n	8001580 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800150e:	4b20      	ldr	r3, [pc, #128]	; (8001590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001516:	4a1e      	ldr	r2, [pc, #120]	; (8001590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001518:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800151c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800151e:	4b1d      	ldr	r3, [pc, #116]	; (8001594 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2232      	movs	r2, #50	; 0x32
 8001524:	fb02 f303 	mul.w	r3, r2, r3
 8001528:	4a1b      	ldr	r2, [pc, #108]	; (8001598 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800152a:	fba2 2303 	umull	r2, r3, r2, r3
 800152e:	0c9b      	lsrs	r3, r3, #18
 8001530:	3301      	adds	r3, #1
 8001532:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001534:	e002      	b.n	800153c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	3b01      	subs	r3, #1
 800153a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800153c:	4b14      	ldr	r3, [pc, #80]	; (8001590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800153e:	695b      	ldr	r3, [r3, #20]
 8001540:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001544:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001548:	d102      	bne.n	8001550 <HAL_PWREx_ControlVoltageScaling+0x60>
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1f2      	bne.n	8001536 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001550:	4b0f      	ldr	r3, [pc, #60]	; (8001590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001552:	695b      	ldr	r3, [r3, #20]
 8001554:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001558:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800155c:	d110      	bne.n	8001580 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e00f      	b.n	8001582 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001562:	4b0b      	ldr	r3, [pc, #44]	; (8001590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800156a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800156e:	d007      	beq.n	8001580 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001570:	4b07      	ldr	r3, [pc, #28]	; (8001590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001578:	4a05      	ldr	r2, [pc, #20]	; (8001590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800157a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800157e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	3714      	adds	r7, #20
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	40007000 	.word	0x40007000
 8001594:	20000008 	.word	0x20000008
 8001598:	431bde83 	.word	0x431bde83

0800159c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b088      	sub	sp, #32
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d101      	bne.n	80015ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e39d      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015ae:	4ba4      	ldr	r3, [pc, #656]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f003 030c 	and.w	r3, r3, #12
 80015b6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015b8:	4ba1      	ldr	r3, [pc, #644]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	f003 0303 	and.w	r3, r3, #3
 80015c0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0310 	and.w	r3, r3, #16
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	f000 80e1 	beq.w	8001792 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d007      	beq.n	80015e6 <HAL_RCC_OscConfig+0x4a>
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	2b0c      	cmp	r3, #12
 80015da:	f040 8088 	bne.w	80016ee <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	f040 8084 	bne.w	80016ee <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015e6:	4b96      	ldr	r3, [pc, #600]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d005      	beq.n	80015fe <HAL_RCC_OscConfig+0x62>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e375      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a1a      	ldr	r2, [r3, #32]
 8001602:	4b8f      	ldr	r3, [pc, #572]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 0308 	and.w	r3, r3, #8
 800160a:	2b00      	cmp	r3, #0
 800160c:	d004      	beq.n	8001618 <HAL_RCC_OscConfig+0x7c>
 800160e:	4b8c      	ldr	r3, [pc, #560]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001616:	e005      	b.n	8001624 <HAL_RCC_OscConfig+0x88>
 8001618:	4b89      	ldr	r3, [pc, #548]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800161a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800161e:	091b      	lsrs	r3, r3, #4
 8001620:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001624:	4293      	cmp	r3, r2
 8001626:	d223      	bcs.n	8001670 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6a1b      	ldr	r3, [r3, #32]
 800162c:	4618      	mov	r0, r3
 800162e:	f000 fd09 	bl	8002044 <RCC_SetFlashLatencyFromMSIRange>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e356      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800163c:	4b80      	ldr	r3, [pc, #512]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a7f      	ldr	r2, [pc, #508]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001642:	f043 0308 	orr.w	r3, r3, #8
 8001646:	6013      	str	r3, [r2, #0]
 8001648:	4b7d      	ldr	r3, [pc, #500]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6a1b      	ldr	r3, [r3, #32]
 8001654:	497a      	ldr	r1, [pc, #488]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001656:	4313      	orrs	r3, r2
 8001658:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800165a:	4b79      	ldr	r3, [pc, #484]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	69db      	ldr	r3, [r3, #28]
 8001666:	021b      	lsls	r3, r3, #8
 8001668:	4975      	ldr	r1, [pc, #468]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800166a:	4313      	orrs	r3, r2
 800166c:	604b      	str	r3, [r1, #4]
 800166e:	e022      	b.n	80016b6 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001670:	4b73      	ldr	r3, [pc, #460]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a72      	ldr	r2, [pc, #456]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001676:	f043 0308 	orr.w	r3, r3, #8
 800167a:	6013      	str	r3, [r2, #0]
 800167c:	4b70      	ldr	r3, [pc, #448]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6a1b      	ldr	r3, [r3, #32]
 8001688:	496d      	ldr	r1, [pc, #436]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800168a:	4313      	orrs	r3, r2
 800168c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800168e:	4b6c      	ldr	r3, [pc, #432]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	021b      	lsls	r3, r3, #8
 800169c:	4968      	ldr	r1, [pc, #416]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800169e:	4313      	orrs	r3, r2
 80016a0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6a1b      	ldr	r3, [r3, #32]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f000 fccc 	bl	8002044 <RCC_SetFlashLatencyFromMSIRange>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e319      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80016b6:	f000 fc03 	bl	8001ec0 <HAL_RCC_GetSysClockFreq>
 80016ba:	4601      	mov	r1, r0
 80016bc:	4b60      	ldr	r3, [pc, #384]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	091b      	lsrs	r3, r3, #4
 80016c2:	f003 030f 	and.w	r3, r3, #15
 80016c6:	4a5f      	ldr	r2, [pc, #380]	; (8001844 <HAL_RCC_OscConfig+0x2a8>)
 80016c8:	5cd3      	ldrb	r3, [r2, r3]
 80016ca:	f003 031f 	and.w	r3, r3, #31
 80016ce:	fa21 f303 	lsr.w	r3, r1, r3
 80016d2:	4a5d      	ldr	r2, [pc, #372]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80016d4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80016d6:	4b5d      	ldr	r3, [pc, #372]	; (800184c <HAL_RCC_OscConfig+0x2b0>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4618      	mov	r0, r3
 80016dc:	f7fe ff60 	bl	80005a0 <HAL_InitTick>
 80016e0:	4603      	mov	r3, r0
 80016e2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80016e4:	7bfb      	ldrb	r3, [r7, #15]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d052      	beq.n	8001790 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80016ea:	7bfb      	ldrb	r3, [r7, #15]
 80016ec:	e2fd      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	699b      	ldr	r3, [r3, #24]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d032      	beq.n	800175c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80016f6:	4b52      	ldr	r3, [pc, #328]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a51      	ldr	r2, [pc, #324]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001702:	f7fe ff99 	bl	8000638 <HAL_GetTick>
 8001706:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001708:	e008      	b.n	800171c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800170a:	f7fe ff95 	bl	8000638 <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d901      	bls.n	800171c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8001718:	2303      	movs	r3, #3
 800171a:	e2e6      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800171c:	4b48      	ldr	r3, [pc, #288]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0302 	and.w	r3, r3, #2
 8001724:	2b00      	cmp	r3, #0
 8001726:	d0f0      	beq.n	800170a <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001728:	4b45      	ldr	r3, [pc, #276]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a44      	ldr	r2, [pc, #272]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800172e:	f043 0308 	orr.w	r3, r3, #8
 8001732:	6013      	str	r3, [r2, #0]
 8001734:	4b42      	ldr	r3, [pc, #264]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a1b      	ldr	r3, [r3, #32]
 8001740:	493f      	ldr	r1, [pc, #252]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001742:	4313      	orrs	r3, r2
 8001744:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001746:	4b3e      	ldr	r3, [pc, #248]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	69db      	ldr	r3, [r3, #28]
 8001752:	021b      	lsls	r3, r3, #8
 8001754:	493a      	ldr	r1, [pc, #232]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001756:	4313      	orrs	r3, r2
 8001758:	604b      	str	r3, [r1, #4]
 800175a:	e01a      	b.n	8001792 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800175c:	4b38      	ldr	r3, [pc, #224]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a37      	ldr	r2, [pc, #220]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001762:	f023 0301 	bic.w	r3, r3, #1
 8001766:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001768:	f7fe ff66 	bl	8000638 <HAL_GetTick>
 800176c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800176e:	e008      	b.n	8001782 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001770:	f7fe ff62 	bl	8000638 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b02      	cmp	r3, #2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e2b3      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001782:	4b2f      	ldr	r3, [pc, #188]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0302 	and.w	r3, r3, #2
 800178a:	2b00      	cmp	r3, #0
 800178c:	d1f0      	bne.n	8001770 <HAL_RCC_OscConfig+0x1d4>
 800178e:	e000      	b.n	8001792 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001790:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	2b00      	cmp	r3, #0
 800179c:	d074      	beq.n	8001888 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	2b08      	cmp	r3, #8
 80017a2:	d005      	beq.n	80017b0 <HAL_RCC_OscConfig+0x214>
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	2b0c      	cmp	r3, #12
 80017a8:	d10e      	bne.n	80017c8 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	2b03      	cmp	r3, #3
 80017ae:	d10b      	bne.n	80017c8 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017b0:	4b23      	ldr	r3, [pc, #140]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d064      	beq.n	8001886 <HAL_RCC_OscConfig+0x2ea>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d160      	bne.n	8001886 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	e290      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017d0:	d106      	bne.n	80017e0 <HAL_RCC_OscConfig+0x244>
 80017d2:	4b1b      	ldr	r3, [pc, #108]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a1a      	ldr	r2, [pc, #104]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80017d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017dc:	6013      	str	r3, [r2, #0]
 80017de:	e01d      	b.n	800181c <HAL_RCC_OscConfig+0x280>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017e8:	d10c      	bne.n	8001804 <HAL_RCC_OscConfig+0x268>
 80017ea:	4b15      	ldr	r3, [pc, #84]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a14      	ldr	r2, [pc, #80]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80017f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	4b12      	ldr	r3, [pc, #72]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a11      	ldr	r2, [pc, #68]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 80017fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001800:	6013      	str	r3, [r2, #0]
 8001802:	e00b      	b.n	800181c <HAL_RCC_OscConfig+0x280>
 8001804:	4b0e      	ldr	r3, [pc, #56]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a0d      	ldr	r2, [pc, #52]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 800180a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800180e:	6013      	str	r3, [r2, #0]
 8001810:	4b0b      	ldr	r3, [pc, #44]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a0a      	ldr	r2, [pc, #40]	; (8001840 <HAL_RCC_OscConfig+0x2a4>)
 8001816:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800181a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d01c      	beq.n	800185e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001824:	f7fe ff08 	bl	8000638 <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800182a:	e011      	b.n	8001850 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800182c:	f7fe ff04 	bl	8000638 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b64      	cmp	r3, #100	; 0x64
 8001838:	d90a      	bls.n	8001850 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e255      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
 800183e:	bf00      	nop
 8001840:	40021000 	.word	0x40021000
 8001844:	08007768 	.word	0x08007768
 8001848:	20000008 	.word	0x20000008
 800184c:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001850:	4bae      	ldr	r3, [pc, #696]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d0e7      	beq.n	800182c <HAL_RCC_OscConfig+0x290>
 800185c:	e014      	b.n	8001888 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800185e:	f7fe feeb 	bl	8000638 <HAL_GetTick>
 8001862:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001864:	e008      	b.n	8001878 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001866:	f7fe fee7 	bl	8000638 <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b64      	cmp	r3, #100	; 0x64
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e238      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001878:	4ba4      	ldr	r3, [pc, #656]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d1f0      	bne.n	8001866 <HAL_RCC_OscConfig+0x2ca>
 8001884:	e000      	b.n	8001888 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001886:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0302 	and.w	r3, r3, #2
 8001890:	2b00      	cmp	r3, #0
 8001892:	d060      	beq.n	8001956 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	2b04      	cmp	r3, #4
 8001898:	d005      	beq.n	80018a6 <HAL_RCC_OscConfig+0x30a>
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	2b0c      	cmp	r3, #12
 800189e:	d119      	bne.n	80018d4 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d116      	bne.n	80018d4 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018a6:	4b99      	ldr	r3, [pc, #612]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d005      	beq.n	80018be <HAL_RCC_OscConfig+0x322>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	68db      	ldr	r3, [r3, #12]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d101      	bne.n	80018be <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e215      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018be:	4b93      	ldr	r3, [pc, #588]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	691b      	ldr	r3, [r3, #16]
 80018ca:	061b      	lsls	r3, r3, #24
 80018cc:	498f      	ldr	r1, [pc, #572]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018d2:	e040      	b.n	8001956 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d023      	beq.n	8001924 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018dc:	4b8b      	ldr	r3, [pc, #556]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a8a      	ldr	r2, [pc, #552]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 80018e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e8:	f7fe fea6 	bl	8000638 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018ee:	e008      	b.n	8001902 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018f0:	f7fe fea2 	bl	8000638 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e1f3      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001902:	4b82      	ldr	r3, [pc, #520]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800190a:	2b00      	cmp	r3, #0
 800190c:	d0f0      	beq.n	80018f0 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800190e:	4b7f      	ldr	r3, [pc, #508]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	061b      	lsls	r3, r3, #24
 800191c:	497b      	ldr	r1, [pc, #492]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 800191e:	4313      	orrs	r3, r2
 8001920:	604b      	str	r3, [r1, #4]
 8001922:	e018      	b.n	8001956 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001924:	4b79      	ldr	r3, [pc, #484]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a78      	ldr	r2, [pc, #480]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 800192a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800192e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001930:	f7fe fe82 	bl	8000638 <HAL_GetTick>
 8001934:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001938:	f7fe fe7e 	bl	8000638 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e1cf      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800194a:	4b70      	ldr	r3, [pc, #448]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1f0      	bne.n	8001938 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0308 	and.w	r3, r3, #8
 800195e:	2b00      	cmp	r3, #0
 8001960:	d03c      	beq.n	80019dc <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d01c      	beq.n	80019a4 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800196a:	4b68      	ldr	r3, [pc, #416]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 800196c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001970:	4a66      	ldr	r2, [pc, #408]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001972:	f043 0301 	orr.w	r3, r3, #1
 8001976:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800197a:	f7fe fe5d 	bl	8000638 <HAL_GetTick>
 800197e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001980:	e008      	b.n	8001994 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001982:	f7fe fe59 	bl	8000638 <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	2b02      	cmp	r3, #2
 800198e:	d901      	bls.n	8001994 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e1aa      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001994:	4b5d      	ldr	r3, [pc, #372]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001996:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d0ef      	beq.n	8001982 <HAL_RCC_OscConfig+0x3e6>
 80019a2:	e01b      	b.n	80019dc <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019a4:	4b59      	ldr	r3, [pc, #356]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 80019a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019aa:	4a58      	ldr	r2, [pc, #352]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 80019ac:	f023 0301 	bic.w	r3, r3, #1
 80019b0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019b4:	f7fe fe40 	bl	8000638 <HAL_GetTick>
 80019b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019ba:	e008      	b.n	80019ce <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019bc:	f7fe fe3c 	bl	8000638 <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e18d      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019ce:	4b4f      	ldr	r3, [pc, #316]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 80019d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019d4:	f003 0302 	and.w	r3, r3, #2
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d1ef      	bne.n	80019bc <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0304 	and.w	r3, r3, #4
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f000 80a5 	beq.w	8001b34 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019ea:	2300      	movs	r3, #0
 80019ec:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80019ee:	4b47      	ldr	r3, [pc, #284]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 80019f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d10d      	bne.n	8001a16 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019fa:	4b44      	ldr	r3, [pc, #272]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 80019fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019fe:	4a43      	ldr	r2, [pc, #268]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001a00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a04:	6593      	str	r3, [r2, #88]	; 0x58
 8001a06:	4b41      	ldr	r3, [pc, #260]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a12:	2301      	movs	r3, #1
 8001a14:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a16:	4b3e      	ldr	r3, [pc, #248]	; (8001b10 <HAL_RCC_OscConfig+0x574>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d118      	bne.n	8001a54 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a22:	4b3b      	ldr	r3, [pc, #236]	; (8001b10 <HAL_RCC_OscConfig+0x574>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a3a      	ldr	r2, [pc, #232]	; (8001b10 <HAL_RCC_OscConfig+0x574>)
 8001a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a2e:	f7fe fe03 	bl	8000638 <HAL_GetTick>
 8001a32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a34:	e008      	b.n	8001a48 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a36:	f7fe fdff 	bl	8000638 <HAL_GetTick>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d901      	bls.n	8001a48 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e150      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a48:	4b31      	ldr	r3, [pc, #196]	; (8001b10 <HAL_RCC_OscConfig+0x574>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d0f0      	beq.n	8001a36 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d108      	bne.n	8001a6e <HAL_RCC_OscConfig+0x4d2>
 8001a5c:	4b2b      	ldr	r3, [pc, #172]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a62:	4a2a      	ldr	r2, [pc, #168]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a6c:	e024      	b.n	8001ab8 <HAL_RCC_OscConfig+0x51c>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	2b05      	cmp	r3, #5
 8001a74:	d110      	bne.n	8001a98 <HAL_RCC_OscConfig+0x4fc>
 8001a76:	4b25      	ldr	r3, [pc, #148]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a7c:	4a23      	ldr	r2, [pc, #140]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001a7e:	f043 0304 	orr.w	r3, r3, #4
 8001a82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a86:	4b21      	ldr	r3, [pc, #132]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a8c:	4a1f      	ldr	r2, [pc, #124]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001a8e:	f043 0301 	orr.w	r3, r3, #1
 8001a92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a96:	e00f      	b.n	8001ab8 <HAL_RCC_OscConfig+0x51c>
 8001a98:	4b1c      	ldr	r3, [pc, #112]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a9e:	4a1b      	ldr	r2, [pc, #108]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001aa0:	f023 0301 	bic.w	r3, r3, #1
 8001aa4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001aa8:	4b18      	ldr	r3, [pc, #96]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001aae:	4a17      	ldr	r2, [pc, #92]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001ab0:	f023 0304 	bic.w	r3, r3, #4
 8001ab4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d016      	beq.n	8001aee <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ac0:	f7fe fdba 	bl	8000638 <HAL_GetTick>
 8001ac4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ac6:	e00a      	b.n	8001ade <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ac8:	f7fe fdb6 	bl	8000638 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e105      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ade:	4b0b      	ldr	r3, [pc, #44]	; (8001b0c <HAL_RCC_OscConfig+0x570>)
 8001ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d0ed      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x52c>
 8001aec:	e019      	b.n	8001b22 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aee:	f7fe fda3 	bl	8000638 <HAL_GetTick>
 8001af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001af4:	e00e      	b.n	8001b14 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001af6:	f7fe fd9f 	bl	8000638 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d905      	bls.n	8001b14 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e0ee      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b14:	4b77      	ldr	r3, [pc, #476]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1e9      	bne.n	8001af6 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b22:	7ffb      	ldrb	r3, [r7, #31]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d105      	bne.n	8001b34 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b28:	4b72      	ldr	r3, [pc, #456]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b2c:	4a71      	ldr	r2, [pc, #452]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001b2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b32:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	f000 80d5 	beq.w	8001ce8 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	2b0c      	cmp	r3, #12
 8001b42:	f000 808e 	beq.w	8001c62 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d15b      	bne.n	8001c06 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b4e:	4b69      	ldr	r3, [pc, #420]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a68      	ldr	r2, [pc, #416]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001b54:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b5a:	f7fe fd6d 	bl	8000638 <HAL_GetTick>
 8001b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b60:	e008      	b.n	8001b74 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b62:	f7fe fd69 	bl	8000638 <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e0ba      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b74:	4b5f      	ldr	r3, [pc, #380]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d1f0      	bne.n	8001b62 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b80:	4b5c      	ldr	r3, [pc, #368]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001b82:	68da      	ldr	r2, [r3, #12]
 8001b84:	4b5c      	ldr	r3, [pc, #368]	; (8001cf8 <HAL_RCC_OscConfig+0x75c>)
 8001b86:	4013      	ands	r3, r2
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001b90:	3a01      	subs	r2, #1
 8001b92:	0112      	lsls	r2, r2, #4
 8001b94:	4311      	orrs	r1, r2
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001b9a:	0212      	lsls	r2, r2, #8
 8001b9c:	4311      	orrs	r1, r2
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001ba2:	0852      	lsrs	r2, r2, #1
 8001ba4:	3a01      	subs	r2, #1
 8001ba6:	0552      	lsls	r2, r2, #21
 8001ba8:	4311      	orrs	r1, r2
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001bae:	0852      	lsrs	r2, r2, #1
 8001bb0:	3a01      	subs	r2, #1
 8001bb2:	0652      	lsls	r2, r2, #25
 8001bb4:	4311      	orrs	r1, r2
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001bba:	0912      	lsrs	r2, r2, #4
 8001bbc:	0452      	lsls	r2, r2, #17
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	494c      	ldr	r1, [pc, #304]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bc6:	4b4b      	ldr	r3, [pc, #300]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a4a      	ldr	r2, [pc, #296]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001bcc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bd0:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001bd2:	4b48      	ldr	r3, [pc, #288]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001bd4:	68db      	ldr	r3, [r3, #12]
 8001bd6:	4a47      	ldr	r2, [pc, #284]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001bd8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bdc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bde:	f7fe fd2b 	bl	8000638 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be6:	f7fe fd27 	bl	8000638 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e078      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bf8:	4b3e      	ldr	r3, [pc, #248]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0f0      	beq.n	8001be6 <HAL_RCC_OscConfig+0x64a>
 8001c04:	e070      	b.n	8001ce8 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c06:	4b3b      	ldr	r3, [pc, #236]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a3a      	ldr	r2, [pc, #232]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001c0c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c10:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001c12:	4b38      	ldr	r3, [pc, #224]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d105      	bne.n	8001c2a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001c1e:	4b35      	ldr	r3, [pc, #212]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	4a34      	ldr	r2, [pc, #208]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001c24:	f023 0303 	bic.w	r3, r3, #3
 8001c28:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001c2a:	4b32      	ldr	r3, [pc, #200]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	4a31      	ldr	r2, [pc, #196]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001c30:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001c34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c38:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c3a:	f7fe fcfd 	bl	8000638 <HAL_GetTick>
 8001c3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c40:	e008      	b.n	8001c54 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c42:	f7fe fcf9 	bl	8000638 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d901      	bls.n	8001c54 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e04a      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c54:	4b27      	ldr	r3, [pc, #156]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d1f0      	bne.n	8001c42 <HAL_RCC_OscConfig+0x6a6>
 8001c60:	e042      	b.n	8001ce8 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d101      	bne.n	8001c6e <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e03d      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001c6e:	4b21      	ldr	r3, [pc, #132]	; (8001cf4 <HAL_RCC_OscConfig+0x758>)
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	f003 0203 	and.w	r2, r3, #3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d130      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8c:	3b01      	subs	r3, #1
 8001c8e:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d127      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c9e:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d11f      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001cae:	2a07      	cmp	r2, #7
 8001cb0:	bf14      	ite	ne
 8001cb2:	2201      	movne	r2, #1
 8001cb4:	2200      	moveq	r2, #0
 8001cb6:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d113      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cc6:	085b      	lsrs	r3, r3, #1
 8001cc8:	3b01      	subs	r3, #1
 8001cca:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d109      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	085b      	lsrs	r3, r3, #1
 8001cdc:	3b01      	subs	r3, #1
 8001cde:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d001      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e000      	b.n	8001cea <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3720      	adds	r7, #32
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	f99d808c 	.word	0xf99d808c

08001cfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e0c8      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d10:	4b66      	ldr	r3, [pc, #408]	; (8001eac <HAL_RCC_ClockConfig+0x1b0>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0307 	and.w	r3, r3, #7
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d910      	bls.n	8001d40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1e:	4b63      	ldr	r3, [pc, #396]	; (8001eac <HAL_RCC_ClockConfig+0x1b0>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f023 0207 	bic.w	r2, r3, #7
 8001d26:	4961      	ldr	r1, [pc, #388]	; (8001eac <HAL_RCC_ClockConfig+0x1b0>)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2e:	4b5f      	ldr	r3, [pc, #380]	; (8001eac <HAL_RCC_ClockConfig+0x1b0>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e0b0      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0301 	and.w	r3, r3, #1
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d04c      	beq.n	8001de6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b03      	cmp	r3, #3
 8001d52:	d107      	bne.n	8001d64 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d54:	4b56      	ldr	r3, [pc, #344]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d121      	bne.n	8001da4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e09e      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d107      	bne.n	8001d7c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d6c:	4b50      	ldr	r3, [pc, #320]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d115      	bne.n	8001da4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e092      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d107      	bne.n	8001d94 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d84:	4b4a      	ldr	r3, [pc, #296]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d109      	bne.n	8001da4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e086      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d94:	4b46      	ldr	r3, [pc, #280]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e07e      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001da4:	4b42      	ldr	r3, [pc, #264]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f023 0203 	bic.w	r2, r3, #3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	493f      	ldr	r1, [pc, #252]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001db6:	f7fe fc3f 	bl	8000638 <HAL_GetTick>
 8001dba:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dbc:	e00a      	b.n	8001dd4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dbe:	f7fe fc3b 	bl	8000638 <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e066      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dd4:	4b36      	ldr	r3, [pc, #216]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f003 020c 	and.w	r2, r3, #12
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d1eb      	bne.n	8001dbe <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d008      	beq.n	8001e04 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001df2:	4b2f      	ldr	r3, [pc, #188]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	492c      	ldr	r1, [pc, #176]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e00:	4313      	orrs	r3, r2
 8001e02:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e04:	4b29      	ldr	r3, [pc, #164]	; (8001eac <HAL_RCC_ClockConfig+0x1b0>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0307 	and.w	r3, r3, #7
 8001e0c:	683a      	ldr	r2, [r7, #0]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d210      	bcs.n	8001e34 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e12:	4b26      	ldr	r3, [pc, #152]	; (8001eac <HAL_RCC_ClockConfig+0x1b0>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f023 0207 	bic.w	r2, r3, #7
 8001e1a:	4924      	ldr	r1, [pc, #144]	; (8001eac <HAL_RCC_ClockConfig+0x1b0>)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e22:	4b22      	ldr	r3, [pc, #136]	; (8001eac <HAL_RCC_ClockConfig+0x1b0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	683a      	ldr	r2, [r7, #0]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d001      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e036      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d008      	beq.n	8001e52 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e40:	4b1b      	ldr	r3, [pc, #108]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	4918      	ldr	r1, [pc, #96]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d009      	beq.n	8001e72 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e5e:	4b14      	ldr	r3, [pc, #80]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	4910      	ldr	r1, [pc, #64]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e72:	f000 f825 	bl	8001ec0 <HAL_RCC_GetSysClockFreq>
 8001e76:	4601      	mov	r1, r0
 8001e78:	4b0d      	ldr	r3, [pc, #52]	; (8001eb0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	091b      	lsrs	r3, r3, #4
 8001e7e:	f003 030f 	and.w	r3, r3, #15
 8001e82:	4a0c      	ldr	r2, [pc, #48]	; (8001eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e84:	5cd3      	ldrb	r3, [r2, r3]
 8001e86:	f003 031f 	and.w	r3, r3, #31
 8001e8a:	fa21 f303 	lsr.w	r3, r1, r3
 8001e8e:	4a0a      	ldr	r2, [pc, #40]	; (8001eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e92:	4b0a      	ldr	r3, [pc, #40]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7fe fb82 	bl	80005a0 <HAL_InitTick>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	72fb      	strb	r3, [r7, #11]

  return status;
 8001ea0:	7afb      	ldrb	r3, [r7, #11]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40022000 	.word	0x40022000
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	08007768 	.word	0x08007768
 8001eb8:	20000008 	.word	0x20000008
 8001ebc:	20000000 	.word	0x20000000

08001ec0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b089      	sub	sp, #36	; 0x24
 8001ec4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61fb      	str	r3, [r7, #28]
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ece:	4b3d      	ldr	r3, [pc, #244]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	f003 030c 	and.w	r3, r3, #12
 8001ed6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ed8:	4b3a      	ldr	r3, [pc, #232]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	f003 0303 	and.w	r3, r3, #3
 8001ee0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d005      	beq.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x34>
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	2b0c      	cmp	r3, #12
 8001eec:	d121      	bne.n	8001f32 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d11e      	bne.n	8001f32 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001ef4:	4b33      	ldr	r3, [pc, #204]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0308 	and.w	r3, r3, #8
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d107      	bne.n	8001f10 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f00:	4b30      	ldr	r3, [pc, #192]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f06:	0a1b      	lsrs	r3, r3, #8
 8001f08:	f003 030f 	and.w	r3, r3, #15
 8001f0c:	61fb      	str	r3, [r7, #28]
 8001f0e:	e005      	b.n	8001f1c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f10:	4b2c      	ldr	r3, [pc, #176]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	091b      	lsrs	r3, r3, #4
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f1c:	4a2a      	ldr	r2, [pc, #168]	; (8001fc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f24:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d10d      	bne.n	8001f48 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f30:	e00a      	b.n	8001f48 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	2b04      	cmp	r3, #4
 8001f36:	d102      	bne.n	8001f3e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001f38:	4b24      	ldr	r3, [pc, #144]	; (8001fcc <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f3a:	61bb      	str	r3, [r7, #24]
 8001f3c:	e004      	b.n	8001f48 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	2b08      	cmp	r3, #8
 8001f42:	d101      	bne.n	8001f48 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f44:	4b22      	ldr	r3, [pc, #136]	; (8001fd0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f46:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	2b0c      	cmp	r3, #12
 8001f4c:	d133      	bne.n	8001fb6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f4e:	4b1d      	ldr	r3, [pc, #116]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	f003 0303 	and.w	r3, r3, #3
 8001f56:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d002      	beq.n	8001f64 <HAL_RCC_GetSysClockFreq+0xa4>
 8001f5e:	2b03      	cmp	r3, #3
 8001f60:	d003      	beq.n	8001f6a <HAL_RCC_GetSysClockFreq+0xaa>
 8001f62:	e005      	b.n	8001f70 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001f64:	4b19      	ldr	r3, [pc, #100]	; (8001fcc <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f66:	617b      	str	r3, [r7, #20]
      break;
 8001f68:	e005      	b.n	8001f76 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001f6a:	4b19      	ldr	r3, [pc, #100]	; (8001fd0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f6c:	617b      	str	r3, [r7, #20]
      break;
 8001f6e:	e002      	b.n	8001f76 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	617b      	str	r3, [r7, #20]
      break;
 8001f74:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f76:	4b13      	ldr	r3, [pc, #76]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	091b      	lsrs	r3, r3, #4
 8001f7c:	f003 0307 	and.w	r3, r3, #7
 8001f80:	3301      	adds	r3, #1
 8001f82:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f84:	4b0f      	ldr	r3, [pc, #60]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	0a1b      	lsrs	r3, r3, #8
 8001f8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f8e:	697a      	ldr	r2, [r7, #20]
 8001f90:	fb02 f203 	mul.w	r2, r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f9c:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	0e5b      	lsrs	r3, r3, #25
 8001fa2:	f003 0303 	and.w	r3, r3, #3
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001fac:	697a      	ldr	r2, [r7, #20]
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fb4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001fb6:	69bb      	ldr	r3, [r7, #24]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3724      	adds	r7, #36	; 0x24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	08007780 	.word	0x08007780
 8001fcc:	00f42400 	.word	0x00f42400
 8001fd0:	007a1200 	.word	0x007a1200

08001fd4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fd8:	4b03      	ldr	r3, [pc, #12]	; (8001fe8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fda:	681b      	ldr	r3, [r3, #0]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	20000008 	.word	0x20000008

08001fec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001ff0:	f7ff fff0 	bl	8001fd4 <HAL_RCC_GetHCLKFreq>
 8001ff4:	4601      	mov	r1, r0
 8001ff6:	4b06      	ldr	r3, [pc, #24]	; (8002010 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	0a1b      	lsrs	r3, r3, #8
 8001ffc:	f003 0307 	and.w	r3, r3, #7
 8002000:	4a04      	ldr	r2, [pc, #16]	; (8002014 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002002:	5cd3      	ldrb	r3, [r2, r3]
 8002004:	f003 031f 	and.w	r3, r3, #31
 8002008:	fa21 f303 	lsr.w	r3, r1, r3
}
 800200c:	4618      	mov	r0, r3
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40021000 	.word	0x40021000
 8002014:	08007778 	.word	0x08007778

08002018 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800201c:	f7ff ffda 	bl	8001fd4 <HAL_RCC_GetHCLKFreq>
 8002020:	4601      	mov	r1, r0
 8002022:	4b06      	ldr	r3, [pc, #24]	; (800203c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	0adb      	lsrs	r3, r3, #11
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	4a04      	ldr	r2, [pc, #16]	; (8002040 <HAL_RCC_GetPCLK2Freq+0x28>)
 800202e:	5cd3      	ldrb	r3, [r2, r3]
 8002030:	f003 031f 	and.w	r3, r3, #31
 8002034:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002038:	4618      	mov	r0, r3
 800203a:	bd80      	pop	{r7, pc}
 800203c:	40021000 	.word	0x40021000
 8002040:	08007778 	.word	0x08007778

08002044 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800204c:	2300      	movs	r3, #0
 800204e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002050:	4b2a      	ldr	r3, [pc, #168]	; (80020fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d003      	beq.n	8002064 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800205c:	f7ff fa3a 	bl	80014d4 <HAL_PWREx_GetVoltageRange>
 8002060:	6178      	str	r0, [r7, #20]
 8002062:	e014      	b.n	800208e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002064:	4b25      	ldr	r3, [pc, #148]	; (80020fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002068:	4a24      	ldr	r2, [pc, #144]	; (80020fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800206a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800206e:	6593      	str	r3, [r2, #88]	; 0x58
 8002070:	4b22      	ldr	r3, [pc, #136]	; (80020fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002074:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800207c:	f7ff fa2a 	bl	80014d4 <HAL_PWREx_GetVoltageRange>
 8002080:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002082:	4b1e      	ldr	r3, [pc, #120]	; (80020fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002086:	4a1d      	ldr	r2, [pc, #116]	; (80020fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002088:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800208c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002094:	d10b      	bne.n	80020ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2b80      	cmp	r3, #128	; 0x80
 800209a:	d919      	bls.n	80020d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2ba0      	cmp	r3, #160	; 0xa0
 80020a0:	d902      	bls.n	80020a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020a2:	2302      	movs	r3, #2
 80020a4:	613b      	str	r3, [r7, #16]
 80020a6:	e013      	b.n	80020d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020a8:	2301      	movs	r3, #1
 80020aa:	613b      	str	r3, [r7, #16]
 80020ac:	e010      	b.n	80020d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b80      	cmp	r3, #128	; 0x80
 80020b2:	d902      	bls.n	80020ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80020b4:	2303      	movs	r3, #3
 80020b6:	613b      	str	r3, [r7, #16]
 80020b8:	e00a      	b.n	80020d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2b80      	cmp	r3, #128	; 0x80
 80020be:	d102      	bne.n	80020c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020c0:	2302      	movs	r3, #2
 80020c2:	613b      	str	r3, [r7, #16]
 80020c4:	e004      	b.n	80020d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2b70      	cmp	r3, #112	; 0x70
 80020ca:	d101      	bne.n	80020d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020cc:	2301      	movs	r3, #1
 80020ce:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80020d0:	4b0b      	ldr	r3, [pc, #44]	; (8002100 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f023 0207 	bic.w	r2, r3, #7
 80020d8:	4909      	ldr	r1, [pc, #36]	; (8002100 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	4313      	orrs	r3, r2
 80020de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80020e0:	4b07      	ldr	r3, [pc, #28]	; (8002100 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0307 	and.w	r3, r3, #7
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d001      	beq.n	80020f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e000      	b.n	80020f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3718      	adds	r7, #24
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40021000 	.word	0x40021000
 8002100:	40022000 	.word	0x40022000

08002104 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800210c:	2300      	movs	r3, #0
 800210e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002110:	2300      	movs	r3, #0
 8002112:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800211c:	2b00      	cmp	r3, #0
 800211e:	d03f      	beq.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002124:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002128:	d01c      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800212a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800212e:	d802      	bhi.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002130:	2b00      	cmp	r3, #0
 8002132:	d00e      	beq.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002134:	e01f      	b.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002136:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800213a:	d003      	beq.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800213c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002140:	d01c      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002142:	e018      	b.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002144:	4b85      	ldr	r3, [pc, #532]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	4a84      	ldr	r2, [pc, #528]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800214a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800214e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002150:	e015      	b.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	3304      	adds	r3, #4
 8002156:	2100      	movs	r1, #0
 8002158:	4618      	mov	r0, r3
 800215a:	f000 fab9 	bl	80026d0 <RCCEx_PLLSAI1_Config>
 800215e:	4603      	mov	r3, r0
 8002160:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002162:	e00c      	b.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	3320      	adds	r3, #32
 8002168:	2100      	movs	r1, #0
 800216a:	4618      	mov	r0, r3
 800216c:	f000 fba0 	bl	80028b0 <RCCEx_PLLSAI2_Config>
 8002170:	4603      	mov	r3, r0
 8002172:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002174:	e003      	b.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	74fb      	strb	r3, [r7, #19]
      break;
 800217a:	e000      	b.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800217c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800217e:	7cfb      	ldrb	r3, [r7, #19]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d10b      	bne.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002184:	4b75      	ldr	r3, [pc, #468]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800218a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002192:	4972      	ldr	r1, [pc, #456]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002194:	4313      	orrs	r3, r2
 8002196:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800219a:	e001      	b.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800219c:	7cfb      	ldrb	r3, [r7, #19]
 800219e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d03f      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80021b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021b4:	d01c      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80021b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021ba:	d802      	bhi.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d00e      	beq.n	80021de <HAL_RCCEx_PeriphCLKConfig+0xda>
 80021c0:	e01f      	b.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80021c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80021c6:	d003      	beq.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80021c8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80021cc:	d01c      	beq.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80021ce:	e018      	b.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80021d0:	4b62      	ldr	r3, [pc, #392]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	4a61      	ldr	r2, [pc, #388]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021da:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021dc:	e015      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3304      	adds	r3, #4
 80021e2:	2100      	movs	r1, #0
 80021e4:	4618      	mov	r0, r3
 80021e6:	f000 fa73 	bl	80026d0 <RCCEx_PLLSAI1_Config>
 80021ea:	4603      	mov	r3, r0
 80021ec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021ee:	e00c      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	3320      	adds	r3, #32
 80021f4:	2100      	movs	r1, #0
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 fb5a 	bl	80028b0 <RCCEx_PLLSAI2_Config>
 80021fc:	4603      	mov	r3, r0
 80021fe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002200:	e003      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	74fb      	strb	r3, [r7, #19]
      break;
 8002206:	e000      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002208:	bf00      	nop
    }

    if(ret == HAL_OK)
 800220a:	7cfb      	ldrb	r3, [r7, #19]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d10b      	bne.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002210:	4b52      	ldr	r3, [pc, #328]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002216:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800221e:	494f      	ldr	r1, [pc, #316]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002220:	4313      	orrs	r3, r2
 8002222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002226:	e001      	b.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002228:	7cfb      	ldrb	r3, [r7, #19]
 800222a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 80a0 	beq.w	800237a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800223a:	2300      	movs	r3, #0
 800223c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800223e:	4b47      	ldr	r3, [pc, #284]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d101      	bne.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800224a:	2301      	movs	r3, #1
 800224c:	e000      	b.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800224e:	2300      	movs	r3, #0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00d      	beq.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002254:	4b41      	ldr	r3, [pc, #260]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002258:	4a40      	ldr	r2, [pc, #256]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800225a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800225e:	6593      	str	r3, [r2, #88]	; 0x58
 8002260:	4b3e      	ldr	r3, [pc, #248]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002268:	60bb      	str	r3, [r7, #8]
 800226a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800226c:	2301      	movs	r3, #1
 800226e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002270:	4b3b      	ldr	r3, [pc, #236]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a3a      	ldr	r2, [pc, #232]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002276:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800227a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800227c:	f7fe f9dc 	bl	8000638 <HAL_GetTick>
 8002280:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002282:	e009      	b.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002284:	f7fe f9d8 	bl	8000638 <HAL_GetTick>
 8002288:	4602      	mov	r2, r0
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	2b02      	cmp	r3, #2
 8002290:	d902      	bls.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	74fb      	strb	r3, [r7, #19]
        break;
 8002296:	e005      	b.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002298:	4b31      	ldr	r3, [pc, #196]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0ef      	beq.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80022a4:	7cfb      	ldrb	r3, [r7, #19]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d15c      	bne.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022aa:	4b2c      	ldr	r3, [pc, #176]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022b4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d01f      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d019      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022c8:	4b24      	ldr	r3, [pc, #144]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80022d4:	4b21      	ldr	r3, [pc, #132]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022da:	4a20      	ldr	r2, [pc, #128]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022e4:	4b1d      	ldr	r3, [pc, #116]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ea:	4a1c      	ldr	r2, [pc, #112]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80022f4:	4a19      	ldr	r2, [pc, #100]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	2b00      	cmp	r3, #0
 8002304:	d016      	beq.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002306:	f7fe f997 	bl	8000638 <HAL_GetTick>
 800230a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800230c:	e00b      	b.n	8002326 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800230e:	f7fe f993 	bl	8000638 <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	f241 3288 	movw	r2, #5000	; 0x1388
 800231c:	4293      	cmp	r3, r2
 800231e:	d902      	bls.n	8002326 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	74fb      	strb	r3, [r7, #19]
            break;
 8002324:	e006      	b.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002326:	4b0d      	ldr	r3, [pc, #52]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002328:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800232c:	f003 0302 	and.w	r3, r3, #2
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0ec      	beq.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002334:	7cfb      	ldrb	r3, [r7, #19]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d10c      	bne.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800233a:	4b08      	ldr	r3, [pc, #32]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800233c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002340:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800234a:	4904      	ldr	r1, [pc, #16]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800234c:	4313      	orrs	r3, r2
 800234e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002352:	e009      	b.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002354:	7cfb      	ldrb	r3, [r7, #19]
 8002356:	74bb      	strb	r3, [r7, #18]
 8002358:	e006      	b.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800235a:	bf00      	nop
 800235c:	40021000 	.word	0x40021000
 8002360:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002364:	7cfb      	ldrb	r3, [r7, #19]
 8002366:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002368:	7c7b      	ldrb	r3, [r7, #17]
 800236a:	2b01      	cmp	r3, #1
 800236c:	d105      	bne.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800236e:	4b9e      	ldr	r3, [pc, #632]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002372:	4a9d      	ldr	r2, [pc, #628]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002374:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002378:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	2b00      	cmp	r3, #0
 8002384:	d00a      	beq.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002386:	4b98      	ldr	r3, [pc, #608]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002388:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800238c:	f023 0203 	bic.w	r2, r3, #3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002394:	4994      	ldr	r1, [pc, #592]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002396:	4313      	orrs	r3, r2
 8002398:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d00a      	beq.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023a8:	4b8f      	ldr	r3, [pc, #572]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ae:	f023 020c 	bic.w	r2, r3, #12
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b6:	498c      	ldr	r1, [pc, #560]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023b8:	4313      	orrs	r3, r2
 80023ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0304 	and.w	r3, r3, #4
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00a      	beq.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023ca:	4b87      	ldr	r3, [pc, #540]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023d0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d8:	4983      	ldr	r1, [pc, #524]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0308 	and.w	r3, r3, #8
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d00a      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023ec:	4b7e      	ldr	r3, [pc, #504]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023f2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fa:	497b      	ldr	r1, [pc, #492]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0310 	and.w	r3, r3, #16
 800240a:	2b00      	cmp	r3, #0
 800240c:	d00a      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800240e:	4b76      	ldr	r3, [pc, #472]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002414:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800241c:	4972      	ldr	r1, [pc, #456]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800241e:	4313      	orrs	r3, r2
 8002420:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0320 	and.w	r3, r3, #32
 800242c:	2b00      	cmp	r3, #0
 800242e:	d00a      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002430:	4b6d      	ldr	r3, [pc, #436]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002436:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800243e:	496a      	ldr	r1, [pc, #424]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002440:	4313      	orrs	r3, r2
 8002442:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00a      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002452:	4b65      	ldr	r3, [pc, #404]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002458:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002460:	4961      	ldr	r1, [pc, #388]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002462:	4313      	orrs	r3, r2
 8002464:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00a      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002474:	4b5c      	ldr	r3, [pc, #368]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800247a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002482:	4959      	ldr	r1, [pc, #356]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002484:	4313      	orrs	r3, r2
 8002486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00a      	beq.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002496:	4b54      	ldr	r3, [pc, #336]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800249c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024a4:	4950      	ldr	r1, [pc, #320]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00a      	beq.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024b8:	4b4b      	ldr	r3, [pc, #300]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024be:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024c6:	4948      	ldr	r1, [pc, #288]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024c8:	4313      	orrs	r3, r2
 80024ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00a      	beq.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024da:	4b43      	ldr	r3, [pc, #268]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024e8:	493f      	ldr	r1, [pc, #252]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d028      	beq.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024fc:	4b3a      	ldr	r3, [pc, #232]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002502:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800250a:	4937      	ldr	r1, [pc, #220]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800250c:	4313      	orrs	r3, r2
 800250e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002516:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800251a:	d106      	bne.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800251c:	4b32      	ldr	r3, [pc, #200]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	4a31      	ldr	r2, [pc, #196]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002522:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002526:	60d3      	str	r3, [r2, #12]
 8002528:	e011      	b.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800252e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002532:	d10c      	bne.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3304      	adds	r3, #4
 8002538:	2101      	movs	r1, #1
 800253a:	4618      	mov	r0, r3
 800253c:	f000 f8c8 	bl	80026d0 <RCCEx_PLLSAI1_Config>
 8002540:	4603      	mov	r3, r0
 8002542:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002544:	7cfb      	ldrb	r3, [r7, #19]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800254a:	7cfb      	ldrb	r3, [r7, #19]
 800254c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d028      	beq.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800255a:	4b23      	ldr	r3, [pc, #140]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800255c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002560:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002568:	491f      	ldr	r1, [pc, #124]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800256a:	4313      	orrs	r3, r2
 800256c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002574:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002578:	d106      	bne.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800257a:	4b1b      	ldr	r3, [pc, #108]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	4a1a      	ldr	r2, [pc, #104]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002580:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002584:	60d3      	str	r3, [r2, #12]
 8002586:	e011      	b.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800258c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002590:	d10c      	bne.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	3304      	adds	r3, #4
 8002596:	2101      	movs	r1, #1
 8002598:	4618      	mov	r0, r3
 800259a:	f000 f899 	bl	80026d0 <RCCEx_PLLSAI1_Config>
 800259e:	4603      	mov	r3, r0
 80025a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025a2:	7cfb      	ldrb	r3, [r7, #19]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80025a8:	7cfb      	ldrb	r3, [r7, #19]
 80025aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d02b      	beq.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80025b8:	4b0b      	ldr	r3, [pc, #44]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025be:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025c6:	4908      	ldr	r1, [pc, #32]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025d6:	d109      	bne.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025d8:	4b03      	ldr	r3, [pc, #12]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	4a02      	ldr	r2, [pc, #8]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025e2:	60d3      	str	r3, [r2, #12]
 80025e4:	e014      	b.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80025e6:	bf00      	nop
 80025e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025f4:	d10c      	bne.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	3304      	adds	r3, #4
 80025fa:	2101      	movs	r1, #1
 80025fc:	4618      	mov	r0, r3
 80025fe:	f000 f867 	bl	80026d0 <RCCEx_PLLSAI1_Config>
 8002602:	4603      	mov	r3, r0
 8002604:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002606:	7cfb      	ldrb	r3, [r7, #19]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 800260c:	7cfb      	ldrb	r3, [r7, #19]
 800260e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d02f      	beq.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800261c:	4b2b      	ldr	r3, [pc, #172]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800261e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002622:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800262a:	4928      	ldr	r1, [pc, #160]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800262c:	4313      	orrs	r3, r2
 800262e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002636:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800263a:	d10d      	bne.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3304      	adds	r3, #4
 8002640:	2102      	movs	r1, #2
 8002642:	4618      	mov	r0, r3
 8002644:	f000 f844 	bl	80026d0 <RCCEx_PLLSAI1_Config>
 8002648:	4603      	mov	r3, r0
 800264a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800264c:	7cfb      	ldrb	r3, [r7, #19]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d014      	beq.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002652:	7cfb      	ldrb	r3, [r7, #19]
 8002654:	74bb      	strb	r3, [r7, #18]
 8002656:	e011      	b.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800265c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002660:	d10c      	bne.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	3320      	adds	r3, #32
 8002666:	2102      	movs	r1, #2
 8002668:	4618      	mov	r0, r3
 800266a:	f000 f921 	bl	80028b0 <RCCEx_PLLSAI2_Config>
 800266e:	4603      	mov	r3, r0
 8002670:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002672:	7cfb      	ldrb	r3, [r7, #19]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002678:	7cfb      	ldrb	r3, [r7, #19]
 800267a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00a      	beq.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002688:	4b10      	ldr	r3, [pc, #64]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800268a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800268e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002696:	490d      	ldr	r1, [pc, #52]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002698:	4313      	orrs	r3, r2
 800269a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d00b      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80026aa:	4b08      	ldr	r3, [pc, #32]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80026ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026ba:	4904      	ldr	r1, [pc, #16]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80026c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	40021000 	.word	0x40021000

080026d0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80026da:	2300      	movs	r3, #0
 80026dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026de:	4b73      	ldr	r3, [pc, #460]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	f003 0303 	and.w	r3, r3, #3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d018      	beq.n	800271c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80026ea:	4b70      	ldr	r3, [pc, #448]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	f003 0203 	and.w	r2, r3, #3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d10d      	bne.n	8002716 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
       ||
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d009      	beq.n	8002716 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002702:	4b6a      	ldr	r3, [pc, #424]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	091b      	lsrs	r3, r3, #4
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	1c5a      	adds	r2, r3, #1
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
       ||
 8002712:	429a      	cmp	r2, r3
 8002714:	d044      	beq.n	80027a0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	73fb      	strb	r3, [r7, #15]
 800271a:	e041      	b.n	80027a0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2b02      	cmp	r3, #2
 8002722:	d00c      	beq.n	800273e <RCCEx_PLLSAI1_Config+0x6e>
 8002724:	2b03      	cmp	r3, #3
 8002726:	d013      	beq.n	8002750 <RCCEx_PLLSAI1_Config+0x80>
 8002728:	2b01      	cmp	r3, #1
 800272a:	d120      	bne.n	800276e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800272c:	4b5f      	ldr	r3, [pc, #380]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d11d      	bne.n	8002774 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800273c:	e01a      	b.n	8002774 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800273e:	4b5b      	ldr	r3, [pc, #364]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002746:	2b00      	cmp	r3, #0
 8002748:	d116      	bne.n	8002778 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800274e:	e013      	b.n	8002778 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002750:	4b56      	ldr	r3, [pc, #344]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d10f      	bne.n	800277c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800275c:	4b53      	ldr	r3, [pc, #332]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d109      	bne.n	800277c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800276c:	e006      	b.n	800277c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	73fb      	strb	r3, [r7, #15]
      break;
 8002772:	e004      	b.n	800277e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002774:	bf00      	nop
 8002776:	e002      	b.n	800277e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002778:	bf00      	nop
 800277a:	e000      	b.n	800277e <RCCEx_PLLSAI1_Config+0xae>
      break;
 800277c:	bf00      	nop
    }

    if(status == HAL_OK)
 800277e:	7bfb      	ldrb	r3, [r7, #15]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10d      	bne.n	80027a0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002784:	4b49      	ldr	r3, [pc, #292]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6819      	ldr	r1, [r3, #0]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	3b01      	subs	r3, #1
 8002796:	011b      	lsls	r3, r3, #4
 8002798:	430b      	orrs	r3, r1
 800279a:	4944      	ldr	r1, [pc, #272]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 800279c:	4313      	orrs	r3, r2
 800279e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d17d      	bne.n	80028a2 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80027a6:	4b41      	ldr	r3, [pc, #260]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a40      	ldr	r2, [pc, #256]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 80027ac:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80027b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027b2:	f7fd ff41 	bl	8000638 <HAL_GetTick>
 80027b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027b8:	e009      	b.n	80027ce <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027ba:	f7fd ff3d 	bl	8000638 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d902      	bls.n	80027ce <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	73fb      	strb	r3, [r7, #15]
        break;
 80027cc:	e005      	b.n	80027da <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027ce:	4b37      	ldr	r3, [pc, #220]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1ef      	bne.n	80027ba <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80027da:	7bfb      	ldrb	r3, [r7, #15]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d160      	bne.n	80028a2 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d111      	bne.n	800280a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80027e6:	4b31      	ldr	r3, [pc, #196]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 80027e8:	691b      	ldr	r3, [r3, #16]
 80027ea:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80027ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	6892      	ldr	r2, [r2, #8]
 80027f6:	0211      	lsls	r1, r2, #8
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	68d2      	ldr	r2, [r2, #12]
 80027fc:	0912      	lsrs	r2, r2, #4
 80027fe:	0452      	lsls	r2, r2, #17
 8002800:	430a      	orrs	r2, r1
 8002802:	492a      	ldr	r1, [pc, #168]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 8002804:	4313      	orrs	r3, r2
 8002806:	610b      	str	r3, [r1, #16]
 8002808:	e027      	b.n	800285a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d112      	bne.n	8002836 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002810:	4b26      	ldr	r3, [pc, #152]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002818:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6892      	ldr	r2, [r2, #8]
 8002820:	0211      	lsls	r1, r2, #8
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	6912      	ldr	r2, [r2, #16]
 8002826:	0852      	lsrs	r2, r2, #1
 8002828:	3a01      	subs	r2, #1
 800282a:	0552      	lsls	r2, r2, #21
 800282c:	430a      	orrs	r2, r1
 800282e:	491f      	ldr	r1, [pc, #124]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 8002830:	4313      	orrs	r3, r2
 8002832:	610b      	str	r3, [r1, #16]
 8002834:	e011      	b.n	800285a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002836:	4b1d      	ldr	r3, [pc, #116]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800283e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	6892      	ldr	r2, [r2, #8]
 8002846:	0211      	lsls	r1, r2, #8
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	6952      	ldr	r2, [r2, #20]
 800284c:	0852      	lsrs	r2, r2, #1
 800284e:	3a01      	subs	r2, #1
 8002850:	0652      	lsls	r2, r2, #25
 8002852:	430a      	orrs	r2, r1
 8002854:	4915      	ldr	r1, [pc, #84]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 8002856:	4313      	orrs	r3, r2
 8002858:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800285a:	4b14      	ldr	r3, [pc, #80]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a13      	ldr	r2, [pc, #76]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 8002860:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002864:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002866:	f7fd fee7 	bl	8000638 <HAL_GetTick>
 800286a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800286c:	e009      	b.n	8002882 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800286e:	f7fd fee3 	bl	8000638 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d902      	bls.n	8002882 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	73fb      	strb	r3, [r7, #15]
          break;
 8002880:	e005      	b.n	800288e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002882:	4b0a      	ldr	r3, [pc, #40]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d0ef      	beq.n	800286e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800288e:	7bfb      	ldrb	r3, [r7, #15]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d106      	bne.n	80028a2 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002894:	4b05      	ldr	r3, [pc, #20]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 8002896:	691a      	ldr	r2, [r3, #16]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	4903      	ldr	r1, [pc, #12]	; (80028ac <RCCEx_PLLSAI1_Config+0x1dc>)
 800289e:	4313      	orrs	r3, r2
 80028a0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80028a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3710      	adds	r7, #16
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	40021000 	.word	0x40021000

080028b0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80028ba:	2300      	movs	r3, #0
 80028bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80028be:	4b68      	ldr	r3, [pc, #416]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	f003 0303 	and.w	r3, r3, #3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d018      	beq.n	80028fc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80028ca:	4b65      	ldr	r3, [pc, #404]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	f003 0203 	and.w	r2, r3, #3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d10d      	bne.n	80028f6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
       ||
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d009      	beq.n	80028f6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80028e2:	4b5f      	ldr	r3, [pc, #380]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	091b      	lsrs	r3, r3, #4
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	1c5a      	adds	r2, r3, #1
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
       ||
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d044      	beq.n	8002980 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	73fb      	strb	r3, [r7, #15]
 80028fa:	e041      	b.n	8002980 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2b02      	cmp	r3, #2
 8002902:	d00c      	beq.n	800291e <RCCEx_PLLSAI2_Config+0x6e>
 8002904:	2b03      	cmp	r3, #3
 8002906:	d013      	beq.n	8002930 <RCCEx_PLLSAI2_Config+0x80>
 8002908:	2b01      	cmp	r3, #1
 800290a:	d120      	bne.n	800294e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800290c:	4b54      	ldr	r3, [pc, #336]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0302 	and.w	r3, r3, #2
 8002914:	2b00      	cmp	r3, #0
 8002916:	d11d      	bne.n	8002954 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800291c:	e01a      	b.n	8002954 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800291e:	4b50      	ldr	r3, [pc, #320]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002926:	2b00      	cmp	r3, #0
 8002928:	d116      	bne.n	8002958 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800292e:	e013      	b.n	8002958 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002930:	4b4b      	ldr	r3, [pc, #300]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d10f      	bne.n	800295c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800293c:	4b48      	ldr	r3, [pc, #288]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d109      	bne.n	800295c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800294c:	e006      	b.n	800295c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	73fb      	strb	r3, [r7, #15]
      break;
 8002952:	e004      	b.n	800295e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002954:	bf00      	nop
 8002956:	e002      	b.n	800295e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002958:	bf00      	nop
 800295a:	e000      	b.n	800295e <RCCEx_PLLSAI2_Config+0xae>
      break;
 800295c:	bf00      	nop
    }

    if(status == HAL_OK)
 800295e:	7bfb      	ldrb	r3, [r7, #15]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d10d      	bne.n	8002980 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002964:	4b3e      	ldr	r3, [pc, #248]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6819      	ldr	r1, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	3b01      	subs	r3, #1
 8002976:	011b      	lsls	r3, r3, #4
 8002978:	430b      	orrs	r3, r1
 800297a:	4939      	ldr	r1, [pc, #228]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 800297c:	4313      	orrs	r3, r2
 800297e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002980:	7bfb      	ldrb	r3, [r7, #15]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d167      	bne.n	8002a56 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002986:	4b36      	ldr	r3, [pc, #216]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a35      	ldr	r2, [pc, #212]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 800298c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002990:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002992:	f7fd fe51 	bl	8000638 <HAL_GetTick>
 8002996:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002998:	e009      	b.n	80029ae <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800299a:	f7fd fe4d 	bl	8000638 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d902      	bls.n	80029ae <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	73fb      	strb	r3, [r7, #15]
        break;
 80029ac:	e005      	b.n	80029ba <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029ae:	4b2c      	ldr	r3, [pc, #176]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1ef      	bne.n	800299a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80029ba:	7bfb      	ldrb	r3, [r7, #15]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d14a      	bne.n	8002a56 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d111      	bne.n	80029ea <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80029c6:	4b26      	ldr	r3, [pc, #152]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80029ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6892      	ldr	r2, [r2, #8]
 80029d6:	0211      	lsls	r1, r2, #8
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	68d2      	ldr	r2, [r2, #12]
 80029dc:	0912      	lsrs	r2, r2, #4
 80029de:	0452      	lsls	r2, r2, #17
 80029e0:	430a      	orrs	r2, r1
 80029e2:	491f      	ldr	r1, [pc, #124]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	614b      	str	r3, [r1, #20]
 80029e8:	e011      	b.n	8002a0e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80029ea:	4b1d      	ldr	r3, [pc, #116]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80029f2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	6892      	ldr	r2, [r2, #8]
 80029fa:	0211      	lsls	r1, r2, #8
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	6912      	ldr	r2, [r2, #16]
 8002a00:	0852      	lsrs	r2, r2, #1
 8002a02:	3a01      	subs	r2, #1
 8002a04:	0652      	lsls	r2, r2, #25
 8002a06:	430a      	orrs	r2, r1
 8002a08:	4915      	ldr	r1, [pc, #84]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002a0e:	4b14      	ldr	r3, [pc, #80]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a13      	ldr	r2, [pc, #76]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a18:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a1a:	f7fd fe0d 	bl	8000638 <HAL_GetTick>
 8002a1e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a20:	e009      	b.n	8002a36 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a22:	f7fd fe09 	bl	8000638 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d902      	bls.n	8002a36 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	73fb      	strb	r3, [r7, #15]
          break;
 8002a34:	e005      	b.n	8002a42 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a36:	4b0a      	ldr	r3, [pc, #40]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d0ef      	beq.n	8002a22 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002a42:	7bfb      	ldrb	r3, [r7, #15]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d106      	bne.n	8002a56 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002a48:	4b05      	ldr	r3, [pc, #20]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a4a:	695a      	ldr	r2, [r3, #20]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	695b      	ldr	r3, [r3, #20]
 8002a50:	4903      	ldr	r1, [pc, #12]	; (8002a60 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40021000 	.word	0x40021000

08002a64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e040      	b.n	8002af8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d106      	bne.n	8002a8c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f002 fc22 	bl	80052d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2224      	movs	r2, #36	; 0x24
 8002a90:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 0201 	bic.w	r2, r2, #1
 8002aa0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 fc6c 	bl	8003380 <UART_SetConfig>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d101      	bne.n	8002ab2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e022      	b.n	8002af8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 ffa8 	bl	8003a10 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ace:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ade:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f042 0201 	orr.w	r2, r2, #1
 8002aee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f001 f82f 	bl	8003b54 <UART_CheckIdleState>
 8002af6:	4603      	mov	r3, r0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b08a      	sub	sp, #40	; 0x28
 8002b04:	af02      	add	r7, sp, #8
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	603b      	str	r3, [r7, #0]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b14:	2b20      	cmp	r3, #32
 8002b16:	f040 8081 	bne.w	8002c1c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d002      	beq.n	8002b26 <HAL_UART_Transmit+0x26>
 8002b20:	88fb      	ldrh	r3, [r7, #6]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d101      	bne.n	8002b2a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e079      	b.n	8002c1e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d101      	bne.n	8002b38 <HAL_UART_Transmit+0x38>
 8002b34:	2302      	movs	r3, #2
 8002b36:	e072      	b.n	8002c1e <HAL_UART_Transmit+0x11e>
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2200      	movs	r2, #0
 8002b44:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2221      	movs	r2, #33	; 0x21
 8002b4a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002b4c:	f7fd fd74 	bl	8000638 <HAL_GetTick>
 8002b50:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	88fa      	ldrh	r2, [r7, #6]
 8002b56:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	88fa      	ldrh	r2, [r7, #6]
 8002b5e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b6a:	d108      	bne.n	8002b7e <HAL_UART_Transmit+0x7e>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	691b      	ldr	r3, [r3, #16]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d104      	bne.n	8002b7e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	61bb      	str	r3, [r7, #24]
 8002b7c:	e003      	b.n	8002b86 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b82:	2300      	movs	r3, #0
 8002b84:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b86:	e02d      	b.n	8002be4 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	9300      	str	r3, [sp, #0]
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2180      	movs	r1, #128	; 0x80
 8002b92:	68f8      	ldr	r0, [r7, #12]
 8002b94:	f001 f823 	bl	8003bde <UART_WaitOnFlagUntilTimeout>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e03d      	b.n	8002c1e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10b      	bne.n	8002bc0 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	881a      	ldrh	r2, [r3, #0]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bb4:	b292      	uxth	r2, r2
 8002bb6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002bb8:	69bb      	ldr	r3, [r7, #24]
 8002bba:	3302      	adds	r3, #2
 8002bbc:	61bb      	str	r3, [r7, #24]
 8002bbe:	e008      	b.n	8002bd2 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	781a      	ldrb	r2, [r3, #0]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	b292      	uxth	r2, r2
 8002bca:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	3301      	adds	r3, #1
 8002bd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	b29a      	uxth	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1cb      	bne.n	8002b88 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	9300      	str	r3, [sp, #0]
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	2140      	movs	r1, #64	; 0x40
 8002bfa:	68f8      	ldr	r0, [r7, #12]
 8002bfc:	f000 ffef 	bl	8003bde <UART_WaitOnFlagUntilTimeout>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e009      	b.n	8002c1e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2220      	movs	r2, #32
 8002c0e:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	e000      	b.n	8002c1e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002c1c:	2302      	movs	r3, #2
  }
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3720      	adds	r7, #32
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}

08002c26 <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c26:	b580      	push	{r7, lr}
 8002c28:	b08a      	sub	sp, #40	; 0x28
 8002c2a:	af02      	add	r7, sp, #8
 8002c2c:	60f8      	str	r0, [r7, #12]
 8002c2e:	60b9      	str	r1, [r7, #8]
 8002c30:	603b      	str	r3, [r7, #0]
 8002c32:	4613      	mov	r3, r2
 8002c34:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c3a:	2b20      	cmp	r3, #32
 8002c3c:	f040 80bb 	bne.w	8002db6 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d002      	beq.n	8002c4c <HAL_UART_Receive+0x26>
 8002c46:	88fb      	ldrh	r3, [r7, #6]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d101      	bne.n	8002c50 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e0b3      	b.n	8002db8 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d101      	bne.n	8002c5e <HAL_UART_Receive+0x38>
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	e0ac      	b.n	8002db8 <HAL_UART_Receive+0x192>
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2201      	movs	r2, #1
 8002c62:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2222      	movs	r2, #34	; 0x22
 8002c70:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002c72:	f7fd fce1 	bl	8000638 <HAL_GetTick>
 8002c76:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	88fa      	ldrh	r2, [r7, #6]
 8002c7c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	88fa      	ldrh	r2, [r7, #6]
 8002c84:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c90:	d10e      	bne.n	8002cb0 <HAL_UART_Receive+0x8a>
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d105      	bne.n	8002ca6 <HAL_UART_Receive+0x80>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002ca0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002ca4:	e02d      	b.n	8002d02 <HAL_UART_Receive+0xdc>
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	22ff      	movs	r2, #255	; 0xff
 8002caa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002cae:	e028      	b.n	8002d02 <HAL_UART_Receive+0xdc>
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d10d      	bne.n	8002cd4 <HAL_UART_Receive+0xae>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d104      	bne.n	8002cca <HAL_UART_Receive+0xa4>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	22ff      	movs	r2, #255	; 0xff
 8002cc4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002cc8:	e01b      	b.n	8002d02 <HAL_UART_Receive+0xdc>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	227f      	movs	r2, #127	; 0x7f
 8002cce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002cd2:	e016      	b.n	8002d02 <HAL_UART_Receive+0xdc>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002cdc:	d10d      	bne.n	8002cfa <HAL_UART_Receive+0xd4>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d104      	bne.n	8002cf0 <HAL_UART_Receive+0xca>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	227f      	movs	r2, #127	; 0x7f
 8002cea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002cee:	e008      	b.n	8002d02 <HAL_UART_Receive+0xdc>
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	223f      	movs	r2, #63	; 0x3f
 8002cf4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002cf8:	e003      	b.n	8002d02 <HAL_UART_Receive+0xdc>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002d08:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d12:	d108      	bne.n	8002d26 <HAL_UART_Receive+0x100>
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	691b      	ldr	r3, [r3, #16]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d104      	bne.n	8002d26 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	61bb      	str	r3, [r7, #24]
 8002d24:	e003      	b.n	8002d2e <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002d2e:	e033      	b.n	8002d98 <HAL_UART_Receive+0x172>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	2200      	movs	r2, #0
 8002d38:	2120      	movs	r1, #32
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f000 ff4f 	bl	8003bde <UART_WaitOnFlagUntilTimeout>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e036      	b.n	8002db8 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d10c      	bne.n	8002d6a <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	8a7b      	ldrh	r3, [r7, #18]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	3302      	adds	r3, #2
 8002d66:	61bb      	str	r3, [r7, #24]
 8002d68:	e00d      	b.n	8002d86 <HAL_UART_Receive+0x160>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	8a7b      	ldrh	r3, [r7, #18]
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	4013      	ands	r3, r2
 8002d7a:	b2da      	uxtb	r2, r3
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	3301      	adds	r3, #1
 8002d84:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1c5      	bne.n	8002d30 <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2220      	movs	r2, #32
 8002da8:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8002db2:	2300      	movs	r3, #0
 8002db4:	e000      	b.n	8002db8 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8002db6:	2302      	movs	r3, #2
  }
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3720      	adds	r7, #32
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002dd2:	2b20      	cmp	r3, #32
 8002dd4:	f040 808a 	bne.w	8002eec <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <HAL_UART_Receive_IT+0x24>
 8002dde:	88fb      	ldrh	r3, [r7, #6]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e082      	b.n	8002eee <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d101      	bne.n	8002df6 <HAL_UART_Receive_IT+0x36>
 8002df2:	2302      	movs	r3, #2
 8002df4:	e07b      	b.n	8002eee <HAL_UART_Receive_IT+0x12e>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	88fa      	ldrh	r2, [r7, #6]
 8002e08:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	88fa      	ldrh	r2, [r7, #6]
 8002e10:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2200      	movs	r2, #0
 8002e18:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e22:	d10e      	bne.n	8002e42 <HAL_UART_Receive_IT+0x82>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d105      	bne.n	8002e38 <HAL_UART_Receive_IT+0x78>
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002e32:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e36:	e02d      	b.n	8002e94 <HAL_UART_Receive_IT+0xd4>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	22ff      	movs	r2, #255	; 0xff
 8002e3c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e40:	e028      	b.n	8002e94 <HAL_UART_Receive_IT+0xd4>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d10d      	bne.n	8002e66 <HAL_UART_Receive_IT+0xa6>
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d104      	bne.n	8002e5c <HAL_UART_Receive_IT+0x9c>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	22ff      	movs	r2, #255	; 0xff
 8002e56:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e5a:	e01b      	b.n	8002e94 <HAL_UART_Receive_IT+0xd4>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	227f      	movs	r2, #127	; 0x7f
 8002e60:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e64:	e016      	b.n	8002e94 <HAL_UART_Receive_IT+0xd4>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e6e:	d10d      	bne.n	8002e8c <HAL_UART_Receive_IT+0xcc>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d104      	bne.n	8002e82 <HAL_UART_Receive_IT+0xc2>
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	227f      	movs	r2, #127	; 0x7f
 8002e7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e80:	e008      	b.n	8002e94 <HAL_UART_Receive_IT+0xd4>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	223f      	movs	r2, #63	; 0x3f
 8002e86:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e8a:	e003      	b.n	8002e94 <HAL_UART_Receive_IT+0xd4>
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2200      	movs	r2, #0
 8002e98:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2222      	movs	r2, #34	; 0x22
 8002e9e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f042 0201 	orr.w	r2, r2, #1
 8002eae:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eb8:	d107      	bne.n	8002eca <HAL_UART_Receive_IT+0x10a>
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d103      	bne.n	8002eca <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	4a0d      	ldr	r2, [pc, #52]	; (8002efc <HAL_UART_Receive_IT+0x13c>)
 8002ec6:	661a      	str	r2, [r3, #96]	; 0x60
 8002ec8:	e002      	b.n	8002ed0 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	4a0c      	ldr	r2, [pc, #48]	; (8002f00 <HAL_UART_Receive_IT+0x140>)
 8002ece:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8002ee6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	e000      	b.n	8002eee <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8002eec:	2302      	movs	r3, #2
  }
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3714      	adds	r7, #20
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	08003edd 	.word	0x08003edd
 8002f00:	08003e33 	.word	0x08003e33

08002f04 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f16:	2b20      	cmp	r3, #32
 8002f18:	d16c      	bne.n	8002ff4 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d002      	beq.n	8002f26 <HAL_UART_Receive_DMA+0x22>
 8002f20:	88fb      	ldrh	r3, [r7, #6]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d101      	bne.n	8002f2a <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e065      	b.n	8002ff6 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d101      	bne.n	8002f38 <HAL_UART_Receive_DMA+0x34>
 8002f34:	2302      	movs	r3, #2
 8002f36:	e05e      	b.n	8002ff6 <HAL_UART_Receive_DMA+0xf2>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	68ba      	ldr	r2, [r7, #8]
 8002f44:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	88fa      	ldrh	r2, [r7, #6]
 8002f4a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2222      	movs	r2, #34	; 0x22
 8002f58:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d02a      	beq.n	8002fb8 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f66:	4a26      	ldr	r2, [pc, #152]	; (8003000 <HAL_UART_Receive_DMA+0xfc>)
 8002f68:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f6e:	4a25      	ldr	r2, [pc, #148]	; (8003004 <HAL_UART_Receive_DMA+0x100>)
 8002f70:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f76:	4a24      	ldr	r2, [pc, #144]	; (8003008 <HAL_UART_Receive_DMA+0x104>)
 8002f78:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f7e:	2200      	movs	r2, #0
 8002f80:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	3324      	adds	r3, #36	; 0x24
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f92:	461a      	mov	r2, r3
 8002f94:	88fb      	ldrh	r3, [r7, #6]
 8002f96:	f7fd fd47 	bl	8000a28 <HAL_DMA_Start_IT>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00b      	beq.n	8002fb8 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2210      	movs	r2, #16
 8002fa4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e01e      	b.n	8002ff6 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fce:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	689a      	ldr	r2, [r3, #8]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f042 0201 	orr.w	r2, r2, #1
 8002fde:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689a      	ldr	r2, [r3, #8]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fee:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	e000      	b.n	8002ff6 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8002ff4:	2302      	movs	r3, #2
  }
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	08003cd9 	.word	0x08003cd9
 8003004:	08003d41 	.word	0x08003d41
 8003008:	08003d5d 	.word	0x08003d5d

0800300c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003018:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800301e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800302a:	2b80      	cmp	r3, #128	; 0x80
 800302c:	d126      	bne.n	800307c <HAL_UART_DMAStop+0x70>
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2b21      	cmp	r3, #33	; 0x21
 8003032:	d123      	bne.n	800307c <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	689a      	ldr	r2, [r3, #8]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003042:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003048:	2b00      	cmp	r3, #0
 800304a:	d014      	beq.n	8003076 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003050:	4618      	mov	r0, r3
 8003052:	f7fd fd49 	bl	8000ae8 <HAL_DMA_Abort>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00c      	beq.n	8003076 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003060:	4618      	mov	r0, r3
 8003062:	f7fd fe6f 	bl	8000d44 <HAL_DMA_GetError>
 8003066:	4603      	mov	r3, r0
 8003068:	2b20      	cmp	r3, #32
 800306a:	d104      	bne.n	8003076 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2210      	movs	r2, #16
 8003070:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e031      	b.n	80030da <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 fdf9 	bl	8003c6e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003086:	2b40      	cmp	r3, #64	; 0x40
 8003088:	d126      	bne.n	80030d8 <HAL_UART_DMAStop+0xcc>
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	2b22      	cmp	r3, #34	; 0x22
 800308e:	d123      	bne.n	80030d8 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689a      	ldr	r2, [r3, #8]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800309e:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d014      	beq.n	80030d2 <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fd fd1b 	bl	8000ae8 <HAL_DMA_Abort>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d00c      	beq.n	80030d2 <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030bc:	4618      	mov	r0, r3
 80030be:	f7fd fe41 	bl	8000d44 <HAL_DMA_GetError>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b20      	cmp	r3, #32
 80030c6:	d104      	bne.n	80030d2 <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2210      	movs	r2, #16
 80030cc:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e003      	b.n	80030da <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f000 fde0 	bl	8003c98 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
	...

080030e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b088      	sub	sp, #32
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	f003 030f 	and.w	r3, r3, #15
 800310a:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d113      	bne.n	800313a <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	f003 0320 	and.w	r3, r3, #32
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00e      	beq.n	800313a <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	f003 0320 	and.w	r3, r3, #32
 8003122:	2b00      	cmp	r3, #0
 8003124:	d009      	beq.n	800313a <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800312a:	2b00      	cmp	r3, #0
 800312c:	f000 80ff 	beq.w	800332e <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	4798      	blx	r3
      }
      return;
 8003138:	e0f9      	b.n	800332e <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	2b00      	cmp	r3, #0
 800313e:	f000 80c1 	beq.w	80032c4 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	2b00      	cmp	r3, #0
 800314a:	d105      	bne.n	8003158 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003152:	2b00      	cmp	r3, #0
 8003154:	f000 80b6 	beq.w	80032c4 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	2b00      	cmp	r3, #0
 8003160:	d00e      	beq.n	8003180 <HAL_UART_IRQHandler+0x9c>
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003168:	2b00      	cmp	r3, #0
 800316a:	d009      	beq.n	8003180 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2201      	movs	r2, #1
 8003172:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003178:	f043 0201 	orr.w	r2, r3, #1
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	f003 0302 	and.w	r3, r3, #2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00e      	beq.n	80031a8 <HAL_UART_IRQHandler+0xc4>
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f003 0301 	and.w	r3, r3, #1
 8003190:	2b00      	cmp	r3, #0
 8003192:	d009      	beq.n	80031a8 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2202      	movs	r2, #2
 800319a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031a0:	f043 0204 	orr.w	r2, r3, #4
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	f003 0304 	and.w	r3, r3, #4
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00e      	beq.n	80031d0 <HAL_UART_IRQHandler+0xec>
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	f003 0301 	and.w	r3, r3, #1
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d009      	beq.n	80031d0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2204      	movs	r2, #4
 80031c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031c8:	f043 0202 	orr.w	r2, r3, #2
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	f003 0308 	and.w	r3, r3, #8
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d013      	beq.n	8003202 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	f003 0320 	and.w	r3, r3, #32
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d104      	bne.n	80031ee <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d009      	beq.n	8003202 <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2208      	movs	r2, #8
 80031f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031fa:	f043 0208 	orr.w	r2, r3, #8
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003206:	2b00      	cmp	r3, #0
 8003208:	f000 8093 	beq.w	8003332 <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	f003 0320 	and.w	r3, r3, #32
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00c      	beq.n	8003230 <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	f003 0320 	and.w	r3, r3, #32
 800321c:	2b00      	cmp	r3, #0
 800321e:	d007      	beq.n	8003230 <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003224:	2b00      	cmp	r3, #0
 8003226:	d003      	beq.n	8003230 <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003234:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003240:	2b40      	cmp	r3, #64	; 0x40
 8003242:	d004      	beq.n	800324e <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800324a:	2b00      	cmp	r3, #0
 800324c:	d031      	beq.n	80032b2 <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 fd22 	bl	8003c98 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800325e:	2b40      	cmp	r3, #64	; 0x40
 8003260:	d123      	bne.n	80032aa <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	689a      	ldr	r2, [r3, #8]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003270:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003276:	2b00      	cmp	r3, #0
 8003278:	d013      	beq.n	80032a2 <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800327e:	4a30      	ldr	r2, [pc, #192]	; (8003340 <HAL_UART_IRQHandler+0x25c>)
 8003280:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003286:	4618      	mov	r0, r3
 8003288:	f7fd fc6c 	bl	8000b64 <HAL_DMA_Abort_IT>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d016      	beq.n	80032c0 <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800329c:	4610      	mov	r0, r2
 800329e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032a0:	e00e      	b.n	80032c0 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 f862 	bl	800336c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032a8:	e00a      	b.n	80032c0 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 f85e 	bl	800336c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032b0:	e006      	b.n	80032c0 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 f85a 	bl	800336c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 80032be:	e038      	b.n	8003332 <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032c0:	bf00      	nop
    return;
 80032c2:	e036      	b.n	8003332 <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d00d      	beq.n	80032ea <HAL_UART_IRQHandler+0x206>
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d008      	beq.n	80032ea <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80032e0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 fe4f 	bl	8003f86 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80032e8:	e026      	b.n	8003338 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d00d      	beq.n	8003310 <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d008      	beq.n	8003310 <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003302:	2b00      	cmp	r3, #0
 8003304:	d017      	beq.n	8003336 <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	4798      	blx	r3
    }
    return;
 800330e:	e012      	b.n	8003336 <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00e      	beq.n	8003338 <HAL_UART_IRQHandler+0x254>
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003320:	2b00      	cmp	r3, #0
 8003322:	d009      	beq.n	8003338 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 fd6b 	bl	8003e00 <UART_EndTransmit_IT>
    return;
 800332a:	bf00      	nop
 800332c:	e004      	b.n	8003338 <HAL_UART_IRQHandler+0x254>
      return;
 800332e:	bf00      	nop
 8003330:	e002      	b.n	8003338 <HAL_UART_IRQHandler+0x254>
    return;
 8003332:	bf00      	nop
 8003334:	e000      	b.n	8003338 <HAL_UART_IRQHandler+0x254>
    return;
 8003336:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003338:	3720      	adds	r7, #32
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	08003dd5 	.word	0x08003dd5

08003344 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003380:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003384:	b088      	sub	sp, #32
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800338a:	2300      	movs	r3, #0
 800338c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800338e:	2300      	movs	r3, #0
 8003390:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8003392:	2300      	movs	r3, #0
 8003394:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	689a      	ldr	r2, [r3, #8]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	691b      	ldr	r3, [r3, #16]
 800339e:	431a      	orrs	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	695b      	ldr	r3, [r3, #20]
 80033a4:	431a      	orrs	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	69db      	ldr	r3, [r3, #28]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	4bac      	ldr	r3, [pc, #688]	; (8003668 <UART_SetConfig+0x2e8>)
 80033b6:	4013      	ands	r3, r2
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	6812      	ldr	r2, [r2, #0]
 80033bc:	69f9      	ldr	r1, [r7, #28]
 80033be:	430b      	orrs	r3, r1
 80033c0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	68da      	ldr	r2, [r3, #12]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	430a      	orrs	r2, r1
 80033d6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4aa2      	ldr	r2, [pc, #648]	; (800366c <UART_SetConfig+0x2ec>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d004      	beq.n	80033f2 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	69fa      	ldr	r2, [r7, #28]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	69fa      	ldr	r2, [r7, #28]
 8003402:	430a      	orrs	r2, r1
 8003404:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a99      	ldr	r2, [pc, #612]	; (8003670 <UART_SetConfig+0x2f0>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d121      	bne.n	8003454 <UART_SetConfig+0xd4>
 8003410:	4b98      	ldr	r3, [pc, #608]	; (8003674 <UART_SetConfig+0x2f4>)
 8003412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003416:	f003 0303 	and.w	r3, r3, #3
 800341a:	2b03      	cmp	r3, #3
 800341c:	d816      	bhi.n	800344c <UART_SetConfig+0xcc>
 800341e:	a201      	add	r2, pc, #4	; (adr r2, 8003424 <UART_SetConfig+0xa4>)
 8003420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003424:	08003435 	.word	0x08003435
 8003428:	08003441 	.word	0x08003441
 800342c:	0800343b 	.word	0x0800343b
 8003430:	08003447 	.word	0x08003447
 8003434:	2301      	movs	r3, #1
 8003436:	76fb      	strb	r3, [r7, #27]
 8003438:	e0e8      	b.n	800360c <UART_SetConfig+0x28c>
 800343a:	2302      	movs	r3, #2
 800343c:	76fb      	strb	r3, [r7, #27]
 800343e:	e0e5      	b.n	800360c <UART_SetConfig+0x28c>
 8003440:	2304      	movs	r3, #4
 8003442:	76fb      	strb	r3, [r7, #27]
 8003444:	e0e2      	b.n	800360c <UART_SetConfig+0x28c>
 8003446:	2308      	movs	r3, #8
 8003448:	76fb      	strb	r3, [r7, #27]
 800344a:	e0df      	b.n	800360c <UART_SetConfig+0x28c>
 800344c:	2310      	movs	r3, #16
 800344e:	76fb      	strb	r3, [r7, #27]
 8003450:	bf00      	nop
 8003452:	e0db      	b.n	800360c <UART_SetConfig+0x28c>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a87      	ldr	r2, [pc, #540]	; (8003678 <UART_SetConfig+0x2f8>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d134      	bne.n	80034c8 <UART_SetConfig+0x148>
 800345e:	4b85      	ldr	r3, [pc, #532]	; (8003674 <UART_SetConfig+0x2f4>)
 8003460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003464:	f003 030c 	and.w	r3, r3, #12
 8003468:	2b0c      	cmp	r3, #12
 800346a:	d829      	bhi.n	80034c0 <UART_SetConfig+0x140>
 800346c:	a201      	add	r2, pc, #4	; (adr r2, 8003474 <UART_SetConfig+0xf4>)
 800346e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003472:	bf00      	nop
 8003474:	080034a9 	.word	0x080034a9
 8003478:	080034c1 	.word	0x080034c1
 800347c:	080034c1 	.word	0x080034c1
 8003480:	080034c1 	.word	0x080034c1
 8003484:	080034b5 	.word	0x080034b5
 8003488:	080034c1 	.word	0x080034c1
 800348c:	080034c1 	.word	0x080034c1
 8003490:	080034c1 	.word	0x080034c1
 8003494:	080034af 	.word	0x080034af
 8003498:	080034c1 	.word	0x080034c1
 800349c:	080034c1 	.word	0x080034c1
 80034a0:	080034c1 	.word	0x080034c1
 80034a4:	080034bb 	.word	0x080034bb
 80034a8:	2300      	movs	r3, #0
 80034aa:	76fb      	strb	r3, [r7, #27]
 80034ac:	e0ae      	b.n	800360c <UART_SetConfig+0x28c>
 80034ae:	2302      	movs	r3, #2
 80034b0:	76fb      	strb	r3, [r7, #27]
 80034b2:	e0ab      	b.n	800360c <UART_SetConfig+0x28c>
 80034b4:	2304      	movs	r3, #4
 80034b6:	76fb      	strb	r3, [r7, #27]
 80034b8:	e0a8      	b.n	800360c <UART_SetConfig+0x28c>
 80034ba:	2308      	movs	r3, #8
 80034bc:	76fb      	strb	r3, [r7, #27]
 80034be:	e0a5      	b.n	800360c <UART_SetConfig+0x28c>
 80034c0:	2310      	movs	r3, #16
 80034c2:	76fb      	strb	r3, [r7, #27]
 80034c4:	bf00      	nop
 80034c6:	e0a1      	b.n	800360c <UART_SetConfig+0x28c>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a6b      	ldr	r2, [pc, #428]	; (800367c <UART_SetConfig+0x2fc>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d120      	bne.n	8003514 <UART_SetConfig+0x194>
 80034d2:	4b68      	ldr	r3, [pc, #416]	; (8003674 <UART_SetConfig+0x2f4>)
 80034d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80034dc:	2b10      	cmp	r3, #16
 80034de:	d00f      	beq.n	8003500 <UART_SetConfig+0x180>
 80034e0:	2b10      	cmp	r3, #16
 80034e2:	d802      	bhi.n	80034ea <UART_SetConfig+0x16a>
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d005      	beq.n	80034f4 <UART_SetConfig+0x174>
 80034e8:	e010      	b.n	800350c <UART_SetConfig+0x18c>
 80034ea:	2b20      	cmp	r3, #32
 80034ec:	d005      	beq.n	80034fa <UART_SetConfig+0x17a>
 80034ee:	2b30      	cmp	r3, #48	; 0x30
 80034f0:	d009      	beq.n	8003506 <UART_SetConfig+0x186>
 80034f2:	e00b      	b.n	800350c <UART_SetConfig+0x18c>
 80034f4:	2300      	movs	r3, #0
 80034f6:	76fb      	strb	r3, [r7, #27]
 80034f8:	e088      	b.n	800360c <UART_SetConfig+0x28c>
 80034fa:	2302      	movs	r3, #2
 80034fc:	76fb      	strb	r3, [r7, #27]
 80034fe:	e085      	b.n	800360c <UART_SetConfig+0x28c>
 8003500:	2304      	movs	r3, #4
 8003502:	76fb      	strb	r3, [r7, #27]
 8003504:	e082      	b.n	800360c <UART_SetConfig+0x28c>
 8003506:	2308      	movs	r3, #8
 8003508:	76fb      	strb	r3, [r7, #27]
 800350a:	e07f      	b.n	800360c <UART_SetConfig+0x28c>
 800350c:	2310      	movs	r3, #16
 800350e:	76fb      	strb	r3, [r7, #27]
 8003510:	bf00      	nop
 8003512:	e07b      	b.n	800360c <UART_SetConfig+0x28c>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a59      	ldr	r2, [pc, #356]	; (8003680 <UART_SetConfig+0x300>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d120      	bne.n	8003560 <UART_SetConfig+0x1e0>
 800351e:	4b55      	ldr	r3, [pc, #340]	; (8003674 <UART_SetConfig+0x2f4>)
 8003520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003524:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003528:	2b40      	cmp	r3, #64	; 0x40
 800352a:	d00f      	beq.n	800354c <UART_SetConfig+0x1cc>
 800352c:	2b40      	cmp	r3, #64	; 0x40
 800352e:	d802      	bhi.n	8003536 <UART_SetConfig+0x1b6>
 8003530:	2b00      	cmp	r3, #0
 8003532:	d005      	beq.n	8003540 <UART_SetConfig+0x1c0>
 8003534:	e010      	b.n	8003558 <UART_SetConfig+0x1d8>
 8003536:	2b80      	cmp	r3, #128	; 0x80
 8003538:	d005      	beq.n	8003546 <UART_SetConfig+0x1c6>
 800353a:	2bc0      	cmp	r3, #192	; 0xc0
 800353c:	d009      	beq.n	8003552 <UART_SetConfig+0x1d2>
 800353e:	e00b      	b.n	8003558 <UART_SetConfig+0x1d8>
 8003540:	2300      	movs	r3, #0
 8003542:	76fb      	strb	r3, [r7, #27]
 8003544:	e062      	b.n	800360c <UART_SetConfig+0x28c>
 8003546:	2302      	movs	r3, #2
 8003548:	76fb      	strb	r3, [r7, #27]
 800354a:	e05f      	b.n	800360c <UART_SetConfig+0x28c>
 800354c:	2304      	movs	r3, #4
 800354e:	76fb      	strb	r3, [r7, #27]
 8003550:	e05c      	b.n	800360c <UART_SetConfig+0x28c>
 8003552:	2308      	movs	r3, #8
 8003554:	76fb      	strb	r3, [r7, #27]
 8003556:	e059      	b.n	800360c <UART_SetConfig+0x28c>
 8003558:	2310      	movs	r3, #16
 800355a:	76fb      	strb	r3, [r7, #27]
 800355c:	bf00      	nop
 800355e:	e055      	b.n	800360c <UART_SetConfig+0x28c>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a47      	ldr	r2, [pc, #284]	; (8003684 <UART_SetConfig+0x304>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d124      	bne.n	80035b4 <UART_SetConfig+0x234>
 800356a:	4b42      	ldr	r3, [pc, #264]	; (8003674 <UART_SetConfig+0x2f4>)
 800356c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003570:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003574:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003578:	d012      	beq.n	80035a0 <UART_SetConfig+0x220>
 800357a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800357e:	d802      	bhi.n	8003586 <UART_SetConfig+0x206>
 8003580:	2b00      	cmp	r3, #0
 8003582:	d007      	beq.n	8003594 <UART_SetConfig+0x214>
 8003584:	e012      	b.n	80035ac <UART_SetConfig+0x22c>
 8003586:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800358a:	d006      	beq.n	800359a <UART_SetConfig+0x21a>
 800358c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003590:	d009      	beq.n	80035a6 <UART_SetConfig+0x226>
 8003592:	e00b      	b.n	80035ac <UART_SetConfig+0x22c>
 8003594:	2300      	movs	r3, #0
 8003596:	76fb      	strb	r3, [r7, #27]
 8003598:	e038      	b.n	800360c <UART_SetConfig+0x28c>
 800359a:	2302      	movs	r3, #2
 800359c:	76fb      	strb	r3, [r7, #27]
 800359e:	e035      	b.n	800360c <UART_SetConfig+0x28c>
 80035a0:	2304      	movs	r3, #4
 80035a2:	76fb      	strb	r3, [r7, #27]
 80035a4:	e032      	b.n	800360c <UART_SetConfig+0x28c>
 80035a6:	2308      	movs	r3, #8
 80035a8:	76fb      	strb	r3, [r7, #27]
 80035aa:	e02f      	b.n	800360c <UART_SetConfig+0x28c>
 80035ac:	2310      	movs	r3, #16
 80035ae:	76fb      	strb	r3, [r7, #27]
 80035b0:	bf00      	nop
 80035b2:	e02b      	b.n	800360c <UART_SetConfig+0x28c>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a2c      	ldr	r2, [pc, #176]	; (800366c <UART_SetConfig+0x2ec>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d124      	bne.n	8003608 <UART_SetConfig+0x288>
 80035be:	4b2d      	ldr	r3, [pc, #180]	; (8003674 <UART_SetConfig+0x2f4>)
 80035c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80035c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035cc:	d012      	beq.n	80035f4 <UART_SetConfig+0x274>
 80035ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035d2:	d802      	bhi.n	80035da <UART_SetConfig+0x25a>
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d007      	beq.n	80035e8 <UART_SetConfig+0x268>
 80035d8:	e012      	b.n	8003600 <UART_SetConfig+0x280>
 80035da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80035de:	d006      	beq.n	80035ee <UART_SetConfig+0x26e>
 80035e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80035e4:	d009      	beq.n	80035fa <UART_SetConfig+0x27a>
 80035e6:	e00b      	b.n	8003600 <UART_SetConfig+0x280>
 80035e8:	2300      	movs	r3, #0
 80035ea:	76fb      	strb	r3, [r7, #27]
 80035ec:	e00e      	b.n	800360c <UART_SetConfig+0x28c>
 80035ee:	2302      	movs	r3, #2
 80035f0:	76fb      	strb	r3, [r7, #27]
 80035f2:	e00b      	b.n	800360c <UART_SetConfig+0x28c>
 80035f4:	2304      	movs	r3, #4
 80035f6:	76fb      	strb	r3, [r7, #27]
 80035f8:	e008      	b.n	800360c <UART_SetConfig+0x28c>
 80035fa:	2308      	movs	r3, #8
 80035fc:	76fb      	strb	r3, [r7, #27]
 80035fe:	e005      	b.n	800360c <UART_SetConfig+0x28c>
 8003600:	2310      	movs	r3, #16
 8003602:	76fb      	strb	r3, [r7, #27]
 8003604:	bf00      	nop
 8003606:	e001      	b.n	800360c <UART_SetConfig+0x28c>
 8003608:	2310      	movs	r3, #16
 800360a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a16      	ldr	r2, [pc, #88]	; (800366c <UART_SetConfig+0x2ec>)
 8003612:	4293      	cmp	r3, r2
 8003614:	f040 80fa 	bne.w	800380c <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003618:	7efb      	ldrb	r3, [r7, #27]
 800361a:	2b08      	cmp	r3, #8
 800361c:	d836      	bhi.n	800368c <UART_SetConfig+0x30c>
 800361e:	a201      	add	r2, pc, #4	; (adr r2, 8003624 <UART_SetConfig+0x2a4>)
 8003620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003624:	08003649 	.word	0x08003649
 8003628:	0800368d 	.word	0x0800368d
 800362c:	08003651 	.word	0x08003651
 8003630:	0800368d 	.word	0x0800368d
 8003634:	08003657 	.word	0x08003657
 8003638:	0800368d 	.word	0x0800368d
 800363c:	0800368d 	.word	0x0800368d
 8003640:	0800368d 	.word	0x0800368d
 8003644:	0800365f 	.word	0x0800365f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003648:	f7fe fcd0 	bl	8001fec <HAL_RCC_GetPCLK1Freq>
 800364c:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800364e:	e020      	b.n	8003692 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003650:	4b0d      	ldr	r3, [pc, #52]	; (8003688 <UART_SetConfig+0x308>)
 8003652:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003654:	e01d      	b.n	8003692 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003656:	f7fe fc33 	bl	8001ec0 <HAL_RCC_GetSysClockFreq>
 800365a:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800365c:	e019      	b.n	8003692 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800365e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003662:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003664:	e015      	b.n	8003692 <UART_SetConfig+0x312>
 8003666:	bf00      	nop
 8003668:	efff69f3 	.word	0xefff69f3
 800366c:	40008000 	.word	0x40008000
 8003670:	40013800 	.word	0x40013800
 8003674:	40021000 	.word	0x40021000
 8003678:	40004400 	.word	0x40004400
 800367c:	40004800 	.word	0x40004800
 8003680:	40004c00 	.word	0x40004c00
 8003684:	40005000 	.word	0x40005000
 8003688:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	74fb      	strb	r3, [r7, #19]
        break;
 8003690:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2b00      	cmp	r3, #0
 8003696:	f000 81ac 	beq.w	80039f2 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685a      	ldr	r2, [r3, #4]
 800369e:	4613      	mov	r3, r2
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	4413      	add	r3, r2
 80036a4:	68fa      	ldr	r2, [r7, #12]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d305      	bcc.n	80036b6 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80036b0:	68fa      	ldr	r2, [r7, #12]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d902      	bls.n	80036bc <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	74fb      	strb	r3, [r7, #19]
 80036ba:	e19a      	b.n	80039f2 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 80036bc:	7efb      	ldrb	r3, [r7, #27]
 80036be:	2b08      	cmp	r3, #8
 80036c0:	f200 8091 	bhi.w	80037e6 <UART_SetConfig+0x466>
 80036c4:	a201      	add	r2, pc, #4	; (adr r2, 80036cc <UART_SetConfig+0x34c>)
 80036c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ca:	bf00      	nop
 80036cc:	080036f1 	.word	0x080036f1
 80036d0:	080037e7 	.word	0x080037e7
 80036d4:	0800373d 	.word	0x0800373d
 80036d8:	080037e7 	.word	0x080037e7
 80036dc:	08003771 	.word	0x08003771
 80036e0:	080037e7 	.word	0x080037e7
 80036e4:	080037e7 	.word	0x080037e7
 80036e8:	080037e7 	.word	0x080037e7
 80036ec:	080037bd 	.word	0x080037bd
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80036f0:	f7fe fc7c 	bl	8001fec <HAL_RCC_GetPCLK1Freq>
 80036f4:	4603      	mov	r3, r0
 80036f6:	4619      	mov	r1, r3
 80036f8:	f04f 0200 	mov.w	r2, #0
 80036fc:	f04f 0300 	mov.w	r3, #0
 8003700:	f04f 0400 	mov.w	r4, #0
 8003704:	0214      	lsls	r4, r2, #8
 8003706:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800370a:	020b      	lsls	r3, r1, #8
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6852      	ldr	r2, [r2, #4]
 8003710:	0852      	lsrs	r2, r2, #1
 8003712:	4611      	mov	r1, r2
 8003714:	f04f 0200 	mov.w	r2, #0
 8003718:	eb13 0b01 	adds.w	fp, r3, r1
 800371c:	eb44 0c02 	adc.w	ip, r4, r2
 8003720:	4658      	mov	r0, fp
 8003722:	4661      	mov	r1, ip
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f04f 0400 	mov.w	r4, #0
 800372c:	461a      	mov	r2, r3
 800372e:	4623      	mov	r3, r4
 8003730:	f7fc fd9e 	bl	8000270 <__aeabi_uldivmod>
 8003734:	4603      	mov	r3, r0
 8003736:	460c      	mov	r4, r1
 8003738:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800373a:	e057      	b.n	80037ec <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	085b      	lsrs	r3, r3, #1
 8003742:	f04f 0400 	mov.w	r4, #0
 8003746:	49b1      	ldr	r1, [pc, #708]	; (8003a0c <UART_SetConfig+0x68c>)
 8003748:	f04f 0200 	mov.w	r2, #0
 800374c:	eb13 0b01 	adds.w	fp, r3, r1
 8003750:	eb44 0c02 	adc.w	ip, r4, r2
 8003754:	4658      	mov	r0, fp
 8003756:	4661      	mov	r1, ip
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f04f 0400 	mov.w	r4, #0
 8003760:	461a      	mov	r2, r3
 8003762:	4623      	mov	r3, r4
 8003764:	f7fc fd84 	bl	8000270 <__aeabi_uldivmod>
 8003768:	4603      	mov	r3, r0
 800376a:	460c      	mov	r4, r1
 800376c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800376e:	e03d      	b.n	80037ec <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003770:	f7fe fba6 	bl	8001ec0 <HAL_RCC_GetSysClockFreq>
 8003774:	4603      	mov	r3, r0
 8003776:	4619      	mov	r1, r3
 8003778:	f04f 0200 	mov.w	r2, #0
 800377c:	f04f 0300 	mov.w	r3, #0
 8003780:	f04f 0400 	mov.w	r4, #0
 8003784:	0214      	lsls	r4, r2, #8
 8003786:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800378a:	020b      	lsls	r3, r1, #8
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6852      	ldr	r2, [r2, #4]
 8003790:	0852      	lsrs	r2, r2, #1
 8003792:	4611      	mov	r1, r2
 8003794:	f04f 0200 	mov.w	r2, #0
 8003798:	eb13 0b01 	adds.w	fp, r3, r1
 800379c:	eb44 0c02 	adc.w	ip, r4, r2
 80037a0:	4658      	mov	r0, fp
 80037a2:	4661      	mov	r1, ip
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f04f 0400 	mov.w	r4, #0
 80037ac:	461a      	mov	r2, r3
 80037ae:	4623      	mov	r3, r4
 80037b0:	f7fc fd5e 	bl	8000270 <__aeabi_uldivmod>
 80037b4:	4603      	mov	r3, r0
 80037b6:	460c      	mov	r4, r1
 80037b8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80037ba:	e017      	b.n	80037ec <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	085b      	lsrs	r3, r3, #1
 80037c2:	f04f 0400 	mov.w	r4, #0
 80037c6:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80037ca:	f144 0100 	adc.w	r1, r4, #0
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f04f 0400 	mov.w	r4, #0
 80037d6:	461a      	mov	r2, r3
 80037d8:	4623      	mov	r3, r4
 80037da:	f7fc fd49 	bl	8000270 <__aeabi_uldivmod>
 80037de:	4603      	mov	r3, r0
 80037e0:	460c      	mov	r4, r1
 80037e2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80037e4:	e002      	b.n	80037ec <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	74fb      	strb	r3, [r7, #19]
            break;
 80037ea:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037f2:	d308      	bcc.n	8003806 <UART_SetConfig+0x486>
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037fa:	d204      	bcs.n	8003806 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	697a      	ldr	r2, [r7, #20]
 8003802:	60da      	str	r2, [r3, #12]
 8003804:	e0f5      	b.n	80039f2 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	74fb      	strb	r3, [r7, #19]
 800380a:	e0f2      	b.n	80039f2 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	69db      	ldr	r3, [r3, #28]
 8003810:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003814:	d17f      	bne.n	8003916 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8003816:	7efb      	ldrb	r3, [r7, #27]
 8003818:	2b08      	cmp	r3, #8
 800381a:	d85c      	bhi.n	80038d6 <UART_SetConfig+0x556>
 800381c:	a201      	add	r2, pc, #4	; (adr r2, 8003824 <UART_SetConfig+0x4a4>)
 800381e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003822:	bf00      	nop
 8003824:	08003849 	.word	0x08003849
 8003828:	08003867 	.word	0x08003867
 800382c:	08003885 	.word	0x08003885
 8003830:	080038d7 	.word	0x080038d7
 8003834:	080038a1 	.word	0x080038a1
 8003838:	080038d7 	.word	0x080038d7
 800383c:	080038d7 	.word	0x080038d7
 8003840:	080038d7 	.word	0x080038d7
 8003844:	080038bf 	.word	0x080038bf
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003848:	f7fe fbd0 	bl	8001fec <HAL_RCC_GetPCLK1Freq>
 800384c:	4603      	mov	r3, r0
 800384e:	005a      	lsls	r2, r3, #1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	085b      	lsrs	r3, r3, #1
 8003856:	441a      	add	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003860:	b29b      	uxth	r3, r3
 8003862:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003864:	e03a      	b.n	80038dc <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003866:	f7fe fbd7 	bl	8002018 <HAL_RCC_GetPCLK2Freq>
 800386a:	4603      	mov	r3, r0
 800386c:	005a      	lsls	r2, r3, #1
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	085b      	lsrs	r3, r3, #1
 8003874:	441a      	add	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	fbb2 f3f3 	udiv	r3, r2, r3
 800387e:	b29b      	uxth	r3, r3
 8003880:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003882:	e02b      	b.n	80038dc <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	085b      	lsrs	r3, r3, #1
 800388a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800388e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	6852      	ldr	r2, [r2, #4]
 8003896:	fbb3 f3f2 	udiv	r3, r3, r2
 800389a:	b29b      	uxth	r3, r3
 800389c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800389e:	e01d      	b.n	80038dc <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80038a0:	f7fe fb0e 	bl	8001ec0 <HAL_RCC_GetSysClockFreq>
 80038a4:	4603      	mov	r3, r0
 80038a6:	005a      	lsls	r2, r3, #1
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	085b      	lsrs	r3, r3, #1
 80038ae:	441a      	add	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80038bc:	e00e      	b.n	80038dc <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	085b      	lsrs	r3, r3, #1
 80038c4:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80038d4:	e002      	b.n	80038dc <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	74fb      	strb	r3, [r7, #19]
        break;
 80038da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	2b0f      	cmp	r3, #15
 80038e0:	d916      	bls.n	8003910 <UART_SetConfig+0x590>
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038e8:	d212      	bcs.n	8003910 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	f023 030f 	bic.w	r3, r3, #15
 80038f2:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	085b      	lsrs	r3, r3, #1
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	f003 0307 	and.w	r3, r3, #7
 80038fe:	b29a      	uxth	r2, r3
 8003900:	897b      	ldrh	r3, [r7, #10]
 8003902:	4313      	orrs	r3, r2
 8003904:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	897a      	ldrh	r2, [r7, #10]
 800390c:	60da      	str	r2, [r3, #12]
 800390e:	e070      	b.n	80039f2 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	74fb      	strb	r3, [r7, #19]
 8003914:	e06d      	b.n	80039f2 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8003916:	7efb      	ldrb	r3, [r7, #27]
 8003918:	2b08      	cmp	r3, #8
 800391a:	d859      	bhi.n	80039d0 <UART_SetConfig+0x650>
 800391c:	a201      	add	r2, pc, #4	; (adr r2, 8003924 <UART_SetConfig+0x5a4>)
 800391e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003922:	bf00      	nop
 8003924:	08003949 	.word	0x08003949
 8003928:	08003965 	.word	0x08003965
 800392c:	08003981 	.word	0x08003981
 8003930:	080039d1 	.word	0x080039d1
 8003934:	0800399d 	.word	0x0800399d
 8003938:	080039d1 	.word	0x080039d1
 800393c:	080039d1 	.word	0x080039d1
 8003940:	080039d1 	.word	0x080039d1
 8003944:	080039b9 	.word	0x080039b9
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003948:	f7fe fb50 	bl	8001fec <HAL_RCC_GetPCLK1Freq>
 800394c:	4602      	mov	r2, r0
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	085b      	lsrs	r3, r3, #1
 8003954:	441a      	add	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	fbb2 f3f3 	udiv	r3, r2, r3
 800395e:	b29b      	uxth	r3, r3
 8003960:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003962:	e038      	b.n	80039d6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003964:	f7fe fb58 	bl	8002018 <HAL_RCC_GetPCLK2Freq>
 8003968:	4602      	mov	r2, r0
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	085b      	lsrs	r3, r3, #1
 8003970:	441a      	add	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	fbb2 f3f3 	udiv	r3, r2, r3
 800397a:	b29b      	uxth	r3, r3
 800397c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800397e:	e02a      	b.n	80039d6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	085b      	lsrs	r3, r3, #1
 8003986:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800398a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	6852      	ldr	r2, [r2, #4]
 8003992:	fbb3 f3f2 	udiv	r3, r3, r2
 8003996:	b29b      	uxth	r3, r3
 8003998:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800399a:	e01c      	b.n	80039d6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800399c:	f7fe fa90 	bl	8001ec0 <HAL_RCC_GetSysClockFreq>
 80039a0:	4602      	mov	r2, r0
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	085b      	lsrs	r3, r3, #1
 80039a8:	441a      	add	r2, r3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80039b6:	e00e      	b.n	80039d6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	085b      	lsrs	r3, r3, #1
 80039be:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80039ce:	e002      	b.n	80039d6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	74fb      	strb	r3, [r7, #19]
        break;
 80039d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	2b0f      	cmp	r3, #15
 80039da:	d908      	bls.n	80039ee <UART_SetConfig+0x66e>
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039e2:	d204      	bcs.n	80039ee <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	60da      	str	r2, [r3, #12]
 80039ec:	e001      	b.n	80039f2 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80039fe:	7cfb      	ldrb	r3, [r7, #19]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3720      	adds	r7, #32
 8003a04:	46bd      	mov	sp, r7
 8003a06:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003a0a:	bf00      	nop
 8003a0c:	f4240000 	.word	0xf4240000

08003a10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1c:	f003 0301 	and.w	r3, r3, #1
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d00a      	beq.n	8003a3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	430a      	orrs	r2, r1
 8003a38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00a      	beq.n	8003a5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a60:	f003 0304 	and.w	r3, r3, #4
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00a      	beq.n	8003a7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a82:	f003 0308 	and.w	r3, r3, #8
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00a      	beq.n	8003aa0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa4:	f003 0310 	and.w	r3, r3, #16
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00a      	beq.n	8003ac2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac6:	f003 0320 	and.w	r3, r3, #32
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00a      	beq.n	8003ae4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d01a      	beq.n	8003b26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b0e:	d10a      	bne.n	8003b26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	430a      	orrs	r2, r1
 8003b24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00a      	beq.n	8003b48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	430a      	orrs	r2, r1
 8003b46:	605a      	str	r2, [r3, #4]
  }
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af02      	add	r7, sp, #8
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003b62:	f7fc fd69 	bl	8000638 <HAL_GetTick>
 8003b66:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0308 	and.w	r3, r3, #8
 8003b72:	2b08      	cmp	r3, #8
 8003b74:	d10e      	bne.n	8003b94 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b76:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b7a:	9300      	str	r3, [sp, #0]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f000 f82a 	bl	8003bde <UART_WaitOnFlagUntilTimeout>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e020      	b.n	8003bd6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0304 	and.w	r3, r3, #4
 8003b9e:	2b04      	cmp	r3, #4
 8003ba0:	d10e      	bne.n	8003bc0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ba2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 f814 	bl	8003bde <UART_WaitOnFlagUntilTimeout>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d001      	beq.n	8003bc0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e00a      	b.n	8003bd6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2220      	movs	r2, #32
 8003bca:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3710      	adds	r7, #16
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b084      	sub	sp, #16
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	60f8      	str	r0, [r7, #12]
 8003be6:	60b9      	str	r1, [r7, #8]
 8003be8:	603b      	str	r3, [r7, #0]
 8003bea:	4613      	mov	r3, r2
 8003bec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bee:	e02a      	b.n	8003c46 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf6:	d026      	beq.n	8003c46 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bf8:	f7fc fd1e 	bl	8000638 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d302      	bcc.n	8003c0e <UART_WaitOnFlagUntilTimeout+0x30>
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d11b      	bne.n	8003c46 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c1c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	689a      	ldr	r2, [r3, #8]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f022 0201 	bic.w	r2, r2, #1
 8003c2c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2220      	movs	r2, #32
 8003c32:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2220      	movs	r2, #32
 8003c38:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e00f      	b.n	8003c66 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	69da      	ldr	r2, [r3, #28]
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	4013      	ands	r3, r2
 8003c50:	68ba      	ldr	r2, [r7, #8]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	bf0c      	ite	eq
 8003c56:	2301      	moveq	r3, #1
 8003c58:	2300      	movne	r3, #0
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	79fb      	ldrb	r3, [r7, #7]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d0c5      	beq.n	8003bf0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003c6e:	b480      	push	{r7}
 8003c70:	b083      	sub	sp, #12
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003c84:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2220      	movs	r2, #32
 8003c8a:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003cae:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	689a      	ldr	r2, [r3, #8]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0201 	bic.w	r2, r2, #1
 8003cbe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2220      	movs	r2, #32
 8003cc4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	661a      	str	r2, [r3, #96]	; 0x60
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0320 	and.w	r3, r3, #32
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d11e      	bne.n	8003d32 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d0a:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	689a      	ldr	r2, [r3, #8]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 0201 	bic.w	r2, r2, #1
 8003d1a:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	689a      	ldr	r2, [r3, #8]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d2a:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2220      	movs	r2, #32
 8003d30:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f000 fb3c 	bl	80043b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d38:	bf00      	nop
 8003d3a:	3710      	adds	r7, #16
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d4c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f7ff fb02 	bl	8003358 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d54:	bf00      	nop
 8003d56:	3710      	adds	r7, #16
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d68:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d6e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d74:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d80:	2b80      	cmp	r3, #128	; 0x80
 8003d82:	d109      	bne.n	8003d98 <UART_DMAError+0x3c>
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	2b21      	cmp	r3, #33	; 0x21
 8003d88:	d106      	bne.n	8003d98 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8003d92:	6978      	ldr	r0, [r7, #20]
 8003d94:	f7ff ff6b 	bl	8003c6e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003da2:	2b40      	cmp	r3, #64	; 0x40
 8003da4:	d109      	bne.n	8003dba <UART_DMAError+0x5e>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2b22      	cmp	r3, #34	; 0x22
 8003daa:	d106      	bne.n	8003dba <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8003db4:	6978      	ldr	r0, [r7, #20]
 8003db6:	f7ff ff6f 	bl	8003c98 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dbe:	f043 0210 	orr.w	r2, r3, #16
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003dc6:	6978      	ldr	r0, [r7, #20]
 8003dc8:	f7ff fad0 	bl	800336c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003dcc:	bf00      	nop
 8003dce:	3718      	adds	r7, #24
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f7ff faba 	bl	800336c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003df8:	bf00      	nop
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e16:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f7ff fa8d 	bl	8003344 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e2a:	bf00      	nop
 8003e2c:	3708      	adds	r7, #8
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	b084      	sub	sp, #16
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003e40:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e46:	2b22      	cmp	r3, #34	; 0x22
 8003e48:	d13a      	bne.n	8003ec0 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003e50:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003e52:	89bb      	ldrh	r3, [r7, #12]
 8003e54:	b2d9      	uxtb	r1, r3
 8003e56:	89fb      	ldrh	r3, [r7, #14]
 8003e58:	b2da      	uxtb	r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e5e:	400a      	ands	r2, r1
 8003e60:	b2d2      	uxtb	r2, r2
 8003e62:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e68:	1c5a      	adds	r2, r3, #1
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	3b01      	subs	r3, #1
 8003e78:	b29a      	uxth	r2, r3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d123      	bne.n	8003ed4 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003e9a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	689a      	ldr	r2, [r3, #8]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0201 	bic.w	r2, r2, #1
 8003eaa:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2220      	movs	r2, #32
 8003eb0:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 fa79 	bl	80043b0 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003ebe:	e009      	b.n	8003ed4 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	8b1b      	ldrh	r3, [r3, #24]
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f042 0208 	orr.w	r2, r2, #8
 8003ed0:	b292      	uxth	r2, r2
 8003ed2:	831a      	strh	r2, [r3, #24]
}
 8003ed4:	bf00      	nop
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003eea:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ef0:	2b22      	cmp	r3, #34	; 0x22
 8003ef2:	d13a      	bne.n	8003f6a <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003efa:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f00:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8003f02:	89ba      	ldrh	r2, [r7, #12]
 8003f04:	89fb      	ldrh	r3, [r7, #14]
 8003f06:	4013      	ands	r3, r2
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f12:	1c9a      	adds	r2, r3, #2
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	3b01      	subs	r3, #1
 8003f22:	b29a      	uxth	r2, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d123      	bne.n	8003f7e <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003f44:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	689a      	ldr	r2, [r3, #8]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0201 	bic.w	r2, r2, #1
 8003f54:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2220      	movs	r2, #32
 8003f5a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 fa24 	bl	80043b0 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003f68:	e009      	b.n	8003f7e <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	8b1b      	ldrh	r3, [r3, #24]
 8003f70:	b29a      	uxth	r2, r3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f042 0208 	orr.w	r2, r2, #8
 8003f7a:	b292      	uxth	r2, r2
 8003f7c:	831a      	strh	r2, [r3, #24]
}
 8003f7e:	bf00      	nop
 8003f80:	3710      	adds	r7, #16
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}

08003f86 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003f86:	b480      	push	{r7}
 8003f88:	b083      	sub	sp, #12
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003f8e:	bf00      	nop
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
	...

08003f9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003fa0:	f7fc fae6 	bl	8000570 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 8003fa4:	f000 fb8c 	bl	80046c0 <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003fa8:	f000 f854 	bl	8004054 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003fac:	f000 f9aa 	bl	8004304 <MX_GPIO_Init>
  MX_DMA_Init();
 8003fb0:	f000 f98a 	bl	80042c8 <MX_DMA_Init>
  MX_LCD_Init();
 8003fb4:	f000 f8c0 	bl	8004138 <MX_LCD_Init>
  MX_USART2_UART_Init();
 8003fb8:	f000 f956 	bl	8004268 <MX_USART2_UART_Init>
  MX_UART4_Init();
 8003fbc:	f000 f8f4 	bl	80041a8 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8003fc0:	f000 f922 	bl	8004208 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 8003fc4:	4818      	ldr	r0, [pc, #96]	; (8004028 <main+0x8c>)
 8003fc6:	f000 fab5 	bl	8004534 <RetargetInit>
  printf("\r\nStarting\r\n");
 8003fca:	4818      	ldr	r0, [pc, #96]	; (800402c <main+0x90>)
 8003fcc:	f002 f8de 	bl	800618c <puts>
  esp8266_init(&huart4, 0, 1);
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	4816      	ldr	r0, [pc, #88]	; (8004030 <main+0x94>)
 8003fd6:	f001 fb8f 	bl	80056f8 <esp8266_init>
  qr_scanner_init(&huart1);
 8003fda:	4816      	ldr	r0, [pc, #88]	; (8004034 <main+0x98>)
 8003fdc:	f000 fa0e 	bl	80043fc <qr_scanner_init>
  //BSP_LCD_GLASS_DisplayString("OK");
  printf("QR INIT DONE\r\n");
 8003fe0:	4815      	ldr	r0, [pc, #84]	; (8004038 <main+0x9c>)
 8003fe2:	f002 f8d3 	bl	800618c <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	if (qr_scan_pending == 1) {
 8003fe6:	4b15      	ldr	r3, [pc, #84]	; (800403c <main+0xa0>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d104      	bne.n	8003ff8 <main+0x5c>
		printf("BEGIN SEND SCAN\r\n");
 8003fee:	4814      	ldr	r0, [pc, #80]	; (8004040 <main+0xa4>)
 8003ff0:	f002 f8cc 	bl	800618c <puts>
		qr_scan_received();
 8003ff4:	f000 fa1e 	bl	8004434 <qr_scan_received>
	}
	if (message_pending_handling == 1) {
 8003ff8:	4b12      	ldr	r3, [pc, #72]	; (8004044 <main+0xa8>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d101      	bne.n	8004004 <main+0x68>
		handle_message_response();
 8004000:	f001 feb2 	bl	8005d68 <handle_message_response>
	}
	if (message_queue_head != NULL) {
 8004004:	4b10      	ldr	r3, [pc, #64]	; (8004048 <main+0xac>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d0ec      	beq.n	8003fe6 <main+0x4a>
		if (ready_for_next_message == 1) {
 800400c:	4b0f      	ldr	r3, [pc, #60]	; (800404c <main+0xb0>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d102      	bne.n	800401a <main+0x7e>
			get_ok_to_send();
 8004014:	f001 fd3c 	bl	8005a90 <get_ok_to_send>
 8004018:	e7e5      	b.n	8003fe6 <main+0x4a>
		} else if (good_for_send == 1) {
 800401a:	4b0d      	ldr	r3, [pc, #52]	; (8004050 <main+0xb4>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d1e1      	bne.n	8003fe6 <main+0x4a>
			send_message();
 8004022:	f001 fdd5 	bl	8005bd0 <send_message>
	if (qr_scan_pending == 1) {
 8004026:	e7de      	b.n	8003fe6 <main+0x4a>
 8004028:	2000022c 	.word	0x2000022c
 800402c:	0800731c 	.word	0x0800731c
 8004030:	200001a8 	.word	0x200001a8
 8004034:	200000e4 	.word	0x200000e4
 8004038:	08007328 	.word	0x08007328
 800403c:	200002ac 	.word	0x200002ac
 8004040:	08007338 	.word	0x08007338
 8004044:	20000314 	.word	0x20000314
 8004048:	20000164 	.word	0x20000164
 800404c:	20000af4 	.word	0x20000af4
 8004050:	20000af0 	.word	0x20000af0

08004054 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b0b8      	sub	sp, #224	; 0xe0
 8004058:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800405a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800405e:	2244      	movs	r2, #68	; 0x44
 8004060:	2100      	movs	r1, #0
 8004062:	4618      	mov	r0, r3
 8004064:	f001 ff6d 	bl	8005f42 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004068:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]
 8004070:	605a      	str	r2, [r3, #4]
 8004072:	609a      	str	r2, [r3, #8]
 8004074:	60da      	str	r2, [r3, #12]
 8004076:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004078:	463b      	mov	r3, r7
 800407a:	2288      	movs	r2, #136	; 0x88
 800407c:	2100      	movs	r1, #0
 800407e:	4618      	mov	r0, r3
 8004080:	f001 ff5f 	bl	8005f42 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8004084:	2318      	movs	r3, #24
 8004086:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800408a:	2301      	movs	r3, #1
 800408c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004090:	2301      	movs	r3, #1
 8004092:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8004096:	2300      	movs	r3, #0
 8004098:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800409c:	2360      	movs	r3, #96	; 0x60
 800409e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80040a2:	2300      	movs	r3, #0
 80040a4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80040a8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7fd fa75 	bl	800159c <HAL_RCC_OscConfig>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d001      	beq.n	80040bc <SystemClock_Config+0x68>
  {
    Error_Handler();
 80040b8:	f000 f998 	bl	80043ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80040bc:	230f      	movs	r3, #15
 80040be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80040c2:	2300      	movs	r3, #0
 80040c4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80040c8:	2300      	movs	r3, #0
 80040ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80040ce:	2300      	movs	r3, #0
 80040d0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80040d4:	2300      	movs	r3, #0
 80040d6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80040da:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80040de:	2100      	movs	r1, #0
 80040e0:	4618      	mov	r0, r3
 80040e2:	f7fd fe0b 	bl	8001cfc <HAL_RCC_ClockConfig>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80040ec:	f000 f97e 	bl	80043ec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 80040f0:	4b10      	ldr	r3, [pc, #64]	; (8004134 <SystemClock_Config+0xe0>)
 80040f2:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_UART4;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80040f4:	2300      	movs	r3, #0
 80040f6:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80040f8:	2300      	movs	r3, #0
 80040fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80040fc:	2300      	movs	r3, #0
 80040fe:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004100:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004104:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004108:	463b      	mov	r3, r7
 800410a:	4618      	mov	r0, r3
 800410c:	f7fd fffa 	bl	8002104 <HAL_RCCEx_PeriphCLKConfig>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8004116:	f000 f969 	bl	80043ec <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800411a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800411e:	f7fd f9e7 	bl	80014f0 <HAL_PWREx_ControlVoltageScaling>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d001      	beq.n	800412c <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8004128:	f000 f960 	bl	80043ec <Error_Handler>
  }
}
 800412c:	bf00      	nop
 800412e:	37e0      	adds	r7, #224	; 0xe0
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	0002000b 	.word	0x0002000b

08004138 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 800413c:	4b18      	ldr	r3, [pc, #96]	; (80041a0 <MX_LCD_Init+0x68>)
 800413e:	4a19      	ldr	r2, [pc, #100]	; (80041a4 <MX_LCD_Init+0x6c>)
 8004140:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8004142:	4b17      	ldr	r3, [pc, #92]	; (80041a0 <MX_LCD_Init+0x68>)
 8004144:	2200      	movs	r2, #0
 8004146:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8004148:	4b15      	ldr	r3, [pc, #84]	; (80041a0 <MX_LCD_Init+0x68>)
 800414a:	2200      	movs	r2, #0
 800414c:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 800414e:	4b14      	ldr	r3, [pc, #80]	; (80041a0 <MX_LCD_Init+0x68>)
 8004150:	2204      	movs	r2, #4
 8004152:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8004154:	4b12      	ldr	r3, [pc, #72]	; (80041a0 <MX_LCD_Init+0x68>)
 8004156:	2200      	movs	r2, #0
 8004158:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800415a:	4b11      	ldr	r3, [pc, #68]	; (80041a0 <MX_LCD_Init+0x68>)
 800415c:	2200      	movs	r2, #0
 800415e:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8004160:	4b0f      	ldr	r3, [pc, #60]	; (80041a0 <MX_LCD_Init+0x68>)
 8004162:	2200      	movs	r2, #0
 8004164:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8004166:	4b0e      	ldr	r3, [pc, #56]	; (80041a0 <MX_LCD_Init+0x68>)
 8004168:	2200      	movs	r2, #0
 800416a:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 800416c:	4b0c      	ldr	r3, [pc, #48]	; (80041a0 <MX_LCD_Init+0x68>)
 800416e:	2200      	movs	r2, #0
 8004170:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8004172:	4b0b      	ldr	r3, [pc, #44]	; (80041a0 <MX_LCD_Init+0x68>)
 8004174:	2200      	movs	r2, #0
 8004176:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8004178:	4b09      	ldr	r3, [pc, #36]	; (80041a0 <MX_LCD_Init+0x68>)
 800417a:	2200      	movs	r2, #0
 800417c:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800417e:	4b08      	ldr	r3, [pc, #32]	; (80041a0 <MX_LCD_Init+0x68>)
 8004180:	2200      	movs	r2, #0
 8004182:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8004184:	4b06      	ldr	r3, [pc, #24]	; (80041a0 <MX_LCD_Init+0x68>)
 8004186:	2200      	movs	r2, #0
 8004188:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 800418a:	4805      	ldr	r0, [pc, #20]	; (80041a0 <MX_LCD_Init+0x68>)
 800418c:	f7fc ffd6 	bl	800113c <HAL_LCD_Init>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d001      	beq.n	800419a <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8004196:	f000 f929 	bl	80043ec <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 800419a:	bf00      	nop
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	2000016c 	.word	0x2000016c
 80041a4:	40002400 	.word	0x40002400

080041a8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80041ac:	4b14      	ldr	r3, [pc, #80]	; (8004200 <MX_UART4_Init+0x58>)
 80041ae:	4a15      	ldr	r2, [pc, #84]	; (8004204 <MX_UART4_Init+0x5c>)
 80041b0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80041b2:	4b13      	ldr	r3, [pc, #76]	; (8004200 <MX_UART4_Init+0x58>)
 80041b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80041b8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80041ba:	4b11      	ldr	r3, [pc, #68]	; (8004200 <MX_UART4_Init+0x58>)
 80041bc:	2200      	movs	r2, #0
 80041be:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80041c0:	4b0f      	ldr	r3, [pc, #60]	; (8004200 <MX_UART4_Init+0x58>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80041c6:	4b0e      	ldr	r3, [pc, #56]	; (8004200 <MX_UART4_Init+0x58>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80041cc:	4b0c      	ldr	r3, [pc, #48]	; (8004200 <MX_UART4_Init+0x58>)
 80041ce:	220c      	movs	r2, #12
 80041d0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041d2:	4b0b      	ldr	r3, [pc, #44]	; (8004200 <MX_UART4_Init+0x58>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80041d8:	4b09      	ldr	r3, [pc, #36]	; (8004200 <MX_UART4_Init+0x58>)
 80041da:	2200      	movs	r2, #0
 80041dc:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80041de:	4b08      	ldr	r3, [pc, #32]	; (8004200 <MX_UART4_Init+0x58>)
 80041e0:	2200      	movs	r2, #0
 80041e2:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80041e4:	4b06      	ldr	r3, [pc, #24]	; (8004200 <MX_UART4_Init+0x58>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80041ea:	4805      	ldr	r0, [pc, #20]	; (8004200 <MX_UART4_Init+0x58>)
 80041ec:	f7fe fc3a 	bl	8002a64 <HAL_UART_Init>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80041f6:	f000 f8f9 	bl	80043ec <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80041fa:	bf00      	nop
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	200001a8 	.word	0x200001a8
 8004204:	40004c00 	.word	0x40004c00

08004208 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800420c:	4b14      	ldr	r3, [pc, #80]	; (8004260 <MX_USART1_UART_Init+0x58>)
 800420e:	4a15      	ldr	r2, [pc, #84]	; (8004264 <MX_USART1_UART_Init+0x5c>)
 8004210:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004212:	4b13      	ldr	r3, [pc, #76]	; (8004260 <MX_USART1_UART_Init+0x58>)
 8004214:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004218:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800421a:	4b11      	ldr	r3, [pc, #68]	; (8004260 <MX_USART1_UART_Init+0x58>)
 800421c:	2200      	movs	r2, #0
 800421e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004220:	4b0f      	ldr	r3, [pc, #60]	; (8004260 <MX_USART1_UART_Init+0x58>)
 8004222:	2200      	movs	r2, #0
 8004224:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004226:	4b0e      	ldr	r3, [pc, #56]	; (8004260 <MX_USART1_UART_Init+0x58>)
 8004228:	2200      	movs	r2, #0
 800422a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800422c:	4b0c      	ldr	r3, [pc, #48]	; (8004260 <MX_USART1_UART_Init+0x58>)
 800422e:	220c      	movs	r2, #12
 8004230:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004232:	4b0b      	ldr	r3, [pc, #44]	; (8004260 <MX_USART1_UART_Init+0x58>)
 8004234:	2200      	movs	r2, #0
 8004236:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004238:	4b09      	ldr	r3, [pc, #36]	; (8004260 <MX_USART1_UART_Init+0x58>)
 800423a:	2200      	movs	r2, #0
 800423c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800423e:	4b08      	ldr	r3, [pc, #32]	; (8004260 <MX_USART1_UART_Init+0x58>)
 8004240:	2200      	movs	r2, #0
 8004242:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004244:	4b06      	ldr	r3, [pc, #24]	; (8004260 <MX_USART1_UART_Init+0x58>)
 8004246:	2200      	movs	r2, #0
 8004248:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800424a:	4805      	ldr	r0, [pc, #20]	; (8004260 <MX_USART1_UART_Init+0x58>)
 800424c:	f7fe fc0a 	bl	8002a64 <HAL_UART_Init>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004256:	f000 f8c9 	bl	80043ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800425a:	bf00      	nop
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	200000e4 	.word	0x200000e4
 8004264:	40013800 	.word	0x40013800

08004268 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800426c:	4b14      	ldr	r3, [pc, #80]	; (80042c0 <MX_USART2_UART_Init+0x58>)
 800426e:	4a15      	ldr	r2, [pc, #84]	; (80042c4 <MX_USART2_UART_Init+0x5c>)
 8004270:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004272:	4b13      	ldr	r3, [pc, #76]	; (80042c0 <MX_USART2_UART_Init+0x58>)
 8004274:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004278:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800427a:	4b11      	ldr	r3, [pc, #68]	; (80042c0 <MX_USART2_UART_Init+0x58>)
 800427c:	2200      	movs	r2, #0
 800427e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004280:	4b0f      	ldr	r3, [pc, #60]	; (80042c0 <MX_USART2_UART_Init+0x58>)
 8004282:	2200      	movs	r2, #0
 8004284:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004286:	4b0e      	ldr	r3, [pc, #56]	; (80042c0 <MX_USART2_UART_Init+0x58>)
 8004288:	2200      	movs	r2, #0
 800428a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800428c:	4b0c      	ldr	r3, [pc, #48]	; (80042c0 <MX_USART2_UART_Init+0x58>)
 800428e:	220c      	movs	r2, #12
 8004290:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004292:	4b0b      	ldr	r3, [pc, #44]	; (80042c0 <MX_USART2_UART_Init+0x58>)
 8004294:	2200      	movs	r2, #0
 8004296:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004298:	4b09      	ldr	r3, [pc, #36]	; (80042c0 <MX_USART2_UART_Init+0x58>)
 800429a:	2200      	movs	r2, #0
 800429c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800429e:	4b08      	ldr	r3, [pc, #32]	; (80042c0 <MX_USART2_UART_Init+0x58>)
 80042a0:	2200      	movs	r2, #0
 80042a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80042a4:	4b06      	ldr	r3, [pc, #24]	; (80042c0 <MX_USART2_UART_Init+0x58>)
 80042a6:	2200      	movs	r2, #0
 80042a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80042aa:	4805      	ldr	r0, [pc, #20]	; (80042c0 <MX_USART2_UART_Init+0x58>)
 80042ac:	f7fe fbda 	bl	8002a64 <HAL_UART_Init>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80042b6:	f000 f899 	bl	80043ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80042ba:	bf00      	nop
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	2000022c 	.word	0x2000022c
 80042c4:	40004400 	.word	0x40004400

080042c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b082      	sub	sp, #8
 80042cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80042ce:	4b0c      	ldr	r3, [pc, #48]	; (8004300 <MX_DMA_Init+0x38>)
 80042d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042d2:	4a0b      	ldr	r2, [pc, #44]	; (8004300 <MX_DMA_Init+0x38>)
 80042d4:	f043 0302 	orr.w	r3, r3, #2
 80042d8:	6493      	str	r3, [r2, #72]	; 0x48
 80042da:	4b09      	ldr	r3, [pc, #36]	; (8004300 <MX_DMA_Init+0x38>)
 80042dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	607b      	str	r3, [r7, #4]
 80042e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 80042e6:	2200      	movs	r2, #0
 80042e8:	2100      	movs	r1, #0
 80042ea:	203c      	movs	r0, #60	; 0x3c
 80042ec:	f7fc faad 	bl	800084a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 80042f0:	203c      	movs	r0, #60	; 0x3c
 80042f2:	f7fc fac6 	bl	8000882 <HAL_NVIC_EnableIRQ>

}
 80042f6:	bf00      	nop
 80042f8:	3708      	adds	r7, #8
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	40021000 	.word	0x40021000

08004304 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b08a      	sub	sp, #40	; 0x28
 8004308:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800430a:	f107 0314 	add.w	r3, r7, #20
 800430e:	2200      	movs	r2, #0
 8004310:	601a      	str	r2, [r3, #0]
 8004312:	605a      	str	r2, [r3, #4]
 8004314:	609a      	str	r2, [r3, #8]
 8004316:	60da      	str	r2, [r3, #12]
 8004318:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800431a:	4b23      	ldr	r3, [pc, #140]	; (80043a8 <MX_GPIO_Init+0xa4>)
 800431c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800431e:	4a22      	ldr	r2, [pc, #136]	; (80043a8 <MX_GPIO_Init+0xa4>)
 8004320:	f043 0304 	orr.w	r3, r3, #4
 8004324:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004326:	4b20      	ldr	r3, [pc, #128]	; (80043a8 <MX_GPIO_Init+0xa4>)
 8004328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800432a:	f003 0304 	and.w	r3, r3, #4
 800432e:	613b      	str	r3, [r7, #16]
 8004330:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004332:	4b1d      	ldr	r3, [pc, #116]	; (80043a8 <MX_GPIO_Init+0xa4>)
 8004334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004336:	4a1c      	ldr	r2, [pc, #112]	; (80043a8 <MX_GPIO_Init+0xa4>)
 8004338:	f043 0301 	orr.w	r3, r3, #1
 800433c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800433e:	4b1a      	ldr	r3, [pc, #104]	; (80043a8 <MX_GPIO_Init+0xa4>)
 8004340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	60fb      	str	r3, [r7, #12]
 8004348:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800434a:	4b17      	ldr	r3, [pc, #92]	; (80043a8 <MX_GPIO_Init+0xa4>)
 800434c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800434e:	4a16      	ldr	r2, [pc, #88]	; (80043a8 <MX_GPIO_Init+0xa4>)
 8004350:	f043 0302 	orr.w	r3, r3, #2
 8004354:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004356:	4b14      	ldr	r3, [pc, #80]	; (80043a8 <MX_GPIO_Init+0xa4>)
 8004358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800435a:	f003 0302 	and.w	r3, r3, #2
 800435e:	60bb      	str	r3, [r7, #8]
 8004360:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004362:	4b11      	ldr	r3, [pc, #68]	; (80043a8 <MX_GPIO_Init+0xa4>)
 8004364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004366:	4a10      	ldr	r2, [pc, #64]	; (80043a8 <MX_GPIO_Init+0xa4>)
 8004368:	f043 0308 	orr.w	r3, r3, #8
 800436c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800436e:	4b0e      	ldr	r3, [pc, #56]	; (80043a8 <MX_GPIO_Init+0xa4>)
 8004370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004372:	f003 0308 	and.w	r3, r3, #8
 8004376:	607b      	str	r3, [r7, #4]
 8004378:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800437a:	2200      	movs	r2, #0
 800437c:	2104      	movs	r1, #4
 800437e:	480b      	ldr	r0, [pc, #44]	; (80043ac <MX_GPIO_Init+0xa8>)
 8004380:	f7fc fec4 	bl	800110c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004384:	2304      	movs	r3, #4
 8004386:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004388:	2301      	movs	r3, #1
 800438a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800438c:	2300      	movs	r3, #0
 800438e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004390:	2300      	movs	r3, #0
 8004392:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004394:	f107 0314 	add.w	r3, r7, #20
 8004398:	4619      	mov	r1, r3
 800439a:	4804      	ldr	r0, [pc, #16]	; (80043ac <MX_GPIO_Init+0xa8>)
 800439c:	f7fc fd0e 	bl	8000dbc <HAL_GPIO_Init>

}
 80043a0:	bf00      	nop
 80043a2:	3728      	adds	r7, #40	; 0x28
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	40021000 	.word	0x40021000
 80043ac:	48000400 	.word	0x48000400

080043b0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
	printf("RX CPLT CALLBACK\r\n");
 80043b8:	4808      	ldr	r0, [pc, #32]	; (80043dc <HAL_UART_RxCpltCallback+0x2c>)
 80043ba:	f001 fee7 	bl	800618c <puts>
	if (huart == qr_huart) {
 80043be:	4b08      	ldr	r3, [pc, #32]	; (80043e0 <HAL_UART_RxCpltCallback+0x30>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d105      	bne.n	80043d4 <HAL_UART_RxCpltCallback+0x24>
		printf("QR INT\r\n");
 80043c8:	4806      	ldr	r0, [pc, #24]	; (80043e4 <HAL_UART_RxCpltCallback+0x34>)
 80043ca:	f001 fedf 	bl	800618c <puts>
		qr_scan_pending = 1;
 80043ce:	4b06      	ldr	r3, [pc, #24]	; (80043e8 <HAL_UART_RxCpltCallback+0x38>)
 80043d0:	2201      	movs	r2, #1
 80043d2:	601a      	str	r2, [r3, #0]
	}
}
 80043d4:	bf00      	nop
 80043d6:	3708      	adds	r7, #8
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	0800734c 	.word	0x0800734c
 80043e0:	200002b0 	.word	0x200002b0
 80043e4:	08007360 	.word	0x08007360
 80043e8:	200002ac 	.word	0x200002ac

080043ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80043ec:	b480      	push	{r7}
 80043ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80043f0:	bf00      	nop
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
	...

080043fc <qr_scanner_init>:
int qr_scan_pending;
UART_HandleTypeDef *qr_huart;

// call to set up first qr scan interrupt
// pass the UART_HandleTypeDef of the uart channel the qr scanner uses
void qr_scanner_init(UART_HandleTypeDef* huart) {
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
	qr_huart = huart;
 8004404:	4a08      	ldr	r2, [pc, #32]	; (8004428 <qr_scanner_init+0x2c>)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6013      	str	r3, [r2, #0]
	qr_scan_pending = 0;
 800440a:	4b08      	ldr	r3, [pc, #32]	; (800442c <qr_scanner_init+0x30>)
 800440c:	2200      	movs	r2, #0
 800440e:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 8004410:	4b05      	ldr	r3, [pc, #20]	; (8004428 <qr_scanner_init+0x2c>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2209      	movs	r2, #9
 8004416:	4906      	ldr	r1, [pc, #24]	; (8004430 <qr_scanner_init+0x34>)
 8004418:	4618      	mov	r0, r3
 800441a:	f7fe fcd1 	bl	8002dc0 <HAL_UART_Receive_IT>
}
 800441e:	bf00      	nop
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	200002b0 	.word	0x200002b0
 800442c:	200002ac 	.word	0x200002ac
 8004430:	200002b4 	.word	0x200002b4

08004434 <qr_scan_received>:

// set a flag to call this in RxComplete callback. DO NOT CALL IT FROM THE CALLBACK.
void qr_scan_received(void) {
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
	// copy the qr code to a new array to prevent it from being overwritten by a new scan
	printf("Got QR scan: %s\r\n", qr_buf);
 800443a:	491c      	ldr	r1, [pc, #112]	; (80044ac <qr_scan_received+0x78>)
 800443c:	481c      	ldr	r0, [pc, #112]	; (80044b0 <qr_scan_received+0x7c>)
 800443e:	f001 fe31 	bl	80060a4 <iprintf>
	int i;
	for (i=0; i<8; ++i) {
 8004442:	2300      	movs	r3, #0
 8004444:	60fb      	str	r3, [r7, #12]
 8004446:	e00a      	b.n	800445e <qr_scan_received+0x2a>
		printf("%d ", qr_buf[i]);
 8004448:	4a18      	ldr	r2, [pc, #96]	; (80044ac <qr_scan_received+0x78>)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	4413      	add	r3, r2
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	4619      	mov	r1, r3
 8004452:	4818      	ldr	r0, [pc, #96]	; (80044b4 <qr_scan_received+0x80>)
 8004454:	f001 fe26 	bl	80060a4 <iprintf>
	for (i=0; i<8; ++i) {
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	3301      	adds	r3, #1
 800445c:	60fb      	str	r3, [r7, #12]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2b07      	cmp	r3, #7
 8004462:	ddf1      	ble.n	8004448 <qr_scan_received+0x14>
	}
	printf("\r\n");
 8004464:	4814      	ldr	r0, [pc, #80]	; (80044b8 <qr_scan_received+0x84>)
 8004466:	f001 fe91 	bl	800618c <puts>
	char qr_to_send[QR_SIZE];
	memcpy(qr_to_send, qr_buf, QR_SIZE);
 800446a:	4a10      	ldr	r2, [pc, #64]	; (80044ac <qr_scan_received+0x78>)
 800446c:	463b      	mov	r3, r7
 800446e:	6810      	ldr	r0, [r2, #0]
 8004470:	6851      	ldr	r1, [r2, #4]
 8004472:	c303      	stmia	r3!, {r0, r1}
 8004474:	7a12      	ldrb	r2, [r2, #8]
 8004476:	701a      	strb	r2, [r3, #0]
	qr_scan_pending = 0;
 8004478:	4b10      	ldr	r3, [pc, #64]	; (80044bc <qr_scan_received+0x88>)
 800447a:	2200      	movs	r2, #0
 800447c:	601a      	str	r2, [r3, #0]
	send_qr_scan(qr_to_send);
 800447e:	463b      	mov	r3, r7
 8004480:	4618      	mov	r0, r3
 8004482:	f000 f821 	bl	80044c8 <send_qr_scan>
	BSP_LCD_GLASS_DisplayString("DONE");
 8004486:	480e      	ldr	r0, [pc, #56]	; (80044c0 <qr_scan_received+0x8c>)
 8004488:	f000 f954 	bl	8004734 <BSP_LCD_GLASS_DisplayString>
	memset(qr_buf, 0, QR_SIZE);
 800448c:	2209      	movs	r2, #9
 800448e:	2100      	movs	r1, #0
 8004490:	4806      	ldr	r0, [pc, #24]	; (80044ac <qr_scan_received+0x78>)
 8004492:	f001 fd56 	bl	8005f42 <memset>
	HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 8004496:	4b0b      	ldr	r3, [pc, #44]	; (80044c4 <qr_scan_received+0x90>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2209      	movs	r2, #9
 800449c:	4903      	ldr	r1, [pc, #12]	; (80044ac <qr_scan_received+0x78>)
 800449e:	4618      	mov	r0, r3
 80044a0:	f7fe fc8e 	bl	8002dc0 <HAL_UART_Receive_IT>
}
 80044a4:	bf00      	nop
 80044a6:	3710      	adds	r7, #16
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	200002b4 	.word	0x200002b4
 80044b0:	08007368 	.word	0x08007368
 80044b4:	0800737c 	.word	0x0800737c
 80044b8:	08007380 	.word	0x08007380
 80044bc:	200002ac 	.word	0x200002ac
 80044c0:	08007384 	.word	0x08007384
 80044c4:	200002b0 	.word	0x200002b0

080044c8 <send_qr_scan>:

// sets up and sends get request with qr code
void send_qr_scan(char* qr_code) {
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b0ae      	sub	sp, #184	; 0xb8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
	uint8_t url[SCAN_URL_LEN + QR_SIZE-1];
	char url_str[SCAN_URL_LEN + QR_SIZE-1];
	sprintf(url_str, "https://virtualqueue477.herokuapp.com/barcodeScan?storeSecret=grp4&IDscanned=%s", qr_code);
 80044d0:	f107 0308 	add.w	r3, r7, #8
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	4913      	ldr	r1, [pc, #76]	; (8004524 <send_qr_scan+0x5c>)
 80044d8:	4618      	mov	r0, r3
 80044da:	f001 ff1d 	bl	8006318 <siprintf>
	printf("url_str: %s\r\n\r\n", url_str);
 80044de:	f107 0308 	add.w	r3, r7, #8
 80044e2:	4619      	mov	r1, r3
 80044e4:	4810      	ldr	r0, [pc, #64]	; (8004528 <send_qr_scan+0x60>)
 80044e6:	f001 fddd 	bl	80060a4 <iprintf>
	str_to_uint(url_str, url, SCAN_URL_LEN+QR_SIZE-1);
 80044ea:	f107 0160 	add.w	r1, r7, #96	; 0x60
 80044ee:	f107 0308 	add.w	r3, r7, #8
 80044f2:	2255      	movs	r2, #85	; 0x55
 80044f4:	4618      	mov	r0, r3
 80044f6:	f001 f8e1 	bl	80056bc <str_to_uint>
	printf("url: %s\r\n\r\n", url);
 80044fa:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80044fe:	4619      	mov	r1, r3
 8004500:	480a      	ldr	r0, [pc, #40]	; (800452c <send_qr_scan+0x64>)
 8004502:	f001 fdcf 	bl	80060a4 <iprintf>
	BSP_LCD_GLASS_DisplayString("WIFI");
 8004506:	480a      	ldr	r0, [pc, #40]	; (8004530 <send_qr_scan+0x68>)
 8004508:	f000 f914 	bl	8004734 <BSP_LCD_GLASS_DisplayString>
	new_message(1, url, SCAN_URL_LEN + QR_SIZE-1);
 800450c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004510:	2255      	movs	r2, #85	; 0x55
 8004512:	4619      	mov	r1, r3
 8004514:	2001      	movs	r0, #1
 8004516:	f001 fa65 	bl	80059e4 <new_message>
}
 800451a:	bf00      	nop
 800451c:	37b8      	adds	r7, #184	; 0xb8
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
 8004522:	bf00      	nop
 8004524:	0800738c 	.word	0x0800738c
 8004528:	080073dc 	.word	0x080073dc
 800452c:	080073ec 	.word	0x080073ec
 8004530:	080073f8 	.word	0x080073f8

08004534 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 800453c:	4a07      	ldr	r2, [pc, #28]	; (800455c <RetargetInit+0x28>)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8004542:	4b07      	ldr	r3, [pc, #28]	; (8004560 <RetargetInit+0x2c>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	6898      	ldr	r0, [r3, #8]
 8004548:	2300      	movs	r3, #0
 800454a:	2202      	movs	r2, #2
 800454c:	2100      	movs	r1, #0
 800454e:	f001 fe35 	bl	80061bc <setvbuf>
}
 8004552:	bf00      	nop
 8004554:	3708      	adds	r7, #8
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	200002c0 	.word	0x200002c0
 8004560:	2000000c 	.word	0x2000000c

08004564 <_isatty>:

int _isatty(int fd) {
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2b00      	cmp	r3, #0
 8004570:	db04      	blt.n	800457c <_isatty+0x18>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b02      	cmp	r3, #2
 8004576:	dc01      	bgt.n	800457c <_isatty+0x18>
    return 1;
 8004578:	2301      	movs	r3, #1
 800457a:	e005      	b.n	8004588 <_isatty+0x24>

  errno = EBADF;
 800457c:	f001 fc9c 	bl	8005eb8 <__errno>
 8004580:	4602      	mov	r2, r0
 8004582:	2309      	movs	r3, #9
 8004584:	6013      	str	r3, [r2, #0]
  return 0;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3708      	adds	r7, #8
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <_write>:

int _write(int fd, char* ptr, int len) {
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d002      	beq.n	80045a8 <_write+0x18>
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d111      	bne.n	80045cc <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80045a8:	4b0e      	ldr	r3, [pc, #56]	; (80045e4 <_write+0x54>)
 80045aa:	6818      	ldr	r0, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	f04f 33ff 	mov.w	r3, #4294967295
 80045b4:	68b9      	ldr	r1, [r7, #8]
 80045b6:	f7fe faa3 	bl	8002b00 <HAL_UART_Transmit>
 80045ba:	4603      	mov	r3, r0
 80045bc:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80045be:	7dfb      	ldrb	r3, [r7, #23]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d101      	bne.n	80045c8 <_write+0x38>
      return len;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	e008      	b.n	80045da <_write+0x4a>
    else
      return EIO;
 80045c8:	2305      	movs	r3, #5
 80045ca:	e006      	b.n	80045da <_write+0x4a>
  }
  errno = EBADF;
 80045cc:	f001 fc74 	bl	8005eb8 <__errno>
 80045d0:	4602      	mov	r2, r0
 80045d2:	2309      	movs	r3, #9
 80045d4:	6013      	str	r3, [r2, #0]
  return -1;
 80045d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3718      	adds	r7, #24
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	200002c0 	.word	0x200002c0

080045e8 <_close>:

int _close(int fd) {
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	db04      	blt.n	8004600 <_close+0x18>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	dc01      	bgt.n	8004600 <_close+0x18>
    return 0;
 80045fc:	2300      	movs	r3, #0
 80045fe:	e006      	b.n	800460e <_close+0x26>

  errno = EBADF;
 8004600:	f001 fc5a 	bl	8005eb8 <__errno>
 8004604:	4602      	mov	r2, r0
 8004606:	2309      	movs	r3, #9
 8004608:	6013      	str	r3, [r2, #0]
  return -1;
 800460a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800460e:	4618      	mov	r0, r3
 8004610:	3708      	adds	r7, #8
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8004616:	b580      	push	{r7, lr}
 8004618:	b084      	sub	sp, #16
 800461a:	af00      	add	r7, sp, #0
 800461c:	60f8      	str	r0, [r7, #12]
 800461e:	60b9      	str	r1, [r7, #8]
 8004620:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8004622:	f001 fc49 	bl	8005eb8 <__errno>
 8004626:	4602      	mov	r2, r0
 8004628:	2309      	movs	r3, #9
 800462a:	6013      	str	r3, [r2, #0]
  return -1;
 800462c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004630:	4618      	mov	r0, r3
 8004632:	3710      	adds	r7, #16
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <_read>:

int _read(int fd, char* ptr, int len) {
 8004638:	b580      	push	{r7, lr}
 800463a:	b086      	sub	sp, #24
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d110      	bne.n	800466c <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800464a:	4b0e      	ldr	r3, [pc, #56]	; (8004684 <_read+0x4c>)
 800464c:	6818      	ldr	r0, [r3, #0]
 800464e:	f04f 33ff 	mov.w	r3, #4294967295
 8004652:	2201      	movs	r2, #1
 8004654:	68b9      	ldr	r1, [r7, #8]
 8004656:	f7fe fae6 	bl	8002c26 <HAL_UART_Receive>
 800465a:	4603      	mov	r3, r0
 800465c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800465e:	7dfb      	ldrb	r3, [r7, #23]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <_read+0x30>
      return 1;
 8004664:	2301      	movs	r3, #1
 8004666:	e008      	b.n	800467a <_read+0x42>
    else
      return EIO;
 8004668:	2305      	movs	r3, #5
 800466a:	e006      	b.n	800467a <_read+0x42>
  }
  errno = EBADF;
 800466c:	f001 fc24 	bl	8005eb8 <__errno>
 8004670:	4602      	mov	r2, r0
 8004672:	2309      	movs	r3, #9
 8004674:	6013      	str	r3, [r2, #0]
  return -1;
 8004676:	f04f 33ff 	mov.w	r3, #4294967295
}
 800467a:	4618      	mov	r0, r3
 800467c:	3718      	adds	r7, #24
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	200002c0 	.word	0x200002c0

08004688 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b00      	cmp	r3, #0
 8004696:	db08      	blt.n	80046aa <_fstat+0x22>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b02      	cmp	r3, #2
 800469c:	dc05      	bgt.n	80046aa <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80046a4:	605a      	str	r2, [r3, #4]
    return 0;
 80046a6:	2300      	movs	r3, #0
 80046a8:	e005      	b.n	80046b6 <_fstat+0x2e>
  }

  errno = EBADF;
 80046aa:	f001 fc05 	bl	8005eb8 <__errno>
 80046ae:	4602      	mov	r2, r0
 80046b0:	2309      	movs	r3, #9
 80046b2:	6013      	str	r3, [r2, #0]
  return 0;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
	...

080046c0 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80046c4:	4b19      	ldr	r3, [pc, #100]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 80046c6:	4a1a      	ldr	r2, [pc, #104]	; (8004730 <BSP_LCD_GLASS_Init+0x70>)
 80046c8:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80046ca:	4b18      	ldr	r3, [pc, #96]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80046d0:	4b16      	ldr	r3, [pc, #88]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 80046d2:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80046d6:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80046d8:	4b14      	ldr	r3, [pc, #80]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 80046da:	220c      	movs	r2, #12
 80046dc:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80046de:	4b13      	ldr	r3, [pc, #76]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 80046e0:	2240      	movs	r2, #64	; 0x40
 80046e2:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80046e4:	4b11      	ldr	r3, [pc, #68]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80046ea:	4b10      	ldr	r3, [pc, #64]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 80046ec:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80046f0:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80046f2:	4b0e      	ldr	r3, [pc, #56]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80046f8:	4b0c      	ldr	r3, [pc, #48]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 80046fa:	2240      	movs	r2, #64	; 0x40
 80046fc:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80046fe:	4b0b      	ldr	r3, [pc, #44]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 8004700:	2200      	movs	r2, #0
 8004702:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8004704:	4b09      	ldr	r3, [pc, #36]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 8004706:	2200      	movs	r2, #0
 8004708:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 800470a:	4b08      	ldr	r3, [pc, #32]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 800470c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004710:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8004712:	4b06      	ldr	r3, [pc, #24]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 8004714:	2200      	movs	r2, #0
 8004716:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8004718:	4804      	ldr	r0, [pc, #16]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 800471a:	f000 f843 	bl	80047a4 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 800471e:	4803      	ldr	r0, [pc, #12]	; (800472c <BSP_LCD_GLASS_Init+0x6c>)
 8004720:	f7fc fd0c 	bl	800113c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8004724:	f000 f834 	bl	8004790 <BSP_LCD_GLASS_Clear>
}
 8004728:	bf00      	nop
 800472a:	bd80      	pop	{r7, pc}
 800472c:	200002d4 	.word	0x200002d4
 8004730:	40002400 	.word	0x40002400

08004734 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 800473c:	2300      	movs	r3, #0
 800473e:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8004740:	e00b      	b.n	800475a <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8004742:	7bfb      	ldrb	r3, [r7, #15]
 8004744:	2200      	movs	r2, #0
 8004746:	2100      	movs	r1, #0
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f000 f9bb 	bl	8004ac4 <WriteChar>

    /* Point on the next character */
    ptr++;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	3301      	adds	r3, #1
 8004752:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8004754:	7bfb      	ldrb	r3, [r7, #15]
 8004756:	3301      	adds	r3, #1
 8004758:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	bf14      	ite	ne
 8004762:	2301      	movne	r3, #1
 8004764:	2300      	moveq	r3, #0
 8004766:	b2da      	uxtb	r2, r3
 8004768:	7bfb      	ldrb	r3, [r7, #15]
 800476a:	2b05      	cmp	r3, #5
 800476c:	bf94      	ite	ls
 800476e:	2301      	movls	r3, #1
 8004770:	2300      	movhi	r3, #0
 8004772:	b2db      	uxtb	r3, r3
 8004774:	4013      	ands	r3, r2
 8004776:	b2db      	uxtb	r3, r3
 8004778:	2b00      	cmp	r3, #0
 800477a:	d1e2      	bne.n	8004742 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 800477c:	4803      	ldr	r0, [pc, #12]	; (800478c <BSP_LCD_GLASS_DisplayString+0x58>)
 800477e:	f7fc fe4e 	bl	800141e <HAL_LCD_UpdateDisplayRequest>
}
 8004782:	bf00      	nop
 8004784:	3710      	adds	r7, #16
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	200002d4 	.word	0x200002d4

08004790 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8004794:	4802      	ldr	r0, [pc, #8]	; (80047a0 <BSP_LCD_GLASS_Clear+0x10>)
 8004796:	f7fc fdec 	bl	8001372 <HAL_LCD_Clear>
}
 800479a:	bf00      	nop
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	200002d4 	.word	0x200002d4

080047a4 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b0c0      	sub	sp, #256	; 0x100
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80047ac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80047b0:	2200      	movs	r2, #0
 80047b2:	601a      	str	r2, [r3, #0]
 80047b4:	605a      	str	r2, [r3, #4]
 80047b6:	609a      	str	r2, [r3, #8]
 80047b8:	60da      	str	r2, [r3, #12]
 80047ba:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80047bc:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80047c0:	2244      	movs	r2, #68	; 0x44
 80047c2:	2100      	movs	r1, #0
 80047c4:	4618      	mov	r0, r3
 80047c6:	f001 fbbc 	bl	8005f42 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80047ca:	f107 0320 	add.w	r3, r7, #32
 80047ce:	2288      	movs	r2, #136	; 0x88
 80047d0:	2100      	movs	r1, #0
 80047d2:	4618      	mov	r0, r3
 80047d4:	f001 fbb5 	bl	8005f42 <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80047d8:	4b51      	ldr	r3, [pc, #324]	; (8004920 <LCD_MspInit+0x17c>)
 80047da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047dc:	4a50      	ldr	r2, [pc, #320]	; (8004920 <LCD_MspInit+0x17c>)
 80047de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047e2:	6593      	str	r3, [r2, #88]	; 0x58
 80047e4:	4b4e      	ldr	r3, [pc, #312]	; (8004920 <LCD_MspInit+0x17c>)
 80047e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ec:	61fb      	str	r3, [r7, #28]
 80047ee:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80047f0:	2304      	movs	r3, #4
 80047f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80047f6:	2300      	movs	r3, #0
 80047f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80047fc:	2301      	movs	r3, #1
 80047fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8004802:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8004806:	4618      	mov	r0, r3
 8004808:	f7fc fec8 	bl	800159c <HAL_RCC_OscConfig>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d000      	beq.n	8004814 <LCD_MspInit+0x70>
  { 
    while(1);
 8004812:	e7fe      	b.n	8004812 <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004814:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004818:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800481a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800481e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8004822:	f107 0320 	add.w	r3, r7, #32
 8004826:	4618      	mov	r0, r3
 8004828:	f7fd fc6c 	bl	8002104 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800482c:	4b3c      	ldr	r3, [pc, #240]	; (8004920 <LCD_MspInit+0x17c>)
 800482e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004830:	4a3b      	ldr	r2, [pc, #236]	; (8004920 <LCD_MspInit+0x17c>)
 8004832:	f043 0301 	orr.w	r3, r3, #1
 8004836:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004838:	4b39      	ldr	r3, [pc, #228]	; (8004920 <LCD_MspInit+0x17c>)
 800483a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800483c:	f003 0301 	and.w	r3, r3, #1
 8004840:	61bb      	str	r3, [r7, #24]
 8004842:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004844:	4b36      	ldr	r3, [pc, #216]	; (8004920 <LCD_MspInit+0x17c>)
 8004846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004848:	4a35      	ldr	r2, [pc, #212]	; (8004920 <LCD_MspInit+0x17c>)
 800484a:	f043 0302 	orr.w	r3, r3, #2
 800484e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004850:	4b33      	ldr	r3, [pc, #204]	; (8004920 <LCD_MspInit+0x17c>)
 8004852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004854:	f003 0302 	and.w	r3, r3, #2
 8004858:	617b      	str	r3, [r7, #20]
 800485a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800485c:	4b30      	ldr	r3, [pc, #192]	; (8004920 <LCD_MspInit+0x17c>)
 800485e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004860:	4a2f      	ldr	r2, [pc, #188]	; (8004920 <LCD_MspInit+0x17c>)
 8004862:	f043 0304 	orr.w	r3, r3, #4
 8004866:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004868:	4b2d      	ldr	r3, [pc, #180]	; (8004920 <LCD_MspInit+0x17c>)
 800486a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800486c:	f003 0304 	and.w	r3, r3, #4
 8004870:	613b      	str	r3, [r7, #16]
 8004872:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004874:	4b2a      	ldr	r3, [pc, #168]	; (8004920 <LCD_MspInit+0x17c>)
 8004876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004878:	4a29      	ldr	r2, [pc, #164]	; (8004920 <LCD_MspInit+0x17c>)
 800487a:	f043 0308 	orr.w	r3, r3, #8
 800487e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004880:	4b27      	ldr	r3, [pc, #156]	; (8004920 <LCD_MspInit+0x17c>)
 8004882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004884:	f003 0308 	and.w	r3, r3, #8
 8004888:	60fb      	str	r3, [r7, #12]
 800488a:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 800488c:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8004890:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8004894:	2302      	movs	r3, #2
 8004896:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800489a:	2300      	movs	r3, #0
 800489c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 80048a0:	2303      	movs	r3, #3
 80048a2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80048a6:	230b      	movs	r3, #11
 80048a8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80048ac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80048b0:	4619      	mov	r1, r3
 80048b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048b6:	f7fc fa81 	bl	8000dbc <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80048ba:	f24f 2333 	movw	r3, #62003	; 0xf233
 80048be:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80048c2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80048c6:	4619      	mov	r1, r3
 80048c8:	4816      	ldr	r0, [pc, #88]	; (8004924 <LCD_MspInit+0x180>)
 80048ca:	f7fc fa77 	bl	8000dbc <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80048ce:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80048d2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80048d6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80048da:	4619      	mov	r1, r3
 80048dc:	4812      	ldr	r0, [pc, #72]	; (8004928 <LCD_MspInit+0x184>)
 80048de:	f7fc fa6d 	bl	8000dbc <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80048e2:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80048e6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80048ea:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80048ee:	4619      	mov	r1, r3
 80048f0:	480e      	ldr	r0, [pc, #56]	; (800492c <LCD_MspInit+0x188>)
 80048f2:	f7fc fa63 	bl	8000dbc <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80048f6:	2002      	movs	r0, #2
 80048f8:	f7fb feaa 	bl	8000650 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80048fc:	4b08      	ldr	r3, [pc, #32]	; (8004920 <LCD_MspInit+0x17c>)
 80048fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004900:	4a07      	ldr	r2, [pc, #28]	; (8004920 <LCD_MspInit+0x17c>)
 8004902:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004906:	6593      	str	r3, [r2, #88]	; 0x58
 8004908:	4b05      	ldr	r3, [pc, #20]	; (8004920 <LCD_MspInit+0x17c>)
 800490a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800490c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004910:	60bb      	str	r3, [r7, #8]
 8004912:	68bb      	ldr	r3, [r7, #8]
}
 8004914:	bf00      	nop
 8004916:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	40021000 	.word	0x40021000
 8004924:	48000400 	.word	0x48000400
 8004928:	48000800 	.word	0x48000800
 800492c:	48000c00 	.word	0x48000c00

08004930 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	460b      	mov	r3, r1
 800493a:	70fb      	strb	r3, [r7, #3]
 800493c:	4613      	mov	r3, r2
 800493e:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8004940:	2300      	movs	r3, #0
 8004942:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8004944:	2300      	movs	r3, #0
 8004946:	737b      	strb	r3, [r7, #13]
 8004948:	2300      	movs	r3, #0
 800494a:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	781b      	ldrb	r3, [r3, #0]
 8004950:	2b2f      	cmp	r3, #47	; 0x2f
 8004952:	d04d      	beq.n	80049f0 <Convert+0xc0>
 8004954:	2b2f      	cmp	r3, #47	; 0x2f
 8004956:	dc11      	bgt.n	800497c <Convert+0x4c>
 8004958:	2b29      	cmp	r3, #41	; 0x29
 800495a:	d02e      	beq.n	80049ba <Convert+0x8a>
 800495c:	2b29      	cmp	r3, #41	; 0x29
 800495e:	dc06      	bgt.n	800496e <Convert+0x3e>
 8004960:	2b25      	cmp	r3, #37	; 0x25
 8004962:	d04c      	beq.n	80049fe <Convert+0xce>
 8004964:	2b28      	cmp	r3, #40	; 0x28
 8004966:	d025      	beq.n	80049b4 <Convert+0x84>
 8004968:	2b20      	cmp	r3, #32
 800496a:	d01c      	beq.n	80049a6 <Convert+0x76>
 800496c:	e057      	b.n	8004a1e <Convert+0xee>
 800496e:	2b2b      	cmp	r3, #43	; 0x2b
 8004970:	d03a      	beq.n	80049e8 <Convert+0xb8>
 8004972:	2b2b      	cmp	r3, #43	; 0x2b
 8004974:	db1a      	blt.n	80049ac <Convert+0x7c>
 8004976:	2b2d      	cmp	r3, #45	; 0x2d
 8004978:	d032      	beq.n	80049e0 <Convert+0xb0>
 800497a:	e050      	b.n	8004a1e <Convert+0xee>
 800497c:	2b6d      	cmp	r3, #109	; 0x6d
 800497e:	d023      	beq.n	80049c8 <Convert+0x98>
 8004980:	2b6d      	cmp	r3, #109	; 0x6d
 8004982:	dc04      	bgt.n	800498e <Convert+0x5e>
 8004984:	2b39      	cmp	r3, #57	; 0x39
 8004986:	dd42      	ble.n	8004a0e <Convert+0xde>
 8004988:	2b64      	cmp	r3, #100	; 0x64
 800498a:	d019      	beq.n	80049c0 <Convert+0x90>
 800498c:	e047      	b.n	8004a1e <Convert+0xee>
 800498e:	2bb0      	cmp	r3, #176	; 0xb0
 8004990:	d031      	beq.n	80049f6 <Convert+0xc6>
 8004992:	2bb0      	cmp	r3, #176	; 0xb0
 8004994:	dc02      	bgt.n	800499c <Convert+0x6c>
 8004996:	2b6e      	cmp	r3, #110	; 0x6e
 8004998:	d01a      	beq.n	80049d0 <Convert+0xa0>
 800499a:	e040      	b.n	8004a1e <Convert+0xee>
 800499c:	2bb5      	cmp	r3, #181	; 0xb5
 800499e:	d01b      	beq.n	80049d8 <Convert+0xa8>
 80049a0:	2bff      	cmp	r3, #255	; 0xff
 80049a2:	d030      	beq.n	8004a06 <Convert+0xd6>
 80049a4:	e03b      	b.n	8004a1e <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 80049a6:	2300      	movs	r3, #0
 80049a8:	81fb      	strh	r3, [r7, #14]
      break;
 80049aa:	e057      	b.n	8004a5c <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80049ac:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80049b0:	81fb      	strh	r3, [r7, #14]
      break;
 80049b2:	e053      	b.n	8004a5c <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 80049b4:	2328      	movs	r3, #40	; 0x28
 80049b6:	81fb      	strh	r3, [r7, #14]
      break;
 80049b8:	e050      	b.n	8004a5c <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80049ba:	2311      	movs	r3, #17
 80049bc:	81fb      	strh	r3, [r7, #14]
      break;
 80049be:	e04d      	b.n	8004a5c <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 80049c0:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 80049c4:	81fb      	strh	r3, [r7, #14]
      break;
 80049c6:	e049      	b.n	8004a5c <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 80049c8:	f24b 2310 	movw	r3, #45584	; 0xb210
 80049cc:	81fb      	strh	r3, [r7, #14]
      break;
 80049ce:	e045      	b.n	8004a5c <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 80049d0:	f242 2310 	movw	r3, #8720	; 0x2210
 80049d4:	81fb      	strh	r3, [r7, #14]
      break;
 80049d6:	e041      	b.n	8004a5c <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 80049d8:	f246 0384 	movw	r3, #24708	; 0x6084
 80049dc:	81fb      	strh	r3, [r7, #14]
      break;
 80049de:	e03d      	b.n	8004a5c <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80049e0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80049e4:	81fb      	strh	r3, [r7, #14]
      break;
 80049e6:	e039      	b.n	8004a5c <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 80049e8:	f24a 0314 	movw	r3, #40980	; 0xa014
 80049ec:	81fb      	strh	r3, [r7, #14]
      break;
 80049ee:	e035      	b.n	8004a5c <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80049f0:	23c0      	movs	r3, #192	; 0xc0
 80049f2:	81fb      	strh	r3, [r7, #14]
      break;  
 80049f4:	e032      	b.n	8004a5c <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 80049f6:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80049fa:	81fb      	strh	r3, [r7, #14]
      break;  
 80049fc:	e02e      	b.n	8004a5c <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 80049fe:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8004a02:	81fb      	strh	r3, [r7, #14]
      break;
 8004a04:	e02a      	b.n	8004a5c <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8004a06:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8004a0a:	81fb      	strh	r3, [r7, #14]
      break ;
 8004a0c:	e026      	b.n	8004a5c <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	3b30      	subs	r3, #48	; 0x30
 8004a14:	4a28      	ldr	r2, [pc, #160]	; (8004ab8 <Convert+0x188>)
 8004a16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a1a:	81fb      	strh	r3, [r7, #14]
      break;
 8004a1c:	e01e      	b.n	8004a5c <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	2b5a      	cmp	r3, #90	; 0x5a
 8004a24:	d80a      	bhi.n	8004a3c <Convert+0x10c>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	2b40      	cmp	r3, #64	; 0x40
 8004a2c:	d906      	bls.n	8004a3c <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	3b41      	subs	r3, #65	; 0x41
 8004a34:	4a21      	ldr	r2, [pc, #132]	; (8004abc <Convert+0x18c>)
 8004a36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a3a:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	781b      	ldrb	r3, [r3, #0]
 8004a40:	2b7a      	cmp	r3, #122	; 0x7a
 8004a42:	d80a      	bhi.n	8004a5a <Convert+0x12a>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	2b60      	cmp	r3, #96	; 0x60
 8004a4a:	d906      	bls.n	8004a5a <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	3b61      	subs	r3, #97	; 0x61
 8004a52:	4a1a      	ldr	r2, [pc, #104]	; (8004abc <Convert+0x18c>)
 8004a54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a58:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8004a5a:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8004a5c:	78fb      	ldrb	r3, [r7, #3]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d103      	bne.n	8004a6a <Convert+0x13a>
  {
    ch |= 0x0002;
 8004a62:	89fb      	ldrh	r3, [r7, #14]
 8004a64:	f043 0302 	orr.w	r3, r3, #2
 8004a68:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8004a6a:	78bb      	ldrb	r3, [r7, #2]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d103      	bne.n	8004a78 <Convert+0x148>
  {
    ch |= 0x0020;
 8004a70:	89fb      	ldrh	r3, [r7, #14]
 8004a72:	f043 0320 	orr.w	r3, r3, #32
 8004a76:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8004a78:	230c      	movs	r3, #12
 8004a7a:	737b      	strb	r3, [r7, #13]
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	733b      	strb	r3, [r7, #12]
 8004a80:	e010      	b.n	8004aa4 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8004a82:	89fa      	ldrh	r2, [r7, #14]
 8004a84:	7b7b      	ldrb	r3, [r7, #13]
 8004a86:	fa42 f303 	asr.w	r3, r2, r3
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	7b3b      	ldrb	r3, [r7, #12]
 8004a8e:	f002 020f 	and.w	r2, r2, #15
 8004a92:	490b      	ldr	r1, [pc, #44]	; (8004ac0 <Convert+0x190>)
 8004a94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8004a98:	7b7b      	ldrb	r3, [r7, #13]
 8004a9a:	3b04      	subs	r3, #4
 8004a9c:	737b      	strb	r3, [r7, #13]
 8004a9e:	7b3b      	ldrb	r3, [r7, #12]
 8004aa0:	3301      	adds	r3, #1
 8004aa2:	733b      	strb	r3, [r7, #12]
 8004aa4:	7b3b      	ldrb	r3, [r7, #12]
 8004aa6:	2b03      	cmp	r3, #3
 8004aa8:	d9eb      	bls.n	8004a82 <Convert+0x152>
  }
}
 8004aaa:	bf00      	nop
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	08007754 	.word	0x08007754
 8004abc:	08007720 	.word	0x08007720
 8004ac0:	200002c4 	.word	0x200002c4

08004ac4 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	4608      	mov	r0, r1
 8004ace:	4611      	mov	r1, r2
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	70fb      	strb	r3, [r7, #3]
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	70bb      	strb	r3, [r7, #2]
 8004ada:	4613      	mov	r3, r2
 8004adc:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8004ae2:	78ba      	ldrb	r2, [r7, #2]
 8004ae4:	78fb      	ldrb	r3, [r7, #3]
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f7ff ff21 	bl	8004930 <Convert>

  switch (Position)
 8004aee:	787b      	ldrb	r3, [r7, #1]
 8004af0:	2b05      	cmp	r3, #5
 8004af2:	f200 835b 	bhi.w	80051ac <WriteChar+0x6e8>
 8004af6:	a201      	add	r2, pc, #4	; (adr r2, 8004afc <WriteChar+0x38>)
 8004af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004afc:	08004b15 	.word	0x08004b15
 8004b00:	08004c0f 	.word	0x08004c0f
 8004b04:	08004d29 	.word	0x08004d29
 8004b08:	08004e2b 	.word	0x08004e2b
 8004b0c:	08004f59 	.word	0x08004f59
 8004b10:	080050a3 	.word	0x080050a3
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b14:	4b80      	ldr	r3, [pc, #512]	; (8004d18 <WriteChar+0x254>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	011b      	lsls	r3, r3, #4
 8004b1a:	f003 0210 	and.w	r2, r3, #16
 8004b1e:	4b7e      	ldr	r3, [pc, #504]	; (8004d18 <WriteChar+0x254>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	085b      	lsrs	r3, r3, #1
 8004b24:	05db      	lsls	r3, r3, #23
 8004b26:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b2a:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b2c:	4b7a      	ldr	r3, [pc, #488]	; (8004d18 <WriteChar+0x254>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	089b      	lsrs	r3, r3, #2
 8004b32:	059b      	lsls	r3, r3, #22
 8004b34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b38:	431a      	orrs	r2, r3
 8004b3a:	4b77      	ldr	r3, [pc, #476]	; (8004d18 <WriteChar+0x254>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b42:	4313      	orrs	r3, r2
 8004b44:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	4a74      	ldr	r2, [pc, #464]	; (8004d1c <WriteChar+0x258>)
 8004b4a:	2100      	movs	r1, #0
 8004b4c:	4874      	ldr	r0, [pc, #464]	; (8004d20 <WriteChar+0x25c>)
 8004b4e:	f7fc fbb5 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b52:	4b71      	ldr	r3, [pc, #452]	; (8004d18 <WriteChar+0x254>)
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	011b      	lsls	r3, r3, #4
 8004b58:	f003 0210 	and.w	r2, r3, #16
 8004b5c:	4b6e      	ldr	r3, [pc, #440]	; (8004d18 <WriteChar+0x254>)
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	085b      	lsrs	r3, r3, #1
 8004b62:	05db      	lsls	r3, r3, #23
 8004b64:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b68:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b6a:	4b6b      	ldr	r3, [pc, #428]	; (8004d18 <WriteChar+0x254>)
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	089b      	lsrs	r3, r3, #2
 8004b70:	059b      	lsls	r3, r3, #22
 8004b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b76:	431a      	orrs	r2, r3
 8004b78:	4b67      	ldr	r3, [pc, #412]	; (8004d18 <WriteChar+0x254>)
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	4a65      	ldr	r2, [pc, #404]	; (8004d1c <WriteChar+0x258>)
 8004b88:	2102      	movs	r1, #2
 8004b8a:	4865      	ldr	r0, [pc, #404]	; (8004d20 <WriteChar+0x25c>)
 8004b8c:	f7fc fb96 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b90:	4b61      	ldr	r3, [pc, #388]	; (8004d18 <WriteChar+0x254>)
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	011b      	lsls	r3, r3, #4
 8004b96:	f003 0210 	and.w	r2, r3, #16
 8004b9a:	4b5f      	ldr	r3, [pc, #380]	; (8004d18 <WriteChar+0x254>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	085b      	lsrs	r3, r3, #1
 8004ba0:	05db      	lsls	r3, r3, #23
 8004ba2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ba6:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004ba8:	4b5b      	ldr	r3, [pc, #364]	; (8004d18 <WriteChar+0x254>)
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	089b      	lsrs	r3, r3, #2
 8004bae:	059b      	lsls	r3, r3, #22
 8004bb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	4b58      	ldr	r3, [pc, #352]	; (8004d18 <WriteChar+0x254>)
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	4a55      	ldr	r2, [pc, #340]	; (8004d1c <WriteChar+0x258>)
 8004bc6:	2104      	movs	r1, #4
 8004bc8:	4855      	ldr	r0, [pc, #340]	; (8004d20 <WriteChar+0x25c>)
 8004bca:	f7fc fb77 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004bce:	4b52      	ldr	r3, [pc, #328]	; (8004d18 <WriteChar+0x254>)
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	011b      	lsls	r3, r3, #4
 8004bd4:	f003 0210 	and.w	r2, r3, #16
 8004bd8:	4b4f      	ldr	r3, [pc, #316]	; (8004d18 <WriteChar+0x254>)
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	085b      	lsrs	r3, r3, #1
 8004bde:	05db      	lsls	r3, r3, #23
 8004be0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004be4:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004be6:	4b4c      	ldr	r3, [pc, #304]	; (8004d18 <WriteChar+0x254>)
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	089b      	lsrs	r3, r3, #2
 8004bec:	059b      	lsls	r3, r3, #22
 8004bee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bf2:	431a      	orrs	r2, r3
 8004bf4:	4b48      	ldr	r3, [pc, #288]	; (8004d18 <WriteChar+0x254>)
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	4a46      	ldr	r2, [pc, #280]	; (8004d1c <WriteChar+0x258>)
 8004c04:	2106      	movs	r1, #6
 8004c06:	4846      	ldr	r0, [pc, #280]	; (8004d20 <WriteChar+0x25c>)
 8004c08:	f7fc fb58 	bl	80012bc <HAL_LCD_Write>
      break;
 8004c0c:	e2cf      	b.n	80051ae <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c0e:	4b42      	ldr	r3, [pc, #264]	; (8004d18 <WriteChar+0x254>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	019b      	lsls	r3, r3, #6
 8004c14:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004c18:	4b3f      	ldr	r3, [pc, #252]	; (8004d18 <WriteChar+0x254>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	085b      	lsrs	r3, r3, #1
 8004c1e:	035b      	lsls	r3, r3, #13
 8004c20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c24:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004c26:	4b3c      	ldr	r3, [pc, #240]	; (8004d18 <WriteChar+0x254>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	089b      	lsrs	r3, r3, #2
 8004c2c:	031b      	lsls	r3, r3, #12
 8004c2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c32:	431a      	orrs	r2, r3
 8004c34:	4b38      	ldr	r3, [pc, #224]	; (8004d18 <WriteChar+0x254>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	08db      	lsrs	r3, r3, #3
 8004c3a:	015b      	lsls	r3, r3, #5
 8004c3c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	4a37      	ldr	r2, [pc, #220]	; (8004d24 <WriteChar+0x260>)
 8004c48:	2100      	movs	r1, #0
 8004c4a:	4835      	ldr	r0, [pc, #212]	; (8004d20 <WriteChar+0x25c>)
 8004c4c:	f7fc fb36 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c50:	4b31      	ldr	r3, [pc, #196]	; (8004d18 <WriteChar+0x254>)
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	019b      	lsls	r3, r3, #6
 8004c56:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004c5a:	4b2f      	ldr	r3, [pc, #188]	; (8004d18 <WriteChar+0x254>)
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	085b      	lsrs	r3, r3, #1
 8004c60:	035b      	lsls	r3, r3, #13
 8004c62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c66:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004c68:	4b2b      	ldr	r3, [pc, #172]	; (8004d18 <WriteChar+0x254>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	089b      	lsrs	r3, r3, #2
 8004c6e:	031b      	lsls	r3, r3, #12
 8004c70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c74:	431a      	orrs	r2, r3
 8004c76:	4b28      	ldr	r3, [pc, #160]	; (8004d18 <WriteChar+0x254>)
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	08db      	lsrs	r3, r3, #3
 8004c7c:	015b      	lsls	r3, r3, #5
 8004c7e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	4a26      	ldr	r2, [pc, #152]	; (8004d24 <WriteChar+0x260>)
 8004c8a:	2102      	movs	r1, #2
 8004c8c:	4824      	ldr	r0, [pc, #144]	; (8004d20 <WriteChar+0x25c>)
 8004c8e:	f7fc fb15 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c92:	4b21      	ldr	r3, [pc, #132]	; (8004d18 <WriteChar+0x254>)
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	019b      	lsls	r3, r3, #6
 8004c98:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004c9c:	4b1e      	ldr	r3, [pc, #120]	; (8004d18 <WriteChar+0x254>)
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	085b      	lsrs	r3, r3, #1
 8004ca2:	035b      	lsls	r3, r3, #13
 8004ca4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ca8:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004caa:	4b1b      	ldr	r3, [pc, #108]	; (8004d18 <WriteChar+0x254>)
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	089b      	lsrs	r3, r3, #2
 8004cb0:	031b      	lsls	r3, r3, #12
 8004cb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cb6:	431a      	orrs	r2, r3
 8004cb8:	4b17      	ldr	r3, [pc, #92]	; (8004d18 <WriteChar+0x254>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	08db      	lsrs	r3, r3, #3
 8004cbe:	015b      	lsls	r3, r3, #5
 8004cc0:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	4a16      	ldr	r2, [pc, #88]	; (8004d24 <WriteChar+0x260>)
 8004ccc:	2104      	movs	r1, #4
 8004cce:	4814      	ldr	r0, [pc, #80]	; (8004d20 <WriteChar+0x25c>)
 8004cd0:	f7fc faf4 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004cd4:	4b10      	ldr	r3, [pc, #64]	; (8004d18 <WriteChar+0x254>)
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	019b      	lsls	r3, r3, #6
 8004cda:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004cde:	4b0e      	ldr	r3, [pc, #56]	; (8004d18 <WriteChar+0x254>)
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	085b      	lsrs	r3, r3, #1
 8004ce4:	035b      	lsls	r3, r3, #13
 8004ce6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cea:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004cec:	4b0a      	ldr	r3, [pc, #40]	; (8004d18 <WriteChar+0x254>)
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	089b      	lsrs	r3, r3, #2
 8004cf2:	031b      	lsls	r3, r3, #12
 8004cf4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cf8:	431a      	orrs	r2, r3
 8004cfa:	4b07      	ldr	r3, [pc, #28]	; (8004d18 <WriteChar+0x254>)
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	08db      	lsrs	r3, r3, #3
 8004d00:	015b      	lsls	r3, r3, #5
 8004d02:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004d06:	4313      	orrs	r3, r2
 8004d08:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	4a05      	ldr	r2, [pc, #20]	; (8004d24 <WriteChar+0x260>)
 8004d0e:	2106      	movs	r1, #6
 8004d10:	4803      	ldr	r0, [pc, #12]	; (8004d20 <WriteChar+0x25c>)
 8004d12:	f7fc fad3 	bl	80012bc <HAL_LCD_Write>
      break;
 8004d16:	e24a      	b.n	80051ae <WriteChar+0x6ea>
 8004d18:	200002c4 	.word	0x200002c4
 8004d1c:	ff3fffe7 	.word	0xff3fffe7
 8004d20:	200002d4 	.word	0x200002d4
 8004d24:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004d28:	4b88      	ldr	r3, [pc, #544]	; (8004f4c <WriteChar+0x488>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	03db      	lsls	r3, r3, #15
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	4b86      	ldr	r3, [pc, #536]	; (8004f4c <WriteChar+0x488>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	085b      	lsrs	r3, r3, #1
 8004d36:	075b      	lsls	r3, r3, #29
 8004d38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d3c:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004d3e:	4b83      	ldr	r3, [pc, #524]	; (8004f4c <WriteChar+0x488>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	089b      	lsrs	r3, r3, #2
 8004d44:	071b      	lsls	r3, r3, #28
 8004d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	4b7f      	ldr	r3, [pc, #508]	; (8004f4c <WriteChar+0x488>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	08db      	lsrs	r3, r3, #3
 8004d52:	039b      	lsls	r3, r3, #14
 8004d54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	4a7c      	ldr	r2, [pc, #496]	; (8004f50 <WriteChar+0x48c>)
 8004d60:	2100      	movs	r1, #0
 8004d62:	487c      	ldr	r0, [pc, #496]	; (8004f54 <WriteChar+0x490>)
 8004d64:	f7fc faaa 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004d68:	4b78      	ldr	r3, [pc, #480]	; (8004f4c <WriteChar+0x488>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	03db      	lsls	r3, r3, #15
 8004d6e:	b29a      	uxth	r2, r3
 8004d70:	4b76      	ldr	r3, [pc, #472]	; (8004f4c <WriteChar+0x488>)
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	085b      	lsrs	r3, r3, #1
 8004d76:	075b      	lsls	r3, r3, #29
 8004d78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d7c:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004d7e:	4b73      	ldr	r3, [pc, #460]	; (8004f4c <WriteChar+0x488>)
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	089b      	lsrs	r3, r3, #2
 8004d84:	071b      	lsls	r3, r3, #28
 8004d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d8a:	431a      	orrs	r2, r3
 8004d8c:	4b6f      	ldr	r3, [pc, #444]	; (8004f4c <WriteChar+0x488>)
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	08db      	lsrs	r3, r3, #3
 8004d92:	039b      	lsls	r3, r3, #14
 8004d94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	4a6c      	ldr	r2, [pc, #432]	; (8004f50 <WriteChar+0x48c>)
 8004da0:	2102      	movs	r1, #2
 8004da2:	486c      	ldr	r0, [pc, #432]	; (8004f54 <WriteChar+0x490>)
 8004da4:	f7fc fa8a 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004da8:	4b68      	ldr	r3, [pc, #416]	; (8004f4c <WriteChar+0x488>)
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	03db      	lsls	r3, r3, #15
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	4b66      	ldr	r3, [pc, #408]	; (8004f4c <WriteChar+0x488>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	085b      	lsrs	r3, r3, #1
 8004db6:	075b      	lsls	r3, r3, #29
 8004db8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004dbc:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004dbe:	4b63      	ldr	r3, [pc, #396]	; (8004f4c <WriteChar+0x488>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	089b      	lsrs	r3, r3, #2
 8004dc4:	071b      	lsls	r3, r3, #28
 8004dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	4b5f      	ldr	r3, [pc, #380]	; (8004f4c <WriteChar+0x488>)
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	08db      	lsrs	r3, r3, #3
 8004dd2:	039b      	lsls	r3, r3, #14
 8004dd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	4a5c      	ldr	r2, [pc, #368]	; (8004f50 <WriteChar+0x48c>)
 8004de0:	2104      	movs	r1, #4
 8004de2:	485c      	ldr	r0, [pc, #368]	; (8004f54 <WriteChar+0x490>)
 8004de4:	f7fc fa6a 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004de8:	4b58      	ldr	r3, [pc, #352]	; (8004f4c <WriteChar+0x488>)
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	03db      	lsls	r3, r3, #15
 8004dee:	b29a      	uxth	r2, r3
 8004df0:	4b56      	ldr	r3, [pc, #344]	; (8004f4c <WriteChar+0x488>)
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	085b      	lsrs	r3, r3, #1
 8004df6:	075b      	lsls	r3, r3, #29
 8004df8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004dfc:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004dfe:	4b53      	ldr	r3, [pc, #332]	; (8004f4c <WriteChar+0x488>)
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	089b      	lsrs	r3, r3, #2
 8004e04:	071b      	lsls	r3, r3, #28
 8004e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	4b4f      	ldr	r3, [pc, #316]	; (8004f4c <WriteChar+0x488>)
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	08db      	lsrs	r3, r3, #3
 8004e12:	039b      	lsls	r3, r3, #14
 8004e14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	4a4c      	ldr	r2, [pc, #304]	; (8004f50 <WriteChar+0x48c>)
 8004e20:	2106      	movs	r1, #6
 8004e22:	484c      	ldr	r0, [pc, #304]	; (8004f54 <WriteChar+0x490>)
 8004e24:	f7fc fa4a 	bl	80012bc <HAL_LCD_Write>
      break;
 8004e28:	e1c1      	b.n	80051ae <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004e2a:	4b48      	ldr	r3, [pc, #288]	; (8004f4c <WriteChar+0x488>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	07da      	lsls	r2, r3, #31
 8004e30:	4b46      	ldr	r3, [pc, #280]	; (8004f4c <WriteChar+0x488>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	08db      	lsrs	r3, r3, #3
 8004e36:	079b      	lsls	r3, r3, #30
 8004e38:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004e46:	2100      	movs	r1, #0
 8004e48:	4842      	ldr	r0, [pc, #264]	; (8004f54 <WriteChar+0x490>)
 8004e4a:	f7fc fa37 	bl	80012bc <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004e4e:	4b3f      	ldr	r3, [pc, #252]	; (8004f4c <WriteChar+0x488>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0202 	and.w	r2, r3, #2
 8004e56:	4b3d      	ldr	r3, [pc, #244]	; (8004f4c <WriteChar+0x488>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	089b      	lsrs	r3, r3, #2
 8004e5c:	f003 0301 	and.w	r3, r3, #1
 8004e60:	4313      	orrs	r3, r2
 8004e62:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f06f 0203 	mvn.w	r2, #3
 8004e6a:	2101      	movs	r1, #1
 8004e6c:	4839      	ldr	r0, [pc, #228]	; (8004f54 <WriteChar+0x490>)
 8004e6e:	f7fc fa25 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004e72:	4b36      	ldr	r3, [pc, #216]	; (8004f4c <WriteChar+0x488>)
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	07da      	lsls	r2, r3, #31
 8004e78:	4b34      	ldr	r3, [pc, #208]	; (8004f4c <WriteChar+0x488>)
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	08db      	lsrs	r3, r3, #3
 8004e7e:	079b      	lsls	r3, r3, #30
 8004e80:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004e84:	4313      	orrs	r3, r2
 8004e86:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004e8e:	2102      	movs	r1, #2
 8004e90:	4830      	ldr	r0, [pc, #192]	; (8004f54 <WriteChar+0x490>)
 8004e92:	f7fc fa13 	bl	80012bc <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004e96:	4b2d      	ldr	r3, [pc, #180]	; (8004f4c <WriteChar+0x488>)
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	f003 0202 	and.w	r2, r3, #2
 8004e9e:	4b2b      	ldr	r3, [pc, #172]	; (8004f4c <WriteChar+0x488>)
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	089b      	lsrs	r3, r3, #2
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f06f 0203 	mvn.w	r2, #3
 8004eb2:	2103      	movs	r1, #3
 8004eb4:	4827      	ldr	r0, [pc, #156]	; (8004f54 <WriteChar+0x490>)
 8004eb6:	f7fc fa01 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004eba:	4b24      	ldr	r3, [pc, #144]	; (8004f4c <WriteChar+0x488>)
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	07da      	lsls	r2, r3, #31
 8004ec0:	4b22      	ldr	r3, [pc, #136]	; (8004f4c <WriteChar+0x488>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	08db      	lsrs	r3, r3, #3
 8004ec6:	079b      	lsls	r3, r3, #30
 8004ec8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004ed6:	2104      	movs	r1, #4
 8004ed8:	481e      	ldr	r0, [pc, #120]	; (8004f54 <WriteChar+0x490>)
 8004eda:	f7fc f9ef 	bl	80012bc <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004ede:	4b1b      	ldr	r3, [pc, #108]	; (8004f4c <WriteChar+0x488>)
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f003 0202 	and.w	r2, r3, #2
 8004ee6:	4b19      	ldr	r3, [pc, #100]	; (8004f4c <WriteChar+0x488>)
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	089b      	lsrs	r3, r3, #2
 8004eec:	f003 0301 	and.w	r3, r3, #1
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f06f 0203 	mvn.w	r2, #3
 8004efa:	2105      	movs	r1, #5
 8004efc:	4815      	ldr	r0, [pc, #84]	; (8004f54 <WriteChar+0x490>)
 8004efe:	f7fc f9dd 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004f02:	4b12      	ldr	r3, [pc, #72]	; (8004f4c <WriteChar+0x488>)
 8004f04:	68db      	ldr	r3, [r3, #12]
 8004f06:	07da      	lsls	r2, r3, #31
 8004f08:	4b10      	ldr	r3, [pc, #64]	; (8004f4c <WriteChar+0x488>)
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	08db      	lsrs	r3, r3, #3
 8004f0e:	079b      	lsls	r3, r3, #30
 8004f10:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004f14:	4313      	orrs	r3, r2
 8004f16:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004f1e:	2106      	movs	r1, #6
 8004f20:	480c      	ldr	r0, [pc, #48]	; (8004f54 <WriteChar+0x490>)
 8004f22:	f7fc f9cb 	bl	80012bc <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004f26:	4b09      	ldr	r3, [pc, #36]	; (8004f4c <WriteChar+0x488>)
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	f003 0202 	and.w	r2, r3, #2
 8004f2e:	4b07      	ldr	r3, [pc, #28]	; (8004f4c <WriteChar+0x488>)
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	089b      	lsrs	r3, r3, #2
 8004f34:	f003 0301 	and.w	r3, r3, #1
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f06f 0203 	mvn.w	r2, #3
 8004f42:	2107      	movs	r1, #7
 8004f44:	4803      	ldr	r0, [pc, #12]	; (8004f54 <WriteChar+0x490>)
 8004f46:	f7fc f9b9 	bl	80012bc <HAL_LCD_Write>
      break;
 8004f4a:	e130      	b.n	80051ae <WriteChar+0x6ea>
 8004f4c:	200002c4 	.word	0x200002c4
 8004f50:	cfff3fff 	.word	0xcfff3fff
 8004f54:	200002d4 	.word	0x200002d4
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004f58:	4b97      	ldr	r3, [pc, #604]	; (80051b8 <WriteChar+0x6f4>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	085b      	lsrs	r3, r3, #1
 8004f5e:	065b      	lsls	r3, r3, #25
 8004f60:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004f64:	4b94      	ldr	r3, [pc, #592]	; (80051b8 <WriteChar+0x6f4>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	089b      	lsrs	r3, r3, #2
 8004f6a:	061b      	lsls	r3, r3, #24
 8004f6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f70:	4313      	orrs	r3, r2
 8004f72:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004f7a:	2100      	movs	r1, #0
 8004f7c:	488f      	ldr	r0, [pc, #572]	; (80051bc <WriteChar+0x6f8>)
 8004f7e:	f7fc f99d 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004f82:	4b8d      	ldr	r3, [pc, #564]	; (80051b8 <WriteChar+0x6f4>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	00db      	lsls	r3, r3, #3
 8004f88:	f003 0208 	and.w	r2, r3, #8
 8004f8c:	4b8a      	ldr	r3, [pc, #552]	; (80051b8 <WriteChar+0x6f4>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	08db      	lsrs	r3, r3, #3
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	f003 0304 	and.w	r3, r3, #4
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f06f 020c 	mvn.w	r2, #12
 8004fa2:	2101      	movs	r1, #1
 8004fa4:	4885      	ldr	r0, [pc, #532]	; (80051bc <WriteChar+0x6f8>)
 8004fa6:	f7fc f989 	bl	80012bc <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004faa:	4b83      	ldr	r3, [pc, #524]	; (80051b8 <WriteChar+0x6f4>)
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	085b      	lsrs	r3, r3, #1
 8004fb0:	065b      	lsls	r3, r3, #25
 8004fb2:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004fb6:	4b80      	ldr	r3, [pc, #512]	; (80051b8 <WriteChar+0x6f4>)
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	089b      	lsrs	r3, r3, #2
 8004fbc:	061b      	lsls	r3, r3, #24
 8004fbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004fcc:	2102      	movs	r1, #2
 8004fce:	487b      	ldr	r0, [pc, #492]	; (80051bc <WriteChar+0x6f8>)
 8004fd0:	f7fc f974 	bl	80012bc <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004fd4:	4b78      	ldr	r3, [pc, #480]	; (80051b8 <WriteChar+0x6f4>)
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	00db      	lsls	r3, r3, #3
 8004fda:	f003 0208 	and.w	r2, r3, #8
 8004fde:	4b76      	ldr	r3, [pc, #472]	; (80051b8 <WriteChar+0x6f4>)
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	08db      	lsrs	r3, r3, #3
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	f003 0304 	and.w	r3, r3, #4
 8004fea:	4313      	orrs	r3, r2
 8004fec:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f06f 020c 	mvn.w	r2, #12
 8004ff4:	2103      	movs	r1, #3
 8004ff6:	4871      	ldr	r0, [pc, #452]	; (80051bc <WriteChar+0x6f8>)
 8004ff8:	f7fc f960 	bl	80012bc <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004ffc:	4b6e      	ldr	r3, [pc, #440]	; (80051b8 <WriteChar+0x6f4>)
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	085b      	lsrs	r3, r3, #1
 8005002:	065b      	lsls	r3, r3, #25
 8005004:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8005008:	4b6b      	ldr	r3, [pc, #428]	; (80051b8 <WriteChar+0x6f4>)
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	089b      	lsrs	r3, r3, #2
 800500e:	061b      	lsls	r3, r3, #24
 8005010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005014:	4313      	orrs	r3, r2
 8005016:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800501e:	2104      	movs	r1, #4
 8005020:	4866      	ldr	r0, [pc, #408]	; (80051bc <WriteChar+0x6f8>)
 8005022:	f7fc f94b 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8005026:	4b64      	ldr	r3, [pc, #400]	; (80051b8 <WriteChar+0x6f4>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	00db      	lsls	r3, r3, #3
 800502c:	f003 0208 	and.w	r2, r3, #8
 8005030:	4b61      	ldr	r3, [pc, #388]	; (80051b8 <WriteChar+0x6f4>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	08db      	lsrs	r3, r3, #3
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	f003 0304 	and.w	r3, r3, #4
 800503c:	4313      	orrs	r3, r2
 800503e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f06f 020c 	mvn.w	r2, #12
 8005046:	2105      	movs	r1, #5
 8005048:	485c      	ldr	r0, [pc, #368]	; (80051bc <WriteChar+0x6f8>)
 800504a:	f7fc f937 	bl	80012bc <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800504e:	4b5a      	ldr	r3, [pc, #360]	; (80051b8 <WriteChar+0x6f4>)
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	085b      	lsrs	r3, r3, #1
 8005054:	065b      	lsls	r3, r3, #25
 8005056:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800505a:	4b57      	ldr	r3, [pc, #348]	; (80051b8 <WriteChar+0x6f4>)
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	089b      	lsrs	r3, r3, #2
 8005060:	061b      	lsls	r3, r3, #24
 8005062:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005066:	4313      	orrs	r3, r2
 8005068:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8005070:	2106      	movs	r1, #6
 8005072:	4852      	ldr	r0, [pc, #328]	; (80051bc <WriteChar+0x6f8>)
 8005074:	f7fc f922 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8005078:	4b4f      	ldr	r3, [pc, #316]	; (80051b8 <WriteChar+0x6f4>)
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	00db      	lsls	r3, r3, #3
 800507e:	f003 0208 	and.w	r2, r3, #8
 8005082:	4b4d      	ldr	r3, [pc, #308]	; (80051b8 <WriteChar+0x6f4>)
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	08db      	lsrs	r3, r3, #3
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	f003 0304 	and.w	r3, r3, #4
 800508e:	4313      	orrs	r3, r2
 8005090:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f06f 020c 	mvn.w	r2, #12
 8005098:	2107      	movs	r1, #7
 800509a:	4848      	ldr	r0, [pc, #288]	; (80051bc <WriteChar+0x6f8>)
 800509c:	f7fc f90e 	bl	80012bc <HAL_LCD_Write>
      break;
 80050a0:	e085      	b.n	80051ae <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80050a2:	4b45      	ldr	r3, [pc, #276]	; (80051b8 <WriteChar+0x6f4>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	045b      	lsls	r3, r3, #17
 80050a8:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80050ac:	4b42      	ldr	r3, [pc, #264]	; (80051b8 <WriteChar+0x6f4>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	085b      	lsrs	r3, r3, #1
 80050b2:	021b      	lsls	r3, r3, #8
 80050b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050b8:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80050ba:	4b3f      	ldr	r3, [pc, #252]	; (80051b8 <WriteChar+0x6f4>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	089b      	lsrs	r3, r3, #2
 80050c0:	025b      	lsls	r3, r3, #9
 80050c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050c6:	431a      	orrs	r2, r3
 80050c8:	4b3b      	ldr	r3, [pc, #236]	; (80051b8 <WriteChar+0x6f4>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	08db      	lsrs	r3, r3, #3
 80050ce:	069b      	lsls	r3, r3, #26
 80050d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	4a39      	ldr	r2, [pc, #228]	; (80051c0 <WriteChar+0x6fc>)
 80050dc:	2100      	movs	r1, #0
 80050de:	4837      	ldr	r0, [pc, #220]	; (80051bc <WriteChar+0x6f8>)
 80050e0:	f7fc f8ec 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80050e4:	4b34      	ldr	r3, [pc, #208]	; (80051b8 <WriteChar+0x6f4>)
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	045b      	lsls	r3, r3, #17
 80050ea:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80050ee:	4b32      	ldr	r3, [pc, #200]	; (80051b8 <WriteChar+0x6f4>)
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	085b      	lsrs	r3, r3, #1
 80050f4:	021b      	lsls	r3, r3, #8
 80050f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050fa:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80050fc:	4b2e      	ldr	r3, [pc, #184]	; (80051b8 <WriteChar+0x6f4>)
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	089b      	lsrs	r3, r3, #2
 8005102:	025b      	lsls	r3, r3, #9
 8005104:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005108:	431a      	orrs	r2, r3
 800510a:	4b2b      	ldr	r3, [pc, #172]	; (80051b8 <WriteChar+0x6f4>)
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	08db      	lsrs	r3, r3, #3
 8005110:	069b      	lsls	r3, r3, #26
 8005112:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005116:	4313      	orrs	r3, r2
 8005118:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	4a28      	ldr	r2, [pc, #160]	; (80051c0 <WriteChar+0x6fc>)
 800511e:	2102      	movs	r1, #2
 8005120:	4826      	ldr	r0, [pc, #152]	; (80051bc <WriteChar+0x6f8>)
 8005122:	f7fc f8cb 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005126:	4b24      	ldr	r3, [pc, #144]	; (80051b8 <WriteChar+0x6f4>)
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	045b      	lsls	r3, r3, #17
 800512c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8005130:	4b21      	ldr	r3, [pc, #132]	; (80051b8 <WriteChar+0x6f4>)
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	085b      	lsrs	r3, r3, #1
 8005136:	021b      	lsls	r3, r3, #8
 8005138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800513c:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800513e:	4b1e      	ldr	r3, [pc, #120]	; (80051b8 <WriteChar+0x6f4>)
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	089b      	lsrs	r3, r3, #2
 8005144:	025b      	lsls	r3, r3, #9
 8005146:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800514a:	431a      	orrs	r2, r3
 800514c:	4b1a      	ldr	r3, [pc, #104]	; (80051b8 <WriteChar+0x6f4>)
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	08db      	lsrs	r3, r3, #3
 8005152:	069b      	lsls	r3, r3, #26
 8005154:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005158:	4313      	orrs	r3, r2
 800515a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	4a18      	ldr	r2, [pc, #96]	; (80051c0 <WriteChar+0x6fc>)
 8005160:	2104      	movs	r1, #4
 8005162:	4816      	ldr	r0, [pc, #88]	; (80051bc <WriteChar+0x6f8>)
 8005164:	f7fc f8aa 	bl	80012bc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005168:	4b13      	ldr	r3, [pc, #76]	; (80051b8 <WriteChar+0x6f4>)
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	045b      	lsls	r3, r3, #17
 800516e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8005172:	4b11      	ldr	r3, [pc, #68]	; (80051b8 <WriteChar+0x6f4>)
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	085b      	lsrs	r3, r3, #1
 8005178:	021b      	lsls	r3, r3, #8
 800517a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800517e:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8005180:	4b0d      	ldr	r3, [pc, #52]	; (80051b8 <WriteChar+0x6f4>)
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	089b      	lsrs	r3, r3, #2
 8005186:	025b      	lsls	r3, r3, #9
 8005188:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800518c:	431a      	orrs	r2, r3
 800518e:	4b0a      	ldr	r3, [pc, #40]	; (80051b8 <WriteChar+0x6f4>)
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	08db      	lsrs	r3, r3, #3
 8005194:	069b      	lsls	r3, r3, #26
 8005196:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800519a:	4313      	orrs	r3, r2
 800519c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	4a07      	ldr	r2, [pc, #28]	; (80051c0 <WriteChar+0x6fc>)
 80051a2:	2106      	movs	r1, #6
 80051a4:	4805      	ldr	r0, [pc, #20]	; (80051bc <WriteChar+0x6f8>)
 80051a6:	f7fc f889 	bl	80012bc <HAL_LCD_Write>
      break;
 80051aa:	e000      	b.n	80051ae <WriteChar+0x6ea>
    
     default:
      break;
 80051ac:	bf00      	nop
  }
}
 80051ae:	bf00      	nop
 80051b0:	3710      	adds	r7, #16
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	200002c4 	.word	0x200002c4
 80051bc:	200002d4 	.word	0x200002d4
 80051c0:	fbfdfcff 	.word	0xfbfdfcff

080051c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051ca:	4b0f      	ldr	r3, [pc, #60]	; (8005208 <HAL_MspInit+0x44>)
 80051cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051ce:	4a0e      	ldr	r2, [pc, #56]	; (8005208 <HAL_MspInit+0x44>)
 80051d0:	f043 0301 	orr.w	r3, r3, #1
 80051d4:	6613      	str	r3, [r2, #96]	; 0x60
 80051d6:	4b0c      	ldr	r3, [pc, #48]	; (8005208 <HAL_MspInit+0x44>)
 80051d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	607b      	str	r3, [r7, #4]
 80051e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80051e2:	4b09      	ldr	r3, [pc, #36]	; (8005208 <HAL_MspInit+0x44>)
 80051e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051e6:	4a08      	ldr	r2, [pc, #32]	; (8005208 <HAL_MspInit+0x44>)
 80051e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051ec:	6593      	str	r3, [r2, #88]	; 0x58
 80051ee:	4b06      	ldr	r3, [pc, #24]	; (8005208 <HAL_MspInit+0x44>)
 80051f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051f6:	603b      	str	r3, [r7, #0]
 80051f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80051fa:	bf00      	nop
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	40021000 	.word	0x40021000

0800520c <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b08a      	sub	sp, #40	; 0x28
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005214:	f107 0314 	add.w	r3, r7, #20
 8005218:	2200      	movs	r2, #0
 800521a:	601a      	str	r2, [r3, #0]
 800521c:	605a      	str	r2, [r3, #4]
 800521e:	609a      	str	r2, [r3, #8]
 8005220:	60da      	str	r2, [r3, #12]
 8005222:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a26      	ldr	r2, [pc, #152]	; (80052c4 <HAL_LCD_MspInit+0xb8>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d145      	bne.n	80052ba <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800522e:	4b26      	ldr	r3, [pc, #152]	; (80052c8 <HAL_LCD_MspInit+0xbc>)
 8005230:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005232:	4a25      	ldr	r2, [pc, #148]	; (80052c8 <HAL_LCD_MspInit+0xbc>)
 8005234:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005238:	6593      	str	r3, [r2, #88]	; 0x58
 800523a:	4b23      	ldr	r3, [pc, #140]	; (80052c8 <HAL_LCD_MspInit+0xbc>)
 800523c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800523e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005242:	613b      	str	r3, [r7, #16]
 8005244:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005246:	4b20      	ldr	r3, [pc, #128]	; (80052c8 <HAL_LCD_MspInit+0xbc>)
 8005248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800524a:	4a1f      	ldr	r2, [pc, #124]	; (80052c8 <HAL_LCD_MspInit+0xbc>)
 800524c:	f043 0304 	orr.w	r3, r3, #4
 8005250:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005252:	4b1d      	ldr	r3, [pc, #116]	; (80052c8 <HAL_LCD_MspInit+0xbc>)
 8005254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005256:	f003 0304 	and.w	r3, r3, #4
 800525a:	60fb      	str	r3, [r7, #12]
 800525c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800525e:	4b1a      	ldr	r3, [pc, #104]	; (80052c8 <HAL_LCD_MspInit+0xbc>)
 8005260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005262:	4a19      	ldr	r2, [pc, #100]	; (80052c8 <HAL_LCD_MspInit+0xbc>)
 8005264:	f043 0301 	orr.w	r3, r3, #1
 8005268:	64d3      	str	r3, [r2, #76]	; 0x4c
 800526a:	4b17      	ldr	r3, [pc, #92]	; (80052c8 <HAL_LCD_MspInit+0xbc>)
 800526c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	60bb      	str	r3, [r7, #8]
 8005274:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005276:	2308      	movs	r3, #8
 8005278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800527a:	2302      	movs	r3, #2
 800527c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800527e:	2300      	movs	r3, #0
 8005280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005282:	2300      	movs	r3, #0
 8005284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8005286:	230b      	movs	r3, #11
 8005288:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800528a:	f107 0314 	add.w	r3, r7, #20
 800528e:	4619      	mov	r1, r3
 8005290:	480e      	ldr	r0, [pc, #56]	; (80052cc <HAL_LCD_MspInit+0xc0>)
 8005292:	f7fb fd93 	bl	8000dbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005296:	f44f 7340 	mov.w	r3, #768	; 0x300
 800529a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800529c:	2302      	movs	r3, #2
 800529e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052a0:	2300      	movs	r3, #0
 80052a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052a4:	2300      	movs	r3, #0
 80052a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80052a8:	230b      	movs	r3, #11
 80052aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052ac:	f107 0314 	add.w	r3, r7, #20
 80052b0:	4619      	mov	r1, r3
 80052b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052b6:	f7fb fd81 	bl	8000dbc <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80052ba:	bf00      	nop
 80052bc:	3728      	adds	r7, #40	; 0x28
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	40002400 	.word	0x40002400
 80052c8:	40021000 	.word	0x40021000
 80052cc:	48000800 	.word	0x48000800

080052d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b08e      	sub	sp, #56	; 0x38
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80052dc:	2200      	movs	r2, #0
 80052de:	601a      	str	r2, [r3, #0]
 80052e0:	605a      	str	r2, [r3, #4]
 80052e2:	609a      	str	r2, [r3, #8]
 80052e4:	60da      	str	r2, [r3, #12]
 80052e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a70      	ldr	r2, [pc, #448]	; (80054b0 <HAL_UART_MspInit+0x1e0>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d15a      	bne.n	80053a8 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80052f2:	4b70      	ldr	r3, [pc, #448]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 80052f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052f6:	4a6f      	ldr	r2, [pc, #444]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 80052f8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80052fc:	6593      	str	r3, [r2, #88]	; 0x58
 80052fe:	4b6d      	ldr	r3, [pc, #436]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 8005300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005302:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005306:	623b      	str	r3, [r7, #32]
 8005308:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800530a:	4b6a      	ldr	r3, [pc, #424]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 800530c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800530e:	4a69      	ldr	r2, [pc, #420]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 8005310:	f043 0301 	orr.w	r3, r3, #1
 8005314:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005316:	4b67      	ldr	r3, [pc, #412]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 8005318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	61fb      	str	r3, [r7, #28]
 8005320:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005322:	2303      	movs	r3, #3
 8005324:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005326:	2302      	movs	r3, #2
 8005328:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800532a:	2300      	movs	r3, #0
 800532c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800532e:	2303      	movs	r3, #3
 8005330:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005332:	2308      	movs	r3, #8
 8005334:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005336:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800533a:	4619      	mov	r1, r3
 800533c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005340:	f7fb fd3c 	bl	8000dbc <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 8005344:	4b5c      	ldr	r3, [pc, #368]	; (80054b8 <HAL_UART_MspInit+0x1e8>)
 8005346:	4a5d      	ldr	r2, [pc, #372]	; (80054bc <HAL_UART_MspInit+0x1ec>)
 8005348:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 800534a:	4b5b      	ldr	r3, [pc, #364]	; (80054b8 <HAL_UART_MspInit+0x1e8>)
 800534c:	2202      	movs	r2, #2
 800534e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005350:	4b59      	ldr	r3, [pc, #356]	; (80054b8 <HAL_UART_MspInit+0x1e8>)
 8005352:	2200      	movs	r2, #0
 8005354:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005356:	4b58      	ldr	r3, [pc, #352]	; (80054b8 <HAL_UART_MspInit+0x1e8>)
 8005358:	2200      	movs	r2, #0
 800535a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800535c:	4b56      	ldr	r3, [pc, #344]	; (80054b8 <HAL_UART_MspInit+0x1e8>)
 800535e:	2280      	movs	r2, #128	; 0x80
 8005360:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005362:	4b55      	ldr	r3, [pc, #340]	; (80054b8 <HAL_UART_MspInit+0x1e8>)
 8005364:	2200      	movs	r2, #0
 8005366:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005368:	4b53      	ldr	r3, [pc, #332]	; (80054b8 <HAL_UART_MspInit+0x1e8>)
 800536a:	2200      	movs	r2, #0
 800536c:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800536e:	4b52      	ldr	r3, [pc, #328]	; (80054b8 <HAL_UART_MspInit+0x1e8>)
 8005370:	2200      	movs	r2, #0
 8005372:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005374:	4b50      	ldr	r3, [pc, #320]	; (80054b8 <HAL_UART_MspInit+0x1e8>)
 8005376:	2200      	movs	r2, #0
 8005378:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800537a:	484f      	ldr	r0, [pc, #316]	; (80054b8 <HAL_UART_MspInit+0x1e8>)
 800537c:	f7fb fa9c 	bl	80008b8 <HAL_DMA_Init>
 8005380:	4603      	mov	r3, r0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d001      	beq.n	800538a <HAL_UART_MspInit+0xba>
    {
      Error_Handler();
 8005386:	f7ff f831 	bl	80043ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a4a      	ldr	r2, [pc, #296]	; (80054b8 <HAL_UART_MspInit+0x1e8>)
 800538e:	66da      	str	r2, [r3, #108]	; 0x6c
 8005390:	4a49      	ldr	r2, [pc, #292]	; (80054b8 <HAL_UART_MspInit+0x1e8>)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8005396:	2200      	movs	r2, #0
 8005398:	2100      	movs	r1, #0
 800539a:	2034      	movs	r0, #52	; 0x34
 800539c:	f7fb fa55 	bl	800084a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80053a0:	2034      	movs	r0, #52	; 0x34
 80053a2:	f7fb fa6e 	bl	8000882 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80053a6:	e07f      	b.n	80054a8 <HAL_UART_MspInit+0x1d8>
  else if(huart->Instance==USART1)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a44      	ldr	r2, [pc, #272]	; (80054c0 <HAL_UART_MspInit+0x1f0>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d130      	bne.n	8005414 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART1_CLK_ENABLE();
 80053b2:	4b40      	ldr	r3, [pc, #256]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 80053b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053b6:	4a3f      	ldr	r2, [pc, #252]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 80053b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80053bc:	6613      	str	r3, [r2, #96]	; 0x60
 80053be:	4b3d      	ldr	r3, [pc, #244]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 80053c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053c6:	61bb      	str	r3, [r7, #24]
 80053c8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80053ca:	4b3a      	ldr	r3, [pc, #232]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 80053cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053ce:	4a39      	ldr	r2, [pc, #228]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 80053d0:	f043 0302 	orr.w	r3, r3, #2
 80053d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80053d6:	4b37      	ldr	r3, [pc, #220]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 80053d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	617b      	str	r3, [r7, #20]
 80053e0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80053e2:	23c0      	movs	r3, #192	; 0xc0
 80053e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053e6:	2302      	movs	r3, #2
 80053e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ea:	2300      	movs	r3, #0
 80053ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053ee:	2303      	movs	r3, #3
 80053f0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80053f2:	2307      	movs	r3, #7
 80053f4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053fa:	4619      	mov	r1, r3
 80053fc:	4831      	ldr	r0, [pc, #196]	; (80054c4 <HAL_UART_MspInit+0x1f4>)
 80053fe:	f7fb fcdd 	bl	8000dbc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005402:	2200      	movs	r2, #0
 8005404:	2100      	movs	r1, #0
 8005406:	2025      	movs	r0, #37	; 0x25
 8005408:	f7fb fa1f 	bl	800084a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800540c:	2025      	movs	r0, #37	; 0x25
 800540e:	f7fb fa38 	bl	8000882 <HAL_NVIC_EnableIRQ>
}
 8005412:	e049      	b.n	80054a8 <HAL_UART_MspInit+0x1d8>
  else if(huart->Instance==USART2)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a2b      	ldr	r2, [pc, #172]	; (80054c8 <HAL_UART_MspInit+0x1f8>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d144      	bne.n	80054a8 <HAL_UART_MspInit+0x1d8>
    __HAL_RCC_USART2_CLK_ENABLE();
 800541e:	4b25      	ldr	r3, [pc, #148]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 8005420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005422:	4a24      	ldr	r2, [pc, #144]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 8005424:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005428:	6593      	str	r3, [r2, #88]	; 0x58
 800542a:	4b22      	ldr	r3, [pc, #136]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 800542c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800542e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005432:	613b      	str	r3, [r7, #16]
 8005434:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005436:	4b1f      	ldr	r3, [pc, #124]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 8005438:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800543a:	4a1e      	ldr	r2, [pc, #120]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 800543c:	f043 0301 	orr.w	r3, r3, #1
 8005440:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005442:	4b1c      	ldr	r3, [pc, #112]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 8005444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005446:	f003 0301 	and.w	r3, r3, #1
 800544a:	60fb      	str	r3, [r7, #12]
 800544c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800544e:	4b19      	ldr	r3, [pc, #100]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 8005450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005452:	4a18      	ldr	r2, [pc, #96]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 8005454:	f043 0308 	orr.w	r3, r3, #8
 8005458:	64d3      	str	r3, [r2, #76]	; 0x4c
 800545a:	4b16      	ldr	r3, [pc, #88]	; (80054b4 <HAL_UART_MspInit+0x1e4>)
 800545c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800545e:	f003 0308 	and.w	r3, r3, #8
 8005462:	60bb      	str	r3, [r7, #8]
 8005464:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005466:	2308      	movs	r3, #8
 8005468:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800546a:	2302      	movs	r3, #2
 800546c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800546e:	2300      	movs	r3, #0
 8005470:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005472:	2303      	movs	r3, #3
 8005474:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005476:	2307      	movs	r3, #7
 8005478:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800547a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800547e:	4619      	mov	r1, r3
 8005480:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005484:	f7fb fc9a 	bl	8000dbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005488:	2320      	movs	r3, #32
 800548a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800548c:	2302      	movs	r3, #2
 800548e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005490:	2300      	movs	r3, #0
 8005492:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005494:	2303      	movs	r3, #3
 8005496:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005498:	2307      	movs	r3, #7
 800549a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800549c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054a0:	4619      	mov	r1, r3
 80054a2:	480a      	ldr	r0, [pc, #40]	; (80054cc <HAL_UART_MspInit+0x1fc>)
 80054a4:	f7fb fc8a 	bl	8000dbc <HAL_GPIO_Init>
}
 80054a8:	bf00      	nop
 80054aa:	3738      	adds	r7, #56	; 0x38
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	40004c00 	.word	0x40004c00
 80054b4:	40021000 	.word	0x40021000
 80054b8:	2000009c 	.word	0x2000009c
 80054bc:	40020458 	.word	0x40020458
 80054c0:	40013800 	.word	0x40013800
 80054c4:	48000400 	.word	0x48000400
 80054c8:	40004400 	.word	0x40004400
 80054cc:	48000c00 	.word	0x48000c00

080054d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80054d0:	b480      	push	{r7}
 80054d2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80054d4:	bf00      	nop
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80054de:	b480      	push	{r7}
 80054e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80054e2:	e7fe      	b.n	80054e2 <HardFault_Handler+0x4>

080054e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80054e4:	b480      	push	{r7}
 80054e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80054e8:	e7fe      	b.n	80054e8 <MemManage_Handler+0x4>

080054ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80054ea:	b480      	push	{r7}
 80054ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80054ee:	e7fe      	b.n	80054ee <BusFault_Handler+0x4>

080054f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80054f0:	b480      	push	{r7}
 80054f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80054f4:	e7fe      	b.n	80054f4 <UsageFault_Handler+0x4>

080054f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80054f6:	b480      	push	{r7}
 80054f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80054fa:	bf00      	nop
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005504:	b480      	push	{r7}
 8005506:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005508:	bf00      	nop
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005512:	b480      	push	{r7}
 8005514:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005516:	bf00      	nop
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005524:	f7fb f876 	bl	8000614 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005528:	bf00      	nop
 800552a:	bd80      	pop	{r7, pc}

0800552c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005530:	4802      	ldr	r0, [pc, #8]	; (800553c <USART1_IRQHandler+0x10>)
 8005532:	f7fd fdd7 	bl	80030e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005536:	bf00      	nop
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	200000e4 	.word	0x200000e4

08005540 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005544:	4813      	ldr	r0, [pc, #76]	; (8005594 <UART4_IRQHandler+0x54>)
 8005546:	f7fd fdcd 	bl	80030e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
  if(RESET != __HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) { //Judging whether it is idle interruption
 800554a:	4b12      	ldr	r3, [pc, #72]	; (8005594 <UART4_IRQHandler+0x54>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	69db      	ldr	r3, [r3, #28]
 8005550:	f003 0310 	and.w	r3, r3, #16
 8005554:	2b10      	cmp	r3, #16
 8005556:	d11b      	bne.n	8005590 <UART4_IRQHandler+0x50>
  	__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8005558:	4b0e      	ldr	r3, [pc, #56]	; (8005594 <UART4_IRQHandler+0x54>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2210      	movs	r2, #16
 800555e:	621a      	str	r2, [r3, #32]
  	HAL_UART_DMAStop(&huart4);
 8005560:	480c      	ldr	r0, [pc, #48]	; (8005594 <UART4_IRQHandler+0x54>)
 8005562:	f7fd fd53 	bl	800300c <HAL_UART_DMAStop>
  	//uint8_t data_length  = 2000 - __HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
  	if (wait_for_send_ok == 1) {
 8005566:	4b0c      	ldr	r3, [pc, #48]	; (8005598 <UART4_IRQHandler+0x58>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2b01      	cmp	r3, #1
 800556c:	d106      	bne.n	800557c <UART4_IRQHandler+0x3c>
  		wait_for_send_ok = 0;
 800556e:	4b0a      	ldr	r3, [pc, #40]	; (8005598 <UART4_IRQHandler+0x58>)
 8005570:	2200      	movs	r2, #0
 8005572:	601a      	str	r2, [r3, #0]
  		good_for_send = 1;
 8005574:	4b09      	ldr	r3, [pc, #36]	; (800559c <UART4_IRQHandler+0x5c>)
 8005576:	2201      	movs	r2, #1
 8005578:	601a      	str	r2, [r3, #0]
  		wait_for_message_response = 0;
  		message_pending_handling = 1;
  	}
  }
  /* USER CODE END UART4_IRQn 1 */
}
 800557a:	e009      	b.n	8005590 <UART4_IRQHandler+0x50>
  	} else if (wait_for_message_response == 1) {
 800557c:	4b08      	ldr	r3, [pc, #32]	; (80055a0 <UART4_IRQHandler+0x60>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2b01      	cmp	r3, #1
 8005582:	d105      	bne.n	8005590 <UART4_IRQHandler+0x50>
  		wait_for_message_response = 0;
 8005584:	4b06      	ldr	r3, [pc, #24]	; (80055a0 <UART4_IRQHandler+0x60>)
 8005586:	2200      	movs	r2, #0
 8005588:	601a      	str	r2, [r3, #0]
  		message_pending_handling = 1;
 800558a:	4b06      	ldr	r3, [pc, #24]	; (80055a4 <UART4_IRQHandler+0x64>)
 800558c:	2201      	movs	r2, #1
 800558e:	601a      	str	r2, [r3, #0]
}
 8005590:	bf00      	nop
 8005592:	bd80      	pop	{r7, pc}
 8005594:	200001a8 	.word	0x200001a8
 8005598:	20000ae8 	.word	0x20000ae8
 800559c:	20000af0 	.word	0x20000af0
 80055a0:	20000310 	.word	0x20000310
 80055a4:	20000314 	.word	0x20000314

080055a8 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80055ac:	4802      	ldr	r0, [pc, #8]	; (80055b8 <DMA2_Channel5_IRQHandler+0x10>)
 80055ae:	f7fb fb1a 	bl	8000be6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 80055b2:	bf00      	nop
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	2000009c 	.word	0x2000009c

080055bc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80055c4:	4b11      	ldr	r3, [pc, #68]	; (800560c <_sbrk+0x50>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d102      	bne.n	80055d2 <_sbrk+0x16>
		heap_end = &end;
 80055cc:	4b0f      	ldr	r3, [pc, #60]	; (800560c <_sbrk+0x50>)
 80055ce:	4a10      	ldr	r2, [pc, #64]	; (8005610 <_sbrk+0x54>)
 80055d0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80055d2:	4b0e      	ldr	r3, [pc, #56]	; (800560c <_sbrk+0x50>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80055d8:	4b0c      	ldr	r3, [pc, #48]	; (800560c <_sbrk+0x50>)
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4413      	add	r3, r2
 80055e0:	466a      	mov	r2, sp
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d907      	bls.n	80055f6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80055e6:	f000 fc67 	bl	8005eb8 <__errno>
 80055ea:	4602      	mov	r2, r0
 80055ec:	230c      	movs	r3, #12
 80055ee:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80055f0:	f04f 33ff 	mov.w	r3, #4294967295
 80055f4:	e006      	b.n	8005604 <_sbrk+0x48>
	}

	heap_end += incr;
 80055f6:	4b05      	ldr	r3, [pc, #20]	; (800560c <_sbrk+0x50>)
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4413      	add	r3, r2
 80055fe:	4a03      	ldr	r2, [pc, #12]	; (800560c <_sbrk+0x50>)
 8005600:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005602:	68fb      	ldr	r3, [r7, #12]
}
 8005604:	4618      	mov	r0, r3
 8005606:	3710      	adds	r7, #16
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}
 800560c:	2000008c 	.word	0x2000008c
 8005610:	20000b00 	.word	0x20000b00

08005614 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005614:	b480      	push	{r7}
 8005616:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005618:	4b17      	ldr	r3, [pc, #92]	; (8005678 <SystemInit+0x64>)
 800561a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800561e:	4a16      	ldr	r2, [pc, #88]	; (8005678 <SystemInit+0x64>)
 8005620:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005624:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005628:	4b14      	ldr	r3, [pc, #80]	; (800567c <SystemInit+0x68>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a13      	ldr	r2, [pc, #76]	; (800567c <SystemInit+0x68>)
 800562e:	f043 0301 	orr.w	r3, r3, #1
 8005632:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8005634:	4b11      	ldr	r3, [pc, #68]	; (800567c <SystemInit+0x68>)
 8005636:	2200      	movs	r2, #0
 8005638:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800563a:	4b10      	ldr	r3, [pc, #64]	; (800567c <SystemInit+0x68>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a0f      	ldr	r2, [pc, #60]	; (800567c <SystemInit+0x68>)
 8005640:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8005644:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8005648:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800564a:	4b0c      	ldr	r3, [pc, #48]	; (800567c <SystemInit+0x68>)
 800564c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005650:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005652:	4b0a      	ldr	r3, [pc, #40]	; (800567c <SystemInit+0x68>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a09      	ldr	r2, [pc, #36]	; (800567c <SystemInit+0x68>)
 8005658:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800565c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800565e:	4b07      	ldr	r3, [pc, #28]	; (800567c <SystemInit+0x68>)
 8005660:	2200      	movs	r2, #0
 8005662:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005664:	4b04      	ldr	r3, [pc, #16]	; (8005678 <SystemInit+0x64>)
 8005666:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800566a:	609a      	str	r2, [r3, #8]
#endif
}
 800566c:	bf00      	nop
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr
 8005676:	bf00      	nop
 8005678:	e000ed00 	.word	0xe000ed00
 800567c:	40021000 	.word	0x40021000

08005680 <count_digits>:
#include "utility.h"

// count the number of digits in a number
int count_digits(int n) {
 8005680:	b480      	push	{r7}
 8005682:	b085      	sub	sp, #20
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
	int digits = 0;
 8005688:	2300      	movs	r3, #0
 800568a:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 800568c:	e00a      	b.n	80056a4 <count_digits+0x24>
		n /= 10;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a09      	ldr	r2, [pc, #36]	; (80056b8 <count_digits+0x38>)
 8005692:	fb82 1203 	smull	r1, r2, r2, r3
 8005696:	1092      	asrs	r2, r2, #2
 8005698:	17db      	asrs	r3, r3, #31
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	607b      	str	r3, [r7, #4]
		++digits;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	3301      	adds	r3, #1
 80056a2:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1f1      	bne.n	800568e <count_digits+0xe>
	}
	return digits;
 80056aa:	68fb      	ldr	r3, [r7, #12]
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3714      	adds	r7, #20
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr
 80056b8:	66666667 	.word	0x66666667

080056bc <str_to_uint>:
	}
	printf("\r\n");
}

// converts a string into a uint8_t array
void str_to_uint(char* str, uint8_t* arr, int length) {
 80056bc:	b480      	push	{r7}
 80056be:	b087      	sub	sp, #28
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]
	int i;
	for (i = 0; i < length; ++i) {
 80056c8:	2300      	movs	r3, #0
 80056ca:	617b      	str	r3, [r7, #20]
 80056cc:	e00a      	b.n	80056e4 <str_to_uint+0x28>
		arr[i] = (uint8_t)str[i];
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	441a      	add	r2, r3
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	68b9      	ldr	r1, [r7, #8]
 80056d8:	440b      	add	r3, r1
 80056da:	7812      	ldrb	r2, [r2, #0]
 80056dc:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < length; ++i) {
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	3301      	adds	r3, #1
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	dbf0      	blt.n	80056ce <str_to_uint+0x12>
	}
}
 80056ec:	bf00      	nop
 80056ee:	371c      	adds	r7, #28
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr

080056f8 <esp8266_init>:
// set up the module and connect to internet
// currently uses blocking/polling so is dumb but is during setup so not the end of the world
// pass huart for esp, connection=0 for heroku, 1 for ptsv2
// TODO: set up to take in wifi name and password as params
// TODO: add set up verification checks
void esp8266_init(UART_HandleTypeDef* huart, int connection, int fast) {
 80056f8:	b5b0      	push	{r4, r5, r7, lr}
 80056fa:	b09e      	sub	sp, #120	; 0x78
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	607a      	str	r2, [r7, #4]
	esp_huart = huart;
 8005704:	4a9f      	ldr	r2, [pc, #636]	; (8005984 <esp8266_init+0x28c>)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6013      	str	r3, [r2, #0]
	wait_for_send_ok = 0;
 800570a:	4b9f      	ldr	r3, [pc, #636]	; (8005988 <esp8266_init+0x290>)
 800570c:	2200      	movs	r2, #0
 800570e:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 0;
 8005710:	4b9e      	ldr	r3, [pc, #632]	; (800598c <esp8266_init+0x294>)
 8005712:	2200      	movs	r2, #0
 8005714:	601a      	str	r2, [r3, #0]
	good_for_send = 0;
 8005716:	4b9e      	ldr	r3, [pc, #632]	; (8005990 <esp8266_init+0x298>)
 8005718:	2200      	movs	r2, #0
 800571a:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 800571c:	4b9d      	ldr	r3, [pc, #628]	; (8005994 <esp8266_init+0x29c>)
 800571e:	2201      	movs	r2, #1
 8005720:	601a      	str	r2, [r3, #0]
	message_pending_handling = 0;
 8005722:	4b9d      	ldr	r3, [pc, #628]	; (8005998 <esp8266_init+0x2a0>)
 8005724:	2200      	movs	r2, #0
 8005726:	601a      	str	r2, [r3, #0]
	message_queue_head = NULL;
 8005728:	4b9c      	ldr	r3, [pc, #624]	; (800599c <esp8266_init+0x2a4>)
 800572a:	2200      	movs	r2, #0
 800572c:	601a      	str	r2, [r3, #0]
	int wifi = 1;
 800572e:	2301      	movs	r3, #1
 8005730:	677b      	str	r3, [r7, #116]	; 0x74

	// reset
	if (fast != 1) {
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2b01      	cmp	r3, #1
 8005736:	f000 80b5 	beq.w	80058a4 <esp8266_init+0x1ac>
		printf("reset...\r\n");
 800573a:	4899      	ldr	r0, [pc, #612]	; (80059a0 <esp8266_init+0x2a8>)
 800573c:	f000 fd26 	bl	800618c <puts>
		uint8_t reset[] = "AT+RST\r\n";
 8005740:	4a98      	ldr	r2, [pc, #608]	; (80059a4 <esp8266_init+0x2ac>)
 8005742:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005746:	ca07      	ldmia	r2, {r0, r1, r2}
 8005748:	c303      	stmia	r3!, {r0, r1}
 800574a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(esp_huart, reset, sizeof(reset)/sizeof(uint8_t), 100);
 800574c:	4b8d      	ldr	r3, [pc, #564]	; (8005984 <esp8266_init+0x28c>)
 800574e:	6818      	ldr	r0, [r3, #0]
 8005750:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8005754:	2364      	movs	r3, #100	; 0x64
 8005756:	2209      	movs	r2, #9
 8005758:	f7fd f9d2 	bl	8002b00 <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800575c:	4b89      	ldr	r3, [pc, #548]	; (8005984 <esp8266_init+0x28c>)
 800575e:	6818      	ldr	r0, [r3, #0]
 8005760:	f241 3388 	movw	r3, #5000	; 0x1388
 8005764:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005768:	498f      	ldr	r1, [pc, #572]	; (80059a8 <esp8266_init+0x2b0>)
 800576a:	f7fd fa5c 	bl	8002c26 <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 800576e:	498e      	ldr	r1, [pc, #568]	; (80059a8 <esp8266_init+0x2b0>)
 8005770:	488e      	ldr	r0, [pc, #568]	; (80059ac <esp8266_init+0x2b4>)
 8005772:	f000 fc97 	bl	80060a4 <iprintf>
		if (strstr(esp_recv_buf, "WIFI GOT IP") != NULL) {
 8005776:	498e      	ldr	r1, [pc, #568]	; (80059b0 <esp8266_init+0x2b8>)
 8005778:	488b      	ldr	r0, [pc, #556]	; (80059a8 <esp8266_init+0x2b0>)
 800577a:	f000 fdfa 	bl	8006372 <strstr>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d001      	beq.n	8005788 <esp8266_init+0x90>
			wifi = 0;
 8005784:	2300      	movs	r3, #0
 8005786:	677b      	str	r3, [r7, #116]	; 0x74
		}
		memset(esp_recv_buf, 0, 2000);
 8005788:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800578c:	2100      	movs	r1, #0
 800578e:	4886      	ldr	r0, [pc, #536]	; (80059a8 <esp8266_init+0x2b0>)
 8005790:	f000 fbd7 	bl	8005f42 <memset>

		// set mode to station/client
		printf("set mode...\r\n");
 8005794:	4887      	ldr	r0, [pc, #540]	; (80059b4 <esp8266_init+0x2bc>)
 8005796:	f000 fcf9 	bl	800618c <puts>
		uint8_t mode[] = "AT+CWMODE=1\r\n";
 800579a:	4b87      	ldr	r3, [pc, #540]	; (80059b8 <esp8266_init+0x2c0>)
 800579c:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80057a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057a2:	c407      	stmia	r4!, {r0, r1, r2}
 80057a4:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, mode, sizeof(mode)/sizeof(uint8_t), 100);
 80057a6:	4b77      	ldr	r3, [pc, #476]	; (8005984 <esp8266_init+0x28c>)
 80057a8:	6818      	ldr	r0, [r3, #0]
 80057aa:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80057ae:	2364      	movs	r3, #100	; 0x64
 80057b0:	220e      	movs	r2, #14
 80057b2:	f7fd f9a5 	bl	8002b00 <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 80057b6:	4b73      	ldr	r3, [pc, #460]	; (8005984 <esp8266_init+0x28c>)
 80057b8:	6818      	ldr	r0, [r3, #0]
 80057ba:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80057be:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80057c2:	4979      	ldr	r1, [pc, #484]	; (80059a8 <esp8266_init+0x2b0>)
 80057c4:	f7fd fa2f 	bl	8002c26 <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 80057c8:	4977      	ldr	r1, [pc, #476]	; (80059a8 <esp8266_init+0x2b0>)
 80057ca:	4878      	ldr	r0, [pc, #480]	; (80059ac <esp8266_init+0x2b4>)
 80057cc:	f000 fc6a 	bl	80060a4 <iprintf>
		if (strstr(esp_recv_buf, "WIFI GOT IP") != NULL) {
 80057d0:	4977      	ldr	r1, [pc, #476]	; (80059b0 <esp8266_init+0x2b8>)
 80057d2:	4875      	ldr	r0, [pc, #468]	; (80059a8 <esp8266_init+0x2b0>)
 80057d4:	f000 fdcd 	bl	8006372 <strstr>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d001      	beq.n	80057e2 <esp8266_init+0xea>
			wifi = 0;
 80057de:	2300      	movs	r3, #0
 80057e0:	677b      	str	r3, [r7, #116]	; 0x74
		}
		memset(esp_recv_buf, 0, 2000);
 80057e2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80057e6:	2100      	movs	r1, #0
 80057e8:	486f      	ldr	r0, [pc, #444]	; (80059a8 <esp8266_init+0x2b0>)
 80057ea:	f000 fbaa 	bl	8005f42 <memset>

		// set connections to 1 at a time
		printf("set connections...\r\n");
 80057ee:	4873      	ldr	r0, [pc, #460]	; (80059bc <esp8266_init+0x2c4>)
 80057f0:	f000 fccc 	bl	800618c <puts>
		uint8_t numcons[] = "AT+CIPMUX=0\r\n";
 80057f4:	4b72      	ldr	r3, [pc, #456]	; (80059c0 <esp8266_init+0x2c8>)
 80057f6:	f107 0448 	add.w	r4, r7, #72	; 0x48
 80057fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057fc:	c407      	stmia	r4!, {r0, r1, r2}
 80057fe:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, numcons, sizeof(numcons)/sizeof(uint8_t), 100);
 8005800:	4b60      	ldr	r3, [pc, #384]	; (8005984 <esp8266_init+0x28c>)
 8005802:	6818      	ldr	r0, [r3, #0]
 8005804:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005808:	2364      	movs	r3, #100	; 0x64
 800580a:	220e      	movs	r2, #14
 800580c:	f7fd f978 	bl	8002b00 <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 8005810:	4b5c      	ldr	r3, [pc, #368]	; (8005984 <esp8266_init+0x28c>)
 8005812:	6818      	ldr	r0, [r3, #0]
 8005814:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8005818:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800581c:	4962      	ldr	r1, [pc, #392]	; (80059a8 <esp8266_init+0x2b0>)
 800581e:	f7fd fa02 	bl	8002c26 <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 8005822:	4961      	ldr	r1, [pc, #388]	; (80059a8 <esp8266_init+0x2b0>)
 8005824:	4861      	ldr	r0, [pc, #388]	; (80059ac <esp8266_init+0x2b4>)
 8005826:	f000 fc3d 	bl	80060a4 <iprintf>
		if (strstr(esp_recv_buf, "WIFI GOT IP") != NULL) {
 800582a:	4961      	ldr	r1, [pc, #388]	; (80059b0 <esp8266_init+0x2b8>)
 800582c:	485e      	ldr	r0, [pc, #376]	; (80059a8 <esp8266_init+0x2b0>)
 800582e:	f000 fda0 	bl	8006372 <strstr>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d001      	beq.n	800583c <esp8266_init+0x144>
			wifi = 0;
 8005838:	2300      	movs	r3, #0
 800583a:	677b      	str	r3, [r7, #116]	; 0x74
		}
		memset(esp_recv_buf, 0, 2000);
 800583c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005840:	2100      	movs	r1, #0
 8005842:	4859      	ldr	r0, [pc, #356]	; (80059a8 <esp8266_init+0x2b0>)
 8005844:	f000 fb7d 	bl	8005f42 <memset>

		// connect to given wifi
		if (wifi == 1) {
 8005848:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800584a:	2b01      	cmp	r3, #1
 800584c:	d12a      	bne.n	80058a4 <esp8266_init+0x1ac>
		  printf("connect to wifi...\r\n");
 800584e:	485d      	ldr	r0, [pc, #372]	; (80059c4 <esp8266_init+0x2cc>)
 8005850:	f000 fc9c 	bl	800618c <puts>
		  uint8_t connect[] = "AT+CWJAP=\"TEST-HOTSPOT\",\"65c9O21=\"\r\n";
 8005854:	4b5c      	ldr	r3, [pc, #368]	; (80059c8 <esp8266_init+0x2d0>)
 8005856:	f107 0410 	add.w	r4, r7, #16
 800585a:	461d      	mov	r5, r3
 800585c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800585e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005860:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005862:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005864:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005868:	6020      	str	r0, [r4, #0]
 800586a:	3404      	adds	r4, #4
 800586c:	7021      	strb	r1, [r4, #0]
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 800586e:	4b45      	ldr	r3, [pc, #276]	; (8005984 <esp8266_init+0x28c>)
 8005870:	6818      	ldr	r0, [r3, #0]
 8005872:	f107 0110 	add.w	r1, r7, #16
 8005876:	2364      	movs	r3, #100	; 0x64
 8005878:	2225      	movs	r2, #37	; 0x25
 800587a:	f7fd f941 	bl	8002b00 <HAL_UART_Transmit>
		  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 10000);
 800587e:	4b41      	ldr	r3, [pc, #260]	; (8005984 <esp8266_init+0x28c>)
 8005880:	6818      	ldr	r0, [r3, #0]
 8005882:	f242 7310 	movw	r3, #10000	; 0x2710
 8005886:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800588a:	4947      	ldr	r1, [pc, #284]	; (80059a8 <esp8266_init+0x2b0>)
 800588c:	f7fd f9cb 	bl	8002c26 <HAL_UART_Receive>
		  printf("%s\r\n", esp_recv_buf);
 8005890:	4945      	ldr	r1, [pc, #276]	; (80059a8 <esp8266_init+0x2b0>)
 8005892:	4846      	ldr	r0, [pc, #280]	; (80059ac <esp8266_init+0x2b4>)
 8005894:	f000 fc06 	bl	80060a4 <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 8005898:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800589c:	2100      	movs	r1, #0
 800589e:	4842      	ldr	r0, [pc, #264]	; (80059a8 <esp8266_init+0x2b0>)
 80058a0:	f000 fb4f 	bl	8005f42 <memset>
		}
	}

	// start tcp connection to server
	if (connection == 0) {
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d126      	bne.n	80058f8 <esp8266_init+0x200>
		printf("connect to VQ web server...\r\n");
 80058aa:	4848      	ldr	r0, [pc, #288]	; (80059cc <esp8266_init+0x2d4>)
 80058ac:	f000 fc6e 	bl	800618c <puts>
		uint8_t start[] = "AT+CIPSTART=\"TCP\",\"virtualqueue477.herokuapp.com\",80\r\n";
 80058b0:	4b47      	ldr	r3, [pc, #284]	; (80059d0 <esp8266_init+0x2d8>)
 80058b2:	f107 0410 	add.w	r4, r7, #16
 80058b6:	461d      	mov	r5, r3
 80058b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80058ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80058bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80058be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80058c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80058c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80058c4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80058c8:	6020      	str	r0, [r4, #0]
 80058ca:	3404      	adds	r4, #4
 80058cc:	8021      	strh	r1, [r4, #0]
 80058ce:	3402      	adds	r4, #2
 80058d0:	0c0b      	lsrs	r3, r1, #16
 80058d2:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, start, sizeof(start)/sizeof(uint8_t), 100);
 80058d4:	4b2b      	ldr	r3, [pc, #172]	; (8005984 <esp8266_init+0x28c>)
 80058d6:	6818      	ldr	r0, [r3, #0]
 80058d8:	f107 0110 	add.w	r1, r7, #16
 80058dc:	2364      	movs	r3, #100	; 0x64
 80058de:	2237      	movs	r2, #55	; 0x37
 80058e0:	f7fd f90e 	bl	8002b00 <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 80058e4:	4b27      	ldr	r3, [pc, #156]	; (8005984 <esp8266_init+0x28c>)
 80058e6:	6818      	ldr	r0, [r3, #0]
 80058e8:	f241 3388 	movw	r3, #5000	; 0x1388
 80058ec:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80058f0:	492d      	ldr	r1, [pc, #180]	; (80059a8 <esp8266_init+0x2b0>)
 80058f2:	f7fd f998 	bl	8002c26 <HAL_UART_Receive>
 80058f6:	e023      	b.n	8005940 <esp8266_init+0x248>
	} else if (connection == 1) {
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d120      	bne.n	8005940 <esp8266_init+0x248>
		//printf("connect to ptsv2...\r\n");
		uint8_t start[] = "AT+CIPSTART=\"TCP\",\"www.ptsv2.com\",80\r\n";
 80058fe:	4b35      	ldr	r3, [pc, #212]	; (80059d4 <esp8266_init+0x2dc>)
 8005900:	f107 0410 	add.w	r4, r7, #16
 8005904:	461d      	mov	r5, r3
 8005906:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005908:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800590a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800590c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800590e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005912:	6020      	str	r0, [r4, #0]
 8005914:	3404      	adds	r4, #4
 8005916:	8021      	strh	r1, [r4, #0]
 8005918:	3402      	adds	r4, #2
 800591a:	0c0b      	lsrs	r3, r1, #16
 800591c:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, start, sizeof(start)/sizeof(uint8_t), 100);
 800591e:	4b19      	ldr	r3, [pc, #100]	; (8005984 <esp8266_init+0x28c>)
 8005920:	6818      	ldr	r0, [r3, #0]
 8005922:	f107 0110 	add.w	r1, r7, #16
 8005926:	2364      	movs	r3, #100	; 0x64
 8005928:	2227      	movs	r2, #39	; 0x27
 800592a:	f7fd f8e9 	bl	8002b00 <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800592e:	4b15      	ldr	r3, [pc, #84]	; (8005984 <esp8266_init+0x28c>)
 8005930:	6818      	ldr	r0, [r3, #0]
 8005932:	f241 3388 	movw	r3, #5000	; 0x1388
 8005936:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800593a:	491b      	ldr	r1, [pc, #108]	; (80059a8 <esp8266_init+0x2b0>)
 800593c:	f7fd f973 	bl	8002c26 <HAL_UART_Receive>
	}
	tcp_connected = 1;
 8005940:	4b25      	ldr	r3, [pc, #148]	; (80059d8 <esp8266_init+0x2e0>)
 8005942:	2201      	movs	r2, #1
 8005944:	601a      	str	r2, [r3, #0]
	tcp_wait = 0;
 8005946:	4b25      	ldr	r3, [pc, #148]	; (80059dc <esp8266_init+0x2e4>)
 8005948:	2200      	movs	r2, #0
 800594a:	601a      	str	r2, [r3, #0]
	printf("%s\r\n", esp_recv_buf);
 800594c:	4916      	ldr	r1, [pc, #88]	; (80059a8 <esp8266_init+0x2b0>)
 800594e:	4817      	ldr	r0, [pc, #92]	; (80059ac <esp8266_init+0x2b4>)
 8005950:	f000 fba8 	bl	80060a4 <iprintf>
	memset(esp_recv_buf, 0, 2000);
 8005954:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005958:	2100      	movs	r1, #0
 800595a:	4813      	ldr	r0, [pc, #76]	; (80059a8 <esp8266_init+0x2b0>)
 800595c:	f000 faf1 	bl	8005f42 <memset>
	__HAL_UART_ENABLE_IT(esp_huart, UART_IT_IDLE); // enable IDLE line detection as message length is variable
 8005960:	4b08      	ldr	r3, [pc, #32]	; (8005984 <esp8266_init+0x28c>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	4b06      	ldr	r3, [pc, #24]	; (8005984 <esp8266_init+0x28c>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f042 0210 	orr.w	r2, r2, #16
 8005972:	601a      	str	r2, [r3, #0]
	printf("ESP8266 INIT COMPLETE\r\n");
 8005974:	481a      	ldr	r0, [pc, #104]	; (80059e0 <esp8266_init+0x2e8>)
 8005976:	f000 fc09 	bl	800618c <puts>
}
 800597a:	bf00      	nop
 800597c:	3778      	adds	r7, #120	; 0x78
 800597e:	46bd      	mov	sp, r7
 8005980:	bdb0      	pop	{r4, r5, r7, pc}
 8005982:	bf00      	nop
 8005984:	20000aec 	.word	0x20000aec
 8005988:	20000ae8 	.word	0x20000ae8
 800598c:	20000310 	.word	0x20000310
 8005990:	20000af0 	.word	0x20000af0
 8005994:	20000af4 	.word	0x20000af4
 8005998:	20000314 	.word	0x20000314
 800599c:	20000164 	.word	0x20000164
 80059a0:	08007400 	.word	0x08007400
 80059a4:	08007490 	.word	0x08007490
 80059a8:	20000318 	.word	0x20000318
 80059ac:	0800740c 	.word	0x0800740c
 80059b0:	08007414 	.word	0x08007414
 80059b4:	08007420 	.word	0x08007420
 80059b8:	0800749c 	.word	0x0800749c
 80059bc:	08007430 	.word	0x08007430
 80059c0:	080074ac 	.word	0x080074ac
 80059c4:	08007444 	.word	0x08007444
 80059c8:	080074bc 	.word	0x080074bc
 80059cc:	08007458 	.word	0x08007458
 80059d0:	080074e4 	.word	0x080074e4
 80059d4:	0800751c 	.word	0x0800751c
 80059d8:	20000228 	.word	0x20000228
 80059dc:	20000168 	.word	0x20000168
 80059e0:	08007478 	.word	0x08007478

080059e4 <new_message>:
    printf("%s\r\n", esp_recv_buf);
    memset(esp_recv_buf, 0, 2000);
    printf("GET sent\r\n");
}

void new_message(int type, uint8_t* url, int url_len) {
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b086      	sub	sp, #24
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	60b9      	str	r1, [r7, #8]
 80059ee:	607a      	str	r2, [r7, #4]
	printf("INSERTING NEW MESSAGE\r\n");
 80059f0:	4823      	ldr	r0, [pc, #140]	; (8005a80 <new_message+0x9c>)
 80059f2:	f000 fbcb 	bl	800618c <puts>
	WifiMessage *m = malloc(sizeof(WifiMessage));
 80059f6:	2010      	movs	r0, #16
 80059f8:	f000 fa88 	bl	8005f0c <malloc>
 80059fc:	4603      	mov	r3, r0
 80059fe:	613b      	str	r3, [r7, #16]
	m->type = type;
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	601a      	str	r2, [r3, #0]
	m->url = malloc(url_len+1);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	3301      	adds	r3, #1
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f000 fa7e 	bl	8005f0c <malloc>
 8005a10:	4603      	mov	r3, r0
 8005a12:	461a      	mov	r2, r3
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	605a      	str	r2, [r3, #4]
	memcpy(m->url, url, url_len);
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	68b9      	ldr	r1, [r7, #8]
 8005a20:	4618      	mov	r0, r3
 8005a22:	f000 fa83 	bl	8005f2c <memcpy>
	m->url[url_len] = '\0';
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	685a      	ldr	r2, [r3, #4]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4413      	add	r3, r2
 8005a2e:	2200      	movs	r2, #0
 8005a30:	701a      	strb	r2, [r3, #0]
	m->url_len = url_len;
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	609a      	str	r2, [r3, #8]
	m->next = NULL;
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	60da      	str	r2, [r3, #12]
	if (message_queue_head == NULL) {
 8005a3e:	4b11      	ldr	r3, [pc, #68]	; (8005a84 <new_message+0xa0>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d106      	bne.n	8005a54 <new_message+0x70>
		printf("INSERTED AS HEAD\r\n");
 8005a46:	4810      	ldr	r0, [pc, #64]	; (8005a88 <new_message+0xa4>)
 8005a48:	f000 fba0 	bl	800618c <puts>
		message_queue_head = m;
 8005a4c:	4a0d      	ldr	r2, [pc, #52]	; (8005a84 <new_message+0xa0>)
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	6013      	str	r3, [r2, #0]
 8005a52:	e00d      	b.n	8005a70 <new_message+0x8c>
	} else {
		WifiMessage *tmp = message_queue_head;
 8005a54:	4b0b      	ldr	r3, [pc, #44]	; (8005a84 <new_message+0xa0>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 8005a5a:	e002      	b.n	8005a62 <new_message+0x7e>
			tmp = tmp->next;
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1f8      	bne.n	8005a5c <new_message+0x78>
		}
		tmp->next = m;
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	693a      	ldr	r2, [r7, #16]
 8005a6e:	60da      	str	r2, [r3, #12]
	}
	printf("NEW MESSAGE INSERTED\r\n");
 8005a70:	4806      	ldr	r0, [pc, #24]	; (8005a8c <new_message+0xa8>)
 8005a72:	f000 fb8b 	bl	800618c <puts>
}
 8005a76:	bf00      	nop
 8005a78:	3718      	adds	r7, #24
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	bf00      	nop
 8005a80:	080075cc 	.word	0x080075cc
 8005a84:	20000164 	.word	0x20000164
 8005a88:	080075e4 	.word	0x080075e4
 8005a8c:	080075f8 	.word	0x080075f8

08005a90 <get_ok_to_send>:

void get_ok_to_send() {
 8005a90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a92:	b087      	sub	sp, #28
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	466b      	mov	r3, sp
 8005a98:	461e      	mov	r6, r3
	ready_for_next_message = 0;
 8005a9a:	4b45      	ldr	r3, [pc, #276]	; (8005bb0 <get_ok_to_send+0x120>)
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	601a      	str	r2, [r3, #0]
	wait_for_send_ok = 1;
 8005aa0:	4b44      	ldr	r3, [pc, #272]	; (8005bb4 <get_ok_to_send+0x124>)
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 8005aa6:	4b44      	ldr	r3, [pc, #272]	; (8005bb8 <get_ok_to_send+0x128>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	60fb      	str	r3, [r7, #12]
	int digits = count_digits(m->url_len + GET_LEN);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	334e      	adds	r3, #78	; 0x4e
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7ff fde4 	bl	8005680 <count_digits>
 8005ab8:	6138      	str	r0, [r7, #16]
	//printf("DIGITS=%d\r\n", digits);

	uint8_t send_cmd[digits + SEND_CMD_LEN];
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	f103 050d 	add.w	r5, r3, #13
 8005ac0:	1e6b      	subs	r3, r5, #1
 8005ac2:	617b      	str	r3, [r7, #20]
 8005ac4:	462b      	mov	r3, r5
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	f04f 0200 	mov.w	r2, #0
 8005acc:	f04f 0300 	mov.w	r3, #0
 8005ad0:	f04f 0400 	mov.w	r4, #0
 8005ad4:	00d4      	lsls	r4, r2, #3
 8005ad6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005ada:	00cb      	lsls	r3, r1, #3
 8005adc:	462b      	mov	r3, r5
 8005ade:	4619      	mov	r1, r3
 8005ae0:	f04f 0200 	mov.w	r2, #0
 8005ae4:	f04f 0300 	mov.w	r3, #0
 8005ae8:	f04f 0400 	mov.w	r4, #0
 8005aec:	00d4      	lsls	r4, r2, #3
 8005aee:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005af2:	00cb      	lsls	r3, r1, #3
 8005af4:	462b      	mov	r3, r5
 8005af6:	3307      	adds	r3, #7
 8005af8:	08db      	lsrs	r3, r3, #3
 8005afa:	00db      	lsls	r3, r3, #3
 8005afc:	ebad 0d03 	sub.w	sp, sp, r3
 8005b00:	466b      	mov	r3, sp
 8005b02:	3300      	adds	r3, #0
 8005b04:	60bb      	str	r3, [r7, #8]
	char send_cmd_str[digits + SEND_CMD_LEN];
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	f103 000d 	add.w	r0, r3, #13
 8005b0c:	1e43      	subs	r3, r0, #1
 8005b0e:	607b      	str	r3, [r7, #4]
 8005b10:	4603      	mov	r3, r0
 8005b12:	4619      	mov	r1, r3
 8005b14:	f04f 0200 	mov.w	r2, #0
 8005b18:	f04f 0300 	mov.w	r3, #0
 8005b1c:	f04f 0400 	mov.w	r4, #0
 8005b20:	00d4      	lsls	r4, r2, #3
 8005b22:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005b26:	00cb      	lsls	r3, r1, #3
 8005b28:	4603      	mov	r3, r0
 8005b2a:	4619      	mov	r1, r3
 8005b2c:	f04f 0200 	mov.w	r2, #0
 8005b30:	f04f 0300 	mov.w	r3, #0
 8005b34:	f04f 0400 	mov.w	r4, #0
 8005b38:	00d4      	lsls	r4, r2, #3
 8005b3a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005b3e:	00cb      	lsls	r3, r1, #3
 8005b40:	4603      	mov	r3, r0
 8005b42:	3307      	adds	r3, #7
 8005b44:	08db      	lsrs	r3, r3, #3
 8005b46:	00db      	lsls	r3, r3, #3
 8005b48:	ebad 0d03 	sub.w	sp, sp, r3
 8005b4c:	466b      	mov	r3, sp
 8005b4e:	3300      	adds	r3, #0
 8005b50:	603b      	str	r3, [r7, #0]
	sprintf(send_cmd_str, "AT+CIPSEND=%d\r\n", m->url_len + GET_LEN);
 8005b52:	6838      	ldr	r0, [r7, #0]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	334e      	adds	r3, #78	; 0x4e
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	4917      	ldr	r1, [pc, #92]	; (8005bbc <get_ok_to_send+0x12c>)
 8005b5e:	f000 fbdb 	bl	8006318 <siprintf>
	str_to_uint(send_cmd_str, send_cmd, digits + SEND_CMD_LEN);
 8005b62:	6838      	ldr	r0, [r7, #0]
 8005b64:	68b9      	ldr	r1, [r7, #8]
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	330d      	adds	r3, #13
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	f7ff fda6 	bl	80056bc <str_to_uint>

	printf("asking to send...\r\n");
 8005b70:	4813      	ldr	r0, [pc, #76]	; (8005bc0 <get_ok_to_send+0x130>)
 8005b72:	f000 fb0b 	bl	800618c <puts>
	BSP_LCD_GLASS_DisplayString("ASK ");
 8005b76:	4813      	ldr	r0, [pc, #76]	; (8005bc4 <get_ok_to_send+0x134>)
 8005b78:	f7fe fddc 	bl	8004734 <BSP_LCD_GLASS_DisplayString>
	memset(esp_recv_buf, 0, 2000);
 8005b7c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005b80:	2100      	movs	r1, #0
 8005b82:	4811      	ldr	r0, [pc, #68]	; (8005bc8 <get_ok_to_send+0x138>)
 8005b84:	f000 f9dd 	bl	8005f42 <memset>
	HAL_UART_Transmit(esp_huart, send_cmd, sizeof(send_cmd)/sizeof(uint8_t), 100);
 8005b88:	4b10      	ldr	r3, [pc, #64]	; (8005bcc <get_ok_to_send+0x13c>)
 8005b8a:	6818      	ldr	r0, [r3, #0]
 8005b8c:	68b9      	ldr	r1, [r7, #8]
 8005b8e:	b2aa      	uxth	r2, r5
 8005b90:	2364      	movs	r3, #100	; 0x64
 8005b92:	f7fc ffb5 	bl	8002b00 <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8005b96:	4b0d      	ldr	r3, [pc, #52]	; (8005bcc <get_ok_to_send+0x13c>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005b9e:	490a      	ldr	r1, [pc, #40]	; (8005bc8 <get_ok_to_send+0x138>)
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f7fd f9af 	bl	8002f04 <HAL_UART_Receive_DMA>
 8005ba6:	46b5      	mov	sp, r6
}
 8005ba8:	bf00      	nop
 8005baa:	371c      	adds	r7, #28
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bb0:	20000af4 	.word	0x20000af4
 8005bb4:	20000ae8 	.word	0x20000ae8
 8005bb8:	20000164 	.word	0x20000164
 8005bbc:	08007544 	.word	0x08007544
 8005bc0:	08007590 	.word	0x08007590
 8005bc4:	080075a4 	.word	0x080075a4
 8005bc8:	20000318 	.word	0x20000318
 8005bcc:	20000aec 	.word	0x20000aec

08005bd0 <send_message>:

void send_message() {
 8005bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bd2:	b087      	sub	sp, #28
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	466b      	mov	r3, sp
 8005bd8:	461e      	mov	r6, r3
	if (strstr(esp_recv_buf, ">") == NULL) {
 8005bda:	213e      	movs	r1, #62	; 0x3e
 8005bdc:	4855      	ldr	r0, [pc, #340]	; (8005d34 <send_message+0x164>)
 8005bde:	f000 fbbb 	bl	8006358 <strchr>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d114      	bne.n	8005c12 <send_message+0x42>
		wait_for_send_ok = 1;
 8005be8:	4b53      	ldr	r3, [pc, #332]	; (8005d38 <send_message+0x168>)
 8005bea:	2201      	movs	r2, #1
 8005bec:	601a      	str	r2, [r3, #0]
		good_for_send = 0;
 8005bee:	4b53      	ldr	r3, [pc, #332]	; (8005d3c <send_message+0x16c>)
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8005bf4:	4b52      	ldr	r3, [pc, #328]	; (8005d40 <send_message+0x170>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005bfc:	494d      	ldr	r1, [pc, #308]	; (8005d34 <send_message+0x164>)
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f7fd f980 	bl	8002f04 <HAL_UART_Receive_DMA>
		printf("Not good to send: %s\r\n", esp_recv_buf);
 8005c04:	494b      	ldr	r1, [pc, #300]	; (8005d34 <send_message+0x164>)
 8005c06:	484f      	ldr	r0, [pc, #316]	; (8005d44 <send_message+0x174>)
 8005c08:	f000 fa4c 	bl	80060a4 <iprintf>
		return;
 8005c0c:	bf00      	nop
 8005c0e:	46b5      	mov	sp, r6
 8005c10:	e08d      	b.n	8005d2e <send_message+0x15e>
	}
	printf("OK TO SEND:\r\n");
 8005c12:	484d      	ldr	r0, [pc, #308]	; (8005d48 <send_message+0x178>)
 8005c14:	f000 faba 	bl	800618c <puts>
	printf("%s\r\n", esp_recv_buf);
 8005c18:	4946      	ldr	r1, [pc, #280]	; (8005d34 <send_message+0x164>)
 8005c1a:	484c      	ldr	r0, [pc, #304]	; (8005d4c <send_message+0x17c>)
 8005c1c:	f000 fa42 	bl	80060a4 <iprintf>
	good_for_send = 0;
 8005c20:	4b46      	ldr	r3, [pc, #280]	; (8005d3c <send_message+0x16c>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 1;
 8005c26:	4b4a      	ldr	r3, [pc, #296]	; (8005d50 <send_message+0x180>)
 8005c28:	2201      	movs	r2, #1
 8005c2a:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 8005c2c:	4b49      	ldr	r3, [pc, #292]	; (8005d54 <send_message+0x184>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	617b      	str	r3, [r7, #20]

	uint8_t data[m->url_len + GET_LEN];
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	f103 054e 	add.w	r5, r3, #78	; 0x4e
 8005c3a:	1e6b      	subs	r3, r5, #1
 8005c3c:	613b      	str	r3, [r7, #16]
 8005c3e:	462b      	mov	r3, r5
 8005c40:	4619      	mov	r1, r3
 8005c42:	f04f 0200 	mov.w	r2, #0
 8005c46:	f04f 0300 	mov.w	r3, #0
 8005c4a:	f04f 0400 	mov.w	r4, #0
 8005c4e:	00d4      	lsls	r4, r2, #3
 8005c50:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005c54:	00cb      	lsls	r3, r1, #3
 8005c56:	462b      	mov	r3, r5
 8005c58:	4619      	mov	r1, r3
 8005c5a:	f04f 0200 	mov.w	r2, #0
 8005c5e:	f04f 0300 	mov.w	r3, #0
 8005c62:	f04f 0400 	mov.w	r4, #0
 8005c66:	00d4      	lsls	r4, r2, #3
 8005c68:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005c6c:	00cb      	lsls	r3, r1, #3
 8005c6e:	462b      	mov	r3, r5
 8005c70:	3307      	adds	r3, #7
 8005c72:	08db      	lsrs	r3, r3, #3
 8005c74:	00db      	lsls	r3, r3, #3
 8005c76:	ebad 0d03 	sub.w	sp, sp, r3
 8005c7a:	466b      	mov	r3, sp
 8005c7c:	3300      	adds	r3, #0
 8005c7e:	60fb      	str	r3, [r7, #12]
	char data_str[m->url_len + GET_LEN];
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f103 004e 	add.w	r0, r3, #78	; 0x4e
 8005c88:	1e43      	subs	r3, r0, #1
 8005c8a:	60bb      	str	r3, [r7, #8]
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	4619      	mov	r1, r3
 8005c90:	f04f 0200 	mov.w	r2, #0
 8005c94:	f04f 0300 	mov.w	r3, #0
 8005c98:	f04f 0400 	mov.w	r4, #0
 8005c9c:	00d4      	lsls	r4, r2, #3
 8005c9e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005ca2:	00cb      	lsls	r3, r1, #3
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	f04f 0200 	mov.w	r2, #0
 8005cac:	f04f 0300 	mov.w	r3, #0
 8005cb0:	f04f 0400 	mov.w	r4, #0
 8005cb4:	00d4      	lsls	r4, r2, #3
 8005cb6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005cba:	00cb      	lsls	r3, r1, #3
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	3307      	adds	r3, #7
 8005cc0:	08db      	lsrs	r3, r3, #3
 8005cc2:	00db      	lsls	r3, r3, #3
 8005cc4:	ebad 0d03 	sub.w	sp, sp, r3
 8005cc8:	466b      	mov	r3, sp
 8005cca:	3300      	adds	r3, #0
 8005ccc:	607b      	str	r3, [r7, #4]
	sprintf(data_str, "GET %s HTTP/1.1\r\nHost: virtualqueue477.herokuapp.com\r\nConnection: keep-alive\r\n\r\n", m->url);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	4920      	ldr	r1, [pc, #128]	; (8005d58 <send_message+0x188>)
 8005cd8:	f000 fb1e 	bl	8006318 <siprintf>
	str_to_uint(data_str, data, m->url_len + GET_LEN);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	68f9      	ldr	r1, [r7, #12]
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	334e      	adds	r3, #78	; 0x4e
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	f7ff fce8 	bl	80056bc <str_to_uint>

	printf("sending...\r\n");
 8005cec:	481b      	ldr	r0, [pc, #108]	; (8005d5c <send_message+0x18c>)
 8005cee:	f000 fa4d 	bl	800618c <puts>
	printf("To send:\r\n%s\r\n", data_str);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	481a      	ldr	r0, [pc, #104]	; (8005d60 <send_message+0x190>)
 8005cf8:	f000 f9d4 	bl	80060a4 <iprintf>
	BSP_LCD_GLASS_DisplayString("SEND");
 8005cfc:	4819      	ldr	r0, [pc, #100]	; (8005d64 <send_message+0x194>)
 8005cfe:	f7fe fd19 	bl	8004734 <BSP_LCD_GLASS_DisplayString>
	memset(esp_recv_buf, 0, 2000);
 8005d02:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005d06:	2100      	movs	r1, #0
 8005d08:	480a      	ldr	r0, [pc, #40]	; (8005d34 <send_message+0x164>)
 8005d0a:	f000 f91a 	bl	8005f42 <memset>
	HAL_UART_Transmit(esp_huart, data, sizeof(data)/sizeof(uint8_t), 100);
 8005d0e:	4b0c      	ldr	r3, [pc, #48]	; (8005d40 <send_message+0x170>)
 8005d10:	6818      	ldr	r0, [r3, #0]
 8005d12:	68f9      	ldr	r1, [r7, #12]
 8005d14:	b2aa      	uxth	r2, r5
 8005d16:	2364      	movs	r3, #100	; 0x64
 8005d18:	f7fc fef2 	bl	8002b00 <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8005d1c:	4b08      	ldr	r3, [pc, #32]	; (8005d40 <send_message+0x170>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005d24:	4903      	ldr	r1, [pc, #12]	; (8005d34 <send_message+0x164>)
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fd f8ec 	bl	8002f04 <HAL_UART_Receive_DMA>
 8005d2c:	46b5      	mov	sp, r6
}
 8005d2e:	371c      	adds	r7, #28
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d34:	20000318 	.word	0x20000318
 8005d38:	20000ae8 	.word	0x20000ae8
 8005d3c:	20000af0 	.word	0x20000af0
 8005d40:	20000aec 	.word	0x20000aec
 8005d44:	08007610 	.word	0x08007610
 8005d48:	08007628 	.word	0x08007628
 8005d4c:	0800740c 	.word	0x0800740c
 8005d50:	20000310 	.word	0x20000310
 8005d54:	20000164 	.word	0x20000164
 8005d58:	08007638 	.word	0x08007638
 8005d5c:	080075ac 	.word	0x080075ac
 8005d60:	0800768c 	.word	0x0800768c
 8005d64:	080075b8 	.word	0x080075b8

08005d68 <handle_message_response>:

void handle_message_response() {
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
	if (strstr(esp_recv_buf, "HTTP") == NULL) {
 8005d6e:	492e      	ldr	r1, [pc, #184]	; (8005e28 <handle_message_response+0xc0>)
 8005d70:	482e      	ldr	r0, [pc, #184]	; (8005e2c <handle_message_response+0xc4>)
 8005d72:	f000 fafe 	bl	8006372 <strstr>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d112      	bne.n	8005da2 <handle_message_response+0x3a>
		wait_for_message_response = 1;
 8005d7c:	4b2c      	ldr	r3, [pc, #176]	; (8005e30 <handle_message_response+0xc8>)
 8005d7e:	2201      	movs	r2, #1
 8005d80:	601a      	str	r2, [r3, #0]
		message_pending_handling = 0;
 8005d82:	4b2c      	ldr	r3, [pc, #176]	; (8005e34 <handle_message_response+0xcc>)
 8005d84:	2200      	movs	r2, #0
 8005d86:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8005d88:	4b2b      	ldr	r3, [pc, #172]	; (8005e38 <handle_message_response+0xd0>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005d90:	4926      	ldr	r1, [pc, #152]	; (8005e2c <handle_message_response+0xc4>)
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7fd f8b6 	bl	8002f04 <HAL_UART_Receive_DMA>
		printf("Not real response: %s\r\n", esp_recv_buf);
 8005d98:	4924      	ldr	r1, [pc, #144]	; (8005e2c <handle_message_response+0xc4>)
 8005d9a:	4828      	ldr	r0, [pc, #160]	; (8005e3c <handle_message_response+0xd4>)
 8005d9c:	f000 f982 	bl	80060a4 <iprintf>
		return;
 8005da0:	e03e      	b.n	8005e20 <handle_message_response+0xb8>
	}
	tcp_connected = 0;
 8005da2:	4b27      	ldr	r3, [pc, #156]	; (8005e40 <handle_message_response+0xd8>)
 8005da4:	2200      	movs	r2, #0
 8005da6:	601a      	str	r2, [r3, #0]
	printf("Response: %s\r\n", esp_recv_buf);
 8005da8:	4920      	ldr	r1, [pc, #128]	; (8005e2c <handle_message_response+0xc4>)
 8005daa:	4826      	ldr	r0, [pc, #152]	; (8005e44 <handle_message_response+0xdc>)
 8005dac:	f000 f97a 	bl	80060a4 <iprintf>
	WifiMessage *m = message_queue_head;
 8005db0:	4b25      	ldr	r3, [pc, #148]	; (8005e48 <handle_message_response+0xe0>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	607b      	str	r3, [r7, #4]
	if (m->type == 1) { // QR scan
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d103      	bne.n	8005dc6 <handle_message_response+0x5e>
		printf("WAS QR SCAN\r\n");
 8005dbe:	4823      	ldr	r0, [pc, #140]	; (8005e4c <handle_message_response+0xe4>)
 8005dc0:	f000 f9e4 	bl	800618c <puts>
 8005dc4:	e016      	b.n	8005df4 <handle_message_response+0x8c>
		// parse QR JSON
		// determine action - nothing or begin temp
	} else if (m->type == 2) { // things w/o data - exit, tempError, unauthEntry
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	2b02      	cmp	r3, #2
 8005dcc:	d103      	bne.n	8005dd6 <handle_message_response+0x6e>
		printf("WAS NO DATA TYPE\r\n");
 8005dce:	4820      	ldr	r0, [pc, #128]	; (8005e50 <handle_message_response+0xe8>)
 8005dd0:	f000 f9dc 	bl	800618c <puts>
 8005dd4:	e00e      	b.n	8005df4 <handle_message_response+0x8c>
	} else if (m->type == 3) { // entry
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2b03      	cmp	r3, #3
 8005ddc:	d103      	bne.n	8005de6 <handle_message_response+0x7e>
		// determine if allowed
		printf("WAS ENTRY\r\n");
 8005dde:	481d      	ldr	r0, [pc, #116]	; (8005e54 <handle_message_response+0xec>)
 8005de0:	f000 f9d4 	bl	800618c <puts>
 8005de4:	e006      	b.n	8005df4 <handle_message_response+0x8c>
	} else if (m->type == 4) { // status
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	2b04      	cmp	r3, #4
 8005dec:	d102      	bne.n	8005df4 <handle_message_response+0x8c>
		// parse status JSON
		// send to display
		printf("WAS STATUS\r\n");
 8005dee:	481a      	ldr	r0, [pc, #104]	; (8005e58 <handle_message_response+0xf0>)
 8005df0:	f000 f9cc 	bl	800618c <puts>
	}
	message_queue_head = message_queue_head->next;
 8005df4:	4b14      	ldr	r3, [pc, #80]	; (8005e48 <handle_message_response+0xe0>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	4a13      	ldr	r2, [pc, #76]	; (8005e48 <handle_message_response+0xe0>)
 8005dfc:	6013      	str	r3, [r2, #0]
	free(m->url);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	4618      	mov	r0, r3
 8005e04:	f000 f88a 	bl	8005f1c <free>
	free(m);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 f887 	bl	8005f1c <free>
	message_pending_handling = 0;
 8005e0e:	4b09      	ldr	r3, [pc, #36]	; (8005e34 <handle_message_response+0xcc>)
 8005e10:	2200      	movs	r2, #0
 8005e12:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 8005e14:	4b11      	ldr	r3, [pc, #68]	; (8005e5c <handle_message_response+0xf4>)
 8005e16:	2201      	movs	r2, #1
 8005e18:	601a      	str	r2, [r3, #0]
	printf("DONE HANDLING RESPONSE\r\n");
 8005e1a:	4811      	ldr	r0, [pc, #68]	; (8005e60 <handle_message_response+0xf8>)
 8005e1c:	f000 f9b6 	bl	800618c <puts>
}
 8005e20:	3708      	adds	r7, #8
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	0800769c 	.word	0x0800769c
 8005e2c:	20000318 	.word	0x20000318
 8005e30:	20000310 	.word	0x20000310
 8005e34:	20000314 	.word	0x20000314
 8005e38:	20000aec 	.word	0x20000aec
 8005e3c:	080076a4 	.word	0x080076a4
 8005e40:	20000228 	.word	0x20000228
 8005e44:	080076bc 	.word	0x080076bc
 8005e48:	20000164 	.word	0x20000164
 8005e4c:	080076cc 	.word	0x080076cc
 8005e50:	080076dc 	.word	0x080076dc
 8005e54:	080076f0 	.word	0x080076f0
 8005e58:	080076fc 	.word	0x080076fc
 8005e5c:	20000af4 	.word	0x20000af4
 8005e60:	08007708 	.word	0x08007708

08005e64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005e64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005e9c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005e68:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005e6a:	e003      	b.n	8005e74 <LoopCopyDataInit>

08005e6c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005e6c:	4b0c      	ldr	r3, [pc, #48]	; (8005ea0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005e6e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005e70:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005e72:	3104      	adds	r1, #4

08005e74 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005e74:	480b      	ldr	r0, [pc, #44]	; (8005ea4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8005e76:	4b0c      	ldr	r3, [pc, #48]	; (8005ea8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005e78:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005e7a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005e7c:	d3f6      	bcc.n	8005e6c <CopyDataInit>
	ldr	r2, =_sbss
 8005e7e:	4a0b      	ldr	r2, [pc, #44]	; (8005eac <LoopForever+0x12>)
	b	LoopFillZerobss
 8005e80:	e002      	b.n	8005e88 <LoopFillZerobss>

08005e82 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005e82:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005e84:	f842 3b04 	str.w	r3, [r2], #4

08005e88 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005e88:	4b09      	ldr	r3, [pc, #36]	; (8005eb0 <LoopForever+0x16>)
	cmp	r2, r3
 8005e8a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005e8c:	d3f9      	bcc.n	8005e82 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005e8e:	f7ff fbc1 	bl	8005614 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005e92:	f000 f817 	bl	8005ec4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005e96:	f7fe f881 	bl	8003f9c <main>

08005e9a <LoopForever>:

LoopForever:
    b LoopForever
 8005e9a:	e7fe      	b.n	8005e9a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005e9c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8005ea0:	08007858 	.word	0x08007858
	ldr	r0, =_sdata
 8005ea4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005ea8:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8005eac:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8005eb0:	20000afc 	.word	0x20000afc

08005eb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005eb4:	e7fe      	b.n	8005eb4 <ADC1_2_IRQHandler>
	...

08005eb8 <__errno>:
 8005eb8:	4b01      	ldr	r3, [pc, #4]	; (8005ec0 <__errno+0x8>)
 8005eba:	6818      	ldr	r0, [r3, #0]
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	2000000c 	.word	0x2000000c

08005ec4 <__libc_init_array>:
 8005ec4:	b570      	push	{r4, r5, r6, lr}
 8005ec6:	4e0d      	ldr	r6, [pc, #52]	; (8005efc <__libc_init_array+0x38>)
 8005ec8:	4c0d      	ldr	r4, [pc, #52]	; (8005f00 <__libc_init_array+0x3c>)
 8005eca:	1ba4      	subs	r4, r4, r6
 8005ecc:	10a4      	asrs	r4, r4, #2
 8005ece:	2500      	movs	r5, #0
 8005ed0:	42a5      	cmp	r5, r4
 8005ed2:	d109      	bne.n	8005ee8 <__libc_init_array+0x24>
 8005ed4:	4e0b      	ldr	r6, [pc, #44]	; (8005f04 <__libc_init_array+0x40>)
 8005ed6:	4c0c      	ldr	r4, [pc, #48]	; (8005f08 <__libc_init_array+0x44>)
 8005ed8:	f001 fa14 	bl	8007304 <_init>
 8005edc:	1ba4      	subs	r4, r4, r6
 8005ede:	10a4      	asrs	r4, r4, #2
 8005ee0:	2500      	movs	r5, #0
 8005ee2:	42a5      	cmp	r5, r4
 8005ee4:	d105      	bne.n	8005ef2 <__libc_init_array+0x2e>
 8005ee6:	bd70      	pop	{r4, r5, r6, pc}
 8005ee8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005eec:	4798      	blx	r3
 8005eee:	3501      	adds	r5, #1
 8005ef0:	e7ee      	b.n	8005ed0 <__libc_init_array+0xc>
 8005ef2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005ef6:	4798      	blx	r3
 8005ef8:	3501      	adds	r5, #1
 8005efa:	e7f2      	b.n	8005ee2 <__libc_init_array+0x1e>
 8005efc:	08007850 	.word	0x08007850
 8005f00:	08007850 	.word	0x08007850
 8005f04:	08007850 	.word	0x08007850
 8005f08:	08007854 	.word	0x08007854

08005f0c <malloc>:
 8005f0c:	4b02      	ldr	r3, [pc, #8]	; (8005f18 <malloc+0xc>)
 8005f0e:	4601      	mov	r1, r0
 8005f10:	6818      	ldr	r0, [r3, #0]
 8005f12:	f000 b86d 	b.w	8005ff0 <_malloc_r>
 8005f16:	bf00      	nop
 8005f18:	2000000c 	.word	0x2000000c

08005f1c <free>:
 8005f1c:	4b02      	ldr	r3, [pc, #8]	; (8005f28 <free+0xc>)
 8005f1e:	4601      	mov	r1, r0
 8005f20:	6818      	ldr	r0, [r3, #0]
 8005f22:	f000 b817 	b.w	8005f54 <_free_r>
 8005f26:	bf00      	nop
 8005f28:	2000000c 	.word	0x2000000c

08005f2c <memcpy>:
 8005f2c:	b510      	push	{r4, lr}
 8005f2e:	1e43      	subs	r3, r0, #1
 8005f30:	440a      	add	r2, r1
 8005f32:	4291      	cmp	r1, r2
 8005f34:	d100      	bne.n	8005f38 <memcpy+0xc>
 8005f36:	bd10      	pop	{r4, pc}
 8005f38:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f40:	e7f7      	b.n	8005f32 <memcpy+0x6>

08005f42 <memset>:
 8005f42:	4402      	add	r2, r0
 8005f44:	4603      	mov	r3, r0
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d100      	bne.n	8005f4c <memset+0xa>
 8005f4a:	4770      	bx	lr
 8005f4c:	f803 1b01 	strb.w	r1, [r3], #1
 8005f50:	e7f9      	b.n	8005f46 <memset+0x4>
	...

08005f54 <_free_r>:
 8005f54:	b538      	push	{r3, r4, r5, lr}
 8005f56:	4605      	mov	r5, r0
 8005f58:	2900      	cmp	r1, #0
 8005f5a:	d045      	beq.n	8005fe8 <_free_r+0x94>
 8005f5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f60:	1f0c      	subs	r4, r1, #4
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	bfb8      	it	lt
 8005f66:	18e4      	addlt	r4, r4, r3
 8005f68:	f000 fcbc 	bl	80068e4 <__malloc_lock>
 8005f6c:	4a1f      	ldr	r2, [pc, #124]	; (8005fec <_free_r+0x98>)
 8005f6e:	6813      	ldr	r3, [r2, #0]
 8005f70:	4610      	mov	r0, r2
 8005f72:	b933      	cbnz	r3, 8005f82 <_free_r+0x2e>
 8005f74:	6063      	str	r3, [r4, #4]
 8005f76:	6014      	str	r4, [r2, #0]
 8005f78:	4628      	mov	r0, r5
 8005f7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f7e:	f000 bcb2 	b.w	80068e6 <__malloc_unlock>
 8005f82:	42a3      	cmp	r3, r4
 8005f84:	d90c      	bls.n	8005fa0 <_free_r+0x4c>
 8005f86:	6821      	ldr	r1, [r4, #0]
 8005f88:	1862      	adds	r2, r4, r1
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	bf04      	itt	eq
 8005f8e:	681a      	ldreq	r2, [r3, #0]
 8005f90:	685b      	ldreq	r3, [r3, #4]
 8005f92:	6063      	str	r3, [r4, #4]
 8005f94:	bf04      	itt	eq
 8005f96:	1852      	addeq	r2, r2, r1
 8005f98:	6022      	streq	r2, [r4, #0]
 8005f9a:	6004      	str	r4, [r0, #0]
 8005f9c:	e7ec      	b.n	8005f78 <_free_r+0x24>
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	685a      	ldr	r2, [r3, #4]
 8005fa2:	b10a      	cbz	r2, 8005fa8 <_free_r+0x54>
 8005fa4:	42a2      	cmp	r2, r4
 8005fa6:	d9fa      	bls.n	8005f9e <_free_r+0x4a>
 8005fa8:	6819      	ldr	r1, [r3, #0]
 8005faa:	1858      	adds	r0, r3, r1
 8005fac:	42a0      	cmp	r0, r4
 8005fae:	d10b      	bne.n	8005fc8 <_free_r+0x74>
 8005fb0:	6820      	ldr	r0, [r4, #0]
 8005fb2:	4401      	add	r1, r0
 8005fb4:	1858      	adds	r0, r3, r1
 8005fb6:	4282      	cmp	r2, r0
 8005fb8:	6019      	str	r1, [r3, #0]
 8005fba:	d1dd      	bne.n	8005f78 <_free_r+0x24>
 8005fbc:	6810      	ldr	r0, [r2, #0]
 8005fbe:	6852      	ldr	r2, [r2, #4]
 8005fc0:	605a      	str	r2, [r3, #4]
 8005fc2:	4401      	add	r1, r0
 8005fc4:	6019      	str	r1, [r3, #0]
 8005fc6:	e7d7      	b.n	8005f78 <_free_r+0x24>
 8005fc8:	d902      	bls.n	8005fd0 <_free_r+0x7c>
 8005fca:	230c      	movs	r3, #12
 8005fcc:	602b      	str	r3, [r5, #0]
 8005fce:	e7d3      	b.n	8005f78 <_free_r+0x24>
 8005fd0:	6820      	ldr	r0, [r4, #0]
 8005fd2:	1821      	adds	r1, r4, r0
 8005fd4:	428a      	cmp	r2, r1
 8005fd6:	bf04      	itt	eq
 8005fd8:	6811      	ldreq	r1, [r2, #0]
 8005fda:	6852      	ldreq	r2, [r2, #4]
 8005fdc:	6062      	str	r2, [r4, #4]
 8005fde:	bf04      	itt	eq
 8005fe0:	1809      	addeq	r1, r1, r0
 8005fe2:	6021      	streq	r1, [r4, #0]
 8005fe4:	605c      	str	r4, [r3, #4]
 8005fe6:	e7c7      	b.n	8005f78 <_free_r+0x24>
 8005fe8:	bd38      	pop	{r3, r4, r5, pc}
 8005fea:	bf00      	nop
 8005fec:	20000090 	.word	0x20000090

08005ff0 <_malloc_r>:
 8005ff0:	b570      	push	{r4, r5, r6, lr}
 8005ff2:	1ccd      	adds	r5, r1, #3
 8005ff4:	f025 0503 	bic.w	r5, r5, #3
 8005ff8:	3508      	adds	r5, #8
 8005ffa:	2d0c      	cmp	r5, #12
 8005ffc:	bf38      	it	cc
 8005ffe:	250c      	movcc	r5, #12
 8006000:	2d00      	cmp	r5, #0
 8006002:	4606      	mov	r6, r0
 8006004:	db01      	blt.n	800600a <_malloc_r+0x1a>
 8006006:	42a9      	cmp	r1, r5
 8006008:	d903      	bls.n	8006012 <_malloc_r+0x22>
 800600a:	230c      	movs	r3, #12
 800600c:	6033      	str	r3, [r6, #0]
 800600e:	2000      	movs	r0, #0
 8006010:	bd70      	pop	{r4, r5, r6, pc}
 8006012:	f000 fc67 	bl	80068e4 <__malloc_lock>
 8006016:	4a21      	ldr	r2, [pc, #132]	; (800609c <_malloc_r+0xac>)
 8006018:	6814      	ldr	r4, [r2, #0]
 800601a:	4621      	mov	r1, r4
 800601c:	b991      	cbnz	r1, 8006044 <_malloc_r+0x54>
 800601e:	4c20      	ldr	r4, [pc, #128]	; (80060a0 <_malloc_r+0xb0>)
 8006020:	6823      	ldr	r3, [r4, #0]
 8006022:	b91b      	cbnz	r3, 800602c <_malloc_r+0x3c>
 8006024:	4630      	mov	r0, r6
 8006026:	f000 f8b9 	bl	800619c <_sbrk_r>
 800602a:	6020      	str	r0, [r4, #0]
 800602c:	4629      	mov	r1, r5
 800602e:	4630      	mov	r0, r6
 8006030:	f000 f8b4 	bl	800619c <_sbrk_r>
 8006034:	1c43      	adds	r3, r0, #1
 8006036:	d124      	bne.n	8006082 <_malloc_r+0x92>
 8006038:	230c      	movs	r3, #12
 800603a:	6033      	str	r3, [r6, #0]
 800603c:	4630      	mov	r0, r6
 800603e:	f000 fc52 	bl	80068e6 <__malloc_unlock>
 8006042:	e7e4      	b.n	800600e <_malloc_r+0x1e>
 8006044:	680b      	ldr	r3, [r1, #0]
 8006046:	1b5b      	subs	r3, r3, r5
 8006048:	d418      	bmi.n	800607c <_malloc_r+0x8c>
 800604a:	2b0b      	cmp	r3, #11
 800604c:	d90f      	bls.n	800606e <_malloc_r+0x7e>
 800604e:	600b      	str	r3, [r1, #0]
 8006050:	50cd      	str	r5, [r1, r3]
 8006052:	18cc      	adds	r4, r1, r3
 8006054:	4630      	mov	r0, r6
 8006056:	f000 fc46 	bl	80068e6 <__malloc_unlock>
 800605a:	f104 000b 	add.w	r0, r4, #11
 800605e:	1d23      	adds	r3, r4, #4
 8006060:	f020 0007 	bic.w	r0, r0, #7
 8006064:	1ac3      	subs	r3, r0, r3
 8006066:	d0d3      	beq.n	8006010 <_malloc_r+0x20>
 8006068:	425a      	negs	r2, r3
 800606a:	50e2      	str	r2, [r4, r3]
 800606c:	e7d0      	b.n	8006010 <_malloc_r+0x20>
 800606e:	428c      	cmp	r4, r1
 8006070:	684b      	ldr	r3, [r1, #4]
 8006072:	bf16      	itet	ne
 8006074:	6063      	strne	r3, [r4, #4]
 8006076:	6013      	streq	r3, [r2, #0]
 8006078:	460c      	movne	r4, r1
 800607a:	e7eb      	b.n	8006054 <_malloc_r+0x64>
 800607c:	460c      	mov	r4, r1
 800607e:	6849      	ldr	r1, [r1, #4]
 8006080:	e7cc      	b.n	800601c <_malloc_r+0x2c>
 8006082:	1cc4      	adds	r4, r0, #3
 8006084:	f024 0403 	bic.w	r4, r4, #3
 8006088:	42a0      	cmp	r0, r4
 800608a:	d005      	beq.n	8006098 <_malloc_r+0xa8>
 800608c:	1a21      	subs	r1, r4, r0
 800608e:	4630      	mov	r0, r6
 8006090:	f000 f884 	bl	800619c <_sbrk_r>
 8006094:	3001      	adds	r0, #1
 8006096:	d0cf      	beq.n	8006038 <_malloc_r+0x48>
 8006098:	6025      	str	r5, [r4, #0]
 800609a:	e7db      	b.n	8006054 <_malloc_r+0x64>
 800609c:	20000090 	.word	0x20000090
 80060a0:	20000094 	.word	0x20000094

080060a4 <iprintf>:
 80060a4:	b40f      	push	{r0, r1, r2, r3}
 80060a6:	4b0a      	ldr	r3, [pc, #40]	; (80060d0 <iprintf+0x2c>)
 80060a8:	b513      	push	{r0, r1, r4, lr}
 80060aa:	681c      	ldr	r4, [r3, #0]
 80060ac:	b124      	cbz	r4, 80060b8 <iprintf+0x14>
 80060ae:	69a3      	ldr	r3, [r4, #24]
 80060b0:	b913      	cbnz	r3, 80060b8 <iprintf+0x14>
 80060b2:	4620      	mov	r0, r4
 80060b4:	f000 fb28 	bl	8006708 <__sinit>
 80060b8:	ab05      	add	r3, sp, #20
 80060ba:	9a04      	ldr	r2, [sp, #16]
 80060bc:	68a1      	ldr	r1, [r4, #8]
 80060be:	9301      	str	r3, [sp, #4]
 80060c0:	4620      	mov	r0, r4
 80060c2:	f000 fd8d 	bl	8006be0 <_vfiprintf_r>
 80060c6:	b002      	add	sp, #8
 80060c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060cc:	b004      	add	sp, #16
 80060ce:	4770      	bx	lr
 80060d0:	2000000c 	.word	0x2000000c

080060d4 <_puts_r>:
 80060d4:	b570      	push	{r4, r5, r6, lr}
 80060d6:	460e      	mov	r6, r1
 80060d8:	4605      	mov	r5, r0
 80060da:	b118      	cbz	r0, 80060e4 <_puts_r+0x10>
 80060dc:	6983      	ldr	r3, [r0, #24]
 80060de:	b90b      	cbnz	r3, 80060e4 <_puts_r+0x10>
 80060e0:	f000 fb12 	bl	8006708 <__sinit>
 80060e4:	69ab      	ldr	r3, [r5, #24]
 80060e6:	68ac      	ldr	r4, [r5, #8]
 80060e8:	b913      	cbnz	r3, 80060f0 <_puts_r+0x1c>
 80060ea:	4628      	mov	r0, r5
 80060ec:	f000 fb0c 	bl	8006708 <__sinit>
 80060f0:	4b23      	ldr	r3, [pc, #140]	; (8006180 <_puts_r+0xac>)
 80060f2:	429c      	cmp	r4, r3
 80060f4:	d117      	bne.n	8006126 <_puts_r+0x52>
 80060f6:	686c      	ldr	r4, [r5, #4]
 80060f8:	89a3      	ldrh	r3, [r4, #12]
 80060fa:	071b      	lsls	r3, r3, #28
 80060fc:	d51d      	bpl.n	800613a <_puts_r+0x66>
 80060fe:	6923      	ldr	r3, [r4, #16]
 8006100:	b1db      	cbz	r3, 800613a <_puts_r+0x66>
 8006102:	3e01      	subs	r6, #1
 8006104:	68a3      	ldr	r3, [r4, #8]
 8006106:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800610a:	3b01      	subs	r3, #1
 800610c:	60a3      	str	r3, [r4, #8]
 800610e:	b9e9      	cbnz	r1, 800614c <_puts_r+0x78>
 8006110:	2b00      	cmp	r3, #0
 8006112:	da2e      	bge.n	8006172 <_puts_r+0x9e>
 8006114:	4622      	mov	r2, r4
 8006116:	210a      	movs	r1, #10
 8006118:	4628      	mov	r0, r5
 800611a:	f000 f945 	bl	80063a8 <__swbuf_r>
 800611e:	3001      	adds	r0, #1
 8006120:	d011      	beq.n	8006146 <_puts_r+0x72>
 8006122:	200a      	movs	r0, #10
 8006124:	e011      	b.n	800614a <_puts_r+0x76>
 8006126:	4b17      	ldr	r3, [pc, #92]	; (8006184 <_puts_r+0xb0>)
 8006128:	429c      	cmp	r4, r3
 800612a:	d101      	bne.n	8006130 <_puts_r+0x5c>
 800612c:	68ac      	ldr	r4, [r5, #8]
 800612e:	e7e3      	b.n	80060f8 <_puts_r+0x24>
 8006130:	4b15      	ldr	r3, [pc, #84]	; (8006188 <_puts_r+0xb4>)
 8006132:	429c      	cmp	r4, r3
 8006134:	bf08      	it	eq
 8006136:	68ec      	ldreq	r4, [r5, #12]
 8006138:	e7de      	b.n	80060f8 <_puts_r+0x24>
 800613a:	4621      	mov	r1, r4
 800613c:	4628      	mov	r0, r5
 800613e:	f000 f985 	bl	800644c <__swsetup_r>
 8006142:	2800      	cmp	r0, #0
 8006144:	d0dd      	beq.n	8006102 <_puts_r+0x2e>
 8006146:	f04f 30ff 	mov.w	r0, #4294967295
 800614a:	bd70      	pop	{r4, r5, r6, pc}
 800614c:	2b00      	cmp	r3, #0
 800614e:	da04      	bge.n	800615a <_puts_r+0x86>
 8006150:	69a2      	ldr	r2, [r4, #24]
 8006152:	429a      	cmp	r2, r3
 8006154:	dc06      	bgt.n	8006164 <_puts_r+0x90>
 8006156:	290a      	cmp	r1, #10
 8006158:	d004      	beq.n	8006164 <_puts_r+0x90>
 800615a:	6823      	ldr	r3, [r4, #0]
 800615c:	1c5a      	adds	r2, r3, #1
 800615e:	6022      	str	r2, [r4, #0]
 8006160:	7019      	strb	r1, [r3, #0]
 8006162:	e7cf      	b.n	8006104 <_puts_r+0x30>
 8006164:	4622      	mov	r2, r4
 8006166:	4628      	mov	r0, r5
 8006168:	f000 f91e 	bl	80063a8 <__swbuf_r>
 800616c:	3001      	adds	r0, #1
 800616e:	d1c9      	bne.n	8006104 <_puts_r+0x30>
 8006170:	e7e9      	b.n	8006146 <_puts_r+0x72>
 8006172:	6823      	ldr	r3, [r4, #0]
 8006174:	200a      	movs	r0, #10
 8006176:	1c5a      	adds	r2, r3, #1
 8006178:	6022      	str	r2, [r4, #0]
 800617a:	7018      	strb	r0, [r3, #0]
 800617c:	e7e5      	b.n	800614a <_puts_r+0x76>
 800617e:	bf00      	nop
 8006180:	080077d4 	.word	0x080077d4
 8006184:	080077f4 	.word	0x080077f4
 8006188:	080077b4 	.word	0x080077b4

0800618c <puts>:
 800618c:	4b02      	ldr	r3, [pc, #8]	; (8006198 <puts+0xc>)
 800618e:	4601      	mov	r1, r0
 8006190:	6818      	ldr	r0, [r3, #0]
 8006192:	f7ff bf9f 	b.w	80060d4 <_puts_r>
 8006196:	bf00      	nop
 8006198:	2000000c 	.word	0x2000000c

0800619c <_sbrk_r>:
 800619c:	b538      	push	{r3, r4, r5, lr}
 800619e:	4c06      	ldr	r4, [pc, #24]	; (80061b8 <_sbrk_r+0x1c>)
 80061a0:	2300      	movs	r3, #0
 80061a2:	4605      	mov	r5, r0
 80061a4:	4608      	mov	r0, r1
 80061a6:	6023      	str	r3, [r4, #0]
 80061a8:	f7ff fa08 	bl	80055bc <_sbrk>
 80061ac:	1c43      	adds	r3, r0, #1
 80061ae:	d102      	bne.n	80061b6 <_sbrk_r+0x1a>
 80061b0:	6823      	ldr	r3, [r4, #0]
 80061b2:	b103      	cbz	r3, 80061b6 <_sbrk_r+0x1a>
 80061b4:	602b      	str	r3, [r5, #0]
 80061b6:	bd38      	pop	{r3, r4, r5, pc}
 80061b8:	20000af8 	.word	0x20000af8

080061bc <setvbuf>:
 80061bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80061c0:	461d      	mov	r5, r3
 80061c2:	4b51      	ldr	r3, [pc, #324]	; (8006308 <setvbuf+0x14c>)
 80061c4:	681e      	ldr	r6, [r3, #0]
 80061c6:	4604      	mov	r4, r0
 80061c8:	460f      	mov	r7, r1
 80061ca:	4690      	mov	r8, r2
 80061cc:	b126      	cbz	r6, 80061d8 <setvbuf+0x1c>
 80061ce:	69b3      	ldr	r3, [r6, #24]
 80061d0:	b913      	cbnz	r3, 80061d8 <setvbuf+0x1c>
 80061d2:	4630      	mov	r0, r6
 80061d4:	f000 fa98 	bl	8006708 <__sinit>
 80061d8:	4b4c      	ldr	r3, [pc, #304]	; (800630c <setvbuf+0x150>)
 80061da:	429c      	cmp	r4, r3
 80061dc:	d152      	bne.n	8006284 <setvbuf+0xc8>
 80061de:	6874      	ldr	r4, [r6, #4]
 80061e0:	f1b8 0f02 	cmp.w	r8, #2
 80061e4:	d006      	beq.n	80061f4 <setvbuf+0x38>
 80061e6:	f1b8 0f01 	cmp.w	r8, #1
 80061ea:	f200 8089 	bhi.w	8006300 <setvbuf+0x144>
 80061ee:	2d00      	cmp	r5, #0
 80061f0:	f2c0 8086 	blt.w	8006300 <setvbuf+0x144>
 80061f4:	4621      	mov	r1, r4
 80061f6:	4630      	mov	r0, r6
 80061f8:	f000 fa1c 	bl	8006634 <_fflush_r>
 80061fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80061fe:	b141      	cbz	r1, 8006212 <setvbuf+0x56>
 8006200:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006204:	4299      	cmp	r1, r3
 8006206:	d002      	beq.n	800620e <setvbuf+0x52>
 8006208:	4630      	mov	r0, r6
 800620a:	f7ff fea3 	bl	8005f54 <_free_r>
 800620e:	2300      	movs	r3, #0
 8006210:	6363      	str	r3, [r4, #52]	; 0x34
 8006212:	2300      	movs	r3, #0
 8006214:	61a3      	str	r3, [r4, #24]
 8006216:	6063      	str	r3, [r4, #4]
 8006218:	89a3      	ldrh	r3, [r4, #12]
 800621a:	061b      	lsls	r3, r3, #24
 800621c:	d503      	bpl.n	8006226 <setvbuf+0x6a>
 800621e:	6921      	ldr	r1, [r4, #16]
 8006220:	4630      	mov	r0, r6
 8006222:	f7ff fe97 	bl	8005f54 <_free_r>
 8006226:	89a3      	ldrh	r3, [r4, #12]
 8006228:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800622c:	f023 0303 	bic.w	r3, r3, #3
 8006230:	f1b8 0f02 	cmp.w	r8, #2
 8006234:	81a3      	strh	r3, [r4, #12]
 8006236:	d05d      	beq.n	80062f4 <setvbuf+0x138>
 8006238:	ab01      	add	r3, sp, #4
 800623a:	466a      	mov	r2, sp
 800623c:	4621      	mov	r1, r4
 800623e:	4630      	mov	r0, r6
 8006240:	f000 faec 	bl	800681c <__swhatbuf_r>
 8006244:	89a3      	ldrh	r3, [r4, #12]
 8006246:	4318      	orrs	r0, r3
 8006248:	81a0      	strh	r0, [r4, #12]
 800624a:	bb2d      	cbnz	r5, 8006298 <setvbuf+0xdc>
 800624c:	9d00      	ldr	r5, [sp, #0]
 800624e:	4628      	mov	r0, r5
 8006250:	f7ff fe5c 	bl	8005f0c <malloc>
 8006254:	4607      	mov	r7, r0
 8006256:	2800      	cmp	r0, #0
 8006258:	d14e      	bne.n	80062f8 <setvbuf+0x13c>
 800625a:	f8dd 9000 	ldr.w	r9, [sp]
 800625e:	45a9      	cmp	r9, r5
 8006260:	d13c      	bne.n	80062dc <setvbuf+0x120>
 8006262:	f04f 30ff 	mov.w	r0, #4294967295
 8006266:	89a3      	ldrh	r3, [r4, #12]
 8006268:	f043 0302 	orr.w	r3, r3, #2
 800626c:	81a3      	strh	r3, [r4, #12]
 800626e:	2300      	movs	r3, #0
 8006270:	60a3      	str	r3, [r4, #8]
 8006272:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006276:	6023      	str	r3, [r4, #0]
 8006278:	6123      	str	r3, [r4, #16]
 800627a:	2301      	movs	r3, #1
 800627c:	6163      	str	r3, [r4, #20]
 800627e:	b003      	add	sp, #12
 8006280:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006284:	4b22      	ldr	r3, [pc, #136]	; (8006310 <setvbuf+0x154>)
 8006286:	429c      	cmp	r4, r3
 8006288:	d101      	bne.n	800628e <setvbuf+0xd2>
 800628a:	68b4      	ldr	r4, [r6, #8]
 800628c:	e7a8      	b.n	80061e0 <setvbuf+0x24>
 800628e:	4b21      	ldr	r3, [pc, #132]	; (8006314 <setvbuf+0x158>)
 8006290:	429c      	cmp	r4, r3
 8006292:	bf08      	it	eq
 8006294:	68f4      	ldreq	r4, [r6, #12]
 8006296:	e7a3      	b.n	80061e0 <setvbuf+0x24>
 8006298:	2f00      	cmp	r7, #0
 800629a:	d0d8      	beq.n	800624e <setvbuf+0x92>
 800629c:	69b3      	ldr	r3, [r6, #24]
 800629e:	b913      	cbnz	r3, 80062a6 <setvbuf+0xea>
 80062a0:	4630      	mov	r0, r6
 80062a2:	f000 fa31 	bl	8006708 <__sinit>
 80062a6:	f1b8 0f01 	cmp.w	r8, #1
 80062aa:	bf08      	it	eq
 80062ac:	89a3      	ldrheq	r3, [r4, #12]
 80062ae:	6027      	str	r7, [r4, #0]
 80062b0:	bf04      	itt	eq
 80062b2:	f043 0301 	orreq.w	r3, r3, #1
 80062b6:	81a3      	strheq	r3, [r4, #12]
 80062b8:	89a3      	ldrh	r3, [r4, #12]
 80062ba:	f013 0008 	ands.w	r0, r3, #8
 80062be:	e9c4 7504 	strd	r7, r5, [r4, #16]
 80062c2:	d01b      	beq.n	80062fc <setvbuf+0x140>
 80062c4:	f013 0001 	ands.w	r0, r3, #1
 80062c8:	bf18      	it	ne
 80062ca:	426d      	negne	r5, r5
 80062cc:	f04f 0300 	mov.w	r3, #0
 80062d0:	bf1d      	ittte	ne
 80062d2:	60a3      	strne	r3, [r4, #8]
 80062d4:	61a5      	strne	r5, [r4, #24]
 80062d6:	4618      	movne	r0, r3
 80062d8:	60a5      	streq	r5, [r4, #8]
 80062da:	e7d0      	b.n	800627e <setvbuf+0xc2>
 80062dc:	4648      	mov	r0, r9
 80062de:	f7ff fe15 	bl	8005f0c <malloc>
 80062e2:	4607      	mov	r7, r0
 80062e4:	2800      	cmp	r0, #0
 80062e6:	d0bc      	beq.n	8006262 <setvbuf+0xa6>
 80062e8:	89a3      	ldrh	r3, [r4, #12]
 80062ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062ee:	81a3      	strh	r3, [r4, #12]
 80062f0:	464d      	mov	r5, r9
 80062f2:	e7d3      	b.n	800629c <setvbuf+0xe0>
 80062f4:	2000      	movs	r0, #0
 80062f6:	e7b6      	b.n	8006266 <setvbuf+0xaa>
 80062f8:	46a9      	mov	r9, r5
 80062fa:	e7f5      	b.n	80062e8 <setvbuf+0x12c>
 80062fc:	60a0      	str	r0, [r4, #8]
 80062fe:	e7be      	b.n	800627e <setvbuf+0xc2>
 8006300:	f04f 30ff 	mov.w	r0, #4294967295
 8006304:	e7bb      	b.n	800627e <setvbuf+0xc2>
 8006306:	bf00      	nop
 8006308:	2000000c 	.word	0x2000000c
 800630c:	080077d4 	.word	0x080077d4
 8006310:	080077f4 	.word	0x080077f4
 8006314:	080077b4 	.word	0x080077b4

08006318 <siprintf>:
 8006318:	b40e      	push	{r1, r2, r3}
 800631a:	b500      	push	{lr}
 800631c:	b09c      	sub	sp, #112	; 0x70
 800631e:	ab1d      	add	r3, sp, #116	; 0x74
 8006320:	9002      	str	r0, [sp, #8]
 8006322:	9006      	str	r0, [sp, #24]
 8006324:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006328:	4809      	ldr	r0, [pc, #36]	; (8006350 <siprintf+0x38>)
 800632a:	9107      	str	r1, [sp, #28]
 800632c:	9104      	str	r1, [sp, #16]
 800632e:	4909      	ldr	r1, [pc, #36]	; (8006354 <siprintf+0x3c>)
 8006330:	f853 2b04 	ldr.w	r2, [r3], #4
 8006334:	9105      	str	r1, [sp, #20]
 8006336:	6800      	ldr	r0, [r0, #0]
 8006338:	9301      	str	r3, [sp, #4]
 800633a:	a902      	add	r1, sp, #8
 800633c:	f000 fb2e 	bl	800699c <_svfiprintf_r>
 8006340:	9b02      	ldr	r3, [sp, #8]
 8006342:	2200      	movs	r2, #0
 8006344:	701a      	strb	r2, [r3, #0]
 8006346:	b01c      	add	sp, #112	; 0x70
 8006348:	f85d eb04 	ldr.w	lr, [sp], #4
 800634c:	b003      	add	sp, #12
 800634e:	4770      	bx	lr
 8006350:	2000000c 	.word	0x2000000c
 8006354:	ffff0208 	.word	0xffff0208

08006358 <strchr>:
 8006358:	b2c9      	uxtb	r1, r1
 800635a:	4603      	mov	r3, r0
 800635c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006360:	b11a      	cbz	r2, 800636a <strchr+0x12>
 8006362:	428a      	cmp	r2, r1
 8006364:	d1f9      	bne.n	800635a <strchr+0x2>
 8006366:	4618      	mov	r0, r3
 8006368:	4770      	bx	lr
 800636a:	2900      	cmp	r1, #0
 800636c:	bf18      	it	ne
 800636e:	2300      	movne	r3, #0
 8006370:	e7f9      	b.n	8006366 <strchr+0xe>

08006372 <strstr>:
 8006372:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006374:	7803      	ldrb	r3, [r0, #0]
 8006376:	b17b      	cbz	r3, 8006398 <strstr+0x26>
 8006378:	4604      	mov	r4, r0
 800637a:	7823      	ldrb	r3, [r4, #0]
 800637c:	4620      	mov	r0, r4
 800637e:	1c66      	adds	r6, r4, #1
 8006380:	b17b      	cbz	r3, 80063a2 <strstr+0x30>
 8006382:	1e4a      	subs	r2, r1, #1
 8006384:	1e63      	subs	r3, r4, #1
 8006386:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800638a:	b14d      	cbz	r5, 80063a0 <strstr+0x2e>
 800638c:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8006390:	42af      	cmp	r7, r5
 8006392:	4634      	mov	r4, r6
 8006394:	d0f7      	beq.n	8006386 <strstr+0x14>
 8006396:	e7f0      	b.n	800637a <strstr+0x8>
 8006398:	780b      	ldrb	r3, [r1, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	bf18      	it	ne
 800639e:	2000      	movne	r0, #0
 80063a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063a2:	4618      	mov	r0, r3
 80063a4:	e7fc      	b.n	80063a0 <strstr+0x2e>
	...

080063a8 <__swbuf_r>:
 80063a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063aa:	460e      	mov	r6, r1
 80063ac:	4614      	mov	r4, r2
 80063ae:	4605      	mov	r5, r0
 80063b0:	b118      	cbz	r0, 80063ba <__swbuf_r+0x12>
 80063b2:	6983      	ldr	r3, [r0, #24]
 80063b4:	b90b      	cbnz	r3, 80063ba <__swbuf_r+0x12>
 80063b6:	f000 f9a7 	bl	8006708 <__sinit>
 80063ba:	4b21      	ldr	r3, [pc, #132]	; (8006440 <__swbuf_r+0x98>)
 80063bc:	429c      	cmp	r4, r3
 80063be:	d12a      	bne.n	8006416 <__swbuf_r+0x6e>
 80063c0:	686c      	ldr	r4, [r5, #4]
 80063c2:	69a3      	ldr	r3, [r4, #24]
 80063c4:	60a3      	str	r3, [r4, #8]
 80063c6:	89a3      	ldrh	r3, [r4, #12]
 80063c8:	071a      	lsls	r2, r3, #28
 80063ca:	d52e      	bpl.n	800642a <__swbuf_r+0x82>
 80063cc:	6923      	ldr	r3, [r4, #16]
 80063ce:	b363      	cbz	r3, 800642a <__swbuf_r+0x82>
 80063d0:	6923      	ldr	r3, [r4, #16]
 80063d2:	6820      	ldr	r0, [r4, #0]
 80063d4:	1ac0      	subs	r0, r0, r3
 80063d6:	6963      	ldr	r3, [r4, #20]
 80063d8:	b2f6      	uxtb	r6, r6
 80063da:	4283      	cmp	r3, r0
 80063dc:	4637      	mov	r7, r6
 80063de:	dc04      	bgt.n	80063ea <__swbuf_r+0x42>
 80063e0:	4621      	mov	r1, r4
 80063e2:	4628      	mov	r0, r5
 80063e4:	f000 f926 	bl	8006634 <_fflush_r>
 80063e8:	bb28      	cbnz	r0, 8006436 <__swbuf_r+0x8e>
 80063ea:	68a3      	ldr	r3, [r4, #8]
 80063ec:	3b01      	subs	r3, #1
 80063ee:	60a3      	str	r3, [r4, #8]
 80063f0:	6823      	ldr	r3, [r4, #0]
 80063f2:	1c5a      	adds	r2, r3, #1
 80063f4:	6022      	str	r2, [r4, #0]
 80063f6:	701e      	strb	r6, [r3, #0]
 80063f8:	6963      	ldr	r3, [r4, #20]
 80063fa:	3001      	adds	r0, #1
 80063fc:	4283      	cmp	r3, r0
 80063fe:	d004      	beq.n	800640a <__swbuf_r+0x62>
 8006400:	89a3      	ldrh	r3, [r4, #12]
 8006402:	07db      	lsls	r3, r3, #31
 8006404:	d519      	bpl.n	800643a <__swbuf_r+0x92>
 8006406:	2e0a      	cmp	r6, #10
 8006408:	d117      	bne.n	800643a <__swbuf_r+0x92>
 800640a:	4621      	mov	r1, r4
 800640c:	4628      	mov	r0, r5
 800640e:	f000 f911 	bl	8006634 <_fflush_r>
 8006412:	b190      	cbz	r0, 800643a <__swbuf_r+0x92>
 8006414:	e00f      	b.n	8006436 <__swbuf_r+0x8e>
 8006416:	4b0b      	ldr	r3, [pc, #44]	; (8006444 <__swbuf_r+0x9c>)
 8006418:	429c      	cmp	r4, r3
 800641a:	d101      	bne.n	8006420 <__swbuf_r+0x78>
 800641c:	68ac      	ldr	r4, [r5, #8]
 800641e:	e7d0      	b.n	80063c2 <__swbuf_r+0x1a>
 8006420:	4b09      	ldr	r3, [pc, #36]	; (8006448 <__swbuf_r+0xa0>)
 8006422:	429c      	cmp	r4, r3
 8006424:	bf08      	it	eq
 8006426:	68ec      	ldreq	r4, [r5, #12]
 8006428:	e7cb      	b.n	80063c2 <__swbuf_r+0x1a>
 800642a:	4621      	mov	r1, r4
 800642c:	4628      	mov	r0, r5
 800642e:	f000 f80d 	bl	800644c <__swsetup_r>
 8006432:	2800      	cmp	r0, #0
 8006434:	d0cc      	beq.n	80063d0 <__swbuf_r+0x28>
 8006436:	f04f 37ff 	mov.w	r7, #4294967295
 800643a:	4638      	mov	r0, r7
 800643c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800643e:	bf00      	nop
 8006440:	080077d4 	.word	0x080077d4
 8006444:	080077f4 	.word	0x080077f4
 8006448:	080077b4 	.word	0x080077b4

0800644c <__swsetup_r>:
 800644c:	4b32      	ldr	r3, [pc, #200]	; (8006518 <__swsetup_r+0xcc>)
 800644e:	b570      	push	{r4, r5, r6, lr}
 8006450:	681d      	ldr	r5, [r3, #0]
 8006452:	4606      	mov	r6, r0
 8006454:	460c      	mov	r4, r1
 8006456:	b125      	cbz	r5, 8006462 <__swsetup_r+0x16>
 8006458:	69ab      	ldr	r3, [r5, #24]
 800645a:	b913      	cbnz	r3, 8006462 <__swsetup_r+0x16>
 800645c:	4628      	mov	r0, r5
 800645e:	f000 f953 	bl	8006708 <__sinit>
 8006462:	4b2e      	ldr	r3, [pc, #184]	; (800651c <__swsetup_r+0xd0>)
 8006464:	429c      	cmp	r4, r3
 8006466:	d10f      	bne.n	8006488 <__swsetup_r+0x3c>
 8006468:	686c      	ldr	r4, [r5, #4]
 800646a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800646e:	b29a      	uxth	r2, r3
 8006470:	0715      	lsls	r5, r2, #28
 8006472:	d42c      	bmi.n	80064ce <__swsetup_r+0x82>
 8006474:	06d0      	lsls	r0, r2, #27
 8006476:	d411      	bmi.n	800649c <__swsetup_r+0x50>
 8006478:	2209      	movs	r2, #9
 800647a:	6032      	str	r2, [r6, #0]
 800647c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006480:	81a3      	strh	r3, [r4, #12]
 8006482:	f04f 30ff 	mov.w	r0, #4294967295
 8006486:	e03e      	b.n	8006506 <__swsetup_r+0xba>
 8006488:	4b25      	ldr	r3, [pc, #148]	; (8006520 <__swsetup_r+0xd4>)
 800648a:	429c      	cmp	r4, r3
 800648c:	d101      	bne.n	8006492 <__swsetup_r+0x46>
 800648e:	68ac      	ldr	r4, [r5, #8]
 8006490:	e7eb      	b.n	800646a <__swsetup_r+0x1e>
 8006492:	4b24      	ldr	r3, [pc, #144]	; (8006524 <__swsetup_r+0xd8>)
 8006494:	429c      	cmp	r4, r3
 8006496:	bf08      	it	eq
 8006498:	68ec      	ldreq	r4, [r5, #12]
 800649a:	e7e6      	b.n	800646a <__swsetup_r+0x1e>
 800649c:	0751      	lsls	r1, r2, #29
 800649e:	d512      	bpl.n	80064c6 <__swsetup_r+0x7a>
 80064a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80064a2:	b141      	cbz	r1, 80064b6 <__swsetup_r+0x6a>
 80064a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80064a8:	4299      	cmp	r1, r3
 80064aa:	d002      	beq.n	80064b2 <__swsetup_r+0x66>
 80064ac:	4630      	mov	r0, r6
 80064ae:	f7ff fd51 	bl	8005f54 <_free_r>
 80064b2:	2300      	movs	r3, #0
 80064b4:	6363      	str	r3, [r4, #52]	; 0x34
 80064b6:	89a3      	ldrh	r3, [r4, #12]
 80064b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80064bc:	81a3      	strh	r3, [r4, #12]
 80064be:	2300      	movs	r3, #0
 80064c0:	6063      	str	r3, [r4, #4]
 80064c2:	6923      	ldr	r3, [r4, #16]
 80064c4:	6023      	str	r3, [r4, #0]
 80064c6:	89a3      	ldrh	r3, [r4, #12]
 80064c8:	f043 0308 	orr.w	r3, r3, #8
 80064cc:	81a3      	strh	r3, [r4, #12]
 80064ce:	6923      	ldr	r3, [r4, #16]
 80064d0:	b94b      	cbnz	r3, 80064e6 <__swsetup_r+0x9a>
 80064d2:	89a3      	ldrh	r3, [r4, #12]
 80064d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80064d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064dc:	d003      	beq.n	80064e6 <__swsetup_r+0x9a>
 80064de:	4621      	mov	r1, r4
 80064e0:	4630      	mov	r0, r6
 80064e2:	f000 f9bf 	bl	8006864 <__smakebuf_r>
 80064e6:	89a2      	ldrh	r2, [r4, #12]
 80064e8:	f012 0301 	ands.w	r3, r2, #1
 80064ec:	d00c      	beq.n	8006508 <__swsetup_r+0xbc>
 80064ee:	2300      	movs	r3, #0
 80064f0:	60a3      	str	r3, [r4, #8]
 80064f2:	6963      	ldr	r3, [r4, #20]
 80064f4:	425b      	negs	r3, r3
 80064f6:	61a3      	str	r3, [r4, #24]
 80064f8:	6923      	ldr	r3, [r4, #16]
 80064fa:	b953      	cbnz	r3, 8006512 <__swsetup_r+0xc6>
 80064fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006500:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006504:	d1ba      	bne.n	800647c <__swsetup_r+0x30>
 8006506:	bd70      	pop	{r4, r5, r6, pc}
 8006508:	0792      	lsls	r2, r2, #30
 800650a:	bf58      	it	pl
 800650c:	6963      	ldrpl	r3, [r4, #20]
 800650e:	60a3      	str	r3, [r4, #8]
 8006510:	e7f2      	b.n	80064f8 <__swsetup_r+0xac>
 8006512:	2000      	movs	r0, #0
 8006514:	e7f7      	b.n	8006506 <__swsetup_r+0xba>
 8006516:	bf00      	nop
 8006518:	2000000c 	.word	0x2000000c
 800651c:	080077d4 	.word	0x080077d4
 8006520:	080077f4 	.word	0x080077f4
 8006524:	080077b4 	.word	0x080077b4

08006528 <__sflush_r>:
 8006528:	898a      	ldrh	r2, [r1, #12]
 800652a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800652e:	4605      	mov	r5, r0
 8006530:	0710      	lsls	r0, r2, #28
 8006532:	460c      	mov	r4, r1
 8006534:	d458      	bmi.n	80065e8 <__sflush_r+0xc0>
 8006536:	684b      	ldr	r3, [r1, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	dc05      	bgt.n	8006548 <__sflush_r+0x20>
 800653c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800653e:	2b00      	cmp	r3, #0
 8006540:	dc02      	bgt.n	8006548 <__sflush_r+0x20>
 8006542:	2000      	movs	r0, #0
 8006544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006548:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800654a:	2e00      	cmp	r6, #0
 800654c:	d0f9      	beq.n	8006542 <__sflush_r+0x1a>
 800654e:	2300      	movs	r3, #0
 8006550:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006554:	682f      	ldr	r7, [r5, #0]
 8006556:	6a21      	ldr	r1, [r4, #32]
 8006558:	602b      	str	r3, [r5, #0]
 800655a:	d032      	beq.n	80065c2 <__sflush_r+0x9a>
 800655c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800655e:	89a3      	ldrh	r3, [r4, #12]
 8006560:	075a      	lsls	r2, r3, #29
 8006562:	d505      	bpl.n	8006570 <__sflush_r+0x48>
 8006564:	6863      	ldr	r3, [r4, #4]
 8006566:	1ac0      	subs	r0, r0, r3
 8006568:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800656a:	b10b      	cbz	r3, 8006570 <__sflush_r+0x48>
 800656c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800656e:	1ac0      	subs	r0, r0, r3
 8006570:	2300      	movs	r3, #0
 8006572:	4602      	mov	r2, r0
 8006574:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006576:	6a21      	ldr	r1, [r4, #32]
 8006578:	4628      	mov	r0, r5
 800657a:	47b0      	blx	r6
 800657c:	1c43      	adds	r3, r0, #1
 800657e:	89a3      	ldrh	r3, [r4, #12]
 8006580:	d106      	bne.n	8006590 <__sflush_r+0x68>
 8006582:	6829      	ldr	r1, [r5, #0]
 8006584:	291d      	cmp	r1, #29
 8006586:	d848      	bhi.n	800661a <__sflush_r+0xf2>
 8006588:	4a29      	ldr	r2, [pc, #164]	; (8006630 <__sflush_r+0x108>)
 800658a:	40ca      	lsrs	r2, r1
 800658c:	07d6      	lsls	r6, r2, #31
 800658e:	d544      	bpl.n	800661a <__sflush_r+0xf2>
 8006590:	2200      	movs	r2, #0
 8006592:	6062      	str	r2, [r4, #4]
 8006594:	04d9      	lsls	r1, r3, #19
 8006596:	6922      	ldr	r2, [r4, #16]
 8006598:	6022      	str	r2, [r4, #0]
 800659a:	d504      	bpl.n	80065a6 <__sflush_r+0x7e>
 800659c:	1c42      	adds	r2, r0, #1
 800659e:	d101      	bne.n	80065a4 <__sflush_r+0x7c>
 80065a0:	682b      	ldr	r3, [r5, #0]
 80065a2:	b903      	cbnz	r3, 80065a6 <__sflush_r+0x7e>
 80065a4:	6560      	str	r0, [r4, #84]	; 0x54
 80065a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065a8:	602f      	str	r7, [r5, #0]
 80065aa:	2900      	cmp	r1, #0
 80065ac:	d0c9      	beq.n	8006542 <__sflush_r+0x1a>
 80065ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065b2:	4299      	cmp	r1, r3
 80065b4:	d002      	beq.n	80065bc <__sflush_r+0x94>
 80065b6:	4628      	mov	r0, r5
 80065b8:	f7ff fccc 	bl	8005f54 <_free_r>
 80065bc:	2000      	movs	r0, #0
 80065be:	6360      	str	r0, [r4, #52]	; 0x34
 80065c0:	e7c0      	b.n	8006544 <__sflush_r+0x1c>
 80065c2:	2301      	movs	r3, #1
 80065c4:	4628      	mov	r0, r5
 80065c6:	47b0      	blx	r6
 80065c8:	1c41      	adds	r1, r0, #1
 80065ca:	d1c8      	bne.n	800655e <__sflush_r+0x36>
 80065cc:	682b      	ldr	r3, [r5, #0]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d0c5      	beq.n	800655e <__sflush_r+0x36>
 80065d2:	2b1d      	cmp	r3, #29
 80065d4:	d001      	beq.n	80065da <__sflush_r+0xb2>
 80065d6:	2b16      	cmp	r3, #22
 80065d8:	d101      	bne.n	80065de <__sflush_r+0xb6>
 80065da:	602f      	str	r7, [r5, #0]
 80065dc:	e7b1      	b.n	8006542 <__sflush_r+0x1a>
 80065de:	89a3      	ldrh	r3, [r4, #12]
 80065e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065e4:	81a3      	strh	r3, [r4, #12]
 80065e6:	e7ad      	b.n	8006544 <__sflush_r+0x1c>
 80065e8:	690f      	ldr	r7, [r1, #16]
 80065ea:	2f00      	cmp	r7, #0
 80065ec:	d0a9      	beq.n	8006542 <__sflush_r+0x1a>
 80065ee:	0793      	lsls	r3, r2, #30
 80065f0:	680e      	ldr	r6, [r1, #0]
 80065f2:	bf08      	it	eq
 80065f4:	694b      	ldreq	r3, [r1, #20]
 80065f6:	600f      	str	r7, [r1, #0]
 80065f8:	bf18      	it	ne
 80065fa:	2300      	movne	r3, #0
 80065fc:	eba6 0807 	sub.w	r8, r6, r7
 8006600:	608b      	str	r3, [r1, #8]
 8006602:	f1b8 0f00 	cmp.w	r8, #0
 8006606:	dd9c      	ble.n	8006542 <__sflush_r+0x1a>
 8006608:	4643      	mov	r3, r8
 800660a:	463a      	mov	r2, r7
 800660c:	6a21      	ldr	r1, [r4, #32]
 800660e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006610:	4628      	mov	r0, r5
 8006612:	47b0      	blx	r6
 8006614:	2800      	cmp	r0, #0
 8006616:	dc06      	bgt.n	8006626 <__sflush_r+0xfe>
 8006618:	89a3      	ldrh	r3, [r4, #12]
 800661a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800661e:	81a3      	strh	r3, [r4, #12]
 8006620:	f04f 30ff 	mov.w	r0, #4294967295
 8006624:	e78e      	b.n	8006544 <__sflush_r+0x1c>
 8006626:	4407      	add	r7, r0
 8006628:	eba8 0800 	sub.w	r8, r8, r0
 800662c:	e7e9      	b.n	8006602 <__sflush_r+0xda>
 800662e:	bf00      	nop
 8006630:	20400001 	.word	0x20400001

08006634 <_fflush_r>:
 8006634:	b538      	push	{r3, r4, r5, lr}
 8006636:	690b      	ldr	r3, [r1, #16]
 8006638:	4605      	mov	r5, r0
 800663a:	460c      	mov	r4, r1
 800663c:	b1db      	cbz	r3, 8006676 <_fflush_r+0x42>
 800663e:	b118      	cbz	r0, 8006648 <_fflush_r+0x14>
 8006640:	6983      	ldr	r3, [r0, #24]
 8006642:	b90b      	cbnz	r3, 8006648 <_fflush_r+0x14>
 8006644:	f000 f860 	bl	8006708 <__sinit>
 8006648:	4b0c      	ldr	r3, [pc, #48]	; (800667c <_fflush_r+0x48>)
 800664a:	429c      	cmp	r4, r3
 800664c:	d109      	bne.n	8006662 <_fflush_r+0x2e>
 800664e:	686c      	ldr	r4, [r5, #4]
 8006650:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006654:	b17b      	cbz	r3, 8006676 <_fflush_r+0x42>
 8006656:	4621      	mov	r1, r4
 8006658:	4628      	mov	r0, r5
 800665a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800665e:	f7ff bf63 	b.w	8006528 <__sflush_r>
 8006662:	4b07      	ldr	r3, [pc, #28]	; (8006680 <_fflush_r+0x4c>)
 8006664:	429c      	cmp	r4, r3
 8006666:	d101      	bne.n	800666c <_fflush_r+0x38>
 8006668:	68ac      	ldr	r4, [r5, #8]
 800666a:	e7f1      	b.n	8006650 <_fflush_r+0x1c>
 800666c:	4b05      	ldr	r3, [pc, #20]	; (8006684 <_fflush_r+0x50>)
 800666e:	429c      	cmp	r4, r3
 8006670:	bf08      	it	eq
 8006672:	68ec      	ldreq	r4, [r5, #12]
 8006674:	e7ec      	b.n	8006650 <_fflush_r+0x1c>
 8006676:	2000      	movs	r0, #0
 8006678:	bd38      	pop	{r3, r4, r5, pc}
 800667a:	bf00      	nop
 800667c:	080077d4 	.word	0x080077d4
 8006680:	080077f4 	.word	0x080077f4
 8006684:	080077b4 	.word	0x080077b4

08006688 <std>:
 8006688:	2300      	movs	r3, #0
 800668a:	b510      	push	{r4, lr}
 800668c:	4604      	mov	r4, r0
 800668e:	e9c0 3300 	strd	r3, r3, [r0]
 8006692:	6083      	str	r3, [r0, #8]
 8006694:	8181      	strh	r1, [r0, #12]
 8006696:	6643      	str	r3, [r0, #100]	; 0x64
 8006698:	81c2      	strh	r2, [r0, #14]
 800669a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800669e:	6183      	str	r3, [r0, #24]
 80066a0:	4619      	mov	r1, r3
 80066a2:	2208      	movs	r2, #8
 80066a4:	305c      	adds	r0, #92	; 0x5c
 80066a6:	f7ff fc4c 	bl	8005f42 <memset>
 80066aa:	4b05      	ldr	r3, [pc, #20]	; (80066c0 <std+0x38>)
 80066ac:	6263      	str	r3, [r4, #36]	; 0x24
 80066ae:	4b05      	ldr	r3, [pc, #20]	; (80066c4 <std+0x3c>)
 80066b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80066b2:	4b05      	ldr	r3, [pc, #20]	; (80066c8 <std+0x40>)
 80066b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80066b6:	4b05      	ldr	r3, [pc, #20]	; (80066cc <std+0x44>)
 80066b8:	6224      	str	r4, [r4, #32]
 80066ba:	6323      	str	r3, [r4, #48]	; 0x30
 80066bc:	bd10      	pop	{r4, pc}
 80066be:	bf00      	nop
 80066c0:	0800711d 	.word	0x0800711d
 80066c4:	0800713f 	.word	0x0800713f
 80066c8:	08007177 	.word	0x08007177
 80066cc:	0800719b 	.word	0x0800719b

080066d0 <_cleanup_r>:
 80066d0:	4901      	ldr	r1, [pc, #4]	; (80066d8 <_cleanup_r+0x8>)
 80066d2:	f000 b885 	b.w	80067e0 <_fwalk_reent>
 80066d6:	bf00      	nop
 80066d8:	08006635 	.word	0x08006635

080066dc <__sfmoreglue>:
 80066dc:	b570      	push	{r4, r5, r6, lr}
 80066de:	1e4a      	subs	r2, r1, #1
 80066e0:	2568      	movs	r5, #104	; 0x68
 80066e2:	4355      	muls	r5, r2
 80066e4:	460e      	mov	r6, r1
 80066e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80066ea:	f7ff fc81 	bl	8005ff0 <_malloc_r>
 80066ee:	4604      	mov	r4, r0
 80066f0:	b140      	cbz	r0, 8006704 <__sfmoreglue+0x28>
 80066f2:	2100      	movs	r1, #0
 80066f4:	e9c0 1600 	strd	r1, r6, [r0]
 80066f8:	300c      	adds	r0, #12
 80066fa:	60a0      	str	r0, [r4, #8]
 80066fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006700:	f7ff fc1f 	bl	8005f42 <memset>
 8006704:	4620      	mov	r0, r4
 8006706:	bd70      	pop	{r4, r5, r6, pc}

08006708 <__sinit>:
 8006708:	6983      	ldr	r3, [r0, #24]
 800670a:	b510      	push	{r4, lr}
 800670c:	4604      	mov	r4, r0
 800670e:	bb33      	cbnz	r3, 800675e <__sinit+0x56>
 8006710:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006714:	6503      	str	r3, [r0, #80]	; 0x50
 8006716:	4b12      	ldr	r3, [pc, #72]	; (8006760 <__sinit+0x58>)
 8006718:	4a12      	ldr	r2, [pc, #72]	; (8006764 <__sinit+0x5c>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	6282      	str	r2, [r0, #40]	; 0x28
 800671e:	4298      	cmp	r0, r3
 8006720:	bf04      	itt	eq
 8006722:	2301      	moveq	r3, #1
 8006724:	6183      	streq	r3, [r0, #24]
 8006726:	f000 f81f 	bl	8006768 <__sfp>
 800672a:	6060      	str	r0, [r4, #4]
 800672c:	4620      	mov	r0, r4
 800672e:	f000 f81b 	bl	8006768 <__sfp>
 8006732:	60a0      	str	r0, [r4, #8]
 8006734:	4620      	mov	r0, r4
 8006736:	f000 f817 	bl	8006768 <__sfp>
 800673a:	2200      	movs	r2, #0
 800673c:	60e0      	str	r0, [r4, #12]
 800673e:	2104      	movs	r1, #4
 8006740:	6860      	ldr	r0, [r4, #4]
 8006742:	f7ff ffa1 	bl	8006688 <std>
 8006746:	2201      	movs	r2, #1
 8006748:	2109      	movs	r1, #9
 800674a:	68a0      	ldr	r0, [r4, #8]
 800674c:	f7ff ff9c 	bl	8006688 <std>
 8006750:	2202      	movs	r2, #2
 8006752:	2112      	movs	r1, #18
 8006754:	68e0      	ldr	r0, [r4, #12]
 8006756:	f7ff ff97 	bl	8006688 <std>
 800675a:	2301      	movs	r3, #1
 800675c:	61a3      	str	r3, [r4, #24]
 800675e:	bd10      	pop	{r4, pc}
 8006760:	080077b0 	.word	0x080077b0
 8006764:	080066d1 	.word	0x080066d1

08006768 <__sfp>:
 8006768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676a:	4b1b      	ldr	r3, [pc, #108]	; (80067d8 <__sfp+0x70>)
 800676c:	681e      	ldr	r6, [r3, #0]
 800676e:	69b3      	ldr	r3, [r6, #24]
 8006770:	4607      	mov	r7, r0
 8006772:	b913      	cbnz	r3, 800677a <__sfp+0x12>
 8006774:	4630      	mov	r0, r6
 8006776:	f7ff ffc7 	bl	8006708 <__sinit>
 800677a:	3648      	adds	r6, #72	; 0x48
 800677c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006780:	3b01      	subs	r3, #1
 8006782:	d503      	bpl.n	800678c <__sfp+0x24>
 8006784:	6833      	ldr	r3, [r6, #0]
 8006786:	b133      	cbz	r3, 8006796 <__sfp+0x2e>
 8006788:	6836      	ldr	r6, [r6, #0]
 800678a:	e7f7      	b.n	800677c <__sfp+0x14>
 800678c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006790:	b16d      	cbz	r5, 80067ae <__sfp+0x46>
 8006792:	3468      	adds	r4, #104	; 0x68
 8006794:	e7f4      	b.n	8006780 <__sfp+0x18>
 8006796:	2104      	movs	r1, #4
 8006798:	4638      	mov	r0, r7
 800679a:	f7ff ff9f 	bl	80066dc <__sfmoreglue>
 800679e:	6030      	str	r0, [r6, #0]
 80067a0:	2800      	cmp	r0, #0
 80067a2:	d1f1      	bne.n	8006788 <__sfp+0x20>
 80067a4:	230c      	movs	r3, #12
 80067a6:	603b      	str	r3, [r7, #0]
 80067a8:	4604      	mov	r4, r0
 80067aa:	4620      	mov	r0, r4
 80067ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067ae:	4b0b      	ldr	r3, [pc, #44]	; (80067dc <__sfp+0x74>)
 80067b0:	6665      	str	r5, [r4, #100]	; 0x64
 80067b2:	e9c4 5500 	strd	r5, r5, [r4]
 80067b6:	60a5      	str	r5, [r4, #8]
 80067b8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80067bc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80067c0:	2208      	movs	r2, #8
 80067c2:	4629      	mov	r1, r5
 80067c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80067c8:	f7ff fbbb 	bl	8005f42 <memset>
 80067cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80067d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80067d4:	e7e9      	b.n	80067aa <__sfp+0x42>
 80067d6:	bf00      	nop
 80067d8:	080077b0 	.word	0x080077b0
 80067dc:	ffff0001 	.word	0xffff0001

080067e0 <_fwalk_reent>:
 80067e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067e4:	4680      	mov	r8, r0
 80067e6:	4689      	mov	r9, r1
 80067e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80067ec:	2600      	movs	r6, #0
 80067ee:	b914      	cbnz	r4, 80067f6 <_fwalk_reent+0x16>
 80067f0:	4630      	mov	r0, r6
 80067f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067f6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80067fa:	3f01      	subs	r7, #1
 80067fc:	d501      	bpl.n	8006802 <_fwalk_reent+0x22>
 80067fe:	6824      	ldr	r4, [r4, #0]
 8006800:	e7f5      	b.n	80067ee <_fwalk_reent+0xe>
 8006802:	89ab      	ldrh	r3, [r5, #12]
 8006804:	2b01      	cmp	r3, #1
 8006806:	d907      	bls.n	8006818 <_fwalk_reent+0x38>
 8006808:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800680c:	3301      	adds	r3, #1
 800680e:	d003      	beq.n	8006818 <_fwalk_reent+0x38>
 8006810:	4629      	mov	r1, r5
 8006812:	4640      	mov	r0, r8
 8006814:	47c8      	blx	r9
 8006816:	4306      	orrs	r6, r0
 8006818:	3568      	adds	r5, #104	; 0x68
 800681a:	e7ee      	b.n	80067fa <_fwalk_reent+0x1a>

0800681c <__swhatbuf_r>:
 800681c:	b570      	push	{r4, r5, r6, lr}
 800681e:	460e      	mov	r6, r1
 8006820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006824:	2900      	cmp	r1, #0
 8006826:	b096      	sub	sp, #88	; 0x58
 8006828:	4614      	mov	r4, r2
 800682a:	461d      	mov	r5, r3
 800682c:	da07      	bge.n	800683e <__swhatbuf_r+0x22>
 800682e:	2300      	movs	r3, #0
 8006830:	602b      	str	r3, [r5, #0]
 8006832:	89b3      	ldrh	r3, [r6, #12]
 8006834:	061a      	lsls	r2, r3, #24
 8006836:	d410      	bmi.n	800685a <__swhatbuf_r+0x3e>
 8006838:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800683c:	e00e      	b.n	800685c <__swhatbuf_r+0x40>
 800683e:	466a      	mov	r2, sp
 8006840:	f000 fcd2 	bl	80071e8 <_fstat_r>
 8006844:	2800      	cmp	r0, #0
 8006846:	dbf2      	blt.n	800682e <__swhatbuf_r+0x12>
 8006848:	9a01      	ldr	r2, [sp, #4]
 800684a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800684e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006852:	425a      	negs	r2, r3
 8006854:	415a      	adcs	r2, r3
 8006856:	602a      	str	r2, [r5, #0]
 8006858:	e7ee      	b.n	8006838 <__swhatbuf_r+0x1c>
 800685a:	2340      	movs	r3, #64	; 0x40
 800685c:	2000      	movs	r0, #0
 800685e:	6023      	str	r3, [r4, #0]
 8006860:	b016      	add	sp, #88	; 0x58
 8006862:	bd70      	pop	{r4, r5, r6, pc}

08006864 <__smakebuf_r>:
 8006864:	898b      	ldrh	r3, [r1, #12]
 8006866:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006868:	079d      	lsls	r5, r3, #30
 800686a:	4606      	mov	r6, r0
 800686c:	460c      	mov	r4, r1
 800686e:	d507      	bpl.n	8006880 <__smakebuf_r+0x1c>
 8006870:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006874:	6023      	str	r3, [r4, #0]
 8006876:	6123      	str	r3, [r4, #16]
 8006878:	2301      	movs	r3, #1
 800687a:	6163      	str	r3, [r4, #20]
 800687c:	b002      	add	sp, #8
 800687e:	bd70      	pop	{r4, r5, r6, pc}
 8006880:	ab01      	add	r3, sp, #4
 8006882:	466a      	mov	r2, sp
 8006884:	f7ff ffca 	bl	800681c <__swhatbuf_r>
 8006888:	9900      	ldr	r1, [sp, #0]
 800688a:	4605      	mov	r5, r0
 800688c:	4630      	mov	r0, r6
 800688e:	f7ff fbaf 	bl	8005ff0 <_malloc_r>
 8006892:	b948      	cbnz	r0, 80068a8 <__smakebuf_r+0x44>
 8006894:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006898:	059a      	lsls	r2, r3, #22
 800689a:	d4ef      	bmi.n	800687c <__smakebuf_r+0x18>
 800689c:	f023 0303 	bic.w	r3, r3, #3
 80068a0:	f043 0302 	orr.w	r3, r3, #2
 80068a4:	81a3      	strh	r3, [r4, #12]
 80068a6:	e7e3      	b.n	8006870 <__smakebuf_r+0xc>
 80068a8:	4b0d      	ldr	r3, [pc, #52]	; (80068e0 <__smakebuf_r+0x7c>)
 80068aa:	62b3      	str	r3, [r6, #40]	; 0x28
 80068ac:	89a3      	ldrh	r3, [r4, #12]
 80068ae:	6020      	str	r0, [r4, #0]
 80068b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068b4:	81a3      	strh	r3, [r4, #12]
 80068b6:	9b00      	ldr	r3, [sp, #0]
 80068b8:	6163      	str	r3, [r4, #20]
 80068ba:	9b01      	ldr	r3, [sp, #4]
 80068bc:	6120      	str	r0, [r4, #16]
 80068be:	b15b      	cbz	r3, 80068d8 <__smakebuf_r+0x74>
 80068c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068c4:	4630      	mov	r0, r6
 80068c6:	f000 fca1 	bl	800720c <_isatty_r>
 80068ca:	b128      	cbz	r0, 80068d8 <__smakebuf_r+0x74>
 80068cc:	89a3      	ldrh	r3, [r4, #12]
 80068ce:	f023 0303 	bic.w	r3, r3, #3
 80068d2:	f043 0301 	orr.w	r3, r3, #1
 80068d6:	81a3      	strh	r3, [r4, #12]
 80068d8:	89a3      	ldrh	r3, [r4, #12]
 80068da:	431d      	orrs	r5, r3
 80068dc:	81a5      	strh	r5, [r4, #12]
 80068de:	e7cd      	b.n	800687c <__smakebuf_r+0x18>
 80068e0:	080066d1 	.word	0x080066d1

080068e4 <__malloc_lock>:
 80068e4:	4770      	bx	lr

080068e6 <__malloc_unlock>:
 80068e6:	4770      	bx	lr

080068e8 <__ssputs_r>:
 80068e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068ec:	688e      	ldr	r6, [r1, #8]
 80068ee:	429e      	cmp	r6, r3
 80068f0:	4682      	mov	sl, r0
 80068f2:	460c      	mov	r4, r1
 80068f4:	4690      	mov	r8, r2
 80068f6:	4699      	mov	r9, r3
 80068f8:	d837      	bhi.n	800696a <__ssputs_r+0x82>
 80068fa:	898a      	ldrh	r2, [r1, #12]
 80068fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006900:	d031      	beq.n	8006966 <__ssputs_r+0x7e>
 8006902:	6825      	ldr	r5, [r4, #0]
 8006904:	6909      	ldr	r1, [r1, #16]
 8006906:	1a6f      	subs	r7, r5, r1
 8006908:	6965      	ldr	r5, [r4, #20]
 800690a:	2302      	movs	r3, #2
 800690c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006910:	fb95 f5f3 	sdiv	r5, r5, r3
 8006914:	f109 0301 	add.w	r3, r9, #1
 8006918:	443b      	add	r3, r7
 800691a:	429d      	cmp	r5, r3
 800691c:	bf38      	it	cc
 800691e:	461d      	movcc	r5, r3
 8006920:	0553      	lsls	r3, r2, #21
 8006922:	d530      	bpl.n	8006986 <__ssputs_r+0x9e>
 8006924:	4629      	mov	r1, r5
 8006926:	f7ff fb63 	bl	8005ff0 <_malloc_r>
 800692a:	4606      	mov	r6, r0
 800692c:	b950      	cbnz	r0, 8006944 <__ssputs_r+0x5c>
 800692e:	230c      	movs	r3, #12
 8006930:	f8ca 3000 	str.w	r3, [sl]
 8006934:	89a3      	ldrh	r3, [r4, #12]
 8006936:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800693a:	81a3      	strh	r3, [r4, #12]
 800693c:	f04f 30ff 	mov.w	r0, #4294967295
 8006940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006944:	463a      	mov	r2, r7
 8006946:	6921      	ldr	r1, [r4, #16]
 8006948:	f7ff faf0 	bl	8005f2c <memcpy>
 800694c:	89a3      	ldrh	r3, [r4, #12]
 800694e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006952:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006956:	81a3      	strh	r3, [r4, #12]
 8006958:	6126      	str	r6, [r4, #16]
 800695a:	6165      	str	r5, [r4, #20]
 800695c:	443e      	add	r6, r7
 800695e:	1bed      	subs	r5, r5, r7
 8006960:	6026      	str	r6, [r4, #0]
 8006962:	60a5      	str	r5, [r4, #8]
 8006964:	464e      	mov	r6, r9
 8006966:	454e      	cmp	r6, r9
 8006968:	d900      	bls.n	800696c <__ssputs_r+0x84>
 800696a:	464e      	mov	r6, r9
 800696c:	4632      	mov	r2, r6
 800696e:	4641      	mov	r1, r8
 8006970:	6820      	ldr	r0, [r4, #0]
 8006972:	f000 fc6d 	bl	8007250 <memmove>
 8006976:	68a3      	ldr	r3, [r4, #8]
 8006978:	1b9b      	subs	r3, r3, r6
 800697a:	60a3      	str	r3, [r4, #8]
 800697c:	6823      	ldr	r3, [r4, #0]
 800697e:	441e      	add	r6, r3
 8006980:	6026      	str	r6, [r4, #0]
 8006982:	2000      	movs	r0, #0
 8006984:	e7dc      	b.n	8006940 <__ssputs_r+0x58>
 8006986:	462a      	mov	r2, r5
 8006988:	f000 fc7b 	bl	8007282 <_realloc_r>
 800698c:	4606      	mov	r6, r0
 800698e:	2800      	cmp	r0, #0
 8006990:	d1e2      	bne.n	8006958 <__ssputs_r+0x70>
 8006992:	6921      	ldr	r1, [r4, #16]
 8006994:	4650      	mov	r0, sl
 8006996:	f7ff fadd 	bl	8005f54 <_free_r>
 800699a:	e7c8      	b.n	800692e <__ssputs_r+0x46>

0800699c <_svfiprintf_r>:
 800699c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a0:	461d      	mov	r5, r3
 80069a2:	898b      	ldrh	r3, [r1, #12]
 80069a4:	061f      	lsls	r7, r3, #24
 80069a6:	b09d      	sub	sp, #116	; 0x74
 80069a8:	4680      	mov	r8, r0
 80069aa:	460c      	mov	r4, r1
 80069ac:	4616      	mov	r6, r2
 80069ae:	d50f      	bpl.n	80069d0 <_svfiprintf_r+0x34>
 80069b0:	690b      	ldr	r3, [r1, #16]
 80069b2:	b96b      	cbnz	r3, 80069d0 <_svfiprintf_r+0x34>
 80069b4:	2140      	movs	r1, #64	; 0x40
 80069b6:	f7ff fb1b 	bl	8005ff0 <_malloc_r>
 80069ba:	6020      	str	r0, [r4, #0]
 80069bc:	6120      	str	r0, [r4, #16]
 80069be:	b928      	cbnz	r0, 80069cc <_svfiprintf_r+0x30>
 80069c0:	230c      	movs	r3, #12
 80069c2:	f8c8 3000 	str.w	r3, [r8]
 80069c6:	f04f 30ff 	mov.w	r0, #4294967295
 80069ca:	e0c8      	b.n	8006b5e <_svfiprintf_r+0x1c2>
 80069cc:	2340      	movs	r3, #64	; 0x40
 80069ce:	6163      	str	r3, [r4, #20]
 80069d0:	2300      	movs	r3, #0
 80069d2:	9309      	str	r3, [sp, #36]	; 0x24
 80069d4:	2320      	movs	r3, #32
 80069d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80069da:	2330      	movs	r3, #48	; 0x30
 80069dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80069e0:	9503      	str	r5, [sp, #12]
 80069e2:	f04f 0b01 	mov.w	fp, #1
 80069e6:	4637      	mov	r7, r6
 80069e8:	463d      	mov	r5, r7
 80069ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 80069ee:	b10b      	cbz	r3, 80069f4 <_svfiprintf_r+0x58>
 80069f0:	2b25      	cmp	r3, #37	; 0x25
 80069f2:	d13e      	bne.n	8006a72 <_svfiprintf_r+0xd6>
 80069f4:	ebb7 0a06 	subs.w	sl, r7, r6
 80069f8:	d00b      	beq.n	8006a12 <_svfiprintf_r+0x76>
 80069fa:	4653      	mov	r3, sl
 80069fc:	4632      	mov	r2, r6
 80069fe:	4621      	mov	r1, r4
 8006a00:	4640      	mov	r0, r8
 8006a02:	f7ff ff71 	bl	80068e8 <__ssputs_r>
 8006a06:	3001      	adds	r0, #1
 8006a08:	f000 80a4 	beq.w	8006b54 <_svfiprintf_r+0x1b8>
 8006a0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a0e:	4453      	add	r3, sl
 8006a10:	9309      	str	r3, [sp, #36]	; 0x24
 8006a12:	783b      	ldrb	r3, [r7, #0]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f000 809d 	beq.w	8006b54 <_svfiprintf_r+0x1b8>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8006a20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a24:	9304      	str	r3, [sp, #16]
 8006a26:	9307      	str	r3, [sp, #28]
 8006a28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a2c:	931a      	str	r3, [sp, #104]	; 0x68
 8006a2e:	462f      	mov	r7, r5
 8006a30:	2205      	movs	r2, #5
 8006a32:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006a36:	4850      	ldr	r0, [pc, #320]	; (8006b78 <_svfiprintf_r+0x1dc>)
 8006a38:	f7f9 fbca 	bl	80001d0 <memchr>
 8006a3c:	9b04      	ldr	r3, [sp, #16]
 8006a3e:	b9d0      	cbnz	r0, 8006a76 <_svfiprintf_r+0xda>
 8006a40:	06d9      	lsls	r1, r3, #27
 8006a42:	bf44      	itt	mi
 8006a44:	2220      	movmi	r2, #32
 8006a46:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006a4a:	071a      	lsls	r2, r3, #28
 8006a4c:	bf44      	itt	mi
 8006a4e:	222b      	movmi	r2, #43	; 0x2b
 8006a50:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006a54:	782a      	ldrb	r2, [r5, #0]
 8006a56:	2a2a      	cmp	r2, #42	; 0x2a
 8006a58:	d015      	beq.n	8006a86 <_svfiprintf_r+0xea>
 8006a5a:	9a07      	ldr	r2, [sp, #28]
 8006a5c:	462f      	mov	r7, r5
 8006a5e:	2000      	movs	r0, #0
 8006a60:	250a      	movs	r5, #10
 8006a62:	4639      	mov	r1, r7
 8006a64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a68:	3b30      	subs	r3, #48	; 0x30
 8006a6a:	2b09      	cmp	r3, #9
 8006a6c:	d94d      	bls.n	8006b0a <_svfiprintf_r+0x16e>
 8006a6e:	b1b8      	cbz	r0, 8006aa0 <_svfiprintf_r+0x104>
 8006a70:	e00f      	b.n	8006a92 <_svfiprintf_r+0xf6>
 8006a72:	462f      	mov	r7, r5
 8006a74:	e7b8      	b.n	80069e8 <_svfiprintf_r+0x4c>
 8006a76:	4a40      	ldr	r2, [pc, #256]	; (8006b78 <_svfiprintf_r+0x1dc>)
 8006a78:	1a80      	subs	r0, r0, r2
 8006a7a:	fa0b f000 	lsl.w	r0, fp, r0
 8006a7e:	4318      	orrs	r0, r3
 8006a80:	9004      	str	r0, [sp, #16]
 8006a82:	463d      	mov	r5, r7
 8006a84:	e7d3      	b.n	8006a2e <_svfiprintf_r+0x92>
 8006a86:	9a03      	ldr	r2, [sp, #12]
 8006a88:	1d11      	adds	r1, r2, #4
 8006a8a:	6812      	ldr	r2, [r2, #0]
 8006a8c:	9103      	str	r1, [sp, #12]
 8006a8e:	2a00      	cmp	r2, #0
 8006a90:	db01      	blt.n	8006a96 <_svfiprintf_r+0xfa>
 8006a92:	9207      	str	r2, [sp, #28]
 8006a94:	e004      	b.n	8006aa0 <_svfiprintf_r+0x104>
 8006a96:	4252      	negs	r2, r2
 8006a98:	f043 0302 	orr.w	r3, r3, #2
 8006a9c:	9207      	str	r2, [sp, #28]
 8006a9e:	9304      	str	r3, [sp, #16]
 8006aa0:	783b      	ldrb	r3, [r7, #0]
 8006aa2:	2b2e      	cmp	r3, #46	; 0x2e
 8006aa4:	d10c      	bne.n	8006ac0 <_svfiprintf_r+0x124>
 8006aa6:	787b      	ldrb	r3, [r7, #1]
 8006aa8:	2b2a      	cmp	r3, #42	; 0x2a
 8006aaa:	d133      	bne.n	8006b14 <_svfiprintf_r+0x178>
 8006aac:	9b03      	ldr	r3, [sp, #12]
 8006aae:	1d1a      	adds	r2, r3, #4
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	9203      	str	r2, [sp, #12]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	bfb8      	it	lt
 8006ab8:	f04f 33ff 	movlt.w	r3, #4294967295
 8006abc:	3702      	adds	r7, #2
 8006abe:	9305      	str	r3, [sp, #20]
 8006ac0:	4d2e      	ldr	r5, [pc, #184]	; (8006b7c <_svfiprintf_r+0x1e0>)
 8006ac2:	7839      	ldrb	r1, [r7, #0]
 8006ac4:	2203      	movs	r2, #3
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	f7f9 fb82 	bl	80001d0 <memchr>
 8006acc:	b138      	cbz	r0, 8006ade <_svfiprintf_r+0x142>
 8006ace:	2340      	movs	r3, #64	; 0x40
 8006ad0:	1b40      	subs	r0, r0, r5
 8006ad2:	fa03 f000 	lsl.w	r0, r3, r0
 8006ad6:	9b04      	ldr	r3, [sp, #16]
 8006ad8:	4303      	orrs	r3, r0
 8006ada:	3701      	adds	r7, #1
 8006adc:	9304      	str	r3, [sp, #16]
 8006ade:	7839      	ldrb	r1, [r7, #0]
 8006ae0:	4827      	ldr	r0, [pc, #156]	; (8006b80 <_svfiprintf_r+0x1e4>)
 8006ae2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ae6:	2206      	movs	r2, #6
 8006ae8:	1c7e      	adds	r6, r7, #1
 8006aea:	f7f9 fb71 	bl	80001d0 <memchr>
 8006aee:	2800      	cmp	r0, #0
 8006af0:	d038      	beq.n	8006b64 <_svfiprintf_r+0x1c8>
 8006af2:	4b24      	ldr	r3, [pc, #144]	; (8006b84 <_svfiprintf_r+0x1e8>)
 8006af4:	bb13      	cbnz	r3, 8006b3c <_svfiprintf_r+0x1a0>
 8006af6:	9b03      	ldr	r3, [sp, #12]
 8006af8:	3307      	adds	r3, #7
 8006afa:	f023 0307 	bic.w	r3, r3, #7
 8006afe:	3308      	adds	r3, #8
 8006b00:	9303      	str	r3, [sp, #12]
 8006b02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b04:	444b      	add	r3, r9
 8006b06:	9309      	str	r3, [sp, #36]	; 0x24
 8006b08:	e76d      	b.n	80069e6 <_svfiprintf_r+0x4a>
 8006b0a:	fb05 3202 	mla	r2, r5, r2, r3
 8006b0e:	2001      	movs	r0, #1
 8006b10:	460f      	mov	r7, r1
 8006b12:	e7a6      	b.n	8006a62 <_svfiprintf_r+0xc6>
 8006b14:	2300      	movs	r3, #0
 8006b16:	3701      	adds	r7, #1
 8006b18:	9305      	str	r3, [sp, #20]
 8006b1a:	4619      	mov	r1, r3
 8006b1c:	250a      	movs	r5, #10
 8006b1e:	4638      	mov	r0, r7
 8006b20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b24:	3a30      	subs	r2, #48	; 0x30
 8006b26:	2a09      	cmp	r2, #9
 8006b28:	d903      	bls.n	8006b32 <_svfiprintf_r+0x196>
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d0c8      	beq.n	8006ac0 <_svfiprintf_r+0x124>
 8006b2e:	9105      	str	r1, [sp, #20]
 8006b30:	e7c6      	b.n	8006ac0 <_svfiprintf_r+0x124>
 8006b32:	fb05 2101 	mla	r1, r5, r1, r2
 8006b36:	2301      	movs	r3, #1
 8006b38:	4607      	mov	r7, r0
 8006b3a:	e7f0      	b.n	8006b1e <_svfiprintf_r+0x182>
 8006b3c:	ab03      	add	r3, sp, #12
 8006b3e:	9300      	str	r3, [sp, #0]
 8006b40:	4622      	mov	r2, r4
 8006b42:	4b11      	ldr	r3, [pc, #68]	; (8006b88 <_svfiprintf_r+0x1ec>)
 8006b44:	a904      	add	r1, sp, #16
 8006b46:	4640      	mov	r0, r8
 8006b48:	f3af 8000 	nop.w
 8006b4c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006b50:	4681      	mov	r9, r0
 8006b52:	d1d6      	bne.n	8006b02 <_svfiprintf_r+0x166>
 8006b54:	89a3      	ldrh	r3, [r4, #12]
 8006b56:	065b      	lsls	r3, r3, #25
 8006b58:	f53f af35 	bmi.w	80069c6 <_svfiprintf_r+0x2a>
 8006b5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b5e:	b01d      	add	sp, #116	; 0x74
 8006b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b64:	ab03      	add	r3, sp, #12
 8006b66:	9300      	str	r3, [sp, #0]
 8006b68:	4622      	mov	r2, r4
 8006b6a:	4b07      	ldr	r3, [pc, #28]	; (8006b88 <_svfiprintf_r+0x1ec>)
 8006b6c:	a904      	add	r1, sp, #16
 8006b6e:	4640      	mov	r0, r8
 8006b70:	f000 f9c2 	bl	8006ef8 <_printf_i>
 8006b74:	e7ea      	b.n	8006b4c <_svfiprintf_r+0x1b0>
 8006b76:	bf00      	nop
 8006b78:	08007814 	.word	0x08007814
 8006b7c:	0800781a 	.word	0x0800781a
 8006b80:	0800781e 	.word	0x0800781e
 8006b84:	00000000 	.word	0x00000000
 8006b88:	080068e9 	.word	0x080068e9

08006b8c <__sfputc_r>:
 8006b8c:	6893      	ldr	r3, [r2, #8]
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	b410      	push	{r4}
 8006b94:	6093      	str	r3, [r2, #8]
 8006b96:	da08      	bge.n	8006baa <__sfputc_r+0x1e>
 8006b98:	6994      	ldr	r4, [r2, #24]
 8006b9a:	42a3      	cmp	r3, r4
 8006b9c:	db01      	blt.n	8006ba2 <__sfputc_r+0x16>
 8006b9e:	290a      	cmp	r1, #10
 8006ba0:	d103      	bne.n	8006baa <__sfputc_r+0x1e>
 8006ba2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ba6:	f7ff bbff 	b.w	80063a8 <__swbuf_r>
 8006baa:	6813      	ldr	r3, [r2, #0]
 8006bac:	1c58      	adds	r0, r3, #1
 8006bae:	6010      	str	r0, [r2, #0]
 8006bb0:	7019      	strb	r1, [r3, #0]
 8006bb2:	4608      	mov	r0, r1
 8006bb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006bb8:	4770      	bx	lr

08006bba <__sfputs_r>:
 8006bba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bbc:	4606      	mov	r6, r0
 8006bbe:	460f      	mov	r7, r1
 8006bc0:	4614      	mov	r4, r2
 8006bc2:	18d5      	adds	r5, r2, r3
 8006bc4:	42ac      	cmp	r4, r5
 8006bc6:	d101      	bne.n	8006bcc <__sfputs_r+0x12>
 8006bc8:	2000      	movs	r0, #0
 8006bca:	e007      	b.n	8006bdc <__sfputs_r+0x22>
 8006bcc:	463a      	mov	r2, r7
 8006bce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bd2:	4630      	mov	r0, r6
 8006bd4:	f7ff ffda 	bl	8006b8c <__sfputc_r>
 8006bd8:	1c43      	adds	r3, r0, #1
 8006bda:	d1f3      	bne.n	8006bc4 <__sfputs_r+0xa>
 8006bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006be0 <_vfiprintf_r>:
 8006be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be4:	460c      	mov	r4, r1
 8006be6:	b09d      	sub	sp, #116	; 0x74
 8006be8:	4617      	mov	r7, r2
 8006bea:	461d      	mov	r5, r3
 8006bec:	4606      	mov	r6, r0
 8006bee:	b118      	cbz	r0, 8006bf8 <_vfiprintf_r+0x18>
 8006bf0:	6983      	ldr	r3, [r0, #24]
 8006bf2:	b90b      	cbnz	r3, 8006bf8 <_vfiprintf_r+0x18>
 8006bf4:	f7ff fd88 	bl	8006708 <__sinit>
 8006bf8:	4b7c      	ldr	r3, [pc, #496]	; (8006dec <_vfiprintf_r+0x20c>)
 8006bfa:	429c      	cmp	r4, r3
 8006bfc:	d158      	bne.n	8006cb0 <_vfiprintf_r+0xd0>
 8006bfe:	6874      	ldr	r4, [r6, #4]
 8006c00:	89a3      	ldrh	r3, [r4, #12]
 8006c02:	0718      	lsls	r0, r3, #28
 8006c04:	d55e      	bpl.n	8006cc4 <_vfiprintf_r+0xe4>
 8006c06:	6923      	ldr	r3, [r4, #16]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d05b      	beq.n	8006cc4 <_vfiprintf_r+0xe4>
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	9309      	str	r3, [sp, #36]	; 0x24
 8006c10:	2320      	movs	r3, #32
 8006c12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c16:	2330      	movs	r3, #48	; 0x30
 8006c18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c1c:	9503      	str	r5, [sp, #12]
 8006c1e:	f04f 0b01 	mov.w	fp, #1
 8006c22:	46b8      	mov	r8, r7
 8006c24:	4645      	mov	r5, r8
 8006c26:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006c2a:	b10b      	cbz	r3, 8006c30 <_vfiprintf_r+0x50>
 8006c2c:	2b25      	cmp	r3, #37	; 0x25
 8006c2e:	d154      	bne.n	8006cda <_vfiprintf_r+0xfa>
 8006c30:	ebb8 0a07 	subs.w	sl, r8, r7
 8006c34:	d00b      	beq.n	8006c4e <_vfiprintf_r+0x6e>
 8006c36:	4653      	mov	r3, sl
 8006c38:	463a      	mov	r2, r7
 8006c3a:	4621      	mov	r1, r4
 8006c3c:	4630      	mov	r0, r6
 8006c3e:	f7ff ffbc 	bl	8006bba <__sfputs_r>
 8006c42:	3001      	adds	r0, #1
 8006c44:	f000 80c2 	beq.w	8006dcc <_vfiprintf_r+0x1ec>
 8006c48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c4a:	4453      	add	r3, sl
 8006c4c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c4e:	f898 3000 	ldrb.w	r3, [r8]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	f000 80ba 	beq.w	8006dcc <_vfiprintf_r+0x1ec>
 8006c58:	2300      	movs	r3, #0
 8006c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c62:	9304      	str	r3, [sp, #16]
 8006c64:	9307      	str	r3, [sp, #28]
 8006c66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c6a:	931a      	str	r3, [sp, #104]	; 0x68
 8006c6c:	46a8      	mov	r8, r5
 8006c6e:	2205      	movs	r2, #5
 8006c70:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006c74:	485e      	ldr	r0, [pc, #376]	; (8006df0 <_vfiprintf_r+0x210>)
 8006c76:	f7f9 faab 	bl	80001d0 <memchr>
 8006c7a:	9b04      	ldr	r3, [sp, #16]
 8006c7c:	bb78      	cbnz	r0, 8006cde <_vfiprintf_r+0xfe>
 8006c7e:	06d9      	lsls	r1, r3, #27
 8006c80:	bf44      	itt	mi
 8006c82:	2220      	movmi	r2, #32
 8006c84:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006c88:	071a      	lsls	r2, r3, #28
 8006c8a:	bf44      	itt	mi
 8006c8c:	222b      	movmi	r2, #43	; 0x2b
 8006c8e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006c92:	782a      	ldrb	r2, [r5, #0]
 8006c94:	2a2a      	cmp	r2, #42	; 0x2a
 8006c96:	d02a      	beq.n	8006cee <_vfiprintf_r+0x10e>
 8006c98:	9a07      	ldr	r2, [sp, #28]
 8006c9a:	46a8      	mov	r8, r5
 8006c9c:	2000      	movs	r0, #0
 8006c9e:	250a      	movs	r5, #10
 8006ca0:	4641      	mov	r1, r8
 8006ca2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ca6:	3b30      	subs	r3, #48	; 0x30
 8006ca8:	2b09      	cmp	r3, #9
 8006caa:	d969      	bls.n	8006d80 <_vfiprintf_r+0x1a0>
 8006cac:	b360      	cbz	r0, 8006d08 <_vfiprintf_r+0x128>
 8006cae:	e024      	b.n	8006cfa <_vfiprintf_r+0x11a>
 8006cb0:	4b50      	ldr	r3, [pc, #320]	; (8006df4 <_vfiprintf_r+0x214>)
 8006cb2:	429c      	cmp	r4, r3
 8006cb4:	d101      	bne.n	8006cba <_vfiprintf_r+0xda>
 8006cb6:	68b4      	ldr	r4, [r6, #8]
 8006cb8:	e7a2      	b.n	8006c00 <_vfiprintf_r+0x20>
 8006cba:	4b4f      	ldr	r3, [pc, #316]	; (8006df8 <_vfiprintf_r+0x218>)
 8006cbc:	429c      	cmp	r4, r3
 8006cbe:	bf08      	it	eq
 8006cc0:	68f4      	ldreq	r4, [r6, #12]
 8006cc2:	e79d      	b.n	8006c00 <_vfiprintf_r+0x20>
 8006cc4:	4621      	mov	r1, r4
 8006cc6:	4630      	mov	r0, r6
 8006cc8:	f7ff fbc0 	bl	800644c <__swsetup_r>
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	d09d      	beq.n	8006c0c <_vfiprintf_r+0x2c>
 8006cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006cd4:	b01d      	add	sp, #116	; 0x74
 8006cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cda:	46a8      	mov	r8, r5
 8006cdc:	e7a2      	b.n	8006c24 <_vfiprintf_r+0x44>
 8006cde:	4a44      	ldr	r2, [pc, #272]	; (8006df0 <_vfiprintf_r+0x210>)
 8006ce0:	1a80      	subs	r0, r0, r2
 8006ce2:	fa0b f000 	lsl.w	r0, fp, r0
 8006ce6:	4318      	orrs	r0, r3
 8006ce8:	9004      	str	r0, [sp, #16]
 8006cea:	4645      	mov	r5, r8
 8006cec:	e7be      	b.n	8006c6c <_vfiprintf_r+0x8c>
 8006cee:	9a03      	ldr	r2, [sp, #12]
 8006cf0:	1d11      	adds	r1, r2, #4
 8006cf2:	6812      	ldr	r2, [r2, #0]
 8006cf4:	9103      	str	r1, [sp, #12]
 8006cf6:	2a00      	cmp	r2, #0
 8006cf8:	db01      	blt.n	8006cfe <_vfiprintf_r+0x11e>
 8006cfa:	9207      	str	r2, [sp, #28]
 8006cfc:	e004      	b.n	8006d08 <_vfiprintf_r+0x128>
 8006cfe:	4252      	negs	r2, r2
 8006d00:	f043 0302 	orr.w	r3, r3, #2
 8006d04:	9207      	str	r2, [sp, #28]
 8006d06:	9304      	str	r3, [sp, #16]
 8006d08:	f898 3000 	ldrb.w	r3, [r8]
 8006d0c:	2b2e      	cmp	r3, #46	; 0x2e
 8006d0e:	d10e      	bne.n	8006d2e <_vfiprintf_r+0x14e>
 8006d10:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006d14:	2b2a      	cmp	r3, #42	; 0x2a
 8006d16:	d138      	bne.n	8006d8a <_vfiprintf_r+0x1aa>
 8006d18:	9b03      	ldr	r3, [sp, #12]
 8006d1a:	1d1a      	adds	r2, r3, #4
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	9203      	str	r2, [sp, #12]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	bfb8      	it	lt
 8006d24:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d28:	f108 0802 	add.w	r8, r8, #2
 8006d2c:	9305      	str	r3, [sp, #20]
 8006d2e:	4d33      	ldr	r5, [pc, #204]	; (8006dfc <_vfiprintf_r+0x21c>)
 8006d30:	f898 1000 	ldrb.w	r1, [r8]
 8006d34:	2203      	movs	r2, #3
 8006d36:	4628      	mov	r0, r5
 8006d38:	f7f9 fa4a 	bl	80001d0 <memchr>
 8006d3c:	b140      	cbz	r0, 8006d50 <_vfiprintf_r+0x170>
 8006d3e:	2340      	movs	r3, #64	; 0x40
 8006d40:	1b40      	subs	r0, r0, r5
 8006d42:	fa03 f000 	lsl.w	r0, r3, r0
 8006d46:	9b04      	ldr	r3, [sp, #16]
 8006d48:	4303      	orrs	r3, r0
 8006d4a:	f108 0801 	add.w	r8, r8, #1
 8006d4e:	9304      	str	r3, [sp, #16]
 8006d50:	f898 1000 	ldrb.w	r1, [r8]
 8006d54:	482a      	ldr	r0, [pc, #168]	; (8006e00 <_vfiprintf_r+0x220>)
 8006d56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d5a:	2206      	movs	r2, #6
 8006d5c:	f108 0701 	add.w	r7, r8, #1
 8006d60:	f7f9 fa36 	bl	80001d0 <memchr>
 8006d64:	2800      	cmp	r0, #0
 8006d66:	d037      	beq.n	8006dd8 <_vfiprintf_r+0x1f8>
 8006d68:	4b26      	ldr	r3, [pc, #152]	; (8006e04 <_vfiprintf_r+0x224>)
 8006d6a:	bb1b      	cbnz	r3, 8006db4 <_vfiprintf_r+0x1d4>
 8006d6c:	9b03      	ldr	r3, [sp, #12]
 8006d6e:	3307      	adds	r3, #7
 8006d70:	f023 0307 	bic.w	r3, r3, #7
 8006d74:	3308      	adds	r3, #8
 8006d76:	9303      	str	r3, [sp, #12]
 8006d78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d7a:	444b      	add	r3, r9
 8006d7c:	9309      	str	r3, [sp, #36]	; 0x24
 8006d7e:	e750      	b.n	8006c22 <_vfiprintf_r+0x42>
 8006d80:	fb05 3202 	mla	r2, r5, r2, r3
 8006d84:	2001      	movs	r0, #1
 8006d86:	4688      	mov	r8, r1
 8006d88:	e78a      	b.n	8006ca0 <_vfiprintf_r+0xc0>
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	f108 0801 	add.w	r8, r8, #1
 8006d90:	9305      	str	r3, [sp, #20]
 8006d92:	4619      	mov	r1, r3
 8006d94:	250a      	movs	r5, #10
 8006d96:	4640      	mov	r0, r8
 8006d98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d9c:	3a30      	subs	r2, #48	; 0x30
 8006d9e:	2a09      	cmp	r2, #9
 8006da0:	d903      	bls.n	8006daa <_vfiprintf_r+0x1ca>
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d0c3      	beq.n	8006d2e <_vfiprintf_r+0x14e>
 8006da6:	9105      	str	r1, [sp, #20]
 8006da8:	e7c1      	b.n	8006d2e <_vfiprintf_r+0x14e>
 8006daa:	fb05 2101 	mla	r1, r5, r1, r2
 8006dae:	2301      	movs	r3, #1
 8006db0:	4680      	mov	r8, r0
 8006db2:	e7f0      	b.n	8006d96 <_vfiprintf_r+0x1b6>
 8006db4:	ab03      	add	r3, sp, #12
 8006db6:	9300      	str	r3, [sp, #0]
 8006db8:	4622      	mov	r2, r4
 8006dba:	4b13      	ldr	r3, [pc, #76]	; (8006e08 <_vfiprintf_r+0x228>)
 8006dbc:	a904      	add	r1, sp, #16
 8006dbe:	4630      	mov	r0, r6
 8006dc0:	f3af 8000 	nop.w
 8006dc4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006dc8:	4681      	mov	r9, r0
 8006dca:	d1d5      	bne.n	8006d78 <_vfiprintf_r+0x198>
 8006dcc:	89a3      	ldrh	r3, [r4, #12]
 8006dce:	065b      	lsls	r3, r3, #25
 8006dd0:	f53f af7e 	bmi.w	8006cd0 <_vfiprintf_r+0xf0>
 8006dd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dd6:	e77d      	b.n	8006cd4 <_vfiprintf_r+0xf4>
 8006dd8:	ab03      	add	r3, sp, #12
 8006dda:	9300      	str	r3, [sp, #0]
 8006ddc:	4622      	mov	r2, r4
 8006dde:	4b0a      	ldr	r3, [pc, #40]	; (8006e08 <_vfiprintf_r+0x228>)
 8006de0:	a904      	add	r1, sp, #16
 8006de2:	4630      	mov	r0, r6
 8006de4:	f000 f888 	bl	8006ef8 <_printf_i>
 8006de8:	e7ec      	b.n	8006dc4 <_vfiprintf_r+0x1e4>
 8006dea:	bf00      	nop
 8006dec:	080077d4 	.word	0x080077d4
 8006df0:	08007814 	.word	0x08007814
 8006df4:	080077f4 	.word	0x080077f4
 8006df8:	080077b4 	.word	0x080077b4
 8006dfc:	0800781a 	.word	0x0800781a
 8006e00:	0800781e 	.word	0x0800781e
 8006e04:	00000000 	.word	0x00000000
 8006e08:	08006bbb 	.word	0x08006bbb

08006e0c <_printf_common>:
 8006e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e10:	4691      	mov	r9, r2
 8006e12:	461f      	mov	r7, r3
 8006e14:	688a      	ldr	r2, [r1, #8]
 8006e16:	690b      	ldr	r3, [r1, #16]
 8006e18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	bfb8      	it	lt
 8006e20:	4613      	movlt	r3, r2
 8006e22:	f8c9 3000 	str.w	r3, [r9]
 8006e26:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e2a:	4606      	mov	r6, r0
 8006e2c:	460c      	mov	r4, r1
 8006e2e:	b112      	cbz	r2, 8006e36 <_printf_common+0x2a>
 8006e30:	3301      	adds	r3, #1
 8006e32:	f8c9 3000 	str.w	r3, [r9]
 8006e36:	6823      	ldr	r3, [r4, #0]
 8006e38:	0699      	lsls	r1, r3, #26
 8006e3a:	bf42      	ittt	mi
 8006e3c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006e40:	3302      	addmi	r3, #2
 8006e42:	f8c9 3000 	strmi.w	r3, [r9]
 8006e46:	6825      	ldr	r5, [r4, #0]
 8006e48:	f015 0506 	ands.w	r5, r5, #6
 8006e4c:	d107      	bne.n	8006e5e <_printf_common+0x52>
 8006e4e:	f104 0a19 	add.w	sl, r4, #25
 8006e52:	68e3      	ldr	r3, [r4, #12]
 8006e54:	f8d9 2000 	ldr.w	r2, [r9]
 8006e58:	1a9b      	subs	r3, r3, r2
 8006e5a:	42ab      	cmp	r3, r5
 8006e5c:	dc28      	bgt.n	8006eb0 <_printf_common+0xa4>
 8006e5e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006e62:	6822      	ldr	r2, [r4, #0]
 8006e64:	3300      	adds	r3, #0
 8006e66:	bf18      	it	ne
 8006e68:	2301      	movne	r3, #1
 8006e6a:	0692      	lsls	r2, r2, #26
 8006e6c:	d42d      	bmi.n	8006eca <_printf_common+0xbe>
 8006e6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e72:	4639      	mov	r1, r7
 8006e74:	4630      	mov	r0, r6
 8006e76:	47c0      	blx	r8
 8006e78:	3001      	adds	r0, #1
 8006e7a:	d020      	beq.n	8006ebe <_printf_common+0xb2>
 8006e7c:	6823      	ldr	r3, [r4, #0]
 8006e7e:	68e5      	ldr	r5, [r4, #12]
 8006e80:	f8d9 2000 	ldr.w	r2, [r9]
 8006e84:	f003 0306 	and.w	r3, r3, #6
 8006e88:	2b04      	cmp	r3, #4
 8006e8a:	bf08      	it	eq
 8006e8c:	1aad      	subeq	r5, r5, r2
 8006e8e:	68a3      	ldr	r3, [r4, #8]
 8006e90:	6922      	ldr	r2, [r4, #16]
 8006e92:	bf0c      	ite	eq
 8006e94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e98:	2500      	movne	r5, #0
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	bfc4      	itt	gt
 8006e9e:	1a9b      	subgt	r3, r3, r2
 8006ea0:	18ed      	addgt	r5, r5, r3
 8006ea2:	f04f 0900 	mov.w	r9, #0
 8006ea6:	341a      	adds	r4, #26
 8006ea8:	454d      	cmp	r5, r9
 8006eaa:	d11a      	bne.n	8006ee2 <_printf_common+0xd6>
 8006eac:	2000      	movs	r0, #0
 8006eae:	e008      	b.n	8006ec2 <_printf_common+0xb6>
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	4652      	mov	r2, sl
 8006eb4:	4639      	mov	r1, r7
 8006eb6:	4630      	mov	r0, r6
 8006eb8:	47c0      	blx	r8
 8006eba:	3001      	adds	r0, #1
 8006ebc:	d103      	bne.n	8006ec6 <_printf_common+0xba>
 8006ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ec6:	3501      	adds	r5, #1
 8006ec8:	e7c3      	b.n	8006e52 <_printf_common+0x46>
 8006eca:	18e1      	adds	r1, r4, r3
 8006ecc:	1c5a      	adds	r2, r3, #1
 8006ece:	2030      	movs	r0, #48	; 0x30
 8006ed0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006ed4:	4422      	add	r2, r4
 8006ed6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006eda:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ede:	3302      	adds	r3, #2
 8006ee0:	e7c5      	b.n	8006e6e <_printf_common+0x62>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	4622      	mov	r2, r4
 8006ee6:	4639      	mov	r1, r7
 8006ee8:	4630      	mov	r0, r6
 8006eea:	47c0      	blx	r8
 8006eec:	3001      	adds	r0, #1
 8006eee:	d0e6      	beq.n	8006ebe <_printf_common+0xb2>
 8006ef0:	f109 0901 	add.w	r9, r9, #1
 8006ef4:	e7d8      	b.n	8006ea8 <_printf_common+0x9c>
	...

08006ef8 <_printf_i>:
 8006ef8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006efc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006f00:	460c      	mov	r4, r1
 8006f02:	7e09      	ldrb	r1, [r1, #24]
 8006f04:	b085      	sub	sp, #20
 8006f06:	296e      	cmp	r1, #110	; 0x6e
 8006f08:	4617      	mov	r7, r2
 8006f0a:	4606      	mov	r6, r0
 8006f0c:	4698      	mov	r8, r3
 8006f0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f10:	f000 80b3 	beq.w	800707a <_printf_i+0x182>
 8006f14:	d822      	bhi.n	8006f5c <_printf_i+0x64>
 8006f16:	2963      	cmp	r1, #99	; 0x63
 8006f18:	d036      	beq.n	8006f88 <_printf_i+0x90>
 8006f1a:	d80a      	bhi.n	8006f32 <_printf_i+0x3a>
 8006f1c:	2900      	cmp	r1, #0
 8006f1e:	f000 80b9 	beq.w	8007094 <_printf_i+0x19c>
 8006f22:	2958      	cmp	r1, #88	; 0x58
 8006f24:	f000 8083 	beq.w	800702e <_printf_i+0x136>
 8006f28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f2c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006f30:	e032      	b.n	8006f98 <_printf_i+0xa0>
 8006f32:	2964      	cmp	r1, #100	; 0x64
 8006f34:	d001      	beq.n	8006f3a <_printf_i+0x42>
 8006f36:	2969      	cmp	r1, #105	; 0x69
 8006f38:	d1f6      	bne.n	8006f28 <_printf_i+0x30>
 8006f3a:	6820      	ldr	r0, [r4, #0]
 8006f3c:	6813      	ldr	r3, [r2, #0]
 8006f3e:	0605      	lsls	r5, r0, #24
 8006f40:	f103 0104 	add.w	r1, r3, #4
 8006f44:	d52a      	bpl.n	8006f9c <_printf_i+0xa4>
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	6011      	str	r1, [r2, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	da03      	bge.n	8006f56 <_printf_i+0x5e>
 8006f4e:	222d      	movs	r2, #45	; 0x2d
 8006f50:	425b      	negs	r3, r3
 8006f52:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006f56:	486f      	ldr	r0, [pc, #444]	; (8007114 <_printf_i+0x21c>)
 8006f58:	220a      	movs	r2, #10
 8006f5a:	e039      	b.n	8006fd0 <_printf_i+0xd8>
 8006f5c:	2973      	cmp	r1, #115	; 0x73
 8006f5e:	f000 809d 	beq.w	800709c <_printf_i+0x1a4>
 8006f62:	d808      	bhi.n	8006f76 <_printf_i+0x7e>
 8006f64:	296f      	cmp	r1, #111	; 0x6f
 8006f66:	d020      	beq.n	8006faa <_printf_i+0xb2>
 8006f68:	2970      	cmp	r1, #112	; 0x70
 8006f6a:	d1dd      	bne.n	8006f28 <_printf_i+0x30>
 8006f6c:	6823      	ldr	r3, [r4, #0]
 8006f6e:	f043 0320 	orr.w	r3, r3, #32
 8006f72:	6023      	str	r3, [r4, #0]
 8006f74:	e003      	b.n	8006f7e <_printf_i+0x86>
 8006f76:	2975      	cmp	r1, #117	; 0x75
 8006f78:	d017      	beq.n	8006faa <_printf_i+0xb2>
 8006f7a:	2978      	cmp	r1, #120	; 0x78
 8006f7c:	d1d4      	bne.n	8006f28 <_printf_i+0x30>
 8006f7e:	2378      	movs	r3, #120	; 0x78
 8006f80:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006f84:	4864      	ldr	r0, [pc, #400]	; (8007118 <_printf_i+0x220>)
 8006f86:	e055      	b.n	8007034 <_printf_i+0x13c>
 8006f88:	6813      	ldr	r3, [r2, #0]
 8006f8a:	1d19      	adds	r1, r3, #4
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	6011      	str	r1, [r2, #0]
 8006f90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e08c      	b.n	80070b6 <_printf_i+0x1be>
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	6011      	str	r1, [r2, #0]
 8006fa0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006fa4:	bf18      	it	ne
 8006fa6:	b21b      	sxthne	r3, r3
 8006fa8:	e7cf      	b.n	8006f4a <_printf_i+0x52>
 8006faa:	6813      	ldr	r3, [r2, #0]
 8006fac:	6825      	ldr	r5, [r4, #0]
 8006fae:	1d18      	adds	r0, r3, #4
 8006fb0:	6010      	str	r0, [r2, #0]
 8006fb2:	0628      	lsls	r0, r5, #24
 8006fb4:	d501      	bpl.n	8006fba <_printf_i+0xc2>
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	e002      	b.n	8006fc0 <_printf_i+0xc8>
 8006fba:	0668      	lsls	r0, r5, #25
 8006fbc:	d5fb      	bpl.n	8006fb6 <_printf_i+0xbe>
 8006fbe:	881b      	ldrh	r3, [r3, #0]
 8006fc0:	4854      	ldr	r0, [pc, #336]	; (8007114 <_printf_i+0x21c>)
 8006fc2:	296f      	cmp	r1, #111	; 0x6f
 8006fc4:	bf14      	ite	ne
 8006fc6:	220a      	movne	r2, #10
 8006fc8:	2208      	moveq	r2, #8
 8006fca:	2100      	movs	r1, #0
 8006fcc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006fd0:	6865      	ldr	r5, [r4, #4]
 8006fd2:	60a5      	str	r5, [r4, #8]
 8006fd4:	2d00      	cmp	r5, #0
 8006fd6:	f2c0 8095 	blt.w	8007104 <_printf_i+0x20c>
 8006fda:	6821      	ldr	r1, [r4, #0]
 8006fdc:	f021 0104 	bic.w	r1, r1, #4
 8006fe0:	6021      	str	r1, [r4, #0]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d13d      	bne.n	8007062 <_printf_i+0x16a>
 8006fe6:	2d00      	cmp	r5, #0
 8006fe8:	f040 808e 	bne.w	8007108 <_printf_i+0x210>
 8006fec:	4665      	mov	r5, ip
 8006fee:	2a08      	cmp	r2, #8
 8006ff0:	d10b      	bne.n	800700a <_printf_i+0x112>
 8006ff2:	6823      	ldr	r3, [r4, #0]
 8006ff4:	07db      	lsls	r3, r3, #31
 8006ff6:	d508      	bpl.n	800700a <_printf_i+0x112>
 8006ff8:	6923      	ldr	r3, [r4, #16]
 8006ffa:	6862      	ldr	r2, [r4, #4]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	bfde      	ittt	le
 8007000:	2330      	movle	r3, #48	; 0x30
 8007002:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007006:	f105 35ff 	addle.w	r5, r5, #4294967295
 800700a:	ebac 0305 	sub.w	r3, ip, r5
 800700e:	6123      	str	r3, [r4, #16]
 8007010:	f8cd 8000 	str.w	r8, [sp]
 8007014:	463b      	mov	r3, r7
 8007016:	aa03      	add	r2, sp, #12
 8007018:	4621      	mov	r1, r4
 800701a:	4630      	mov	r0, r6
 800701c:	f7ff fef6 	bl	8006e0c <_printf_common>
 8007020:	3001      	adds	r0, #1
 8007022:	d14d      	bne.n	80070c0 <_printf_i+0x1c8>
 8007024:	f04f 30ff 	mov.w	r0, #4294967295
 8007028:	b005      	add	sp, #20
 800702a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800702e:	4839      	ldr	r0, [pc, #228]	; (8007114 <_printf_i+0x21c>)
 8007030:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007034:	6813      	ldr	r3, [r2, #0]
 8007036:	6821      	ldr	r1, [r4, #0]
 8007038:	1d1d      	adds	r5, r3, #4
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	6015      	str	r5, [r2, #0]
 800703e:	060a      	lsls	r2, r1, #24
 8007040:	d50b      	bpl.n	800705a <_printf_i+0x162>
 8007042:	07ca      	lsls	r2, r1, #31
 8007044:	bf44      	itt	mi
 8007046:	f041 0120 	orrmi.w	r1, r1, #32
 800704a:	6021      	strmi	r1, [r4, #0]
 800704c:	b91b      	cbnz	r3, 8007056 <_printf_i+0x15e>
 800704e:	6822      	ldr	r2, [r4, #0]
 8007050:	f022 0220 	bic.w	r2, r2, #32
 8007054:	6022      	str	r2, [r4, #0]
 8007056:	2210      	movs	r2, #16
 8007058:	e7b7      	b.n	8006fca <_printf_i+0xd2>
 800705a:	064d      	lsls	r5, r1, #25
 800705c:	bf48      	it	mi
 800705e:	b29b      	uxthmi	r3, r3
 8007060:	e7ef      	b.n	8007042 <_printf_i+0x14a>
 8007062:	4665      	mov	r5, ip
 8007064:	fbb3 f1f2 	udiv	r1, r3, r2
 8007068:	fb02 3311 	mls	r3, r2, r1, r3
 800706c:	5cc3      	ldrb	r3, [r0, r3]
 800706e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007072:	460b      	mov	r3, r1
 8007074:	2900      	cmp	r1, #0
 8007076:	d1f5      	bne.n	8007064 <_printf_i+0x16c>
 8007078:	e7b9      	b.n	8006fee <_printf_i+0xf6>
 800707a:	6813      	ldr	r3, [r2, #0]
 800707c:	6825      	ldr	r5, [r4, #0]
 800707e:	6961      	ldr	r1, [r4, #20]
 8007080:	1d18      	adds	r0, r3, #4
 8007082:	6010      	str	r0, [r2, #0]
 8007084:	0628      	lsls	r0, r5, #24
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	d501      	bpl.n	800708e <_printf_i+0x196>
 800708a:	6019      	str	r1, [r3, #0]
 800708c:	e002      	b.n	8007094 <_printf_i+0x19c>
 800708e:	066a      	lsls	r2, r5, #25
 8007090:	d5fb      	bpl.n	800708a <_printf_i+0x192>
 8007092:	8019      	strh	r1, [r3, #0]
 8007094:	2300      	movs	r3, #0
 8007096:	6123      	str	r3, [r4, #16]
 8007098:	4665      	mov	r5, ip
 800709a:	e7b9      	b.n	8007010 <_printf_i+0x118>
 800709c:	6813      	ldr	r3, [r2, #0]
 800709e:	1d19      	adds	r1, r3, #4
 80070a0:	6011      	str	r1, [r2, #0]
 80070a2:	681d      	ldr	r5, [r3, #0]
 80070a4:	6862      	ldr	r2, [r4, #4]
 80070a6:	2100      	movs	r1, #0
 80070a8:	4628      	mov	r0, r5
 80070aa:	f7f9 f891 	bl	80001d0 <memchr>
 80070ae:	b108      	cbz	r0, 80070b4 <_printf_i+0x1bc>
 80070b0:	1b40      	subs	r0, r0, r5
 80070b2:	6060      	str	r0, [r4, #4]
 80070b4:	6863      	ldr	r3, [r4, #4]
 80070b6:	6123      	str	r3, [r4, #16]
 80070b8:	2300      	movs	r3, #0
 80070ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070be:	e7a7      	b.n	8007010 <_printf_i+0x118>
 80070c0:	6923      	ldr	r3, [r4, #16]
 80070c2:	462a      	mov	r2, r5
 80070c4:	4639      	mov	r1, r7
 80070c6:	4630      	mov	r0, r6
 80070c8:	47c0      	blx	r8
 80070ca:	3001      	adds	r0, #1
 80070cc:	d0aa      	beq.n	8007024 <_printf_i+0x12c>
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	079b      	lsls	r3, r3, #30
 80070d2:	d413      	bmi.n	80070fc <_printf_i+0x204>
 80070d4:	68e0      	ldr	r0, [r4, #12]
 80070d6:	9b03      	ldr	r3, [sp, #12]
 80070d8:	4298      	cmp	r0, r3
 80070da:	bfb8      	it	lt
 80070dc:	4618      	movlt	r0, r3
 80070de:	e7a3      	b.n	8007028 <_printf_i+0x130>
 80070e0:	2301      	movs	r3, #1
 80070e2:	464a      	mov	r2, r9
 80070e4:	4639      	mov	r1, r7
 80070e6:	4630      	mov	r0, r6
 80070e8:	47c0      	blx	r8
 80070ea:	3001      	adds	r0, #1
 80070ec:	d09a      	beq.n	8007024 <_printf_i+0x12c>
 80070ee:	3501      	adds	r5, #1
 80070f0:	68e3      	ldr	r3, [r4, #12]
 80070f2:	9a03      	ldr	r2, [sp, #12]
 80070f4:	1a9b      	subs	r3, r3, r2
 80070f6:	42ab      	cmp	r3, r5
 80070f8:	dcf2      	bgt.n	80070e0 <_printf_i+0x1e8>
 80070fa:	e7eb      	b.n	80070d4 <_printf_i+0x1dc>
 80070fc:	2500      	movs	r5, #0
 80070fe:	f104 0919 	add.w	r9, r4, #25
 8007102:	e7f5      	b.n	80070f0 <_printf_i+0x1f8>
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1ac      	bne.n	8007062 <_printf_i+0x16a>
 8007108:	7803      	ldrb	r3, [r0, #0]
 800710a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800710e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007112:	e76c      	b.n	8006fee <_printf_i+0xf6>
 8007114:	08007825 	.word	0x08007825
 8007118:	08007836 	.word	0x08007836

0800711c <__sread>:
 800711c:	b510      	push	{r4, lr}
 800711e:	460c      	mov	r4, r1
 8007120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007124:	f000 f8d4 	bl	80072d0 <_read_r>
 8007128:	2800      	cmp	r0, #0
 800712a:	bfab      	itete	ge
 800712c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800712e:	89a3      	ldrhlt	r3, [r4, #12]
 8007130:	181b      	addge	r3, r3, r0
 8007132:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007136:	bfac      	ite	ge
 8007138:	6563      	strge	r3, [r4, #84]	; 0x54
 800713a:	81a3      	strhlt	r3, [r4, #12]
 800713c:	bd10      	pop	{r4, pc}

0800713e <__swrite>:
 800713e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007142:	461f      	mov	r7, r3
 8007144:	898b      	ldrh	r3, [r1, #12]
 8007146:	05db      	lsls	r3, r3, #23
 8007148:	4605      	mov	r5, r0
 800714a:	460c      	mov	r4, r1
 800714c:	4616      	mov	r6, r2
 800714e:	d505      	bpl.n	800715c <__swrite+0x1e>
 8007150:	2302      	movs	r3, #2
 8007152:	2200      	movs	r2, #0
 8007154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007158:	f000 f868 	bl	800722c <_lseek_r>
 800715c:	89a3      	ldrh	r3, [r4, #12]
 800715e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007162:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007166:	81a3      	strh	r3, [r4, #12]
 8007168:	4632      	mov	r2, r6
 800716a:	463b      	mov	r3, r7
 800716c:	4628      	mov	r0, r5
 800716e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007172:	f000 b817 	b.w	80071a4 <_write_r>

08007176 <__sseek>:
 8007176:	b510      	push	{r4, lr}
 8007178:	460c      	mov	r4, r1
 800717a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800717e:	f000 f855 	bl	800722c <_lseek_r>
 8007182:	1c43      	adds	r3, r0, #1
 8007184:	89a3      	ldrh	r3, [r4, #12]
 8007186:	bf15      	itete	ne
 8007188:	6560      	strne	r0, [r4, #84]	; 0x54
 800718a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800718e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007192:	81a3      	strheq	r3, [r4, #12]
 8007194:	bf18      	it	ne
 8007196:	81a3      	strhne	r3, [r4, #12]
 8007198:	bd10      	pop	{r4, pc}

0800719a <__sclose>:
 800719a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800719e:	f000 b813 	b.w	80071c8 <_close_r>
	...

080071a4 <_write_r>:
 80071a4:	b538      	push	{r3, r4, r5, lr}
 80071a6:	4c07      	ldr	r4, [pc, #28]	; (80071c4 <_write_r+0x20>)
 80071a8:	4605      	mov	r5, r0
 80071aa:	4608      	mov	r0, r1
 80071ac:	4611      	mov	r1, r2
 80071ae:	2200      	movs	r2, #0
 80071b0:	6022      	str	r2, [r4, #0]
 80071b2:	461a      	mov	r2, r3
 80071b4:	f7fd f9ec 	bl	8004590 <_write>
 80071b8:	1c43      	adds	r3, r0, #1
 80071ba:	d102      	bne.n	80071c2 <_write_r+0x1e>
 80071bc:	6823      	ldr	r3, [r4, #0]
 80071be:	b103      	cbz	r3, 80071c2 <_write_r+0x1e>
 80071c0:	602b      	str	r3, [r5, #0]
 80071c2:	bd38      	pop	{r3, r4, r5, pc}
 80071c4:	20000af8 	.word	0x20000af8

080071c8 <_close_r>:
 80071c8:	b538      	push	{r3, r4, r5, lr}
 80071ca:	4c06      	ldr	r4, [pc, #24]	; (80071e4 <_close_r+0x1c>)
 80071cc:	2300      	movs	r3, #0
 80071ce:	4605      	mov	r5, r0
 80071d0:	4608      	mov	r0, r1
 80071d2:	6023      	str	r3, [r4, #0]
 80071d4:	f7fd fa08 	bl	80045e8 <_close>
 80071d8:	1c43      	adds	r3, r0, #1
 80071da:	d102      	bne.n	80071e2 <_close_r+0x1a>
 80071dc:	6823      	ldr	r3, [r4, #0]
 80071de:	b103      	cbz	r3, 80071e2 <_close_r+0x1a>
 80071e0:	602b      	str	r3, [r5, #0]
 80071e2:	bd38      	pop	{r3, r4, r5, pc}
 80071e4:	20000af8 	.word	0x20000af8

080071e8 <_fstat_r>:
 80071e8:	b538      	push	{r3, r4, r5, lr}
 80071ea:	4c07      	ldr	r4, [pc, #28]	; (8007208 <_fstat_r+0x20>)
 80071ec:	2300      	movs	r3, #0
 80071ee:	4605      	mov	r5, r0
 80071f0:	4608      	mov	r0, r1
 80071f2:	4611      	mov	r1, r2
 80071f4:	6023      	str	r3, [r4, #0]
 80071f6:	f7fd fa47 	bl	8004688 <_fstat>
 80071fa:	1c43      	adds	r3, r0, #1
 80071fc:	d102      	bne.n	8007204 <_fstat_r+0x1c>
 80071fe:	6823      	ldr	r3, [r4, #0]
 8007200:	b103      	cbz	r3, 8007204 <_fstat_r+0x1c>
 8007202:	602b      	str	r3, [r5, #0]
 8007204:	bd38      	pop	{r3, r4, r5, pc}
 8007206:	bf00      	nop
 8007208:	20000af8 	.word	0x20000af8

0800720c <_isatty_r>:
 800720c:	b538      	push	{r3, r4, r5, lr}
 800720e:	4c06      	ldr	r4, [pc, #24]	; (8007228 <_isatty_r+0x1c>)
 8007210:	2300      	movs	r3, #0
 8007212:	4605      	mov	r5, r0
 8007214:	4608      	mov	r0, r1
 8007216:	6023      	str	r3, [r4, #0]
 8007218:	f7fd f9a4 	bl	8004564 <_isatty>
 800721c:	1c43      	adds	r3, r0, #1
 800721e:	d102      	bne.n	8007226 <_isatty_r+0x1a>
 8007220:	6823      	ldr	r3, [r4, #0]
 8007222:	b103      	cbz	r3, 8007226 <_isatty_r+0x1a>
 8007224:	602b      	str	r3, [r5, #0]
 8007226:	bd38      	pop	{r3, r4, r5, pc}
 8007228:	20000af8 	.word	0x20000af8

0800722c <_lseek_r>:
 800722c:	b538      	push	{r3, r4, r5, lr}
 800722e:	4c07      	ldr	r4, [pc, #28]	; (800724c <_lseek_r+0x20>)
 8007230:	4605      	mov	r5, r0
 8007232:	4608      	mov	r0, r1
 8007234:	4611      	mov	r1, r2
 8007236:	2200      	movs	r2, #0
 8007238:	6022      	str	r2, [r4, #0]
 800723a:	461a      	mov	r2, r3
 800723c:	f7fd f9eb 	bl	8004616 <_lseek>
 8007240:	1c43      	adds	r3, r0, #1
 8007242:	d102      	bne.n	800724a <_lseek_r+0x1e>
 8007244:	6823      	ldr	r3, [r4, #0]
 8007246:	b103      	cbz	r3, 800724a <_lseek_r+0x1e>
 8007248:	602b      	str	r3, [r5, #0]
 800724a:	bd38      	pop	{r3, r4, r5, pc}
 800724c:	20000af8 	.word	0x20000af8

08007250 <memmove>:
 8007250:	4288      	cmp	r0, r1
 8007252:	b510      	push	{r4, lr}
 8007254:	eb01 0302 	add.w	r3, r1, r2
 8007258:	d807      	bhi.n	800726a <memmove+0x1a>
 800725a:	1e42      	subs	r2, r0, #1
 800725c:	4299      	cmp	r1, r3
 800725e:	d00a      	beq.n	8007276 <memmove+0x26>
 8007260:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007264:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007268:	e7f8      	b.n	800725c <memmove+0xc>
 800726a:	4283      	cmp	r3, r0
 800726c:	d9f5      	bls.n	800725a <memmove+0xa>
 800726e:	1881      	adds	r1, r0, r2
 8007270:	1ad2      	subs	r2, r2, r3
 8007272:	42d3      	cmn	r3, r2
 8007274:	d100      	bne.n	8007278 <memmove+0x28>
 8007276:	bd10      	pop	{r4, pc}
 8007278:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800727c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007280:	e7f7      	b.n	8007272 <memmove+0x22>

08007282 <_realloc_r>:
 8007282:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007284:	4607      	mov	r7, r0
 8007286:	4614      	mov	r4, r2
 8007288:	460e      	mov	r6, r1
 800728a:	b921      	cbnz	r1, 8007296 <_realloc_r+0x14>
 800728c:	4611      	mov	r1, r2
 800728e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007292:	f7fe bead 	b.w	8005ff0 <_malloc_r>
 8007296:	b922      	cbnz	r2, 80072a2 <_realloc_r+0x20>
 8007298:	f7fe fe5c 	bl	8005f54 <_free_r>
 800729c:	4625      	mov	r5, r4
 800729e:	4628      	mov	r0, r5
 80072a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072a2:	f000 f827 	bl	80072f4 <_malloc_usable_size_r>
 80072a6:	42a0      	cmp	r0, r4
 80072a8:	d20f      	bcs.n	80072ca <_realloc_r+0x48>
 80072aa:	4621      	mov	r1, r4
 80072ac:	4638      	mov	r0, r7
 80072ae:	f7fe fe9f 	bl	8005ff0 <_malloc_r>
 80072b2:	4605      	mov	r5, r0
 80072b4:	2800      	cmp	r0, #0
 80072b6:	d0f2      	beq.n	800729e <_realloc_r+0x1c>
 80072b8:	4631      	mov	r1, r6
 80072ba:	4622      	mov	r2, r4
 80072bc:	f7fe fe36 	bl	8005f2c <memcpy>
 80072c0:	4631      	mov	r1, r6
 80072c2:	4638      	mov	r0, r7
 80072c4:	f7fe fe46 	bl	8005f54 <_free_r>
 80072c8:	e7e9      	b.n	800729e <_realloc_r+0x1c>
 80072ca:	4635      	mov	r5, r6
 80072cc:	e7e7      	b.n	800729e <_realloc_r+0x1c>
	...

080072d0 <_read_r>:
 80072d0:	b538      	push	{r3, r4, r5, lr}
 80072d2:	4c07      	ldr	r4, [pc, #28]	; (80072f0 <_read_r+0x20>)
 80072d4:	4605      	mov	r5, r0
 80072d6:	4608      	mov	r0, r1
 80072d8:	4611      	mov	r1, r2
 80072da:	2200      	movs	r2, #0
 80072dc:	6022      	str	r2, [r4, #0]
 80072de:	461a      	mov	r2, r3
 80072e0:	f7fd f9aa 	bl	8004638 <_read>
 80072e4:	1c43      	adds	r3, r0, #1
 80072e6:	d102      	bne.n	80072ee <_read_r+0x1e>
 80072e8:	6823      	ldr	r3, [r4, #0]
 80072ea:	b103      	cbz	r3, 80072ee <_read_r+0x1e>
 80072ec:	602b      	str	r3, [r5, #0]
 80072ee:	bd38      	pop	{r3, r4, r5, pc}
 80072f0:	20000af8 	.word	0x20000af8

080072f4 <_malloc_usable_size_r>:
 80072f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072f8:	1f18      	subs	r0, r3, #4
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	bfbc      	itt	lt
 80072fe:	580b      	ldrlt	r3, [r1, r0]
 8007300:	18c0      	addlt	r0, r0, r3
 8007302:	4770      	bx	lr

08007304 <_init>:
 8007304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007306:	bf00      	nop
 8007308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800730a:	bc08      	pop	{r3}
 800730c:	469e      	mov	lr, r3
 800730e:	4770      	bx	lr

08007310 <_fini>:
 8007310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007312:	bf00      	nop
 8007314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007316:	bc08      	pop	{r3}
 8007318:	469e      	mov	lr, r3
 800731a:	4770      	bx	lr
