$date
	Sat Nov  5 13:45:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fir_direct $end
$var wire 32 ! Temp_mul_0 [31:0] $end
$var wire 32 " Temp_mul_1 [31:0] $end
$var wire 32 # Temp_mul_2 [31:0] $end
$var wire 32 $ Temp_mul_3 [31:0] $end
$var wire 1 % clk $end
$var wire 1 & i_rst $end
$var wire 16 ' i_x [15:0] $end
$var wire 18 ( o_y [17:0] $end
$var integer 32 ) idx [31:0] $end
$scope begin Coefficient_load $end
$upscope $end
$scope begin Multiplication $end
$upscope $end
$scope begin Registers $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 )
bx (
b0 '
1&
1%
bx $
b0 #
b0 "
b0 !
$end
#5000
0%
#10000
b11 )
1%
#15000
0%
#20000
b11 )
1%
#25000
0%
#30000
b11 )
1%
#35000
0%
#40000
b11 )
1%
#45000
0%
#50000
b0 (
b0 $
b100 )
0&
1%
#55000
0%
#60000
b111000000000000000 (
b1000000000000000000000000000000 !
b100 )
b1000000000000000 '
1%
#65000
0%
#70000
b110000000000000000 (
b1000000000000000000000000000000 "
b100 )
1%
#75000
0%
#80000
b101000000000000000 (
b1000000000000000000000000000000 #
b100 )
1%
#85000
0%
#90000
b100000000000000000 (
b1000000000000000000000000000000 $
b100 )
1%
#95000
0%
#100000
b100 )
1%
#105000
0%
#110000
b100 )
1%
#115000
0%
#120000
b100 )
1%
#125000
0%
#130000
b100 )
1%
#135000
0%
#140001
