

================================================================
== Vitis HLS Report for 'conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'
================================================================
* Date:           Sun Mar  3 21:30:42 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.255 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        5|        6|  16.665 ns|  19.998 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PartitionLoop  |        5|        5|         3|          1|          1|     4|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%br_ln34 = br void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 5 'br' 'br_ln34' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %arrayidx96.78.exit, i1 1, void %for.end105"   --->   Operation 6 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read32_rewind = phi i10 0, void %entry, i10 %p_read32_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 7 'phi' 'p_read32_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read133_rewind = phi i10 0, void %entry, i10 %p_read133_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 8 'phi' 'p_read133_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read234_rewind = phi i10 0, void %entry, i10 %p_read234_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 9 'phi' 'p_read234_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read335_rewind = phi i10 0, void %entry, i10 %p_read335_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 10 'phi' 'p_read335_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read436_rewind = phi i10 0, void %entry, i10 %p_read436_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 11 'phi' 'p_read436_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read537_rewind = phi i10 0, void %entry, i10 %p_read537_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 12 'phi' 'p_read537_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read638_rewind = phi i10 0, void %entry, i10 %p_read638_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 13 'phi' 'p_read638_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read739_rewind = phi i10 0, void %entry, i10 %p_read739_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 14 'phi' 'p_read739_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read840_rewind = phi i10 0, void %entry, i10 %p_read840_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 15 'phi' 'p_read840_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read941_rewind = phi i10 0, void %entry, i10 %p_read941_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 16 'phi' 'p_read941_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1042_rewind = phi i10 0, void %entry, i10 %p_read1042_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 17 'phi' 'p_read1042_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1143_rewind = phi i10 0, void %entry, i10 %p_read1143_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 18 'phi' 'p_read1143_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1244_rewind = phi i10 0, void %entry, i10 %p_read1244_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 19 'phi' 'p_read1244_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1345_rewind = phi i10 0, void %entry, i10 %p_read1345_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 20 'phi' 'p_read1345_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read1446_rewind = phi i10 0, void %entry, i10 %p_read1446_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 21 'phi' 'p_read1446_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read1547_rewind = phi i10 0, void %entry, i10 %p_read1547_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 22 'phi' 'p_read1547_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read1648_rewind = phi i10 0, void %entry, i10 %p_read1648_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 23 'phi' 'p_read1648_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read1749_rewind = phi i10 0, void %entry, i10 %p_read1749_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 24 'phi' 'p_read1749_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read1850_rewind = phi i10 0, void %entry, i10 %p_read1850_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 25 'phi' 'p_read1850_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read1951_rewind = phi i10 0, void %entry, i10 %p_read1951_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 26 'phi' 'p_read1951_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read2052_rewind = phi i10 0, void %entry, i10 %p_read2052_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 27 'phi' 'p_read2052_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read2153_rewind = phi i10 0, void %entry, i10 %p_read2153_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 28 'phi' 'p_read2153_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read2254_rewind = phi i10 0, void %entry, i10 %p_read2254_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 29 'phi' 'p_read2254_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read2355_rewind = phi i10 0, void %entry, i10 %p_read2355_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 30 'phi' 'p_read2355_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read2456_rewind = phi i10 0, void %entry, i10 %p_read2456_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 31 'phi' 'p_read2456_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read2557_rewind = phi i10 0, void %entry, i10 %p_read2557_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 32 'phi' 'p_read2557_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read2658_rewind = phi i10 0, void %entry, i10 %p_read2658_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 33 'phi' 'p_read2658_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read2759_rewind = phi i10 0, void %entry, i10 %p_read2759_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 34 'phi' 'p_read2759_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read2860_rewind = phi i10 0, void %entry, i10 %p_read2860_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 35 'phi' 'p_read2860_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read2961_rewind = phi i10 0, void %entry, i10 %p_read2961_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 36 'phi' 'p_read2961_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read3062_rewind = phi i10 0, void %entry, i10 %p_read3062_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 37 'phi' 'p_read3062_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read3163_rewind = phi i10 0, void %entry, i10 %p_read3163_phi, void %arrayidx96.78.exit, i10 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 38 'phi' 'p_read3163_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%partition = phi i2 0, void %entry, i2 %i_part, void %arrayidx96.78.exit, i2 0, void %for.end105"   --->   Operation 39 'phi' 'partition' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body36.split, void %rewind_init"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 256, void @empty_5, void @empty_3, void @empty_3, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:31]   --->   Operation 41 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read3163 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 42 'read' 'p_read3163' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read3062 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read30" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 43 'read' 'p_read3062' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_190 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 44 'read' 'p_read_190' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_191 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read28" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 45 'read' 'p_read_191' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_192 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 46 'read' 'p_read_192' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_193 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read26" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 47 'read' 'p_read_193' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_194 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 48 'read' 'p_read_194' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_195 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 49 'read' 'p_read_195' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_196 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 50 'read' 'p_read_196' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_197 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 51 'read' 'p_read_197' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read2153 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 52 'read' 'p_read2153' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read2052 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 53 'read' 'p_read2052' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_198 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 54 'read' 'p_read_198' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_199 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 55 'read' 'p_read_199' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_200 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 56 'read' 'p_read_200' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_201 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 57 'read' 'p_read_201' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_202 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 58 'read' 'p_read_202' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_203 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 59 'read' 'p_read_203' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_204 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 60 'read' 'p_read_204' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_205 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 61 'read' 'p_read_205' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read1143 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 62 'read' 'p_read1143' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read1042 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 63 'read' 'p_read1042' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read941 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 64 'read' 'p_read941' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read840 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 65 'read' 'p_read840' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read739 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 66 'read' 'p_read739' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read638 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 67 'read' 'p_read638' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read537 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 68 'read' 'p_read537' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read436 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 69 'read' 'p_read436' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read335 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 70 'read' 'p_read335' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read234 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 71 'read' 'p_read234' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read133 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 72 'read' 'p_read133' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read32 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 73 'read' 'p_read32' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln34 = br void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 74 'br' 'br_ln34' <Predicate = (do_init)> <Delay = 0.38>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read32_phi = phi i10 %p_read32, void %rewind_init, i10 %p_read32_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 75 'phi' 'p_read32_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read133_phi = phi i10 %p_read133, void %rewind_init, i10 %p_read133_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 76 'phi' 'p_read133_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_read234_phi = phi i10 %p_read234, void %rewind_init, i10 %p_read234_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 77 'phi' 'p_read234_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_read335_phi = phi i10 %p_read335, void %rewind_init, i10 %p_read335_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 78 'phi' 'p_read335_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_read436_phi = phi i10 %p_read436, void %rewind_init, i10 %p_read436_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 79 'phi' 'p_read436_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_read537_phi = phi i10 %p_read537, void %rewind_init, i10 %p_read537_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 80 'phi' 'p_read537_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_read638_phi = phi i10 %p_read638, void %rewind_init, i10 %p_read638_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 81 'phi' 'p_read638_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_read739_phi = phi i10 %p_read739, void %rewind_init, i10 %p_read739_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 82 'phi' 'p_read739_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_read840_phi = phi i10 %p_read840, void %rewind_init, i10 %p_read840_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 83 'phi' 'p_read840_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_read941_phi = phi i10 %p_read941, void %rewind_init, i10 %p_read941_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 84 'phi' 'p_read941_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_read1042_phi = phi i10 %p_read1042, void %rewind_init, i10 %p_read1042_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 85 'phi' 'p_read1042_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_read1143_phi = phi i10 %p_read1143, void %rewind_init, i10 %p_read1143_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 86 'phi' 'p_read1143_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_read1244_phi = phi i10 %p_read_205, void %rewind_init, i10 %p_read1244_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 87 'phi' 'p_read1244_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_read1345_phi = phi i10 %p_read_204, void %rewind_init, i10 %p_read1345_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 88 'phi' 'p_read1345_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_read1446_phi = phi i10 %p_read_203, void %rewind_init, i10 %p_read1446_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 89 'phi' 'p_read1446_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_read1547_phi = phi i10 %p_read_202, void %rewind_init, i10 %p_read1547_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 90 'phi' 'p_read1547_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_read1648_phi = phi i10 %p_read_201, void %rewind_init, i10 %p_read1648_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 91 'phi' 'p_read1648_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_read1749_phi = phi i10 %p_read_200, void %rewind_init, i10 %p_read1749_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 92 'phi' 'p_read1749_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_read1850_phi = phi i10 %p_read_199, void %rewind_init, i10 %p_read1850_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 93 'phi' 'p_read1850_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_read1951_phi = phi i10 %p_read_198, void %rewind_init, i10 %p_read1951_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 94 'phi' 'p_read1951_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_read2052_phi = phi i10 %p_read2052, void %rewind_init, i10 %p_read2052_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 95 'phi' 'p_read2052_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_read2153_phi = phi i10 %p_read2153, void %rewind_init, i10 %p_read2153_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 96 'phi' 'p_read2153_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_read2254_phi = phi i10 %p_read_197, void %rewind_init, i10 %p_read2254_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 97 'phi' 'p_read2254_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_read2355_phi = phi i10 %p_read_196, void %rewind_init, i10 %p_read2355_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 98 'phi' 'p_read2355_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_read2456_phi = phi i10 %p_read_195, void %rewind_init, i10 %p_read2456_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 99 'phi' 'p_read2456_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_read2557_phi = phi i10 %p_read_194, void %rewind_init, i10 %p_read2557_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 100 'phi' 'p_read2557_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_read2658_phi = phi i10 %p_read_193, void %rewind_init, i10 %p_read2658_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 101 'phi' 'p_read2658_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_read2759_phi = phi i10 %p_read_192, void %rewind_init, i10 %p_read2759_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 102 'phi' 'p_read2759_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_read2860_phi = phi i10 %p_read_191, void %rewind_init, i10 %p_read2860_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 103 'phi' 'p_read2860_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_read2961_phi = phi i10 %p_read_190, void %rewind_init, i10 %p_read2961_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 104 'phi' 'p_read2961_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_read3062_phi = phi i10 %p_read3062, void %rewind_init, i10 %p_read3062_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 105 'phi' 'p_read3062_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_read3163_phi = phi i10 %p_read3163, void %rewind_init, i10 %p_read3163_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 106 'phi' 'p_read3163_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 107 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:35]   --->   Operation 108 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:18]   --->   Operation 109 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.43ns)   --->   "%i_part = add i2 %partition, i2 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 110 'add' 'i_part' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.45ns)   --->   "%switch_ln79 = switch i2 %partition, void %_ZN4nnet13fill_buffer_6I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config6E11fill_bufferEPS4_PA32_S4_j.404.405.exit, i2 3, void %if.then294.i, i2 1, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i2 2, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:79]   --->   Operation 111 'switch' 'switch_ln79' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 112 [1/1] (0.45ns)   --->   "%br_ln91 = br void %_ZN4nnet13fill_buffer_6I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config6E11fill_bufferEPS4_PA32_S4_j.404.405.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:91]   --->   Operation 112 'br' 'br_ln91' <Predicate = (partition == 2)> <Delay = 0.45>
ST_1 : Operation 113 [1/1] (0.45ns)   --->   "%br_ln87 = br void %_ZN4nnet13fill_buffer_6I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config6E11fill_bufferEPS4_PA32_S4_j.404.405.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:87]   --->   Operation 113 'br' 'br_ln87' <Predicate = (partition == 1)> <Delay = 0.45>
ST_1 : Operation 114 [1/1] (0.45ns)   --->   "%br_ln94 = br void %_ZN4nnet13fill_buffer_6I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config6E11fill_bufferEPS4_PA32_S4_j.404.405.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:94]   --->   Operation 114 'br' 'br_ln94' <Predicate = (partition == 3)> <Delay = 0.45>
ST_1 : Operation 115 [1/1] (0.34ns)   --->   "%switch_ln81 = switch i2 %partition, void %arrayidx96.78.case.31, i2 0, void %arrayidx96.78.case.7, i2 1, void %arrayidx96.78.case.15, i2 2, void %arrayidx96.78.case.23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 115 'switch' 'switch_ln81' <Predicate = true> <Delay = 0.34>
ST_1 : Operation 116 [1/1] (0.34ns)   --->   "%icmp_ln34 = icmp_eq  i2 %partition, i2 3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 116 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %rewind_header, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 117 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln86 = br void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:86]   --->   Operation 118 'br' 'br_ln86' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%data_buf_V_62 = phi i10 %p_read3163_phi, void %if.then294.i, i10 %p_read2355_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read1547_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 %p_read739_phi, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 119 'phi' 'data_buf_V_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%data_buf_V_61 = phi i10 %p_read3062_phi, void %if.then294.i, i10 %p_read2254_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read1446_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 %p_read638_phi, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 120 'phi' 'data_buf_V_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%data_buf_V_60 = phi i10 %p_read2961_phi, void %if.then294.i, i10 %p_read2153_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read1345_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 %p_read537_phi, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 121 'phi' 'data_buf_V_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%data_buf_V_59 = phi i10 %p_read2860_phi, void %if.then294.i, i10 %p_read2052_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read1244_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 %p_read436_phi, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 122 'phi' 'data_buf_V_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%data_buf_V_58 = phi i10 %p_read2759_phi, void %if.then294.i, i10 %p_read1951_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read1143_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 %p_read335_phi, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 123 'phi' 'data_buf_V_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%data_buf_V_57 = phi i10 %p_read2658_phi, void %if.then294.i, i10 %p_read1850_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read1042_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 %p_read234_phi, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 124 'phi' 'data_buf_V_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%data_buf_V_56 = phi i10 %p_read2557_phi, void %if.then294.i, i10 %p_read1749_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read941_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 %p_read133_phi, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 125 'phi' 'data_buf_V_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%data_buf_V_55 = phi i10 %p_read2456_phi, void %if.then294.i, i10 %p_read1648_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read840_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 %p_read32_phi, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 126 'phi' 'data_buf_V_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%data_buf_V_54 = phi i10 %p_read2355_phi, void %if.then294.i, i10 %p_read1547_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read739_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 127 'phi' 'data_buf_V_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%data_buf_V_53 = phi i10 %p_read2254_phi, void %if.then294.i, i10 %p_read1446_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read638_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 128 'phi' 'data_buf_V_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%data_buf_V_52 = phi i10 %p_read2153_phi, void %if.then294.i, i10 %p_read1345_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read537_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 129 'phi' 'data_buf_V_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%data_buf_V_51 = phi i10 %p_read2052_phi, void %if.then294.i, i10 %p_read1244_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read436_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 130 'phi' 'data_buf_V_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%data_buf_V_50 = phi i10 %p_read1951_phi, void %if.then294.i, i10 %p_read1143_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read335_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 131 'phi' 'data_buf_V_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%data_buf_V_49 = phi i10 %p_read1850_phi, void %if.then294.i, i10 %p_read1042_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read234_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 132 'phi' 'data_buf_V_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%data_buf_V_48 = phi i10 %p_read1749_phi, void %if.then294.i, i10 %p_read941_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read133_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 133 'phi' 'data_buf_V_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%data_buf_V_47 = phi i10 %p_read1648_phi, void %if.then294.i, i10 %p_read840_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 %p_read32_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 134 'phi' 'data_buf_V_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node r_V_75)   --->   "%data_buf_V_46 = phi i10 %p_read1547_phi, void %if.then294.i, i10 %p_read739_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 135 'phi' 'data_buf_V_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node r_V_73)   --->   "%data_buf_V_45 = phi i10 %p_read1446_phi, void %if.then294.i, i10 %p_read638_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 136 'phi' 'data_buf_V_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node r_V_71)   --->   "%data_buf_V_44 = phi i10 %p_read1345_phi, void %if.then294.i, i10 %p_read537_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 137 'phi' 'data_buf_V_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node r_V_69)   --->   "%data_buf_V_43 = phi i10 %p_read1244_phi, void %if.then294.i, i10 %p_read436_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 138 'phi' 'data_buf_V_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node r_V_67)   --->   "%data_buf_V_42 = phi i10 %p_read1143_phi, void %if.then294.i, i10 %p_read335_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 139 'phi' 'data_buf_V_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node r_V_65)   --->   "%data_buf_V_41 = phi i10 %p_read1042_phi, void %if.then294.i, i10 %p_read234_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 140 'phi' 'data_buf_V_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node r_V_63)   --->   "%data_buf_V_40 = phi i10 %p_read941_phi, void %if.then294.i, i10 %p_read133_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 141 'phi' 'data_buf_V_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node r_V_61)   --->   "%data_buf_V_39 = phi i10 %p_read840_phi, void %if.then294.i, i10 %p_read32_phi, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 142 'phi' 'data_buf_V_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node r_V_59)   --->   "%data_buf_V_38 = phi i10 %p_read739_phi, void %if.then294.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 143 'phi' 'data_buf_V_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node r_V_57)   --->   "%data_buf_V_37 = phi i10 %p_read638_phi, void %if.then294.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 144 'phi' 'data_buf_V_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node r_V_55)   --->   "%data_buf_V_36 = phi i10 %p_read537_phi, void %if.then294.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 145 'phi' 'data_buf_V_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node r_V_53)   --->   "%data_buf_V_35 = phi i10 %p_read436_phi, void %if.then294.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 146 'phi' 'data_buf_V_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node r_V_51)   --->   "%data_buf_V_34 = phi i10 %p_read335_phi, void %if.then294.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 147 'phi' 'data_buf_V_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%data_buf_V_33 = phi i10 %p_read234_phi, void %if.then294.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 148 'phi' 'data_buf_V_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node r_V_47)   --->   "%data_buf_V_32 = phi i10 %p_read133_phi, void %if.then294.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 149 'phi' 'data_buf_V_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node r_V_45)   --->   "%data_buf_V = phi i10 %p_read32_phi, void %if.then294.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit248.i, i10 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit488.i, i10 0, void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 150 'phi' 'data_buf_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node r_V_45)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V, i5 0"   --->   Operation 151 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node r_V_45)   --->   "%zext_ln1273 = zext i15 %shl_ln"   --->   Operation 152 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_45 = sub i16 0, i16 %zext_ln1273"   --->   Operation 153 'sub' 'r_V_45' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_45, i32 5, i32 15"   --->   Operation 154 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i11 %trunc_ln" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 155 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node r_V_47)   --->   "%shl_ln1273_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_32, i5 0"   --->   Operation 156 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node r_V_47)   --->   "%zext_ln1273_21 = zext i15 %shl_ln1273_s"   --->   Operation 157 'zext' 'zext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_47 = sub i16 0, i16 %zext_ln1273_21"   --->   Operation 158 'sub' 'r_V_47' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_47, i32 5, i32 15"   --->   Operation 159 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln70_16 = sext i11 %trunc_ln818_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 160 'sext' 'sext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%shl_ln1273_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_33, i5 0"   --->   Operation 161 'bitconcatenate' 'shl_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%zext_ln1273_22 = zext i15 %shl_ln1273_11"   --->   Operation 162 'zext' 'zext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_49 = sub i16 0, i16 %zext_ln1273_22"   --->   Operation 163 'sub' 'r_V_49' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln818_41 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_49, i32 5, i32 15"   --->   Operation 164 'partselect' 'trunc_ln818_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln70_17 = sext i11 %trunc_ln818_41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 165 'sext' 'sext_ln70_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node r_V_51)   --->   "%shl_ln1273_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_34, i5 0"   --->   Operation 166 'bitconcatenate' 'shl_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node r_V_51)   --->   "%zext_ln1273_23 = zext i15 %shl_ln1273_12"   --->   Operation 167 'zext' 'zext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_51 = sub i16 0, i16 %zext_ln1273_23"   --->   Operation 168 'sub' 'r_V_51' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln818_42 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_51, i32 5, i32 15"   --->   Operation 169 'partselect' 'trunc_ln818_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln70_18 = sext i11 %trunc_ln818_42" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 170 'sext' 'sext_ln70_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node r_V_53)   --->   "%shl_ln1273_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_35, i5 0"   --->   Operation 171 'bitconcatenate' 'shl_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node r_V_53)   --->   "%zext_ln1273_24 = zext i15 %shl_ln1273_13"   --->   Operation 172 'zext' 'zext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_53 = sub i16 0, i16 %zext_ln1273_24"   --->   Operation 173 'sub' 'r_V_53' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln818_43 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_53, i32 5, i32 15"   --->   Operation 174 'partselect' 'trunc_ln818_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln70_19 = sext i11 %trunc_ln818_43" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 175 'sext' 'sext_ln70_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node r_V_55)   --->   "%shl_ln1273_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_36, i5 0"   --->   Operation 176 'bitconcatenate' 'shl_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node r_V_55)   --->   "%zext_ln1273_25 = zext i15 %shl_ln1273_14"   --->   Operation 177 'zext' 'zext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_55 = sub i16 0, i16 %zext_ln1273_25"   --->   Operation 178 'sub' 'r_V_55' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln818_44 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_55, i32 5, i32 15"   --->   Operation 179 'partselect' 'trunc_ln818_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln70_20 = sext i11 %trunc_ln818_44" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 180 'sext' 'sext_ln70_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node r_V_57)   --->   "%shl_ln1273_15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_37, i5 0"   --->   Operation 181 'bitconcatenate' 'shl_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node r_V_57)   --->   "%zext_ln1273_26 = zext i15 %shl_ln1273_15"   --->   Operation 182 'zext' 'zext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_57 = sub i16 0, i16 %zext_ln1273_26"   --->   Operation 183 'sub' 'r_V_57' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln818_45 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_57, i32 5, i32 15"   --->   Operation 184 'partselect' 'trunc_ln818_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln70_21 = sext i11 %trunc_ln818_45" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 185 'sext' 'sext_ln70_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node r_V_59)   --->   "%shl_ln1273_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_38, i5 0"   --->   Operation 186 'bitconcatenate' 'shl_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node r_V_59)   --->   "%zext_ln1273_27 = zext i15 %shl_ln1273_16"   --->   Operation 187 'zext' 'zext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_59 = sub i16 0, i16 %zext_ln1273_27"   --->   Operation 188 'sub' 'r_V_59' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln818_46 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_59, i32 5, i32 15"   --->   Operation 189 'partselect' 'trunc_ln818_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln70_22 = sext i11 %trunc_ln818_46" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 190 'sext' 'sext_ln70_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node r_V_61)   --->   "%shl_ln1273_17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_39, i5 0"   --->   Operation 191 'bitconcatenate' 'shl_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node r_V_61)   --->   "%zext_ln1273_28 = zext i15 %shl_ln1273_17"   --->   Operation 192 'zext' 'zext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_61 = sub i16 0, i16 %zext_ln1273_28"   --->   Operation 193 'sub' 'r_V_61' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln818_47 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_61, i32 5, i32 15"   --->   Operation 194 'partselect' 'trunc_ln818_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln70_23 = sext i11 %trunc_ln818_47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 195 'sext' 'sext_ln70_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node r_V_63)   --->   "%shl_ln1273_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_40, i5 0"   --->   Operation 196 'bitconcatenate' 'shl_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node r_V_63)   --->   "%zext_ln1273_29 = zext i15 %shl_ln1273_18"   --->   Operation 197 'zext' 'zext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_63 = sub i16 0, i16 %zext_ln1273_29"   --->   Operation 198 'sub' 'r_V_63' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln818_48 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_63, i32 5, i32 15"   --->   Operation 199 'partselect' 'trunc_ln818_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln70_24 = sext i11 %trunc_ln818_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 200 'sext' 'sext_ln70_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node r_V_65)   --->   "%shl_ln1273_19 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_41, i5 0"   --->   Operation 201 'bitconcatenate' 'shl_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node r_V_65)   --->   "%zext_ln1273_30 = zext i15 %shl_ln1273_19"   --->   Operation 202 'zext' 'zext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_65 = sub i16 0, i16 %zext_ln1273_30"   --->   Operation 203 'sub' 'r_V_65' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln818_49 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_65, i32 5, i32 15"   --->   Operation 204 'partselect' 'trunc_ln818_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln70_25 = sext i11 %trunc_ln818_49" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 205 'sext' 'sext_ln70_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node r_V_67)   --->   "%shl_ln1273_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_42, i5 0"   --->   Operation 206 'bitconcatenate' 'shl_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node r_V_67)   --->   "%zext_ln1273_31 = zext i15 %shl_ln1273_20"   --->   Operation 207 'zext' 'zext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_67 = sub i16 0, i16 %zext_ln1273_31"   --->   Operation 208 'sub' 'r_V_67' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln818_50 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_67, i32 5, i32 15"   --->   Operation 209 'partselect' 'trunc_ln818_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln70_26 = sext i11 %trunc_ln818_50" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 210 'sext' 'sext_ln70_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node r_V_69)   --->   "%shl_ln1273_21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_43, i5 0"   --->   Operation 211 'bitconcatenate' 'shl_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node r_V_69)   --->   "%zext_ln1273_32 = zext i15 %shl_ln1273_21"   --->   Operation 212 'zext' 'zext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_69 = sub i16 0, i16 %zext_ln1273_32"   --->   Operation 213 'sub' 'r_V_69' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln818_51 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_69, i32 5, i32 15"   --->   Operation 214 'partselect' 'trunc_ln818_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln70_27 = sext i11 %trunc_ln818_51" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 215 'sext' 'sext_ln70_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node r_V_71)   --->   "%shl_ln1273_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_44, i5 0"   --->   Operation 216 'bitconcatenate' 'shl_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node r_V_71)   --->   "%zext_ln1273_33 = zext i15 %shl_ln1273_22"   --->   Operation 217 'zext' 'zext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_71 = sub i16 0, i16 %zext_ln1273_33"   --->   Operation 218 'sub' 'r_V_71' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln818_52 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_71, i32 5, i32 15"   --->   Operation 219 'partselect' 'trunc_ln818_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln70_28 = sext i11 %trunc_ln818_52" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 220 'sext' 'sext_ln70_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node r_V_73)   --->   "%shl_ln1273_23 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_45, i5 0"   --->   Operation 221 'bitconcatenate' 'shl_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node r_V_73)   --->   "%zext_ln1273_34 = zext i15 %shl_ln1273_23"   --->   Operation 222 'zext' 'zext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_73 = sub i16 0, i16 %zext_ln1273_34"   --->   Operation 223 'sub' 'r_V_73' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln818_53 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_73, i32 5, i32 15"   --->   Operation 224 'partselect' 'trunc_ln818_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln70_29 = sext i11 %trunc_ln818_53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 225 'sext' 'sext_ln70_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node r_V_75)   --->   "%shl_ln1273_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_46, i5 0"   --->   Operation 226 'bitconcatenate' 'shl_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node r_V_75)   --->   "%zext_ln1273_35 = zext i15 %shl_ln1273_24"   --->   Operation 227 'zext' 'zext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.77ns) (out node of the LUT)   --->   "%r_V_75 = sub i16 0, i16 %zext_ln1273_35"   --->   Operation 228 'sub' 'r_V_75' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln818_54 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_75, i32 5, i32 15"   --->   Operation 229 'partselect' 'trunc_ln818_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln70_30 = sext i11 %trunc_ln818_54" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 230 'sext' 'sext_ln70_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1273_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_47, i5 0"   --->   Operation 231 'bitconcatenate' 'shl_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1273_36 = zext i15 %shl_ln1273_25"   --->   Operation 232 'zext' 'zext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.77ns)   --->   "%r_V_77 = sub i16 0, i16 %zext_ln1273_36"   --->   Operation 233 'sub' 'r_V_77' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln818_55 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_77, i32 5, i32 15"   --->   Operation 234 'partselect' 'trunc_ln818_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln70_31 = sext i11 %trunc_ln818_55" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 235 'sext' 'sext_ln70_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln1273_26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_48, i5 0"   --->   Operation 236 'bitconcatenate' 'shl_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1273_37 = zext i15 %shl_ln1273_26"   --->   Operation 237 'zext' 'zext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.77ns)   --->   "%r_V_79 = sub i16 0, i16 %zext_ln1273_37"   --->   Operation 238 'sub' 'r_V_79' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln818_56 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_79, i32 5, i32 15"   --->   Operation 239 'partselect' 'trunc_ln818_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln70_32 = sext i11 %trunc_ln818_56" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 240 'sext' 'sext_ln70_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln1273_27 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_49, i5 0"   --->   Operation 241 'bitconcatenate' 'shl_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln1273_38 = zext i15 %shl_ln1273_27"   --->   Operation 242 'zext' 'zext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.77ns)   --->   "%r_V_81 = sub i16 0, i16 %zext_ln1273_38"   --->   Operation 243 'sub' 'r_V_81' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln818_57 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_81, i32 5, i32 15"   --->   Operation 244 'partselect' 'trunc_ln818_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln70_33 = sext i11 %trunc_ln818_57" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 245 'sext' 'sext_ln70_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln1273_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_50, i5 0"   --->   Operation 246 'bitconcatenate' 'shl_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln1273_39 = zext i15 %shl_ln1273_28"   --->   Operation 247 'zext' 'zext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.77ns)   --->   "%r_V_83 = sub i16 0, i16 %zext_ln1273_39"   --->   Operation 248 'sub' 'r_V_83' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln818_58 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_83, i32 5, i32 15"   --->   Operation 249 'partselect' 'trunc_ln818_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln70_34 = sext i11 %trunc_ln818_58" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 250 'sext' 'sext_ln70_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln1273_29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_51, i5 0"   --->   Operation 251 'bitconcatenate' 'shl_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1273_40 = zext i15 %shl_ln1273_29"   --->   Operation 252 'zext' 'zext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.77ns)   --->   "%r_V_85 = sub i16 0, i16 %zext_ln1273_40"   --->   Operation 253 'sub' 'r_V_85' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln818_59 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_85, i32 5, i32 15"   --->   Operation 254 'partselect' 'trunc_ln818_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln70_35 = sext i11 %trunc_ln818_59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 255 'sext' 'sext_ln70_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln1273_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_52, i5 0"   --->   Operation 256 'bitconcatenate' 'shl_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1273_41 = zext i15 %shl_ln1273_30"   --->   Operation 257 'zext' 'zext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.77ns)   --->   "%r_V_87 = sub i16 0, i16 %zext_ln1273_41"   --->   Operation 258 'sub' 'r_V_87' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln818_60 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_87, i32 5, i32 15"   --->   Operation 259 'partselect' 'trunc_ln818_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln70_36 = sext i11 %trunc_ln818_60" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 260 'sext' 'sext_ln70_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln1273_31 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_53, i5 0"   --->   Operation 261 'bitconcatenate' 'shl_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1273_42 = zext i15 %shl_ln1273_31"   --->   Operation 262 'zext' 'zext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.77ns)   --->   "%r_V_89 = sub i16 0, i16 %zext_ln1273_42"   --->   Operation 263 'sub' 'r_V_89' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln818_61 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_89, i32 5, i32 15"   --->   Operation 264 'partselect' 'trunc_ln818_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln70_37 = sext i11 %trunc_ln818_61" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 265 'sext' 'sext_ln70_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1273_32 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_54, i5 0"   --->   Operation 266 'bitconcatenate' 'shl_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1273_43 = zext i15 %shl_ln1273_32"   --->   Operation 267 'zext' 'zext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.77ns)   --->   "%r_V_91 = sub i16 0, i16 %zext_ln1273_43"   --->   Operation 268 'sub' 'r_V_91' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln818_62 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_91, i32 5, i32 15"   --->   Operation 269 'partselect' 'trunc_ln818_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln70_38 = sext i11 %trunc_ln818_62" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 270 'sext' 'sext_ln70_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln1273_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_55, i5 0"   --->   Operation 271 'bitconcatenate' 'shl_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1273_44 = zext i15 %shl_ln1273_33"   --->   Operation 272 'zext' 'zext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.77ns)   --->   "%r_V_93 = sub i16 0, i16 %zext_ln1273_44"   --->   Operation 273 'sub' 'r_V_93' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln818_63 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_93, i32 5, i32 15"   --->   Operation 274 'partselect' 'trunc_ln818_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln70_39 = sext i11 %trunc_ln818_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 275 'sext' 'sext_ln70_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1273_34 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_56, i5 0"   --->   Operation 276 'bitconcatenate' 'shl_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1273_45 = zext i15 %shl_ln1273_34"   --->   Operation 277 'zext' 'zext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.77ns)   --->   "%r_V_95 = sub i16 0, i16 %zext_ln1273_45"   --->   Operation 278 'sub' 'r_V_95' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln818_64 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_95, i32 5, i32 15"   --->   Operation 279 'partselect' 'trunc_ln818_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln70_40 = sext i11 %trunc_ln818_64" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 280 'sext' 'sext_ln70_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln1273_35 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_57, i5 0"   --->   Operation 281 'bitconcatenate' 'shl_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1273_46 = zext i15 %shl_ln1273_35"   --->   Operation 282 'zext' 'zext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.77ns)   --->   "%r_V_97 = sub i16 0, i16 %zext_ln1273_46"   --->   Operation 283 'sub' 'r_V_97' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln818_65 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_97, i32 5, i32 15"   --->   Operation 284 'partselect' 'trunc_ln818_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln70_41 = sext i11 %trunc_ln818_65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 285 'sext' 'sext_ln70_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln1273_36 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_58, i5 0"   --->   Operation 286 'bitconcatenate' 'shl_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1273_47 = zext i15 %shl_ln1273_36"   --->   Operation 287 'zext' 'zext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.77ns)   --->   "%r_V_99 = sub i16 0, i16 %zext_ln1273_47"   --->   Operation 288 'sub' 'r_V_99' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln818_66 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_99, i32 5, i32 15"   --->   Operation 289 'partselect' 'trunc_ln818_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln70_42 = sext i11 %trunc_ln818_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 290 'sext' 'sext_ln70_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln1273_37 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_59, i5 0"   --->   Operation 291 'bitconcatenate' 'shl_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1273_48 = zext i15 %shl_ln1273_37"   --->   Operation 292 'zext' 'zext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.77ns)   --->   "%r_V_101 = sub i16 0, i16 %zext_ln1273_48"   --->   Operation 293 'sub' 'r_V_101' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln818_67 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_101, i32 5, i32 15"   --->   Operation 294 'partselect' 'trunc_ln818_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln70_43 = sext i11 %trunc_ln818_67" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 295 'sext' 'sext_ln70_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%shl_ln1273_38 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_60, i5 0"   --->   Operation 296 'bitconcatenate' 'shl_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln1273_49 = zext i15 %shl_ln1273_38"   --->   Operation 297 'zext' 'zext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.77ns)   --->   "%r_V_103 = sub i16 0, i16 %zext_ln1273_49"   --->   Operation 298 'sub' 'r_V_103' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln818_68 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_103, i32 5, i32 15"   --->   Operation 299 'partselect' 'trunc_ln818_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln70_44 = sext i11 %trunc_ln818_68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 300 'sext' 'sext_ln70_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln1273_39 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_61, i5 0"   --->   Operation 301 'bitconcatenate' 'shl_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1273_50 = zext i15 %shl_ln1273_39"   --->   Operation 302 'zext' 'zext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.77ns)   --->   "%r_V_105 = sub i16 0, i16 %zext_ln1273_50"   --->   Operation 303 'sub' 'r_V_105' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln818_69 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_105, i32 5, i32 15"   --->   Operation 304 'partselect' 'trunc_ln818_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln70_45 = sext i11 %trunc_ln818_69" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 305 'sext' 'sext_ln70_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln1273_40 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_62, i5 0"   --->   Operation 306 'bitconcatenate' 'shl_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1273_51 = zext i15 %shl_ln1273_40"   --->   Operation 307 'zext' 'zext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.77ns)   --->   "%r_V_107 = sub i16 0, i16 %zext_ln1273_51"   --->   Operation 308 'sub' 'r_V_107' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln818_70 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_107, i32 5, i32 15"   --->   Operation 309 'partselect' 'trunc_ln818_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i11 %trunc_ln818_70"   --->   Operation 310 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.73ns)   --->   "%add_ln813 = add i12 %sext_ln70_17, i12 3072"   --->   Operation 311 'add' 'add_ln813' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i12 %add_ln813"   --->   Operation 312 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.73ns)   --->   "%add_ln813_33 = add i12 %sext_ln70_16, i12 %sext_ln70_18"   --->   Operation 313 'add' 'add_ln813_33' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i12 %add_ln813_33"   --->   Operation 314 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.74ns)   --->   "%add_ln813_34 = add i13 %sext_ln813_19, i13 %sext_ln813_18"   --->   Operation 315 'add' 'add_ln813_34' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.73ns)   --->   "%add_ln813_35 = add i12 %sext_ln70_19, i12 %sext_ln70_22"   --->   Operation 316 'add' 'add_ln813_35' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i12 %add_ln813_35"   --->   Operation 317 'sext' 'sext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.73ns)   --->   "%add_ln813_36 = add i12 %sext_ln70_23, i12 %sext_ln70_20"   --->   Operation 318 'add' 'add_ln813_36' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln813_22 = sext i12 %add_ln813_36"   --->   Operation 319 'sext' 'sext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.74ns)   --->   "%add_ln813_37 = add i13 %sext_ln813_22, i13 %sext_ln813_21"   --->   Operation 320 'add' 'add_ln813_37' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.73ns)   --->   "%add_ln813_39 = add i12 %sext_ln70_21, i12 %sext_ln70_30"   --->   Operation 321 'add' 'add_ln813_39' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln813_25 = sext i12 %add_ln813_39"   --->   Operation 322 'sext' 'sext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.73ns)   --->   "%add_ln813_40 = add i12 %sext_ln70_31, i12 %sext_ln70_28"   --->   Operation 323 'add' 'add_ln813_40' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln813_26 = sext i12 %add_ln813_40"   --->   Operation 324 'sext' 'sext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.74ns)   --->   "%add_ln813_41 = add i13 %sext_ln813_26, i13 %sext_ln813_25"   --->   Operation 325 'add' 'add_ln813_41' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.73ns)   --->   "%add_ln813_42 = add i12 %sext_ln70_29, i12 %sext_ln70_26"   --->   Operation 326 'add' 'add_ln813_42' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i12 %add_ln813_42"   --->   Operation 327 'sext' 'sext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.73ns)   --->   "%add_ln813_43 = add i12 %sext_ln70_27, i12 %sext_ln70_24"   --->   Operation 328 'add' 'add_ln813_43' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i12 %add_ln813_43"   --->   Operation 329 'sext' 'sext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.74ns)   --->   "%add_ln813_44 = add i13 %sext_ln813_29, i13 %sext_ln813_28"   --->   Operation 330 'add' 'add_ln813_44' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.73ns)   --->   "%add_ln813_47 = add i12 %sext_ln70_25, i12 %sext_ln813"   --->   Operation 331 'add' 'add_ln813_47' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i12 %add_ln813_47"   --->   Operation 332 'sext' 'sext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.73ns)   --->   "%add_ln813_48 = add i12 %sext_ln70_44, i12 %sext_ln70_45"   --->   Operation 333 'add' 'add_ln813_48' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i12 %add_ln813_48"   --->   Operation 334 'sext' 'sext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.74ns)   --->   "%add_ln813_49 = add i13 %sext_ln813_34, i13 %sext_ln813_33"   --->   Operation 335 'add' 'add_ln813_49' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.73ns)   --->   "%add_ln813_50 = add i12 %sext_ln70_42, i12 %sext_ln70_43"   --->   Operation 336 'add' 'add_ln813_50' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i12 %add_ln813_50"   --->   Operation 337 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.73ns)   --->   "%add_ln813_51 = add i12 %sext_ln70_40, i12 %sext_ln70_41"   --->   Operation 338 'add' 'add_ln813_51' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i12 %add_ln813_51"   --->   Operation 339 'sext' 'sext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.74ns)   --->   "%add_ln813_52 = add i13 %sext_ln813_37, i13 %sext_ln813_36"   --->   Operation 340 'add' 'add_ln813_52' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.73ns)   --->   "%add_ln813_54 = add i12 %sext_ln70_38, i12 %sext_ln70_39"   --->   Operation 341 'add' 'add_ln813_54' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i12 %add_ln813_54"   --->   Operation 342 'sext' 'sext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.73ns)   --->   "%add_ln813_55 = add i12 %sext_ln70_36, i12 %sext_ln70_37"   --->   Operation 343 'add' 'add_ln813_55' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln813_41 = sext i12 %add_ln813_55"   --->   Operation 344 'sext' 'sext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.74ns)   --->   "%add_ln813_56 = add i13 %sext_ln813_41, i13 %sext_ln813_40"   --->   Operation 345 'add' 'add_ln813_56' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.73ns)   --->   "%add_ln813_57 = add i12 %sext_ln70_34, i12 %sext_ln70_35"   --->   Operation 346 'add' 'add_ln813_57' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.73ns)   --->   "%add_ln813_58 = add i12 %sext_ln70_33, i12 %sext_ln70"   --->   Operation 347 'add' 'add_ln813_58' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln813_44 = sext i12 %add_ln813_58"   --->   Operation 348 'sext' 'sext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.74ns)   --->   "%add_ln813_59 = add i13 %sext_ln813_44, i13 %sext_ln70_32"   --->   Operation 349 'add' 'add_ln813_59' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i13 %add_ln813_34"   --->   Operation 350 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln813_23 = sext i13 %add_ln813_37"   --->   Operation 351 'sext' 'sext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.75ns)   --->   "%add_ln813_38 = add i14 %sext_ln813_23, i14 %sext_ln813_20"   --->   Operation 352 'add' 'add_ln813_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln813_24 = sext i14 %add_ln813_38"   --->   Operation 353 'sext' 'sext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln813_27 = sext i13 %add_ln813_41"   --->   Operation 354 'sext' 'sext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i13 %add_ln813_44"   --->   Operation 355 'sext' 'sext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.75ns)   --->   "%add_ln813_45 = add i14 %sext_ln813_30, i14 %sext_ln813_27"   --->   Operation 356 'add' 'add_ln813_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i14 %add_ln813_45"   --->   Operation 357 'sext' 'sext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.76ns)   --->   "%add_ln813_46 = add i15 %sext_ln813_31, i15 %sext_ln813_24"   --->   Operation 358 'add' 'add_ln813_46' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln813_32 = sext i15 %add_ln813_46"   --->   Operation 359 'sext' 'sext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i13 %add_ln813_49"   --->   Operation 360 'sext' 'sext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln813_38 = sext i13 %add_ln813_52"   --->   Operation 361 'sext' 'sext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.75ns)   --->   "%add_ln813_53 = add i14 %sext_ln813_38, i14 %sext_ln813_35"   --->   Operation 362 'add' 'add_ln813_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i14 %add_ln813_53"   --->   Operation 363 'sext' 'sext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln813_42 = sext i13 %add_ln813_56"   --->   Operation 364 'sext' 'sext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln813_43 = sext i12 %add_ln813_57"   --->   Operation 365 'sext' 'sext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln813_45 = sext i13 %add_ln813_59"   --->   Operation 366 'sext' 'sext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.75ns)   --->   "%add_ln813_60 = add i14 %sext_ln813_45, i14 %sext_ln813_43"   --->   Operation 367 'add' 'add_ln813_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln813_46 = sext i14 %add_ln813_60"   --->   Operation 368 'sext' 'sext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.76ns)   --->   "%add_ln813_61 = add i15 %sext_ln813_46, i15 %sext_ln813_42"   --->   Operation 369 'add' 'add_ln813_61' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i15 %add_ln813_61"   --->   Operation 370 'sext' 'sext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_62 = add i16 %sext_ln813_47, i16 %sext_ln813_39"   --->   Operation 371 'add' 'add_ln813_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 372 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_63 = add i16 %add_ln813_62, i16 %sext_ln813_32"   --->   Operation 372 'add' 'add_ln813_63' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_16, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 373 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_17, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 374 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_18, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 375 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_19, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 376 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_20, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 377 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_21, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 378 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_22, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 379 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_23, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 380 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 381 'br' 'br_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_8, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 382 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_9, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 383 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_10, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 384 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_11, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 385 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_12, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 386 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_13, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 387 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_14, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 388 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_15, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 389 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 390 'br' 'br_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_0, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 391 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_1, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 392 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_2, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 393 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_3, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 394 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_4, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 395 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_5, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 396 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_6, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 397 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_7, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 398 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 399 'br' 'br_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_24, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 400 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_25, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 401 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_26, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 402 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_27, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 403 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_28, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 404 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_29, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 405 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_30, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 406 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_31, i16 %add_ln813_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 407 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 408 'br' 'br_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%return_ln86 = return void @_ssdm_op_Return" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:86]   --->   Operation 409 'return' 'return_ln86' <Predicate = (icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.84ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_part') with incoming values : ('i_part', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34) [100]  (0.387 ns)
	'phi' operation ('i_part') with incoming values : ('i_part', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34) [100]  (0 ns)
	multiplexor before 'phi' operation ('data_buf.V', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34) with incoming values : ('p_read3163', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34) ('p_read_196', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34) ('p_read_202', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34) ('p_read739', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34) [182]  (0.453 ns)

 <State 2>: 2.25ns
The critical path consists of the following:
	'phi' operation ('data_buf.V', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34) with incoming values : ('p_read335', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34) [210]  (0 ns)
	'sub' operation ('r.V') [231]  (0.775 ns)
	'add' operation ('add_ln813_33') [376]  (0.735 ns)
	'add' operation ('add_ln813_34') [378]  (0.745 ns)

 <State 3>: 2.2ns
The critical path consists of the following:
	'add' operation ('add_ln813_38') [386]  (0.755 ns)
	'add' operation ('add_ln813_46') [402]  (0.765 ns)
	'add' operation ('add_ln813_63') [435]  (0.675 ns)
	wire write operation ('write_ln81', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81) on port 'res_24' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81) [468]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
