==============================================================
File generated on Sun Apr 21 16:45:08 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Game_logic/Game_logic.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Game_logic/Game_logic.cpp:1:
Game_logic/Game_logic.cpp:61:9: error: use of undeclared identifier 'selection'
 switch(selection) {
        ^
Game_logic/Game_logic.cpp:110:2: error: use of undeclared identifier 'selection'
 selection = 0;
 ^
Game_logic/Game_logic.cpp:121:3: error: use of undeclared identifier 'boardw'; did you mean 'boardre'?
  boardw(1);
  ^~~~~~
  boardre
Game_logic/Game_logic.cpp:84:12: note: 'boardre' declared here
ap_uint<2> boardre(int sel) {
           ^
Game_logic/Game_logic.cpp:125:3: error: use of undeclared identifier 'boardw'; did you mean 'boardre'?
  boardw(2);
  ^~~~~~
  boardre
Game_logic/Game_logic.cpp:84:12: note: 'boardre' declared here
ap_uint<2> boardre(int sel) {
           ^
4 errors generated.
==============================================================
File generated on Sun Apr 21 16:45:44 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Game_logic/Game_logic.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'win': C:\Users\itr9fc\Desktop\FPGA__Proj\Game_logic\Game_logic.cpp:81
==============================================================
File generated on Sun Apr 21 16:46:36 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Game_logic/Game_logic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.676 ; gain = 17.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.676 ; gain = 17.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 110.453 ; gain = 25.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'RandNumGenerator' into 'Generatebool' (Game_logic/Game_logic.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'InitializeGame' into 'Game_logic' (Game_logic/Game_logic.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'DecrementTimer' into 'Game_logic' (Game_logic/Game_logic.cpp:97) automatically.
INFO: [XFORM 203-602] Inlining function 'Generatebool' into 'Game_logic' (Game_logic/Game_logic.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'CheckUserInput' into 'Game_logic' (Game_logic/Game_logic.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'UserLost' into 'Game_logic' (Game_logic/Game_logic.cpp:110) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 114.910 ; gain = 30.070
INFO: [XFORM 203-602] Inlining function 'RandNumGenerator' into 'Generatebool' (Game_logic/Game_logic.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'InitializeGame' into 'Game_logic' (Game_logic/Game_logic.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'DecrementTimer' into 'Game_logic' (Game_logic/Game_logic.cpp:97) automatically.
INFO: [XFORM 203-602] Inlining function 'Generatebool' into 'Game_logic' (Game_logic/Game_logic.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'CheckUserInput' into 'Game_logic' (Game_logic/Game_logic.cpp:108) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 139.984 ; gain = 55.145
WARNING: [XFORM 203-561] 'Loop-1' (Game_logic/Game_logic.cpp:92:2) in function 'Game_logic' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 141.035 ; gain = 56.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Game_logic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Game_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.88087ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Game_logic' consists of the following:
	'mul' operation of DSP[74] ('tmp_i_i3', Game_logic/Game_logic.cpp:49->Game_logic/Game_logic.cpp:54->Game_logic/Game_logic.cpp:102) [73]  (3.36 ns)
	'add' operation of DSP[74] ('tmp_1_i_i4', Game_logic/Game_logic.cpp:49->Game_logic/Game_logic.cpp:54->Game_logic/Game_logic.cpp:102) [74]  (3.02 ns)
	'urem' operation ('last_num', Game_logic/Game_logic.cpp:49->Game_logic/Game_logic.cpp:54->Game_logic/Game_logic.cpp:102) [75]  (3.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.924 seconds; current allocated memory: 91.999 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 92.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Game_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/rst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/slow_clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/lose' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'lose' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/you_lost_boi' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'you_lost_boi' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/time_remaining_out_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'time_remaining_out_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/time_remaining_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Game_logic' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'decrement_value' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newRound' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn1_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn2_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn3_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'RandSeed' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'RandSeed' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'Game_logic_urem_32ns_8ns_11_36_seq_1' to 'Game_logic_urem_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_urem_11s_8ns_11_15_seq_1' to 'Game_logic_urem_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_mac_muladd_5ns_11s_8ns_11_1_1' to 'Game_logic_mac_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_mac_muladd_5ns_8s_8ns_11_1_1' to 'Game_logic_mac_mueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Game_logic_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_mac_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_urem_1cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_urem_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Game_logic'.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 93.421 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Game_logic_urem_3bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'Game_logic_urem_1cud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 143.746 ; gain = 58.906
INFO: [SYSC 207-301] Generating SystemC RTL for Game_logic.
INFO: [VHDL 208-304] Generating VHDL RTL for Game_logic.
INFO: [VLOG 209-307] Generating Verilog RTL for Game_logic.
INFO: [HLS 200-112] Total elapsed time: 14.132 seconds; peak allocated memory: 93.421 MB.
==============================================================
File generated on Sun Apr 21 16:47:02 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sun Apr 21 17:01:41 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Game_logic/Game_logic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.625 ; gain = 17.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.625 ; gain = 17.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 109.914 ; gain = 25.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'RandNumGenerator' into 'Generatebool' (Game_logic/Game_logic.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'InitializeGame' into 'Game_logic' (Game_logic/Game_logic.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'DecrementTimer' into 'Game_logic' (Game_logic/Game_logic.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'Generatebool' into 'Game_logic' (Game_logic/Game_logic.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'CheckUserInput' into 'Game_logic' (Game_logic/Game_logic.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'UserLost' into 'Game_logic' (Game_logic/Game_logic.cpp:113) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 114.520 ; gain = 29.879
INFO: [XFORM 203-602] Inlining function 'RandNumGenerator' into 'Generatebool' (Game_logic/Game_logic.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'InitializeGame' into 'Game_logic' (Game_logic/Game_logic.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'DecrementTimer' into 'Game_logic' (Game_logic/Game_logic.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'Generatebool' into 'Game_logic' (Game_logic/Game_logic.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'CheckUserInput' into 'Game_logic' (Game_logic/Game_logic.cpp:111) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 140.574 ; gain = 55.934
WARNING: [XFORM 203-561] 'Loop-1' (Game_logic/Game_logic.cpp:95:2) in function 'Game_logic' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 141.621 ; gain = 56.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Game_logic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Game_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.88087ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Game_logic' consists of the following:
	'mul' operation of DSP[80] ('tmp_i_i3', Game_logic/Game_logic.cpp:49->Game_logic/Game_logic.cpp:54->Game_logic/Game_logic.cpp:105) [79]  (3.36 ns)
	'add' operation of DSP[80] ('tmp_1_i_i4', Game_logic/Game_logic.cpp:49->Game_logic/Game_logic.cpp:54->Game_logic/Game_logic.cpp:105) [80]  (3.02 ns)
	'urem' operation ('last_num', Game_logic/Game_logic.cpp:49->Game_logic/Game_logic.cpp:54->Game_logic/Game_logic.cpp:105) [81]  (3.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.165 seconds; current allocated memory: 92.037 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 92.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Game_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/rst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/slow_clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/lose' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'lose' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/time_remaining_out_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'time_remaining_out_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/time_remaining_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/verify1_out' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/verify2_out' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/verify3_out' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Game_logic' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'decrement_value' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newRound' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn1_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn2_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn3_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'RandSeed' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'RandSeed' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'Game_logic_urem_32ns_8ns_11_36_seq_1' to 'Game_logic_urem_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_urem_11s_8ns_11_15_seq_1' to 'Game_logic_urem_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_mac_muladd_5ns_11s_8ns_11_1_1' to 'Game_logic_mac_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_mac_muladd_5ns_8s_8ns_11_1_1' to 'Game_logic_mac_mueOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'Game_logic/verify1_out' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Game_logic/verify2_out' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Game_logic/verify3_out' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'Game_logic_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_mac_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_urem_1cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_urem_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Game_logic'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 93.489 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Game_logic_urem_3bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'Game_logic_urem_1cud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 143.977 ; gain = 59.336
INFO: [SYSC 207-301] Generating SystemC RTL for Game_logic.
INFO: [VHDL 208-304] Generating VHDL RTL for Game_logic.
INFO: [VLOG 209-307] Generating Verilog RTL for Game_logic.
INFO: [HLS 200-112] Total elapsed time: 16.372 seconds; peak allocated memory: 93.489 MB.
==============================================================
File generated on Sun Apr 21 17:02:05 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sun Apr 21 17:08:14 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Game_logic/Game_logic.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Game_logic/Game_logic.cpp:1:
Game_logic/Game_logic.cpp:94:14: error: assigning to 'bool *' from incompatible type 'bool'; take the address with &
 verify1_out = btn1_verify;
             ^ ~~~~~~~~~~~
               &
Game_logic/Game_logic.cpp:95:14: error: assigning to 'bool *' from incompatible type 'bool'; take the address with &
 verify2_out = btn2_verify;
             ^ ~~~~~~~~~~~
               &
Game_logic/Game_logic.cpp:96:14: error: assigning to 'bool *' from incompatible type 'bool'; take the address with &
 verify3_out = btn3_verify;
             ^ ~~~~~~~~~~~
               &
Game_logic/Game_logic.cpp:110:15: error: assigning to 'bool *' from incompatible type 'bool'; take the address with &
  verify1_out = btn1_verify;
              ^ ~~~~~~~~~~~
                &
Game_logic/Game_logic.cpp:111:15: error: assigning to 'bool *' from incompatible type 'bool'; take the address with &
  verify2_out = btn2_verify;
              ^ ~~~~~~~~~~~
                &
Game_logic/Game_logic.cpp:112:15: error: assigning to 'bool *' from incompatible type 'bool'; take the address with &
  verify3_out = btn3_verify;
              ^ ~~~~~~~~~~~
                &
6 errors generated.
==============================================================
File generated on Sun Apr 21 17:09:04 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Game_logic/Game_logic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 102.598 ; gain = 17.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 102.598 ; gain = 17.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 109.926 ; gain = 24.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'RandNumGenerator' into 'Generatebool' (Game_logic/Game_logic.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'InitializeGame' into 'Game_logic' (Game_logic/Game_logic.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'DecrementTimer' into 'Game_logic' (Game_logic/Game_logic.cpp:103) automatically.
INFO: [XFORM 203-602] Inlining function 'Generatebool' into 'Game_logic' (Game_logic/Game_logic.cpp:107) automatically.
INFO: [XFORM 203-602] Inlining function 'CheckUserInput' into 'Game_logic' (Game_logic/Game_logic.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'UserLost' into 'Game_logic' (Game_logic/Game_logic.cpp:119) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 114.328 ; gain = 29.332
INFO: [XFORM 203-602] Inlining function 'RandNumGenerator' into 'Generatebool' (Game_logic/Game_logic.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'InitializeGame' into 'Game_logic' (Game_logic/Game_logic.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'DecrementTimer' into 'Game_logic' (Game_logic/Game_logic.cpp:103) automatically.
INFO: [XFORM 203-602] Inlining function 'Generatebool' into 'Game_logic' (Game_logic/Game_logic.cpp:107) automatically.
INFO: [XFORM 203-602] Inlining function 'CheckUserInput' into 'Game_logic' (Game_logic/Game_logic.cpp:117) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 139.852 ; gain = 54.855
WARNING: [XFORM 203-561] 'Loop-1' (Game_logic/Game_logic.cpp:98:2) in function 'Game_logic' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 140.898 ; gain = 55.902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Game_logic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Game_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.88087ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Game_logic' consists of the following:
	'mul' operation of DSP[86] ('tmp_i_i3', Game_logic/Game_logic.cpp:49->Game_logic/Game_logic.cpp:54->Game_logic/Game_logic.cpp:108) [85]  (3.36 ns)
	'add' operation of DSP[86] ('tmp_1_i_i4', Game_logic/Game_logic.cpp:49->Game_logic/Game_logic.cpp:54->Game_logic/Game_logic.cpp:108) [86]  (3.02 ns)
	'urem' operation ('last_num', Game_logic/Game_logic.cpp:49->Game_logic/Game_logic.cpp:54->Game_logic/Game_logic.cpp:108) [87]  (3.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.718 seconds; current allocated memory: 92.118 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 92.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Game_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/rst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/slow_clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/lose' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'lose' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/time_remaining_out_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'time_remaining_out_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/time_remaining_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/verify1_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'verify1_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/verify2_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'verify2_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/verify3_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'verify3_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'Game_logic' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'btn1_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn2_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn3_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'decrement_value' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newRound' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'RandSeed' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'RandSeed' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'Game_logic_urem_32ns_8ns_11_36_seq_1' to 'Game_logic_urem_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_urem_11s_8ns_11_15_seq_1' to 'Game_logic_urem_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_mac_muladd_5ns_11s_8ns_11_1_1' to 'Game_logic_mac_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_mac_muladd_5ns_8s_8ns_11_1_1' to 'Game_logic_mac_mueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Game_logic_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_mac_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_urem_1cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_urem_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Game_logic'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 93.618 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Game_logic_urem_3bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'Game_logic_urem_1cud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 144.051 ; gain = 59.055
INFO: [SYSC 207-301] Generating SystemC RTL for Game_logic.
INFO: [VHDL 208-304] Generating VHDL RTL for Game_logic.
INFO: [VLOG 209-307] Generating Verilog RTL for Game_logic.
INFO: [HLS 200-112] Total elapsed time: 16.083 seconds; peak allocated memory: 93.618 MB.
==============================================================
File generated on Sun Apr 21 17:09:27 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sun Apr 21 17:26:03 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Game_logic/Game_logic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.555 ; gain = 17.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.555 ; gain = 17.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 110.391 ; gain = 25.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'RandNumGenerator' into 'Generatebool' (Game_logic/Game_logic.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'InitializeGame' into 'Game_logic' (Game_logic/Game_logic.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'DecrementTimer' into 'Game_logic' (Game_logic/Game_logic.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'Generatebool' into 'Game_logic' (Game_logic/Game_logic.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'CheckUserInput' into 'Game_logic' (Game_logic/Game_logic.cpp:120) automatically.
INFO: [XFORM 203-602] Inlining function 'UserLost' into 'Game_logic' (Game_logic/Game_logic.cpp:122) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 114.652 ; gain = 29.781
INFO: [XFORM 203-602] Inlining function 'RandNumGenerator' into 'Generatebool' (Game_logic/Game_logic.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'InitializeGame' into 'Game_logic' (Game_logic/Game_logic.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'DecrementTimer' into 'Game_logic' (Game_logic/Game_logic.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'Generatebool' into 'Game_logic' (Game_logic/Game_logic.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'CheckUserInput' into 'Game_logic' (Game_logic/Game_logic.cpp:120) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 139.477 ; gain = 54.605
WARNING: [XFORM 203-561] 'Loop-1' (Game_logic/Game_logic.cpp:101:2) in function 'Game_logic' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 141.313 ; gain = 56.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Game_logic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Game_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.88087ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Game_logic' consists of the following:
	'mul' operation of DSP[97] ('tmp_i_i3', Game_logic/Game_logic.cpp:52->Game_logic/Game_logic.cpp:57->Game_logic/Game_logic.cpp:111) [96]  (3.36 ns)
	'add' operation of DSP[97] ('tmp_1_i_i4', Game_logic/Game_logic.cpp:52->Game_logic/Game_logic.cpp:57->Game_logic/Game_logic.cpp:111) [97]  (3.02 ns)
	'urem' operation ('last_num', Game_logic/Game_logic.cpp:52->Game_logic/Game_logic.cpp:57->Game_logic/Game_logic.cpp:111) [98]  (3.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.094 seconds; current allocated memory: 92.282 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 92.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Game_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/rst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/slow_clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/lose' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'lose' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/time_remaining_out_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'time_remaining_out_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/time_remaining_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/verify1_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'verify1_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/verify2_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'verify2_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/verify3_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'verify3_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'Game_logic' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'btn1_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn2_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn3_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'decrement_value' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newRound' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slow_down_clock' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'RandSeed' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'RandSeed' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'Game_logic_urem_32ns_21ns_21_36_seq_1' to 'Game_logic_urem_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_urem_32ns_8ns_11_36_seq_1' to 'Game_logic_urem_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_urem_11s_8ns_11_15_seq_1' to 'Game_logic_urem_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_mac_muladd_5ns_11s_8ns_11_1_1' to 'Game_logic_mac_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_mac_muladd_5ns_8s_8ns_11_1_1' to 'Game_logic_mac_mufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Game_logic_mac_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_mac_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_urem_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_urem_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_urem_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Game_logic'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 94.191 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Game_logic_urem_3bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'Game_logic_urem_3cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'Game_logic_urem_1dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 144.746 ; gain = 59.875
INFO: [SYSC 207-301] Generating SystemC RTL for Game_logic.
INFO: [VHDL 208-304] Generating VHDL RTL for Game_logic.
INFO: [VLOG 209-307] Generating Verilog RTL for Game_logic.
INFO: [HLS 200-112] Total elapsed time: 16.645 seconds; peak allocated memory: 94.191 MB.
==============================================================
File generated on Sun Apr 21 17:26:24 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sun Apr 21 17:44:05 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Game_logic/Game_logic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.633 ; gain = 17.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.633 ; gain = 17.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 110.070 ; gain = 25.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'RandNumGenerator' into 'Generatebool' (Game_logic/Game_logic.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'InitializeGame' into 'Game_logic' (Game_logic/Game_logic.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'DecrementTimer' into 'Game_logic' (Game_logic/Game_logic.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Generatebool' into 'Game_logic' (Game_logic/Game_logic.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'CheckUserInput' into 'Game_logic' (Game_logic/Game_logic.cpp:118) automatically.
INFO: [XFORM 203-602] Inlining function 'UserLost' into 'Game_logic' (Game_logic/Game_logic.cpp:120) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 114.848 ; gain = 29.977
INFO: [XFORM 203-602] Inlining function 'RandNumGenerator' into 'Generatebool' (Game_logic/Game_logic.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'InitializeGame' into 'Game_logic' (Game_logic/Game_logic.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'DecrementTimer' into 'Game_logic' (Game_logic/Game_logic.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Generatebool' into 'Game_logic' (Game_logic/Game_logic.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'CheckUserInput' into 'Game_logic' (Game_logic/Game_logic.cpp:118) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 140.195 ; gain = 55.324
WARNING: [XFORM 203-561] 'Loop-1' (Game_logic/Game_logic.cpp:100:2) in function 'Game_logic' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 141.242 ; gain = 56.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Game_logic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Game_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.88087ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Game_logic' consists of the following:
	'mul' operation of DSP[89] ('tmp_i_i3', Game_logic/Game_logic.cpp:52->Game_logic/Game_logic.cpp:57->Game_logic/Game_logic.cpp:109) [88]  (3.36 ns)
	'add' operation of DSP[89] ('tmp_1_i_i4', Game_logic/Game_logic.cpp:52->Game_logic/Game_logic.cpp:57->Game_logic/Game_logic.cpp:109) [89]  (3.02 ns)
	'urem' operation ('last_num', Game_logic/Game_logic.cpp:52->Game_logic/Game_logic.cpp:57->Game_logic/Game_logic.cpp:109) [90]  (3.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.192 seconds; current allocated memory: 92.219 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 92.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Game_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/rst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/btn3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/lose' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'lose' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/time_remaining_out_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'time_remaining_out_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/time_remaining_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/verify1_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'verify1_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/verify2_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'verify2_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Game_logic/verify3_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'verify3_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'Game_logic' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'btn1_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn2_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn3_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'decrement_value' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newRound' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slow_down_clock' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'RandSeed' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'RandSeed' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'Game_logic_urem_32ns_25ns_25_36_seq_1' to 'Game_logic_urem_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_urem_32ns_8ns_11_36_seq_1' to 'Game_logic_urem_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_urem_11s_8ns_11_15_seq_1' to 'Game_logic_urem_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_mac_muladd_5ns_11s_8ns_11_1_1' to 'Game_logic_mac_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Game_logic_mac_muladd_5ns_8s_8ns_11_1_1' to 'Game_logic_mac_mufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Game_logic_mac_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_mac_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_urem_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_urem_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Game_logic_urem_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Game_logic'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 94.104 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Game_logic_urem_3bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'Game_logic_urem_3cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'Game_logic_urem_1dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 145.305 ; gain = 60.434
INFO: [SYSC 207-301] Generating SystemC RTL for Game_logic.
INFO: [VHDL 208-304] Generating VHDL RTL for Game_logic.
INFO: [VLOG 209-307] Generating Verilog RTL for Game_logic.
INFO: [HLS 200-112] Total elapsed time: 16.673 seconds; peak allocated memory: 94.104 MB.
==============================================================
File generated on Sun Apr 21 17:44:30 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
