Reading /opt/modeltech/tcl/vsim/pref.tcl 

# 10.1b_2

proc start {m} {vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl $m}
set MODULE testbench
# testbench
start $MODULE
# vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl testbench 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE-64 10.1b_2 Jul  3 2012 Linux 2.6.32-279.5.1.el6.centos.plus.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.glbl(fast)
# Loading work.testbench(fast)
# Loading work.Example(fast)
# Loading work.AudioBuffer(fast)
# Loading work.v_rams_11(fast)
# Loading work.WaveGen(fast)
# Loading work.v_rams_11_1024(fast)
add wave $MODULE/*
add wave $MODULE/example/*
add wave $MODULE/Abuf/*
add wave $MODULE/Wgen/*
add wave $MODULE/Abuf/RAM/*
add wave $MODULE/Wgen/RAM2/*


run 50000us
# 
# <EOF> 
