

================================================================
== Vivado HLS Report for 'dog'
================================================================
* Date:           Wed Dec 18 18:23:42 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sift_starter
* Solution:       solution1
* Product family: qzynq
* Target device:  xq7z020cl400-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.97|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1246722|  1246722|  1246723|  1246723|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  1246720|  1246720|         4|          4|         10|  311680|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    156|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       14|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    210|
|Register         |        -|      -|     415|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       14|      0|     415|    366|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+
    |buffer_0_V_U   |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_1_V_U   |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_2_V_U   |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_3_V_U   |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_4_V_U   |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_5_V_U   |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_6_V_U   |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_7_V_U   |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_8_V_U   |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_9_V_U   |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_10_V_U  |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_11_V_U  |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_12_V_U  |dog_buffer_0_V   |        1|  0|   0|  1024|   17|     1|        17408|
    |buffer_13_V_U  |dog_buffer_13_V  |        1|  0|   0|  1024|   17|     1|        17408|
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total          |                 |       14|  0|   0| 14336|  238|    14|       243712|
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_496_p2                   |     +    |      0|  0|   9|           9|           1|
    |indvar_flatten_next_fu_456_p2   |     +    |      0|  0|  19|          19|           1|
    |indvars_iv_next_dup2_fu_514_p2  |     +    |      0|  0|  10|          10|          10|
    |rp_V_fu_482_p2                  |     +    |      0|  0|  10|          10|          10|
    |tmp_7_fu_608_p2                 |     +    |      0|  0|  10|          10|           1|
    |tmp_8_fu_573_p2                 |     +    |      0|  0|  10|          10|           1|
    |wp_V_fu_468_p2                  |     +    |      0|  0|  10|          10|          10|
    |ap_sig_122                      |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten_fu_450_p2      |   icmp   |      0|  0|   7|          19|          19|
    |exitcond_fu_462_p2              |   icmp   |      0|  0|   4|          10|          10|
    |tmp_fu_508_p2                   |   icmp   |      0|  0|   3|           9|           7|
    |tmp_mid1_fu_502_p2              |   icmp   |      0|  0|   3|           9|           7|
    |indvars_iv_mid2_fu_520_p3       |  select  |      0|  0|  10|           1|          10|
    |p_0178_1_mid2_fu_474_p3         |  select  |      0|  0|  10|           1|          10|
    |p_0279_1_mid2_fu_488_p3         |  select  |      0|  0|  10|           1|          10|
    |p_1_mid2_fu_536_p3              |  select  |      0|  0|  10|           1|          10|
    |p_2_mid2_fu_544_p3              |  select  |      0|  0|   9|           1|           9|
    |p_mid2_fu_528_p3                |  select  |      0|  0|  10|           1|          10|
    |tmp_mid2_fu_552_p3              |  select  |      0|  0|   1|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 156|         133|         138|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          7|    1|          7|
    |buffer_0_V_address0     |  10|          3|   10|         30|
    |buffer_10_V_address0    |  10|          3|   10|         30|
    |buffer_11_V_address0    |  10|          3|   10|         30|
    |buffer_12_V_address0    |  10|          3|   10|         30|
    |buffer_1_V_address0     |  10|          3|   10|         30|
    |buffer_2_V_address0     |  10|          3|   10|         30|
    |buffer_3_V_address0     |  10|          3|   10|         30|
    |buffer_4_V_address0     |  10|          3|   10|         30|
    |buffer_5_V_address0     |  10|          3|   10|         30|
    |buffer_6_V_address0     |  10|          3|   10|         30|
    |buffer_7_V_address0     |  10|          3|   10|         30|
    |buffer_8_V_address0     |  10|          3|   10|         30|
    |buffer_9_V_address0     |  10|          3|   10|         30|
    |in_V_V_TDATA_blk_n      |   1|          2|    1|          2|
    |indvar_flatten_reg_373  |  19|          2|   19|         38|
    |indvars_iv_reg_384      |  10|          2|   10|         20|
    |p_0178_1_reg_428        |  10|          2|   10|         20|
    |p_0279_1_reg_439        |  10|          2|   10|         20|
    |p_1_reg_406             |  10|          2|   10|         20|
    |p_2_reg_417             |   9|          2|    9|         18|
    |p_s_reg_395             |  10|          2|   10|         20|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 210|         62|  210|        555|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |buffer_0_V_load_reg_749      |  17|   0|   17|          0|
    |buffer_10_V_load_reg_799     |  17|   0|   17|          0|
    |buffer_11_V_load_reg_804     |  17|   0|   17|          0|
    |buffer_12_V_load_reg_809     |  17|   0|   17|          0|
    |buffer_1_V_load_reg_754      |  17|   0|   17|          0|
    |buffer_2_V_load_reg_759      |  17|   0|   17|          0|
    |buffer_3_V_load_reg_764      |  17|   0|   17|          0|
    |buffer_4_V_load_reg_769      |  17|   0|   17|          0|
    |buffer_5_V_load_reg_774      |  17|   0|   17|          0|
    |buffer_6_V_load_reg_779      |  17|   0|   17|          0|
    |buffer_8_V_load_reg_789      |  17|   0|   17|          0|
    |buffer_9_V_load_reg_794      |  17|   0|   17|          0|
    |exitcond_flatten_reg_619     |   1|   0|    1|          0|
    |exitcond_reg_628             |   1|   0|    1|          0|
    |indvar_flatten_next_reg_623  |  19|   0|   19|          0|
    |indvar_flatten_reg_373       |  19|   0|   19|          0|
    |indvars_iv_mid2_reg_655      |  10|   0|   10|          0|
    |indvars_iv_reg_384           |  10|   0|   10|          0|
    |p_0178_1_mid2_reg_633        |  10|   0|   10|          0|
    |p_0178_1_reg_428             |  10|   0|   10|          0|
    |p_0279_1_mid2_reg_639        |  10|   0|   10|          0|
    |p_0279_1_reg_439             |  10|   0|   10|          0|
    |p_1_mid2_reg_665             |  10|   0|   10|          0|
    |p_1_reg_406                  |  10|   0|   10|          0|
    |p_2_mid2_reg_670             |   9|   0|    9|          0|
    |p_2_reg_417                  |   9|   0|    9|          0|
    |p_Val2_s_reg_784             |  17|   0|   17|          0|
    |p_mid2_reg_660               |  10|   0|   10|          0|
    |p_s_reg_395                  |  10|   0|   10|          0|
    |tmp_8_reg_744                |  10|   0|   10|          0|
    |tmp_V_fu_62                  |  17|   0|   17|          0|
    |tmp_mid1_reg_645             |   1|   0|    1|          0|
    |tmp_mid2_reg_675             |   1|   0|    1|          0|
    |tmp_reg_650                  |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 415|   0|  415|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dog     | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |      dog     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dog     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dog     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dog     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dog     | return value |
|in_V_V_TDATA         |  in |   24|    axis    |    in_V_V    |    pointer   |
|in_V_V_TVALID        |  in |    1|    axis    |    in_V_V    |    pointer   |
|in_V_V_TREADY        | out |    1|    axis    |    in_V_V    |    pointer   |
|out_V_data_V_TDATA   |  in |  256|    axis    | out_V_data_V |    pointer   |
|out_V_data_V_TVALID  |  in |    1|    axis    | out_V_data_V |    pointer   |
|out_V_data_V_TREADY  | out |    1|    axis    | out_V_data_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 4, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: tmp_V [1/1] 0.00ns
:0  %tmp_V = alloca i17

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i256* %out_V_data_V), !map !159

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_V_V), !map !235

ST_1: stg_10 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dog_str) nounwind

ST_1: buffer_0_V [1/1] 2.71ns
:4  %buffer_0_V = alloca [1024 x i17], align 4

ST_1: buffer_1_V [1/1] 2.71ns
:5  %buffer_1_V = alloca [1024 x i17], align 4

ST_1: buffer_2_V [1/1] 2.71ns
:6  %buffer_2_V = alloca [1024 x i17], align 4

ST_1: buffer_3_V [1/1] 2.71ns
:7  %buffer_3_V = alloca [1024 x i17], align 4

ST_1: buffer_4_V [1/1] 2.71ns
:8  %buffer_4_V = alloca [1024 x i17], align 4

ST_1: buffer_5_V [1/1] 2.71ns
:9  %buffer_5_V = alloca [1024 x i17], align 4

ST_1: buffer_6_V [1/1] 2.71ns
:10  %buffer_6_V = alloca [1024 x i17], align 4

ST_1: buffer_7_V [1/1] 2.71ns
:11  %buffer_7_V = alloca [1024 x i17], align 4

ST_1: buffer_8_V [1/1] 2.71ns
:12  %buffer_8_V = alloca [1024 x i17], align 4

ST_1: buffer_9_V [1/1] 2.71ns
:13  %buffer_9_V = alloca [1024 x i17], align 4

ST_1: buffer_10_V [1/1] 2.71ns
:14  %buffer_10_V = alloca [1024 x i17], align 4

ST_1: buffer_11_V [1/1] 2.71ns
:15  %buffer_11_V = alloca [1024 x i17], align 4

ST_1: buffer_12_V [1/1] 2.71ns
:16  %buffer_12_V = alloca [1024 x i17], align 4

ST_1: buffer_13_V [1/1] 2.71ns
:17  %buffer_13_V = alloca [1024 x i17], align 4

ST_1: stg_25 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [5 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2073, [1 x i8]* @p_str2073, [1 x i8]* @p_str2073, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2073)

ST_1: stg_26 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i256* %out_V_data_V, [5 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2073, [1 x i8]* @p_str2073, [1 x i8]* @p_str2073, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2073)

ST_1: stg_27 [1/1] 1.57ns
:20  br label %1


 <State 2>: 3.97ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]

ST_2: indvars_iv [1/1] 0.00ns
:1  %indvars_iv = phi i10 [ -384, %0 ], [ %indvars_iv_mid2, %._crit_edge ]

ST_2: p_s [1/1] 0.00ns
:2  %p_s = phi i10 [ 0, %0 ], [ %p_mid2, %._crit_edge ]

ST_2: p_1 [1/1] 0.00ns
:3  %p_1 = phi i10 [ 384, %0 ], [ %p_1_mid2, %._crit_edge ]

ST_2: p_2 [1/1] 0.00ns
:4  %p_2 = phi i9 [ 0, %0 ], [ %p_2_mid2, %._crit_edge ]

ST_2: p_0178_1 [1/1] 0.00ns
:5  %p_0178_1 = phi i10 [ 0, %0 ], [ %tmp_7, %._crit_edge ]

ST_2: p_0279_1 [1/1] 0.00ns
:6  %p_0279_1 = phi i10 [ 384, %0 ], [ %tmp_8, %._crit_edge ]

ST_2: exitcond_flatten [1/1] 2.27ns
:7  %exitcond_flatten = icmp eq i19 %indvar_flatten, -212608

ST_2: indvar_flatten_next [1/1] 2.13ns
:8  %indvar_flatten_next = add i19 %indvar_flatten, 1

ST_2: stg_37 [1/1] 0.00ns
:9  br i1 %exitcond_flatten, label %3, label %.reset

ST_2: exitcond [1/1] 2.10ns
.reset:1  %exitcond = icmp eq i10 %p_0178_1, %indvars_iv

ST_2: wp_V [1/1] 1.89ns
.reset:2  %wp_V = add i10 %p_s, -384

ST_2: p_0178_1_mid2 [1/1] 1.37ns
.reset:3  %p_0178_1_mid2 = select i1 %exitcond, i10 %wp_V, i10 %p_0178_1

ST_2: rp_V [1/1] 1.89ns
.reset:4  %rp_V = add i10 %p_1, -384

ST_2: p_0279_1_mid2 [1/1] 1.37ns
.reset:5  %p_0279_1_mid2 = select i1 %exitcond, i10 %rp_V, i10 %p_0279_1

ST_2: i_V [1/1] 1.89ns
.reset:6  %i_V = add i9 %p_2, 1

ST_2: tmp_mid1 [1/1] 2.08ns
.reset:7  %tmp_mid1 = icmp ult i9 %i_V, -32

ST_2: tmp [1/1] 2.08ns
.reset:8  %tmp = icmp ult i9 %p_2, -32

ST_2: indvars_iv_next_dup2 [1/1] 1.89ns
.reset:10  %indvars_iv_next_dup2 = add i10 %indvars_iv, -384

ST_2: indvars_iv_mid2 [1/1] 1.37ns
.reset:11  %indvars_iv_mid2 = select i1 %exitcond, i10 %indvars_iv_next_dup2, i10 %indvars_iv

ST_2: p_mid2 [1/1] 1.37ns
.reset:12  %p_mid2 = select i1 %exitcond, i10 %wp_V, i10 %p_s

ST_2: p_1_mid2 [1/1] 1.37ns
.reset:13  %p_1_mid2 = select i1 %exitcond, i10 %rp_V, i10 %p_1

ST_2: p_2_mid2 [1/1] 1.37ns
.reset:14  %p_2_mid2 = select i1 %exitcond, i9 %i_V, i9 %p_2


 <State 3>: 2.71ns
ST_3: empty_17 [1/1] 0.00ns
.reset:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 311680, i64 311680, i64 311680)

ST_3: tmp_mid2 [1/1] 1.37ns
.reset:9  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp

ST_3: tmp_2 [1/1] 0.00ns
.reset:15  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2075)

ST_3: stg_54 [1/1] 0.00ns
.reset:16  call void (...)* @_ssdm_op_SpecPipeline(i32 10, i32 1, i32 1, i32 0, [1 x i8]* @p_str2073) nounwind

ST_3: stg_55 [1/1] 0.00ns
.reset:17  br i1 %tmp_mid2, label %2, label %._crit_edge

ST_3: tmp_5 [1/1] 0.00ns
._crit_edge:4  %tmp_5 = zext i10 %p_0279_1_mid2 to i64

ST_3: buffer_0_V_addr_1 [1/1] 0.00ns
._crit_edge:5  %buffer_0_V_addr_1 = getelementptr [1024 x i17]* %buffer_0_V, i64 0, i64 %tmp_5

ST_3: buffer_0_V_load [2/2] 2.71ns
._crit_edge:6  %buffer_0_V_load = load i17* %buffer_0_V_addr_1, align 4

ST_3: buffer_1_V_addr_1 [1/1] 0.00ns
._crit_edge:10  %buffer_1_V_addr_1 = getelementptr [1024 x i17]* %buffer_1_V, i64 0, i64 %tmp_5

ST_3: buffer_1_V_load [2/2] 2.71ns
._crit_edge:11  %buffer_1_V_load = load i17* %buffer_1_V_addr_1, align 4

ST_3: buffer_2_V_addr_1 [1/1] 0.00ns
._crit_edge:16  %buffer_2_V_addr_1 = getelementptr [1024 x i17]* %buffer_2_V, i64 0, i64 %tmp_5

ST_3: buffer_2_V_load [2/2] 2.71ns
._crit_edge:17  %buffer_2_V_load = load i17* %buffer_2_V_addr_1, align 4

ST_3: buffer_3_V_addr_1 [1/1] 0.00ns
._crit_edge:22  %buffer_3_V_addr_1 = getelementptr [1024 x i17]* %buffer_3_V, i64 0, i64 %tmp_5

ST_3: buffer_3_V_load [2/2] 2.71ns
._crit_edge:23  %buffer_3_V_load = load i17* %buffer_3_V_addr_1, align 4

ST_3: buffer_4_V_addr_1 [1/1] 0.00ns
._crit_edge:28  %buffer_4_V_addr_1 = getelementptr [1024 x i17]* %buffer_4_V, i64 0, i64 %tmp_5

ST_3: buffer_4_V_load [2/2] 2.71ns
._crit_edge:29  %buffer_4_V_load = load i17* %buffer_4_V_addr_1, align 4

ST_3: buffer_5_V_addr_1 [1/1] 0.00ns
._crit_edge:34  %buffer_5_V_addr_1 = getelementptr [1024 x i17]* %buffer_5_V, i64 0, i64 %tmp_5

ST_3: buffer_5_V_load [2/2] 2.71ns
._crit_edge:35  %buffer_5_V_load = load i17* %buffer_5_V_addr_1, align 4

ST_3: buffer_6_V_addr_1 [1/1] 0.00ns
._crit_edge:40  %buffer_6_V_addr_1 = getelementptr [1024 x i17]* %buffer_6_V, i64 0, i64 %tmp_5

ST_3: buffer_6_V_load [2/2] 2.71ns
._crit_edge:41  %buffer_6_V_load = load i17* %buffer_6_V_addr_1, align 4

ST_3: buffer_7_V_addr_1 [1/1] 0.00ns
._crit_edge:46  %buffer_7_V_addr_1 = getelementptr [1024 x i17]* %buffer_7_V, i64 0, i64 %tmp_5

ST_3: p_Val2_s [2/2] 2.71ns
._crit_edge:47  %p_Val2_s = load i17* %buffer_7_V_addr_1, align 4

ST_3: buffer_8_V_addr_1 [1/1] 0.00ns
._crit_edge:52  %buffer_8_V_addr_1 = getelementptr [1024 x i17]* %buffer_8_V, i64 0, i64 %tmp_5

ST_3: buffer_8_V_load [2/2] 2.71ns
._crit_edge:53  %buffer_8_V_load = load i17* %buffer_8_V_addr_1, align 4

ST_3: buffer_9_V_addr_1 [1/1] 0.00ns
._crit_edge:58  %buffer_9_V_addr_1 = getelementptr [1024 x i17]* %buffer_9_V, i64 0, i64 %tmp_5

ST_3: buffer_9_V_load [2/2] 2.71ns
._crit_edge:59  %buffer_9_V_load = load i17* %buffer_9_V_addr_1, align 4

ST_3: buffer_10_V_addr_1 [1/1] 0.00ns
._crit_edge:64  %buffer_10_V_addr_1 = getelementptr [1024 x i17]* %buffer_10_V, i64 0, i64 %tmp_5

ST_3: buffer_10_V_load [2/2] 2.71ns
._crit_edge:65  %buffer_10_V_load = load i17* %buffer_10_V_addr_1, align 4

ST_3: buffer_11_V_addr_1 [1/1] 0.00ns
._crit_edge:70  %buffer_11_V_addr_1 = getelementptr [1024 x i17]* %buffer_11_V, i64 0, i64 %tmp_5

ST_3: buffer_11_V_load [2/2] 2.71ns
._crit_edge:71  %buffer_11_V_load = load i17* %buffer_11_V_addr_1, align 4

ST_3: buffer_12_V_addr_1 [1/1] 0.00ns
._crit_edge:76  %buffer_12_V_addr_1 = getelementptr [1024 x i17]* %buffer_12_V, i64 0, i64 %tmp_5

ST_3: buffer_12_V_load [2/2] 2.71ns
._crit_edge:77  %buffer_12_V_load = load i17* %buffer_12_V_addr_1, align 4

ST_3: tmp_8 [1/1] 1.89ns
._crit_edge:86  %tmp_8 = add i10 %p_0279_1_mid2, 1


 <State 4>: 2.71ns
ST_4: in_V_V_read [1/1] 0.00ns
:0  %in_V_V_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %in_V_V)

ST_4: tmp_V_1 [1/1] 0.00ns
:1  %tmp_V_1 = trunc i24 %in_V_V_read to i17

ST_4: stg_86 [1/1] 0.00ns
:2  store i17 %tmp_V_1, i17* %tmp_V

ST_4: stg_87 [1/1] 0.00ns
:3  br label %._crit_edge

ST_4: buffer_0_V_load [1/2] 2.71ns
._crit_edge:6  %buffer_0_V_load = load i17* %buffer_0_V_addr_1, align 4

ST_4: buffer_1_V_load [1/2] 2.71ns
._crit_edge:11  %buffer_1_V_load = load i17* %buffer_1_V_addr_1, align 4

ST_4: buffer_2_V_load [1/2] 2.71ns
._crit_edge:17  %buffer_2_V_load = load i17* %buffer_2_V_addr_1, align 4

ST_4: buffer_3_V_load [1/2] 2.71ns
._crit_edge:23  %buffer_3_V_load = load i17* %buffer_3_V_addr_1, align 4

ST_4: buffer_4_V_load [1/2] 2.71ns
._crit_edge:29  %buffer_4_V_load = load i17* %buffer_4_V_addr_1, align 4

ST_4: buffer_5_V_load [1/2] 2.71ns
._crit_edge:35  %buffer_5_V_load = load i17* %buffer_5_V_addr_1, align 4

ST_4: buffer_6_V_load [1/2] 2.71ns
._crit_edge:41  %buffer_6_V_load = load i17* %buffer_6_V_addr_1, align 4

ST_4: p_Val2_s [1/2] 2.71ns
._crit_edge:47  %p_Val2_s = load i17* %buffer_7_V_addr_1, align 4

ST_4: buffer_8_V_load [1/2] 2.71ns
._crit_edge:53  %buffer_8_V_load = load i17* %buffer_8_V_addr_1, align 4

ST_4: buffer_9_V_load [1/2] 2.71ns
._crit_edge:59  %buffer_9_V_load = load i17* %buffer_9_V_addr_1, align 4

ST_4: buffer_10_V_load [1/2] 2.71ns
._crit_edge:65  %buffer_10_V_load = load i17* %buffer_10_V_addr_1, align 4

ST_4: buffer_11_V_load [1/2] 2.71ns
._crit_edge:71  %buffer_11_V_load = load i17* %buffer_11_V_addr_1, align 4

ST_4: buffer_12_V_load [1/2] 2.71ns
._crit_edge:77  %buffer_12_V_load = load i17* %buffer_12_V_addr_1, align 4


 <State 5>: 2.71ns
ST_5: tmp_V_load [1/1] 0.00ns
._crit_edge:0  %tmp_V_load = load i17* %tmp_V

ST_5: tmp_4 [1/1] 0.00ns
._crit_edge:1  %tmp_4 = zext i10 %p_0178_1_mid2 to i64

ST_5: buffer_0_V_addr [1/1] 0.00ns
._crit_edge:2  %buffer_0_V_addr = getelementptr [1024 x i17]* %buffer_0_V, i64 0, i64 %tmp_4

ST_5: stg_104 [1/1] 2.71ns
._crit_edge:3  store i17 %tmp_V_load, i17* %buffer_0_V_addr, align 4

ST_5: tmp_3 [1/1] 0.00ns
._crit_edge:7  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_1_V_addr [1/1] 0.00ns
._crit_edge:8  %buffer_1_V_addr = getelementptr [1024 x i17]* %buffer_1_V, i64 0, i64 %tmp_4

ST_5: stg_107 [1/1] 2.71ns
._crit_edge:9  store i17 %buffer_0_V_load, i17* %buffer_1_V_addr, align 4

ST_5: empty [1/1] 0.00ns
._crit_edge:12  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_3)

ST_5: tmp_6 [1/1] 0.00ns
._crit_edge:13  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_2_V_addr [1/1] 0.00ns
._crit_edge:14  %buffer_2_V_addr = getelementptr [1024 x i17]* %buffer_2_V, i64 0, i64 %tmp_4

ST_5: stg_111 [1/1] 2.71ns
._crit_edge:15  store i17 %buffer_1_V_load, i17* %buffer_2_V_addr, align 4

ST_5: empty_3 [1/1] 0.00ns
._crit_edge:18  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_6)

ST_5: tmp_9 [1/1] 0.00ns
._crit_edge:19  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_3_V_addr [1/1] 0.00ns
._crit_edge:20  %buffer_3_V_addr = getelementptr [1024 x i17]* %buffer_3_V, i64 0, i64 %tmp_4

ST_5: stg_115 [1/1] 2.71ns
._crit_edge:21  store i17 %buffer_2_V_load, i17* %buffer_3_V_addr, align 4

ST_5: empty_4 [1/1] 0.00ns
._crit_edge:24  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_9)

ST_5: tmp_s [1/1] 0.00ns
._crit_edge:25  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_4_V_addr [1/1] 0.00ns
._crit_edge:26  %buffer_4_V_addr = getelementptr [1024 x i17]* %buffer_4_V, i64 0, i64 %tmp_4

ST_5: stg_119 [1/1] 2.71ns
._crit_edge:27  store i17 %buffer_3_V_load, i17* %buffer_4_V_addr, align 4

ST_5: empty_5 [1/1] 0.00ns
._crit_edge:30  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_s)

ST_5: tmp_1 [1/1] 0.00ns
._crit_edge:31  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_5_V_addr [1/1] 0.00ns
._crit_edge:32  %buffer_5_V_addr = getelementptr [1024 x i17]* %buffer_5_V, i64 0, i64 %tmp_4

ST_5: stg_123 [1/1] 2.71ns
._crit_edge:33  store i17 %buffer_4_V_load, i17* %buffer_5_V_addr, align 4

ST_5: empty_6 [1/1] 0.00ns
._crit_edge:36  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_1)

ST_5: tmp_10 [1/1] 0.00ns
._crit_edge:37  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_6_V_addr [1/1] 0.00ns
._crit_edge:38  %buffer_6_V_addr = getelementptr [1024 x i17]* %buffer_6_V, i64 0, i64 %tmp_4

ST_5: stg_127 [1/1] 2.71ns
._crit_edge:39  store i17 %buffer_5_V_load, i17* %buffer_6_V_addr, align 4

ST_5: empty_7 [1/1] 0.00ns
._crit_edge:42  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_10)

ST_5: tmp_11 [1/1] 0.00ns
._crit_edge:43  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_7_V_addr [1/1] 0.00ns
._crit_edge:44  %buffer_7_V_addr = getelementptr [1024 x i17]* %buffer_7_V, i64 0, i64 %tmp_4

ST_5: stg_131 [1/1] 2.71ns
._crit_edge:45  store i17 %buffer_6_V_load, i17* %buffer_7_V_addr, align 4

ST_5: empty_8 [1/1] 0.00ns
._crit_edge:48  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_11)

ST_5: tmp_12 [1/1] 0.00ns
._crit_edge:49  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_8_V_addr [1/1] 0.00ns
._crit_edge:50  %buffer_8_V_addr = getelementptr [1024 x i17]* %buffer_8_V, i64 0, i64 %tmp_4

ST_5: stg_135 [1/1] 2.71ns
._crit_edge:51  store i17 %p_Val2_s, i17* %buffer_8_V_addr, align 4

ST_5: empty_9 [1/1] 0.00ns
._crit_edge:54  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_12)

ST_5: tmp_13 [1/1] 0.00ns
._crit_edge:55  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_9_V_addr [1/1] 0.00ns
._crit_edge:56  %buffer_9_V_addr = getelementptr [1024 x i17]* %buffer_9_V, i64 0, i64 %tmp_4

ST_5: stg_139 [1/1] 2.71ns
._crit_edge:57  store i17 %buffer_8_V_load, i17* %buffer_9_V_addr, align 4

ST_5: empty_10 [1/1] 0.00ns
._crit_edge:60  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_13)

ST_5: tmp_14 [1/1] 0.00ns
._crit_edge:61  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_10_V_addr [1/1] 0.00ns
._crit_edge:62  %buffer_10_V_addr = getelementptr [1024 x i17]* %buffer_10_V, i64 0, i64 %tmp_4

ST_5: stg_143 [1/1] 2.71ns
._crit_edge:63  store i17 %buffer_9_V_load, i17* %buffer_10_V_addr, align 4

ST_5: empty_11 [1/1] 0.00ns
._crit_edge:66  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_14)

ST_5: tmp_15 [1/1] 0.00ns
._crit_edge:67  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_11_V_addr [1/1] 0.00ns
._crit_edge:68  %buffer_11_V_addr = getelementptr [1024 x i17]* %buffer_11_V, i64 0, i64 %tmp_4

ST_5: stg_147 [1/1] 2.71ns
._crit_edge:69  store i17 %buffer_10_V_load, i17* %buffer_11_V_addr, align 4

ST_5: empty_12 [1/1] 0.00ns
._crit_edge:72  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_15)

ST_5: tmp_16 [1/1] 0.00ns
._crit_edge:73  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_12_V_addr [1/1] 0.00ns
._crit_edge:74  %buffer_12_V_addr = getelementptr [1024 x i17]* %buffer_12_V, i64 0, i64 %tmp_4

ST_5: stg_151 [1/1] 2.71ns
._crit_edge:75  store i17 %buffer_11_V_load, i17* %buffer_12_V_addr, align 4

ST_5: empty_13 [1/1] 0.00ns
._crit_edge:78  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_16)

ST_5: tmp_17 [1/1] 0.00ns
._crit_edge:79  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: buffer_13_V_addr [1/1] 0.00ns
._crit_edge:80  %buffer_13_V_addr = getelementptr [1024 x i17]* %buffer_13_V, i64 0, i64 %tmp_4

ST_5: stg_155 [1/1] 2.71ns
._crit_edge:81  store i17 %buffer_12_V_load, i17* %buffer_13_V_addr, align 4

ST_5: empty_14 [1/1] 0.00ns
._crit_edge:82  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_17)

ST_5: tmp_18 [1/1] 0.00ns
._crit_edge:83  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

ST_5: empty_15 [1/1] 0.00ns
._crit_edge:84  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_18)

ST_5: tmp_7 [1/1] 1.89ns
._crit_edge:85  %tmp_7 = add i10 %p_0178_1_mid2, 1

ST_5: empty_16 [1/1] 0.00ns
._crit_edge:87  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2075, i32 %tmp_2)

ST_5: stg_161 [1/1] 0.00ns
._crit_edge:88  br label %1


 <State 6>: 0.00ns
ST_6: stg_162 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V                (alloca           ) [ 0011110]
stg_8                (specbitsmap      ) [ 0000000]
stg_9                (specbitsmap      ) [ 0000000]
stg_10               (spectopmodule    ) [ 0000000]
buffer_0_V           (alloca           ) [ 0011110]
buffer_1_V           (alloca           ) [ 0011110]
buffer_2_V           (alloca           ) [ 0011110]
buffer_3_V           (alloca           ) [ 0011110]
buffer_4_V           (alloca           ) [ 0011110]
buffer_5_V           (alloca           ) [ 0011110]
buffer_6_V           (alloca           ) [ 0011110]
buffer_7_V           (alloca           ) [ 0011110]
buffer_8_V           (alloca           ) [ 0011110]
buffer_9_V           (alloca           ) [ 0011110]
buffer_10_V          (alloca           ) [ 0011110]
buffer_11_V          (alloca           ) [ 0011110]
buffer_12_V          (alloca           ) [ 0011110]
buffer_13_V          (alloca           ) [ 0011110]
stg_25               (specinterface    ) [ 0000000]
stg_26               (specinterface    ) [ 0000000]
stg_27               (br               ) [ 0111110]
indvar_flatten       (phi              ) [ 0010000]
indvars_iv           (phi              ) [ 0010000]
p_s                  (phi              ) [ 0010000]
p_1                  (phi              ) [ 0010000]
p_2                  (phi              ) [ 0010000]
p_0178_1             (phi              ) [ 0010000]
p_0279_1             (phi              ) [ 0010000]
exitcond_flatten     (icmp             ) [ 0011110]
indvar_flatten_next  (add              ) [ 0111110]
stg_37               (br               ) [ 0000000]
exitcond             (icmp             ) [ 0001000]
wp_V                 (add              ) [ 0000000]
p_0178_1_mid2        (select           ) [ 0001110]
rp_V                 (add              ) [ 0000000]
p_0279_1_mid2        (select           ) [ 0001000]
i_V                  (add              ) [ 0000000]
tmp_mid1             (icmp             ) [ 0001000]
tmp                  (icmp             ) [ 0001000]
indvars_iv_next_dup2 (add              ) [ 0000000]
indvars_iv_mid2      (select           ) [ 0111110]
p_mid2               (select           ) [ 0111110]
p_1_mid2             (select           ) [ 0111110]
p_2_mid2             (select           ) [ 0111110]
empty_17             (speclooptripcount) [ 0000000]
tmp_mid2             (select           ) [ 0000100]
tmp_2                (specregionbegin  ) [ 0000110]
stg_54               (specpipeline     ) [ 0000000]
stg_55               (br               ) [ 0000000]
tmp_5                (zext             ) [ 0000000]
buffer_0_V_addr_1    (getelementptr    ) [ 0000100]
buffer_1_V_addr_1    (getelementptr    ) [ 0000100]
buffer_2_V_addr_1    (getelementptr    ) [ 0000100]
buffer_3_V_addr_1    (getelementptr    ) [ 0000100]
buffer_4_V_addr_1    (getelementptr    ) [ 0000100]
buffer_5_V_addr_1    (getelementptr    ) [ 0000100]
buffer_6_V_addr_1    (getelementptr    ) [ 0000100]
buffer_7_V_addr_1    (getelementptr    ) [ 0000100]
buffer_8_V_addr_1    (getelementptr    ) [ 0000100]
buffer_9_V_addr_1    (getelementptr    ) [ 0000100]
buffer_10_V_addr_1   (getelementptr    ) [ 0000100]
buffer_11_V_addr_1   (getelementptr    ) [ 0000100]
buffer_12_V_addr_1   (getelementptr    ) [ 0000100]
tmp_8                (add              ) [ 0110110]
in_V_V_read          (read             ) [ 0000000]
tmp_V_1              (trunc            ) [ 0000000]
stg_86               (store            ) [ 0000000]
stg_87               (br               ) [ 0000000]
buffer_0_V_load      (load             ) [ 0000010]
buffer_1_V_load      (load             ) [ 0000010]
buffer_2_V_load      (load             ) [ 0000010]
buffer_3_V_load      (load             ) [ 0000010]
buffer_4_V_load      (load             ) [ 0000010]
buffer_5_V_load      (load             ) [ 0000010]
buffer_6_V_load      (load             ) [ 0000010]
p_Val2_s             (load             ) [ 0000010]
buffer_8_V_load      (load             ) [ 0000010]
buffer_9_V_load      (load             ) [ 0000010]
buffer_10_V_load     (load             ) [ 0000010]
buffer_11_V_load     (load             ) [ 0000010]
buffer_12_V_load     (load             ) [ 0000010]
tmp_V_load           (load             ) [ 0000000]
tmp_4                (zext             ) [ 0000000]
buffer_0_V_addr      (getelementptr    ) [ 0000000]
stg_104              (store            ) [ 0000000]
tmp_3                (specregionbegin  ) [ 0000000]
buffer_1_V_addr      (getelementptr    ) [ 0000000]
stg_107              (store            ) [ 0000000]
empty                (specregionend    ) [ 0000000]
tmp_6                (specregionbegin  ) [ 0000000]
buffer_2_V_addr      (getelementptr    ) [ 0000000]
stg_111              (store            ) [ 0000000]
empty_3              (specregionend    ) [ 0000000]
tmp_9                (specregionbegin  ) [ 0000000]
buffer_3_V_addr      (getelementptr    ) [ 0000000]
stg_115              (store            ) [ 0000000]
empty_4              (specregionend    ) [ 0000000]
tmp_s                (specregionbegin  ) [ 0000000]
buffer_4_V_addr      (getelementptr    ) [ 0000000]
stg_119              (store            ) [ 0000000]
empty_5              (specregionend    ) [ 0000000]
tmp_1                (specregionbegin  ) [ 0000000]
buffer_5_V_addr      (getelementptr    ) [ 0000000]
stg_123              (store            ) [ 0000000]
empty_6              (specregionend    ) [ 0000000]
tmp_10               (specregionbegin  ) [ 0000000]
buffer_6_V_addr      (getelementptr    ) [ 0000000]
stg_127              (store            ) [ 0000000]
empty_7              (specregionend    ) [ 0000000]
tmp_11               (specregionbegin  ) [ 0000000]
buffer_7_V_addr      (getelementptr    ) [ 0000000]
stg_131              (store            ) [ 0000000]
empty_8              (specregionend    ) [ 0000000]
tmp_12               (specregionbegin  ) [ 0000000]
buffer_8_V_addr      (getelementptr    ) [ 0000000]
stg_135              (store            ) [ 0000000]
empty_9              (specregionend    ) [ 0000000]
tmp_13               (specregionbegin  ) [ 0000000]
buffer_9_V_addr      (getelementptr    ) [ 0000000]
stg_139              (store            ) [ 0000000]
empty_10             (specregionend    ) [ 0000000]
tmp_14               (specregionbegin  ) [ 0000000]
buffer_10_V_addr     (getelementptr    ) [ 0000000]
stg_143              (store            ) [ 0000000]
empty_11             (specregionend    ) [ 0000000]
tmp_15               (specregionbegin  ) [ 0000000]
buffer_11_V_addr     (getelementptr    ) [ 0000000]
stg_147              (store            ) [ 0000000]
empty_12             (specregionend    ) [ 0000000]
tmp_16               (specregionbegin  ) [ 0000000]
buffer_12_V_addr     (getelementptr    ) [ 0000000]
stg_151              (store            ) [ 0000000]
empty_13             (specregionend    ) [ 0000000]
tmp_17               (specregionbegin  ) [ 0000000]
buffer_13_V_addr     (getelementptr    ) [ 0000000]
stg_155              (store            ) [ 0000000]
empty_14             (specregionend    ) [ 0000000]
tmp_18               (specregionbegin  ) [ 0000000]
empty_15             (specregionend    ) [ 0000000]
tmp_7                (add              ) [ 0111110]
empty_16             (specregionend    ) [ 0000000]
stg_161              (br               ) [ 0111110]
stg_162              (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dog_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2072"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2073"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2075"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2076"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_V_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buffer_0_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_0_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="buffer_1_V_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_1_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="buffer_2_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_2_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buffer_3_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_3_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buffer_4_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_4_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buffer_5_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_5_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="buffer_6_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_6_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buffer_7_V_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_7_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buffer_8_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_8_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buffer_9_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_9_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buffer_10_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_10_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buffer_11_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_11_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buffer_12_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_12_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buffer_13_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_13_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in_V_V_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_V_read/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buffer_0_V_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="10" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_0_V_addr_1/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="17" slack="0"/>
<pin id="137" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_0_V_load/3 stg_104/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buffer_1_V_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_1_V_addr_1/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="17" slack="1"/>
<pin id="148" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_1_V_load/3 stg_107/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="buffer_2_V_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="10" slack="0"/>
<pin id="154" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_2_V_addr_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="17" slack="1"/>
<pin id="159" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_2_V_load/3 stg_111/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="buffer_3_V_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_3_V_addr_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="17" slack="1"/>
<pin id="170" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_3_V_load/3 stg_115/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="buffer_4_V_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_4_V_addr_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="17" slack="1"/>
<pin id="181" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_4_V_load/3 stg_119/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="buffer_5_V_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_5_V_addr_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="17" slack="1"/>
<pin id="192" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_5_V_load/3 stg_123/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buffer_6_V_addr_1_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="10" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_6_V_addr_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="17" slack="1"/>
<pin id="203" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_6_V_load/3 stg_127/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="buffer_7_V_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="10" slack="0"/>
<pin id="209" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_7_V_addr_1/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="17" slack="1"/>
<pin id="214" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_s/3 stg_131/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="buffer_8_V_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_8_V_addr_1/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="17" slack="1"/>
<pin id="225" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_8_V_load/3 stg_135/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="buffer_9_V_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_9_V_addr_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="17" slack="1"/>
<pin id="236" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_9_V_load/3 stg_139/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="buffer_10_V_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="10" slack="0"/>
<pin id="242" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_10_V_addr_1/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="17" slack="1"/>
<pin id="247" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_10_V_load/3 stg_143/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="buffer_11_V_addr_1_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="10" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_11_V_addr_1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="17" slack="1"/>
<pin id="258" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_11_V_load/3 stg_147/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="buffer_12_V_addr_1_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="10" slack="0"/>
<pin id="264" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_12_V_addr_1/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="17" slack="1"/>
<pin id="269" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_12_V_load/3 stg_151/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="buffer_0_V_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="10" slack="0"/>
<pin id="275" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_0_V_addr/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="buffer_1_V_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="10" slack="0"/>
<pin id="282" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_1_V_addr/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="buffer_2_V_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="10" slack="0"/>
<pin id="289" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_2_V_addr/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="buffer_3_V_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="10" slack="0"/>
<pin id="296" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_3_V_addr/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="buffer_4_V_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="10" slack="0"/>
<pin id="303" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_4_V_addr/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="buffer_5_V_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_5_V_addr/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="buffer_6_V_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="10" slack="0"/>
<pin id="317" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_6_V_addr/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="buffer_7_V_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="10" slack="0"/>
<pin id="324" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_7_V_addr/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="buffer_8_V_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="10" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_8_V_addr/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="buffer_9_V_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="10" slack="0"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_9_V_addr/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="buffer_10_V_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="10" slack="0"/>
<pin id="345" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_10_V_addr/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="buffer_11_V_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="10" slack="0"/>
<pin id="352" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_11_V_addr/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="buffer_12_V_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="10" slack="0"/>
<pin id="359" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_12_V_addr/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="buffer_13_V_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="10" slack="0"/>
<pin id="366" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_13_V_addr/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="stg_155_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="17" slack="1"/>
<pin id="371" dir="1" index="2" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_155/5 "/>
</bind>
</comp>

<comp id="373" class="1005" name="indvar_flatten_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="19" slack="1"/>
<pin id="375" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="indvar_flatten_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="19" slack="0"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="indvars_iv_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="1"/>
<pin id="386" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="indvars_iv_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="10" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="p_s_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="1"/>
<pin id="397" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_s_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="406" class="1005" name="p_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="1"/>
<pin id="408" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_1_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="10" slack="0"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="p_2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="1"/>
<pin id="419" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_2 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_2_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="9" slack="0"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2/2 "/>
</bind>
</comp>

<comp id="428" class="1005" name="p_0178_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="1"/>
<pin id="430" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0178_1 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_0178_1_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="10" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0178_1/2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="p_0279_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="1"/>
<pin id="441" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0279_1 (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_0279_1_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="1"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="10" slack="1"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0279_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="exitcond_flatten_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="19" slack="0"/>
<pin id="452" dir="0" index="1" bw="19" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="indvar_flatten_next_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="19" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="exitcond_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="10" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="wp_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="0" index="1" bw="10" slack="0"/>
<pin id="471" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wp_V/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_0178_1_mid2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="10" slack="0"/>
<pin id="477" dir="0" index="2" bw="10" slack="0"/>
<pin id="478" dir="1" index="3" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0178_1_mid2/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="rp_V_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="0" index="1" bw="10" slack="0"/>
<pin id="485" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rp_V/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_0279_1_mid2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="10" slack="0"/>
<pin id="491" dir="0" index="2" bw="10" slack="0"/>
<pin id="492" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0279_1_mid2/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="i_V_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_mid1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="9" slack="0"/>
<pin id="504" dir="0" index="1" bw="9" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="0"/>
<pin id="510" dir="0" index="1" bw="9" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="indvars_iv_next_dup2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="0" index="1" bw="10" slack="0"/>
<pin id="517" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next_dup2/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="indvars_iv_mid2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="10" slack="0"/>
<pin id="523" dir="0" index="2" bw="10" slack="0"/>
<pin id="524" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv_mid2/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_mid2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="10" slack="0"/>
<pin id="531" dir="0" index="2" bw="10" slack="0"/>
<pin id="532" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid2/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_1_mid2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="10" slack="0"/>
<pin id="539" dir="0" index="2" bw="10" slack="0"/>
<pin id="540" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1_mid2/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_2_mid2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="9" slack="0"/>
<pin id="547" dir="0" index="2" bw="9" slack="0"/>
<pin id="548" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2_mid2/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_mid2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="0" index="1" bw="1" slack="1"/>
<pin id="555" dir="0" index="2" bw="1" slack="1"/>
<pin id="556" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_5_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_8_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="1"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_V_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="24" slack="0"/>
<pin id="580" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="stg_86_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="17" slack="0"/>
<pin id="584" dir="0" index="1" bw="17" slack="3"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_86/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_V_load_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="17" slack="4"/>
<pin id="589" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="3"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_7_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="3"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_V_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="17" slack="3"/>
<pin id="615" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="619" class="1005" name="exitcond_flatten_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="2"/>
<pin id="621" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="623" class="1005" name="indvar_flatten_next_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="19" slack="0"/>
<pin id="625" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="628" class="1005" name="exitcond_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="633" class="1005" name="p_0178_1_mid2_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="10" slack="3"/>
<pin id="635" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="p_0178_1_mid2 "/>
</bind>
</comp>

<comp id="639" class="1005" name="p_0279_1_mid2_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="1"/>
<pin id="641" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0279_1_mid2 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_mid1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="655" class="1005" name="indvars_iv_mid2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="0"/>
<pin id="657" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_mid2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="p_mid2_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="0"/>
<pin id="662" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_mid2 "/>
</bind>
</comp>

<comp id="665" class="1005" name="p_1_mid2_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_1_mid2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="p_2_mid2_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="0"/>
<pin id="672" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="p_2_mid2 "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_mid2_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="679" class="1005" name="buffer_0_V_addr_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="1"/>
<pin id="681" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0_V_addr_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="buffer_1_V_addr_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="1"/>
<pin id="686" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1_V_addr_1 "/>
</bind>
</comp>

<comp id="689" class="1005" name="buffer_2_V_addr_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="1"/>
<pin id="691" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_2_V_addr_1 "/>
</bind>
</comp>

<comp id="694" class="1005" name="buffer_3_V_addr_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="10" slack="1"/>
<pin id="696" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_3_V_addr_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="buffer_4_V_addr_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="1"/>
<pin id="701" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_4_V_addr_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="buffer_5_V_addr_1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="1"/>
<pin id="706" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_5_V_addr_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="buffer_6_V_addr_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="10" slack="1"/>
<pin id="711" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_6_V_addr_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="buffer_7_V_addr_1_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="1"/>
<pin id="716" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_7_V_addr_1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="buffer_8_V_addr_1_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="10" slack="1"/>
<pin id="721" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_8_V_addr_1 "/>
</bind>
</comp>

<comp id="724" class="1005" name="buffer_9_V_addr_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="1"/>
<pin id="726" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_9_V_addr_1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="buffer_10_V_addr_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="1"/>
<pin id="731" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_10_V_addr_1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="buffer_11_V_addr_1_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="1"/>
<pin id="736" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_11_V_addr_1 "/>
</bind>
</comp>

<comp id="739" class="1005" name="buffer_12_V_addr_1_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="1"/>
<pin id="741" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_12_V_addr_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_8_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="10" slack="1"/>
<pin id="746" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="749" class="1005" name="buffer_0_V_load_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="17" slack="1"/>
<pin id="751" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0_V_load "/>
</bind>
</comp>

<comp id="754" class="1005" name="buffer_1_V_load_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="17" slack="1"/>
<pin id="756" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1_V_load "/>
</bind>
</comp>

<comp id="759" class="1005" name="buffer_2_V_load_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="17" slack="1"/>
<pin id="761" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buffer_2_V_load "/>
</bind>
</comp>

<comp id="764" class="1005" name="buffer_3_V_load_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="17" slack="1"/>
<pin id="766" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buffer_3_V_load "/>
</bind>
</comp>

<comp id="769" class="1005" name="buffer_4_V_load_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="17" slack="1"/>
<pin id="771" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buffer_4_V_load "/>
</bind>
</comp>

<comp id="774" class="1005" name="buffer_5_V_load_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="17" slack="1"/>
<pin id="776" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buffer_5_V_load "/>
</bind>
</comp>

<comp id="779" class="1005" name="buffer_6_V_load_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="17" slack="1"/>
<pin id="781" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buffer_6_V_load "/>
</bind>
</comp>

<comp id="784" class="1005" name="p_Val2_s_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="17" slack="1"/>
<pin id="786" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="789" class="1005" name="buffer_8_V_load_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="17" slack="1"/>
<pin id="791" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buffer_8_V_load "/>
</bind>
</comp>

<comp id="794" class="1005" name="buffer_9_V_load_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="17" slack="1"/>
<pin id="796" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buffer_9_V_load "/>
</bind>
</comp>

<comp id="799" class="1005" name="buffer_10_V_load_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="17" slack="1"/>
<pin id="801" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buffer_10_V_load "/>
</bind>
</comp>

<comp id="804" class="1005" name="buffer_11_V_load_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="17" slack="1"/>
<pin id="806" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buffer_11_V_load "/>
</bind>
</comp>

<comp id="809" class="1005" name="buffer_12_V_load_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="17" slack="1"/>
<pin id="811" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buffer_12_V_load "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_7_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="10" slack="1"/>
<pin id="816" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="139" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="278" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="320" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="327" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="341" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="353"><net_src comp="52" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="348" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="355" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="22" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="24" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="26" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="30" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="28" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="377" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="32" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="377" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="432" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="388" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="399" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="24" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="462" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="468" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="432" pin="4"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="410" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="24" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="462" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="443" pin="4"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="421" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="36" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="38" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="421" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="38" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="388" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="24" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="462" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="388" pin="4"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="462" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="468" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="399" pin="4"/><net_sink comp="528" pin=2"/></net>

<net id="541"><net_src comp="462" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="482" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="410" pin="4"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="462" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="496" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="421" pin="4"/><net_sink comp="544" pin=2"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="567"><net_src comp="557" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="568"><net_src comp="557" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="569"><net_src comp="557" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="570"><net_src comp="557" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="571"><net_src comp="557" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="572"><net_src comp="557" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="577"><net_src comp="54" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="122" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="587" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="594"><net_src comp="591" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="599"><net_src comp="591" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="600"><net_src comp="591" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="602"><net_src comp="591" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="603"><net_src comp="591" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="604"><net_src comp="591" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="605"><net_src comp="591" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="606"><net_src comp="591" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="607"><net_src comp="591" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="612"><net_src comp="54" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="62" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="622"><net_src comp="450" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="456" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="631"><net_src comp="462" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="636"><net_src comp="474" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="642"><net_src comp="488" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="648"><net_src comp="502" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="653"><net_src comp="508" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="658"><net_src comp="520" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="663"><net_src comp="528" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="668"><net_src comp="536" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="673"><net_src comp="544" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="678"><net_src comp="552" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="128" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="687"><net_src comp="139" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="692"><net_src comp="150" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="697"><net_src comp="161" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="702"><net_src comp="172" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="707"><net_src comp="183" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="712"><net_src comp="194" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="717"><net_src comp="205" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="722"><net_src comp="216" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="727"><net_src comp="227" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="732"><net_src comp="238" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="737"><net_src comp="249" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="742"><net_src comp="260" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="747"><net_src comp="573" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="752"><net_src comp="134" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="757"><net_src comp="145" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="762"><net_src comp="156" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="767"><net_src comp="167" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="772"><net_src comp="178" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="777"><net_src comp="189" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="782"><net_src comp="200" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="787"><net_src comp="211" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="792"><net_src comp="222" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="797"><net_src comp="233" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="802"><net_src comp="244" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="807"><net_src comp="255" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="812"><net_src comp="266" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="817"><net_src comp="608" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="432" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dog : in_V_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_37 : 2
		exitcond : 1
		wp_V : 1
		p_0178_1_mid2 : 2
		rp_V : 1
		p_0279_1_mid2 : 2
		i_V : 1
		tmp_mid1 : 2
		tmp : 1
		indvars_iv_next_dup2 : 1
		indvars_iv_mid2 : 2
		p_mid2 : 2
		p_1_mid2 : 2
		p_2_mid2 : 2
	State 3
		stg_55 : 1
		buffer_0_V_addr_1 : 1
		buffer_0_V_load : 2
		buffer_1_V_addr_1 : 1
		buffer_1_V_load : 2
		buffer_2_V_addr_1 : 1
		buffer_2_V_load : 2
		buffer_3_V_addr_1 : 1
		buffer_3_V_load : 2
		buffer_4_V_addr_1 : 1
		buffer_4_V_load : 2
		buffer_5_V_addr_1 : 1
		buffer_5_V_load : 2
		buffer_6_V_addr_1 : 1
		buffer_6_V_load : 2
		buffer_7_V_addr_1 : 1
		p_Val2_s : 2
		buffer_8_V_addr_1 : 1
		buffer_8_V_load : 2
		buffer_9_V_addr_1 : 1
		buffer_9_V_load : 2
		buffer_10_V_addr_1 : 1
		buffer_10_V_load : 2
		buffer_11_V_addr_1 : 1
		buffer_11_V_load : 2
		buffer_12_V_addr_1 : 1
		buffer_12_V_load : 2
	State 4
		stg_86 : 1
	State 5
		buffer_0_V_addr : 1
		stg_104 : 2
		buffer_1_V_addr : 1
		stg_107 : 2
		empty : 1
		buffer_2_V_addr : 1
		stg_111 : 2
		empty_3 : 1
		buffer_3_V_addr : 1
		stg_115 : 2
		empty_4 : 1
		buffer_4_V_addr : 1
		stg_119 : 2
		empty_5 : 1
		buffer_5_V_addr : 1
		stg_123 : 2
		empty_6 : 1
		buffer_6_V_addr : 1
		stg_127 : 2
		empty_7 : 1
		buffer_7_V_addr : 1
		stg_131 : 2
		empty_8 : 1
		buffer_8_V_addr : 1
		stg_135 : 2
		empty_9 : 1
		buffer_9_V_addr : 1
		stg_139 : 2
		empty_10 : 1
		buffer_10_V_addr : 1
		stg_143 : 2
		empty_11 : 1
		buffer_11_V_addr : 1
		stg_147 : 2
		empty_12 : 1
		buffer_12_V_addr : 1
		stg_151 : 2
		empty_13 : 1
		buffer_13_V_addr : 1
		stg_155 : 2
		empty_14 : 1
		empty_15 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_456 |    0    |    19   |
|          |         wp_V_fu_468         |    0    |    10   |
|          |         rp_V_fu_482         |    0    |    10   |
|    add   |          i_V_fu_496         |    0    |    9    |
|          | indvars_iv_next_dup2_fu_514 |    0    |    10   |
|          |         tmp_8_fu_573        |    0    |    10   |
|          |         tmp_7_fu_608        |    0    |    10   |
|----------|-----------------------------|---------|---------|
|          |     p_0178_1_mid2_fu_474    |    0    |    10   |
|          |     p_0279_1_mid2_fu_488    |    0    |    10   |
|          |    indvars_iv_mid2_fu_520   |    0    |    10   |
|  select  |        p_mid2_fu_528        |    0    |    10   |
|          |       p_1_mid2_fu_536       |    0    |    10   |
|          |       p_2_mid2_fu_544       |    0    |    9    |
|          |       tmp_mid2_fu_552       |    0    |    1    |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten_fu_450   |    0    |    7    |
|   icmp   |       exitcond_fu_462       |    0    |    4    |
|          |       tmp_mid1_fu_502       |    0    |    3    |
|          |          tmp_fu_508         |    0    |    3    |
|----------|-----------------------------|---------|---------|
|   read   |   in_V_V_read_read_fu_122   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |         tmp_5_fu_557        |    0    |    0    |
|          |         tmp_4_fu_591        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |        tmp_V_1_fu_578       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   155   |
|----------|-----------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
| buffer_0_V|    1   |    0   |    0   |
|buffer_10_V|    1   |    0   |    0   |
|buffer_11_V|    1   |    0   |    0   |
|buffer_12_V|    1   |    0   |    0   |
|buffer_13_V|    1   |    0   |    0   |
| buffer_1_V|    1   |    0   |    0   |
| buffer_2_V|    1   |    0   |    0   |
| buffer_3_V|    1   |    0   |    0   |
| buffer_4_V|    1   |    0   |    0   |
| buffer_5_V|    1   |    0   |    0   |
| buffer_6_V|    1   |    0   |    0   |
| buffer_7_V|    1   |    0   |    0   |
| buffer_8_V|    1   |    0   |    0   |
| buffer_9_V|    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   14   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| buffer_0_V_addr_1_reg_679 |   10   |
|  buffer_0_V_load_reg_749  |   17   |
| buffer_10_V_addr_1_reg_729|   10   |
|  buffer_10_V_load_reg_799 |   17   |
| buffer_11_V_addr_1_reg_734|   10   |
|  buffer_11_V_load_reg_804 |   17   |
| buffer_12_V_addr_1_reg_739|   10   |
|  buffer_12_V_load_reg_809 |   17   |
| buffer_1_V_addr_1_reg_684 |   10   |
|  buffer_1_V_load_reg_754  |   17   |
| buffer_2_V_addr_1_reg_689 |   10   |
|  buffer_2_V_load_reg_759  |   17   |
| buffer_3_V_addr_1_reg_694 |   10   |
|  buffer_3_V_load_reg_764  |   17   |
| buffer_4_V_addr_1_reg_699 |   10   |
|  buffer_4_V_load_reg_769  |   17   |
| buffer_5_V_addr_1_reg_704 |   10   |
|  buffer_5_V_load_reg_774  |   17   |
| buffer_6_V_addr_1_reg_709 |   10   |
|  buffer_6_V_load_reg_779  |   17   |
| buffer_7_V_addr_1_reg_714 |   10   |
| buffer_8_V_addr_1_reg_719 |   10   |
|  buffer_8_V_load_reg_789  |   17   |
| buffer_9_V_addr_1_reg_724 |   10   |
|  buffer_9_V_load_reg_794  |   17   |
|  exitcond_flatten_reg_619 |    1   |
|      exitcond_reg_628     |    1   |
|indvar_flatten_next_reg_623|   19   |
|   indvar_flatten_reg_373  |   19   |
|  indvars_iv_mid2_reg_655  |   10   |
|     indvars_iv_reg_384    |   10   |
|   p_0178_1_mid2_reg_633   |   10   |
|      p_0178_1_reg_428     |   10   |
|   p_0279_1_mid2_reg_639   |   10   |
|      p_0279_1_reg_439     |   10   |
|      p_1_mid2_reg_665     |   10   |
|        p_1_reg_406        |   10   |
|      p_2_mid2_reg_670     |    9   |
|        p_2_reg_417        |    9   |
|      p_Val2_s_reg_784     |   17   |
|       p_mid2_reg_660      |   10   |
|        p_s_reg_395        |   10   |
|       tmp_7_reg_814       |   10   |
|       tmp_8_reg_744       |   10   |
|       tmp_V_reg_613       |   17   |
|      tmp_mid1_reg_645     |    1   |
|      tmp_mid2_reg_675     |    1   |
|        tmp_reg_650        |    1   |
+---------------------------+--------+
|           Total           |   549  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_134 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_145 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_156 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_167 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_178 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_189 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_200 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_211 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_222 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_233 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_244 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_255 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_266 |  p0  |   3  |  10  |   30   ||    10   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   390  ||  20.423 ||   130   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   155  |
|   Memory  |   14   |    -   |    0   |    0   |
|Multiplexer|    -   |   20   |    -   |   130  |
|  Register |    -   |    -   |   549  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   20   |   549  |   285  |
+-----------+--------+--------+--------+--------+
