{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553063685020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553063685020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 23:34:44 2019 " "Processing started: Tue Mar 19 23:34:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553063685020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063685020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_2 -c NIOS_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_2 -c NIOS_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063685020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553063686019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553063686019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/nios_2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/nios_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2 " "Found entity 1: NIOS_2" {  } { { "NIOS_2/synthesis/NIOS_2.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/NIOS_2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_irq_mapper " "Found entity 1: NIOS_2_irq_mapper" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_irq_mapper.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0 " "Found entity 1: NIOS_2_mm_interconnect_0" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS_2_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS_2_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697315 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS_2_mm_interconnect_0_rsp_mux" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS_2_mm_interconnect_0_rsp_demux" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NIOS_2_mm_interconnect_0_cmd_mux_001" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS_2_mm_interconnect_0_cmd_mux" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS_2_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS_2_mm_interconnect_0_cmd_demux" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NIOS_2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NIOS_2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOS_2_mm_interconnect_0_router_003_default_decode" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697331 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_2_mm_interconnect_0_router_003 " "Found entity 2: NIOS_2_mm_interconnect_0_router_003" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS_2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS_2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS_2_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697331 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_2_mm_interconnect_0_router_002 " "Found entity 2: NIOS_2_mm_interconnect_0_router_002" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOS_2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOS_2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS_2_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697331 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_2_mm_interconnect_0_router_001 " "Found entity 2: NIOS_2_mm_interconnect_0_router_001" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS_2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS_2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_2/synthesis/submodules/nios_2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS_2_mm_interconnect_0_router_default_decode" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697331 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_2_mm_interconnect_0_router " "Found entity 2: NIOS_2_mm_interconnect_0_router" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS_2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS_2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS_2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS_2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS_2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_onchip_memory2_0 " "Found entity 1: NIOS_2_onchip_memory2_0" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_onchip_memory2_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_2/synthesis/submodules/nios_2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_jtag_uart_0_sim_scfifo_w " "Found entity 1: NIOS_2_jtag_uart_0_sim_scfifo_w" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697363 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_2_jtag_uart_0_scfifo_w " "Found entity 2: NIOS_2_jtag_uart_0_scfifo_w" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697363 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_2_jtag_uart_0_sim_scfifo_r " "Found entity 3: NIOS_2_jtag_uart_0_sim_scfifo_r" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697363 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_2_jtag_uart_0_scfifo_r " "Found entity 4: NIOS_2_jtag_uart_0_scfifo_r" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697363 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_2_jtag_uart_0 " "Found entity 5: NIOS_2_jtag_uart_0" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_SW " "Found entity 1: NIOS_2_SW" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_SW.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_nios_2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_nios_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_NIOS_2 " "Found entity 1: NIOS_2_NIOS_2" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_nios_2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_2/synthesis/submodules/nios_2_nios_2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_NIOS_2_cpu_register_bank_a_module " "Found entity 1: NIOS_2_NIOS_2_cpu_register_bank_a_module" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_2_NIOS_2_cpu_register_bank_b_module " "Found entity 2: NIOS_2_NIOS_2_cpu_register_bank_b_module" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_2_NIOS_2_cpu_nios2_oci_debug " "Found entity 3: NIOS_2_NIOS_2_cpu_nios2_oci_debug" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_2_NIOS_2_cpu_nios2_oci_break " "Found entity 4: NIOS_2_NIOS_2_cpu_nios2_oci_break" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_2_NIOS_2_cpu_nios2_oci_xbrk " "Found entity 5: NIOS_2_NIOS_2_cpu_nios2_oci_xbrk" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_2_NIOS_2_cpu_nios2_oci_dbrk " "Found entity 6: NIOS_2_NIOS_2_cpu_nios2_oci_dbrk" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_2_NIOS_2_cpu_nios2_oci_itrace " "Found entity 7: NIOS_2_NIOS_2_cpu_nios2_oci_itrace" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_2_NIOS_2_cpu_nios2_oci_td_mode " "Found entity 8: NIOS_2_NIOS_2_cpu_nios2_oci_td_mode" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_2_NIOS_2_cpu_nios2_oci_dtrace " "Found entity 9: NIOS_2_NIOS_2_cpu_nios2_oci_dtrace" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_2_NIOS_2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NIOS_2_NIOS_2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_2_NIOS_2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NIOS_2_NIOS_2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_2_NIOS_2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NIOS_2_NIOS_2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_2_NIOS_2_cpu_nios2_oci_fifo " "Found entity 13: NIOS_2_NIOS_2_cpu_nios2_oci_fifo" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_2_NIOS_2_cpu_nios2_oci_pib " "Found entity 14: NIOS_2_NIOS_2_cpu_nios2_oci_pib" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_2_NIOS_2_cpu_nios2_oci_im " "Found entity 15: NIOS_2_NIOS_2_cpu_nios2_oci_im" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_2_NIOS_2_cpu_nios2_performance_monitors " "Found entity 16: NIOS_2_NIOS_2_cpu_nios2_performance_monitors" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_2_NIOS_2_cpu_nios2_avalon_reg " "Found entity 17: NIOS_2_NIOS_2_cpu_nios2_avalon_reg" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_2_NIOS_2_cpu_ociram_sp_ram_module " "Found entity 18: NIOS_2_NIOS_2_cpu_ociram_sp_ram_module" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_2_NIOS_2_cpu_nios2_ocimem " "Found entity 19: NIOS_2_NIOS_2_cpu_nios2_ocimem" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_2_NIOS_2_cpu_nios2_oci " "Found entity 20: NIOS_2_NIOS_2_cpu_nios2_oci" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_2_NIOS_2_cpu " "Found entity 21: NIOS_2_NIOS_2_cpu" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_nios_2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_nios_2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_NIOS_2_cpu_debug_slave_sysclk " "Found entity 1: NIOS_2_NIOS_2_cpu_debug_slave_sysclk" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_nios_2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_nios_2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_NIOS_2_cpu_debug_slave_tck " "Found entity 1: NIOS_2_NIOS_2_cpu_debug_slave_tck" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_nios_2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_nios_2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_NIOS_2_cpu_debug_slave_wrapper " "Found entity 1: NIOS_2_NIOS_2_cpu_debug_slave_wrapper" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_nios_2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_nios_2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_NIOS_2_cpu_test_bench " "Found entity 1: NIOS_2_NIOS_2_cpu_test_bench" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_test_bench.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2/synthesis/submodules/nios_2_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2/synthesis/submodules/nios_2_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_LEDR " "Found entity 1: NIOS_2_LEDR" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_LEDR.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_LEDR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_2_Top " "Found entity 1: NIOS_2_Top" {  } { { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOS_2_Top " "Elaborating entity \"NIOS_2_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553063697474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2 NIOS_2:nios " "Elaborating entity \"NIOS_2\" for hierarchy \"NIOS_2:nios\"" {  } { { "NIOS_2_Top.v" "nios" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063697489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_LEDR NIOS_2:nios\|NIOS_2_LEDR:ledr " "Elaborating entity \"NIOS_2_LEDR\" for hierarchy \"NIOS_2:nios\|NIOS_2_LEDR:ledr\"" {  } { { "NIOS_2/synthesis/NIOS_2.v" "ledr" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/NIOS_2.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063697550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2 NIOS_2:nios\|NIOS_2_NIOS_2:nios_2 " "Elaborating entity \"NIOS_2_NIOS_2\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\"" {  } { { "NIOS_2/synthesis/NIOS_2.v" "nios_2" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/NIOS_2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063697565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu " "Elaborating entity \"NIOS_2_NIOS_2_cpu\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2.v" "cpu" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063697597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_test_bench NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_test_bench:the_NIOS_2_NIOS_2_cpu_test_bench " "Elaborating entity \"NIOS_2_NIOS_2_cpu_test_bench\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_test_bench:the_NIOS_2_NIOS_2_cpu_test_bench\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_test_bench" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063697721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_register_bank_a_module NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_register_bank_a_module:NIOS_2_NIOS_2_cpu_register_bank_a " "Elaborating entity \"NIOS_2_NIOS_2_cpu_register_bank_a_module\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_register_bank_a_module:NIOS_2_NIOS_2_cpu_register_bank_a\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "NIOS_2_NIOS_2_cpu_register_bank_a" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063697753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_register_bank_a_module:NIOS_2_NIOS_2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_register_bank_a_module:NIOS_2_NIOS_2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_altsyncram" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063697815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_register_bank_a_module:NIOS_2_NIOS_2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_register_bank_a_module:NIOS_2_NIOS_2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063697831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_register_bank_a_module:NIOS_2_NIOS_2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_register_bank_a_module:NIOS_2_NIOS_2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063697831 ""}  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553063697831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063697879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063697879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_register_bank_a_module:NIOS_2_NIOS_2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_register_bank_a_module:NIOS_2_NIOS_2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063697879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_register_bank_b_module NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_register_bank_b_module:NIOS_2_NIOS_2_cpu_register_bank_b " "Elaborating entity \"NIOS_2_NIOS_2_cpu_register_bank_b_module\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_register_bank_b_module:NIOS_2_NIOS_2_cpu_register_bank_b\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "NIOS_2_NIOS_2_cpu_register_bank_b" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063697909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063697941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_debug NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_debug\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci_debug" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063697988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698020 ""}  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553063698020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_break NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_break:the_NIOS_2_NIOS_2_cpu_nios2_oci_break " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_break\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_break:the_NIOS_2_NIOS_2_cpu_nios2_oci_break\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci_break" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_xbrk NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_xbrk:the_NIOS_2_NIOS_2_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_xbrk:the_NIOS_2_NIOS_2_cpu_nios2_oci_xbrk\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci_xbrk" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_dbrk NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_dbrk:the_NIOS_2_NIOS_2_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_dbrk:the_NIOS_2_NIOS_2_cpu_nios2_oci_dbrk\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci_dbrk" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_itrace NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_itrace:the_NIOS_2_NIOS_2_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_itrace\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_itrace:the_NIOS_2_NIOS_2_cpu_nios2_oci_itrace\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci_itrace" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_dtrace NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_dtrace:the_NIOS_2_NIOS_2_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_dtrace:the_NIOS_2_NIOS_2_cpu_nios2_oci_dtrace\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci_dtrace" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_td_mode NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_dtrace:the_NIOS_2_NIOS_2_cpu_nios2_oci_dtrace\|NIOS_2_NIOS_2_cpu_nios2_oci_td_mode:NIOS_2_NIOS_2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_dtrace:the_NIOS_2_NIOS_2_cpu_nios2_oci_dtrace\|NIOS_2_NIOS_2_cpu_nios2_oci_td_mode:NIOS_2_NIOS_2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "NIOS_2_NIOS_2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_fifo NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_fifo:the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_fifo\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_fifo:the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_compute_input_tm_cnt NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_fifo:the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo\|NIOS_2_NIOS_2_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_2_NIOS_2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_fifo:the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo\|NIOS_2_NIOS_2_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_2_NIOS_2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_fifo_wrptr_inc NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_fifo:the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo\|NIOS_2_NIOS_2_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_fifo:the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo\|NIOS_2_NIOS_2_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_fifo_cnt_inc NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_fifo:the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo\|NIOS_2_NIOS_2_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_fifo:the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo\|NIOS_2_NIOS_2_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_pib NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_pib:the_NIOS_2_NIOS_2_cpu_nios2_oci_pib " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_pib\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_pib:the_NIOS_2_NIOS_2_cpu_nios2_oci_pib\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci_pib" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_oci_im NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_im:the_NIOS_2_NIOS_2_cpu_nios2_oci_im " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_oci_im\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_im:the_NIOS_2_NIOS_2_cpu_nios2_oci_im\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_oci_im" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_avalon_reg NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_avalon_reg:the_NIOS_2_NIOS_2_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_avalon_reg\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_avalon_reg:the_NIOS_2_NIOS_2_cpu_nios2_avalon_reg\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_avalon_reg" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_nios2_ocimem NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_ocimem:the_NIOS_2_NIOS_2_cpu_nios2_ocimem " "Elaborating entity \"NIOS_2_NIOS_2_cpu_nios2_ocimem\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_ocimem:the_NIOS_2_NIOS_2_cpu_nios2_ocimem\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_nios2_ocimem" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_ociram_sp_ram_module NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_ocimem:the_NIOS_2_NIOS_2_cpu_nios2_ocimem\|NIOS_2_NIOS_2_cpu_ociram_sp_ram_module:NIOS_2_NIOS_2_cpu_ociram_sp_ram " "Elaborating entity \"NIOS_2_NIOS_2_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_ocimem:the_NIOS_2_NIOS_2_cpu_nios2_ocimem\|NIOS_2_NIOS_2_cpu_ociram_sp_ram_module:NIOS_2_NIOS_2_cpu_ociram_sp_ram\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "NIOS_2_NIOS_2_cpu_ociram_sp_ram" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_ocimem:the_NIOS_2_NIOS_2_cpu_nios2_ocimem\|NIOS_2_NIOS_2_cpu_ociram_sp_ram_module:NIOS_2_NIOS_2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_ocimem:the_NIOS_2_NIOS_2_cpu_nios2_ocimem\|NIOS_2_NIOS_2_cpu_ociram_sp_ram_module:NIOS_2_NIOS_2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_altsyncram" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_ocimem:the_NIOS_2_NIOS_2_cpu_nios2_ocimem\|NIOS_2_NIOS_2_cpu_ociram_sp_ram_module:NIOS_2_NIOS_2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_ocimem:the_NIOS_2_NIOS_2_cpu_nios2_ocimem\|NIOS_2_NIOS_2_cpu_ociram_sp_ram_module:NIOS_2_NIOS_2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_ocimem:the_NIOS_2_NIOS_2_cpu_nios2_ocimem\|NIOS_2_NIOS_2_cpu_ociram_sp_ram_module:NIOS_2_NIOS_2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_ocimem:the_NIOS_2_NIOS_2_cpu_nios2_ocimem\|NIOS_2_NIOS_2_cpu_ociram_sp_ram_module:NIOS_2_NIOS_2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698456 ""}  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553063698456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063698518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063698518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_ocimem:the_NIOS_2_NIOS_2_cpu_nios2_ocimem\|NIOS_2_NIOS_2_cpu_ociram_sp_ram_module:NIOS_2_NIOS_2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_ocimem:the_NIOS_2_NIOS_2_cpu_nios2_ocimem\|NIOS_2_NIOS_2_cpu_ociram_sp_ram_module:NIOS_2_NIOS_2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_debug_slave_wrapper NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS_2_NIOS_2_cpu_debug_slave_wrapper\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_debug_slave_tck NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|NIOS_2_NIOS_2_cpu_debug_slave_tck:the_NIOS_2_NIOS_2_cpu_debug_slave_tck " "Elaborating entity \"NIOS_2_NIOS_2_cpu_debug_slave_tck\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|NIOS_2_NIOS_2_cpu_debug_slave_tck:the_NIOS_2_NIOS_2_cpu_debug_slave_tck\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" "the_NIOS_2_NIOS_2_cpu_debug_slave_tck" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_NIOS_2_cpu_debug_slave_sysclk NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|NIOS_2_NIOS_2_cpu_debug_slave_sysclk:the_NIOS_2_NIOS_2_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS_2_NIOS_2_cpu_debug_slave_sysclk\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|NIOS_2_NIOS_2_cpu_debug_slave_sysclk:the_NIOS_2_NIOS_2_cpu_debug_slave_sysclk\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" "the_NIOS_2_NIOS_2_cpu_debug_slave_sysclk" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" "NIOS_2_NIOS_2_cpu_debug_slave_phy" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy " "Instantiated megafunction \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063698862 ""}  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553063698862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698878 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063698893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063699425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_debug_slave_wrapper:the_NIOS_2_NIOS_2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_2_NIOS_2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063699565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_SW NIOS_2:nios\|NIOS_2_SW:sw " "Elaborating entity \"NIOS_2_SW\" for hierarchy \"NIOS_2:nios\|NIOS_2_SW:sw\"" {  } { { "NIOS_2/synthesis/NIOS_2.v" "sw" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/NIOS_2.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063699612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_jtag_uart_0 NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NIOS_2_jtag_uart_0\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\"" {  } { { "NIOS_2/synthesis/NIOS_2.v" "jtag_uart_0" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/NIOS_2.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063699628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_jtag_uart_0_scfifo_w NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w " "Elaborating entity \"NIOS_2_jtag_uart_0_scfifo_w\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "the_NIOS_2_jtag_uart_0_scfifo_w" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063699644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "wfifo" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063699846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063699862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063699862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063699862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063699862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063699862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063699862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063699862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063699862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063699862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063699862 ""}  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553063699862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063699894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063699894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063699894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063699924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063699924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063699924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063699940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063699940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063699940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063700003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063700003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063700066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063700066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063700130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063700130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_w:the_NIOS_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_jtag_uart_0_scfifo_r NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_r:the_NIOS_2_jtag_uart_0_scfifo_r " "Elaborating entity \"NIOS_2_jtag_uart_0_scfifo_r\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|NIOS_2_jtag_uart_0_scfifo_r:the_NIOS_2_jtag_uart_0_scfifo_r\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "the_NIOS_2_jtag_uart_0_scfifo_r" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "NIOS_2_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700487 ""}  } { { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553063700487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700534 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700566 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"NIOS_2:nios\|NIOS_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS_2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_onchip_memory2_0 NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NIOS_2_onchip_memory2_0\" for hierarchy \"NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "NIOS_2/synthesis/NIOS_2.v" "onchip_memory2_0" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/NIOS_2.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_onchip_memory2_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS_2_onchip_memory2_0.hex " "Parameter \"init_file\" = \"NIOS_2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 38400 " "Parameter \"maximum_depth\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 38400 " "Parameter \"numwords_a\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553063700612 ""}  } { { "NIOS_2/synthesis/submodules/NIOS_2_onchip_memory2_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553063700612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdg1 " "Found entity 1: altsyncram_sdg1" {  } { { "db/altsyncram_sdg1.tdf" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/altsyncram_sdg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063700691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063700691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdg1 NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sdg1:auto_generated " "Elaborating entity \"altsyncram_sdg1\" for hierarchy \"NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063700691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e7a " "Found entity 1: decode_e7a" {  } { { "db/decode_e7a.tdf" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/decode_e7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063701691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063701691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e7a NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sdg1:auto_generated\|decode_e7a:decode3 " "Elaborating entity \"decode_e7a\" for hierarchy \"NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sdg1:auto_generated\|decode_e7a:decode3\"" {  } { { "db/altsyncram_sdg1.tdf" "decode3" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/altsyncram_sdg1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063701691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/mux_b3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063701753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063701753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b3b NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sdg1:auto_generated\|mux_b3b:mux2 " "Elaborating entity \"mux_b3b\" for hierarchy \"NIOS_2:nios\|NIOS_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sdg1:auto_generated\|mux_b3b:mux2\"" {  } { { "db/altsyncram_sdg1.tdf" "mux2" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/altsyncram_sdg1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063701753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0 NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS_2_mm_interconnect_0\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS_2/synthesis/NIOS_2.v" "mm_interconnect_0" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/NIOS_2.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063701941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_2_data_master_translator\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "nios_2_data_master_translator" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_2_instruction_master_translator\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "nios_2_instruction_master_translator" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_2_debug_mem_slave_translator\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "nios_2_debug_mem_slave_translator" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "ledr_s1_translator" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_2_data_master_agent\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "nios_2_data_master_agent" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_2_instruction_master_agent\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "nios_2_instruction_master_agent" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS_2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_router NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router:router " "Elaborating entity \"NIOS_2_mm_interconnect_0_router\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router:router\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "router" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_router_default_decode NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router:router\|NIOS_2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_2_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router:router\|NIOS_2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_router_001 NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOS_2_mm_interconnect_0_router_001\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "router_001" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_router_001_default_decode NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router_001:router_001\|NIOS_2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS_2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router_001:router_001\|NIOS_2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_router_002 NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS_2_mm_interconnect_0_router_002\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "router_002" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_router_002_default_decode NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router_002:router_002\|NIOS_2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS_2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router_002:router_002\|NIOS_2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_router_003 NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOS_2_mm_interconnect_0_router_003\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router_003:router_003\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "router_003" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_router_003_default_decode NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router_003:router_003\|NIOS_2_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOS_2_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_router_003:router_003\|NIOS_2_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_cmd_demux NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS_2_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_cmd_demux_001 NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOS_2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_cmd_mux NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS_2_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_cmd_mux_001 NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"NIOS_2_mm_interconnect_0_cmd_mux_001\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_rsp_demux NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS_2_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_rsp_mux NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS_2_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063702971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063703019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063703050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_rsp_mux_001 NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOS_2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063703066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063703097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_avalon_st_adapter NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS_2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063703128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS_2:nios\|NIOS_2_mm_interconnect_0:mm_interconnect_0\|NIOS_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063703159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_2_irq_mapper NIOS_2:nios\|NIOS_2_irq_mapper:irq_mapper " "Elaborating entity \"NIOS_2_irq_mapper\" for hierarchy \"NIOS_2:nios\|NIOS_2_irq_mapper:irq_mapper\"" {  } { { "NIOS_2/synthesis/NIOS_2.v" "irq_mapper" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/NIOS_2.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063703206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS_2:nios\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS_2:nios\|altera_reset_controller:rst_controller\"" {  } { { "NIOS_2/synthesis/NIOS_2.v" "rst_controller" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/NIOS_2.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063703222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_2:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_2:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063703237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_2:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_2:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063703268 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1553063704566 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.03.19.23:35:10 Progress: Loading sldc974bc88/alt_sld_fab_wrapper_hw.tcl " "2019.03.19.23:35:10 Progress: Loading sldc974bc88/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063710785 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063714300 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063714550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063716933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063717136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063717340 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063717574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063717589 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063717605 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1553063718341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc974bc88/alt_sld_fab.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/ip/sldc974bc88/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063718621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063718621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063718730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063718730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063718730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063718730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063718792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063718792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063718902 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063718902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063718902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553063718979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063718979 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553063722543 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "NIOS_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2878 -1 0 } } { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 3878 -1 0 } } { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 3500 -1 0 } } { "NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_jtag_uart_0.v" 398 -1 0 } } { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "NIOS_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1553063722667 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1553063722667 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063723761 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553063725198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/output_files/NIOS_2.map.smsg " "Generated suppressed messages file C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/output_files/NIOS_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063725683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553063728777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553063728777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2171 " "Implemented 2171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553063729246 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553063729246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1873 " "Implemented 1873 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553063729246 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553063729246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553063729246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553063729339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 23:35:29 2019 " "Processing ended: Tue Mar 19 23:35:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553063729339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553063729339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553063729339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553063729339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1553063731246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553063731246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 23:35:30 2019 " "Processing started: Tue Mar 19 23:35:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553063731246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553063731246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NIOS_2 -c NIOS_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NIOS_2 -c NIOS_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553063731246 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553063731465 ""}
{ "Info" "0" "" "Project  = NIOS_2" {  } {  } 0 0 "Project  = NIOS_2" 0 0 "Fitter" 0 0 1553063731465 ""}
{ "Info" "0" "" "Revision = NIOS_2" {  } {  } 0 0 "Revision = NIOS_2" 0 0 "Fitter" 0 0 1553063731465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1553063731667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553063731667 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NIOS_2 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"NIOS_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553063731714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553063731776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553063731776 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553063732137 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553063732151 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1553063732605 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 9004 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553063732621 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 9006 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553063732621 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 9008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553063732621 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 9010 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553063732621 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553063732621 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1553063732621 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1553063732621 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1553063732621 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1553063732621 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553063732621 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1553063732886 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1553063733917 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1553063733917 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS_2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOS_2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1553063733964 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.sdc " "Reading SDC File: 'NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1553063733964 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|monitor_ready MAX10_CLK1_50 " "Register NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|monitor_ready is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553063734026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553063734026 "|NIOS_2_Top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553063734026 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1553063734026 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553063734089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553063734089 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553063734089 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1553063734089 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1553063734089 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553063734089 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553063734089 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553063734089 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1553063734089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553063734496 ""}  } { { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 8983 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553063734496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553063734496 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 8525 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553063734496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS_2:nios\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node NIOS_2:nios\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553063734496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS_2:nios\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node NIOS_2:nios\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "NIOS_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 2719 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553063734496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|W_rf_wren " "Destination node NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|W_rf_wren" {  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 2086 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553063734496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 1327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553063734496 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553063734496 ""}  } { { "NIOS_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553063734496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553063734496 ""}  } { { "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|NIOS_2_NIOS_2_cpu_nios2_oci:the_NIOS_2_NIOS_2_cpu_nios2_oci\|NIOS_2_NIOS_2_cpu_nios2_oci_debug:the_NIOS_2_NIOS_2_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 1332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553063734496 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1553063735495 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553063735495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553063735495 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553063735511 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553063735511 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1553063735527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1553063735527 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1553063735542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1553063735668 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1553063735682 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1553063735682 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553063736027 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1553063736027 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553063736042 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1553063736042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1553063738605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553063739417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1553063739528 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1553063741683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553063741698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1553063742777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1553063746433 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1553063746433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1553063746995 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1553063746995 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1553063746995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553063747011 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1553063747526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553063747605 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1553063747605 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553063749996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553063749996 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1553063749996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553063752449 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553063753480 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1553063753995 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 MAX 10 " "11 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553063754011 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 150 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553063754011 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 151 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553063754011 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553063754011 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 153 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553063754011 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553063754011 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553063754011 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553063754011 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 157 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553063754011 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 158 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553063754011 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "NIOS_2_Top.v" "" { Text "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/NIOS_2_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/" { { 0 { 0 ""} 0 159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553063754011 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1553063754011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/output_files/NIOS_2.fit.smsg " "Generated suppressed messages file C:/Users/Chifundo Fedlimid/Desktop/NIOS_2/output_files/NIOS_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1553063754323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 177 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5564 " "Peak virtual memory: 5564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553063756245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 23:35:56 2019 " "Processing ended: Tue Mar 19 23:35:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553063756245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553063756245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553063756245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553063756245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1553063757636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553063757636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 23:35:57 2019 " "Processing started: Tue Mar 19 23:35:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553063757636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1553063757636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NIOS_2 -c NIOS_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NIOS_2 -c NIOS_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1553063757636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1553063758308 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1553063761151 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1553063761323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553063762636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 23:36:02 2019 " "Processing ended: Tue Mar 19 23:36:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553063762636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553063762636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553063762636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1553063762636 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1553063763542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1553063764559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553063764559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 23:36:04 2019 " "Processing started: Tue Mar 19 23:36:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553063764559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063764559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NIOS_2 -c NIOS_2 " "Command: quartus_sta NIOS_2 -c NIOS_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063764559 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1553063764714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765183 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1553063765683 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765683 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS_2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOS_2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765715 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.sdc " "Reading SDC File: 'NIOS_2/synthesis/submodules/NIOS_2_NIOS_2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765729 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|hbreak_enabled MAX10_CLK1_50 " "Register NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|hbreak_enabled is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553063765761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765761 "|NIOS_2_Top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553063765761 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765761 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553063765792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553063765792 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553063765792 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765792 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1553063765792 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1553063765839 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1553063765855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.942 " "Worst-case setup slack is 45.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.942               0.000 altera_reserved_tck  " "   45.942               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.191 " "Worst-case recovery slack is 48.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.191               0.000 altera_reserved_tck  " "   48.191               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.864 " "Worst-case removal slack is 0.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 altera_reserved_tck  " "    0.864               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.578 " "Worst-case minimum pulse width slack is 49.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.578               0.000 altera_reserved_tck  " "   49.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063765918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765918 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063765948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063765948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063765948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063765948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063765948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.554 ns " "Worst Case Available Settling Time: 197.554 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063765948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063765948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063765948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063765948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063765948 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063765948 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765948 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1553063765948 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765995 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063765995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063767918 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|hbreak_enabled MAX10_CLK1_50 " "Register NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|hbreak_enabled is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553063768121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768121 "|NIOS_2_Top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553063768121 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768121 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553063768136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553063768136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553063768136 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.327 " "Worst-case setup slack is 46.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.327               0.000 altera_reserved_tck  " "   46.327               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 altera_reserved_tck  " "    0.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.355 " "Worst-case recovery slack is 48.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.355               0.000 altera_reserved_tck  " "   48.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.791 " "Worst-case removal slack is 0.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 altera_reserved_tck  " "    0.791               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.603 " "Worst-case minimum pulse width slack is 49.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.603               0.000 altera_reserved_tck  " "   49.603               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768216 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.771 ns " "Worst Case Available Settling Time: 197.771 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768230 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768230 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768230 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1553063768245 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|hbreak_enabled MAX10_CLK1_50 " "Register NIOS_2:nios\|NIOS_2_NIOS_2:nios_2\|NIOS_2_NIOS_2_cpu:cpu\|hbreak_enabled is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553063768496 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768496 "|NIOS_2_Top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553063768496 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768496 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553063768496 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553063768496 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1553063768496 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.267 " "Worst-case setup slack is 48.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.267               0.000 altera_reserved_tck  " "   48.267               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.361 " "Worst-case recovery slack is 49.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.361               0.000 altera_reserved_tck  " "   49.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.411 " "Worst-case removal slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 altera_reserved_tck  " "    0.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.426 " "Worst-case minimum pulse width slack is 49.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.426               0.000 altera_reserved_tck  " "   49.426               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553063768558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768558 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.871 ns " "Worst Case Available Settling Time: 198.871 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553063768589 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063768589 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063769605 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063769605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553063769778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 23:36:09 2019 " "Processing ended: Tue Mar 19 23:36:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553063769778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553063769778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553063769778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063769778 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 197 s " "Quartus Prime Full Compilation was successful. 0 errors, 197 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553063770542 ""}
