/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [7:0] _01_;
  reg [4:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [23:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [18:0] celloutsig_0_15z;
  wire [28:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [18:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [54:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = ~(celloutsig_0_3z[5] ^ celloutsig_0_1z[3]);
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z } + { in_data[42:28], celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_16z[24:17], celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_19z } + { in_data[30:28], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_12z };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 5'h00;
    else _02_ <= in_data[44:40];
  always_ff @(negedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _00_ <= 12'h000;
    else _00_ <= { in_data[142:139], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 8'h00;
    else _01_ <= { in_data[152:147], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = _00_[10:3] / { 1'h1, in_data[119:117], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = in_data[191:186] / { 1'h1, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_15z = { in_data[58:56], celloutsig_0_3z } / { 1'h1, celloutsig_0_13z[19:6], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_16z[1], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, celloutsig_0_15z[17:0] };
  assign celloutsig_0_26z = { celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_21z } / { 1'h1, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_10z = { celloutsig_1_8z[7:3], _00_, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, _01_ } === { in_data[183:159], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_4z = { _02_[3:0], celloutsig_0_3z, celloutsig_0_2z } >= { _02_, celloutsig_0_3z };
  assign celloutsig_0_7z = { _02_[4:1], celloutsig_0_5z, celloutsig_0_6z } >= { celloutsig_0_1z[5:1], celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_13z[13:1], celloutsig_0_12z } >= { celloutsig_0_16z[10:6], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_1z = { in_data[134:111], celloutsig_1_0z, celloutsig_1_0z } >= in_data[146:121];
  assign celloutsig_1_9z = { celloutsig_1_8z[4:0], celloutsig_1_7z } > { in_data[138:134], celloutsig_1_6z };
  assign celloutsig_0_20z = in_data[52:47] > celloutsig_0_3z[14:9];
  assign celloutsig_0_2z = { celloutsig_0_1z[7:2], _02_ } > in_data[64:54];
  assign celloutsig_1_0z = in_data[186:183] > in_data[132:129];
  assign celloutsig_0_6z = { celloutsig_0_1z[6:5], _02_, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z } <= { celloutsig_0_3z[14:9], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_7z = { in_data[185:172], celloutsig_1_0z } || { _01_[5:3], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, _01_ };
  assign celloutsig_0_12z = { celloutsig_0_1z[2:0], celloutsig_0_5z } || { celloutsig_0_3z[13:11], celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_3z[12:9], celloutsig_0_2z, celloutsig_0_5z } || { celloutsig_0_26z[3:0], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_9z = { in_data[31:22], celloutsig_0_1z } % { 1'h1, in_data[59:44], celloutsig_0_2z };
  assign celloutsig_0_28z = celloutsig_0_24z[10:6] % { 1'h1, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_16z = { in_data[78:56], celloutsig_0_8z } * { celloutsig_0_8z[4], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_22z = celloutsig_0_19z[6:1] != { celloutsig_0_19z[9:5], celloutsig_0_21z };
  assign celloutsig_0_13z = - in_data[33:10];
  assign celloutsig_1_2z = in_data[143:140] !== { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_14z = { in_data[61:38], celloutsig_0_6z } !== { in_data[81:70], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_1z[4:1], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_21z } !== celloutsig_0_19z[17:4];
  assign celloutsig_1_6z = ~^ { in_data[169:139], celloutsig_1_5z, _01_ };
  assign celloutsig_1_18z = ~^ { _00_[10:3], celloutsig_1_7z, celloutsig_1_10z, _01_, celloutsig_1_5z };
  assign celloutsig_0_10z = ~^ in_data[29:18];
  assign celloutsig_0_8z = { celloutsig_0_3z[15:12], celloutsig_0_2z, celloutsig_0_5z } >> celloutsig_0_1z[5:0];
  assign celloutsig_0_1z = { in_data[24:22], _02_ } <<< in_data[71:64];
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_1z & _01_[4]));
  assign celloutsig_0_5z = ~((celloutsig_0_4z & _02_[0]) | (in_data[61] & in_data[23]));
  assign celloutsig_0_11z = ~((celloutsig_0_4z & in_data[13]) | (celloutsig_0_8z[0] & celloutsig_0_5z));
  assign { out_data[128], out_data[101:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
