

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_163_8'
================================================================
* Date:           Thu Jun 12 21:02:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_163_8  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    120|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      35|    165|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln163_fu_118_p2        |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln163_fu_112_p2       |      icmp|   0|  0|  39|          32|          32|
    |temp_last_fu_129_p2        |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 120|          97|          68|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1       |   9|          2|   31|         62|
    |i_fu_52                    |   9|          2|   31|         62|
    |output_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   65|        130|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_52                  |  31|   0|   31|          0|
    |temp_last_reg_155        |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  35|   0|   35|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_163_8|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_163_8|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_163_8|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_163_8|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_163_8|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_163_8|  return value|
|output_stream_TREADY         |   in|    1|        axis|                 output_stream_V_data_V|       pointer|
|output_stream_TDATA          |  out|   32|        axis|                 output_stream_V_data_V|       pointer|
|colsW3                       |   in|   32|     ap_none|                                 colsW3|        scalar|
|layer3_activations_address0  |  out|    7|   ap_memory|                     layer3_activations|         array|
|layer3_activations_ce0       |  out|    1|   ap_memory|                     layer3_activations|         array|
|layer3_activations_q0        |   in|   32|   ap_memory|                     layer3_activations|         array|
|sub102                       |   in|   32|     ap_none|                                 sub102|        scalar|
|output_stream_TVALID         |  out|    1|        axis|                 output_stream_V_last_V|       pointer|
|output_stream_TLAST          |  out|    1|        axis|                 output_stream_V_last_V|       pointer|
|output_stream_TKEEP          |  out|    4|        axis|                 output_stream_V_keep_V|       pointer|
|output_stream_TSTRB          |  out|    4|        axis|                 output_stream_V_strb_V|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:163]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 0, i1 %output_stream_V_last_V, i1 0, i1 0, void @empty_17"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output_stream_V_last_V, i4 %output_stream_V_strb_V, i4 %output_stream_V_keep_V, i32 %output_stream_V_data_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub102_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub102"   --->   Operation 8 'read' 'sub102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%colsW3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %colsW3"   --->   Operation 9 'read' 'colsW3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln163 = store i31 0, i31 %i" [bnn.cpp:163]   --->   Operation 10 'store' 'store_ln163' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc104"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [bnn.cpp:163]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i31 %i_1" [bnn.cpp:163]   --->   Operation 13 'zext' 'zext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%icmp_ln163 = icmp_slt  i32 %zext_ln163_1, i32 %colsW3_read" [bnn.cpp:163]   --->   Operation 14 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.52ns)   --->   "%add_ln163 = add i31 %i_1, i31 1" [bnn.cpp:163]   --->   Operation 15 'add' 'add_ln163' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %for.end106.loopexit.exitStub, void %for.inc104.split" [bnn.cpp:163]   --->   Operation 16 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i31 %i_1" [bnn.cpp:163]   --->   Operation 17 'zext' 'zext_ln163' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer3_activations_addr = getelementptr i32 %layer3_activations, i64 0, i64 %zext_ln163" [bnn.cpp:167]   --->   Operation 18 'getelementptr' 'layer3_activations_addr' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%temp_data = load i7 %layer3_activations_addr" [bnn.cpp:167]   --->   Operation 19 'load' 'temp_data' <Predicate = (icmp_ln163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%temp_last = icmp_eq  i32 %zext_ln163_1, i32 %sub102_read" [bnn.cpp:170]   --->   Operation 20 'icmp' 'temp_last' <Predicate = (icmp_ln163)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln163 = store i31 %add_ln163, i31 %i" [bnn.cpp:163]   --->   Operation 21 'store' 'store_ln163' <Predicate = (icmp_ln163)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (!icmp_ln163)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.54>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln165 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [bnn.cpp:165]   --->   Operation 22 'specpipeline' 'specpipeline_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [bnn.cpp:163]   --->   Operation 23 'specloopname' 'specloopname_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] ( I:3.25ns O:3.25ns )   --->   "%temp_data = load i7 %layer3_activations_addr" [bnn.cpp:167]   --->   Operation 24 'load' 'temp_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 25 [1/1] (1.29ns)   --->   "%write_ln171 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i32 %temp_data, i4 15, i4 15, i1 %temp_last" [bnn.cpp:171]   --->   Operation 25 'write' 'write_ln171' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.inc104" [bnn.cpp:163]   --->   Operation 26 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ colsW3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub102]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 010]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
sub102_read             (read               ) [ 000]
colsW3_read             (read               ) [ 000]
store_ln163             (store              ) [ 000]
br_ln0                  (br                 ) [ 000]
i_1                     (load               ) [ 000]
zext_ln163_1            (zext               ) [ 000]
icmp_ln163              (icmp               ) [ 010]
add_ln163               (add                ) [ 000]
br_ln163                (br                 ) [ 000]
zext_ln163              (zext               ) [ 000]
layer3_activations_addr (getelementptr      ) [ 011]
temp_last               (icmp               ) [ 011]
store_ln163             (store              ) [ 000]
specpipeline_ln165      (specpipeline       ) [ 000]
specloopname_ln163      (specloopname       ) [ 000]
temp_data               (load               ) [ 000]
write_ln171             (write              ) [ 000]
br_ln163                (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="colsW3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colsW3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer3_activations">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_activations"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub102">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub102"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sub102_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub102_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="colsW3_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colsW3_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln171_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="0" index="3" bw="4" slack="0"/>
<pin id="73" dir="0" index="4" bw="1" slack="0"/>
<pin id="74" dir="0" index="5" bw="32" slack="0"/>
<pin id="75" dir="0" index="6" bw="1" slack="0"/>
<pin id="76" dir="0" index="7" bw="1" slack="0"/>
<pin id="77" dir="0" index="8" bw="1" slack="1"/>
<pin id="78" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln171/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="layer3_activations_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="31" slack="0"/>
<pin id="90" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_activations_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_data/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln163_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="31" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_1_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="31" slack="0"/>
<pin id="107" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln163_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln163_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln163_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln163_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="temp_last_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="temp_last/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln163_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="31" slack="0"/>
<pin id="137" dir="0" index="1" bw="31" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="31" slack="0"/>
<pin id="142" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="150" class="1005" name="layer3_activations_addr_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer3_activations_addr "/>
</bind>
</comp>

<comp id="155" class="1005" name="temp_last_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="temp_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="79"><net_src comp="48" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="84"><net_src comp="50" pin="0"/><net_sink comp="68" pin=6"/></net>

<net id="85"><net_src comp="50" pin="0"/><net_sink comp="68" pin=7"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="93" pin="3"/><net_sink comp="68" pin=5"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="62" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="105" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="105" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="133"><net_src comp="108" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="56" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="118" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="52" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="153"><net_src comp="86" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="158"><net_src comp="129" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="68" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {2 }
	Port: output_stream_V_keep_V | {2 }
	Port: output_stream_V_strb_V | {2 }
	Port: output_stream_V_last_V | {2 }
 - Input state : 
	Port: feedforward_Pipeline_VITIS_LOOP_163_8 : colsW3 | {1 }
	Port: feedforward_Pipeline_VITIS_LOOP_163_8 : layer3_activations | {1 2 }
	Port: feedforward_Pipeline_VITIS_LOOP_163_8 : sub102 | {1 }
	Port: feedforward_Pipeline_VITIS_LOOP_163_8 : output_stream_V_data_V | {}
	Port: feedforward_Pipeline_VITIS_LOOP_163_8 : output_stream_V_keep_V | {}
	Port: feedforward_Pipeline_VITIS_LOOP_163_8 : output_stream_V_strb_V | {}
	Port: feedforward_Pipeline_VITIS_LOOP_163_8 : output_stream_V_last_V | {}
  - Chain level:
	State 1
		store_ln163 : 1
		i_1 : 1
		zext_ln163_1 : 2
		icmp_ln163 : 3
		add_ln163 : 2
		br_ln163 : 4
		zext_ln163 : 2
		layer3_activations_addr : 3
		temp_data : 4
		temp_last : 3
		store_ln163 : 3
	State 2
		write_ln171 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln163_fu_112    |    0    |    39   |
|          |     temp_last_fu_129    |    0    |    39   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln163_fu_118    |    0    |    38   |
|----------|-------------------------|---------|---------|
|   read   |  sub102_read_read_fu_56 |    0    |    0    |
|          |  colsW3_read_read_fu_62 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln171_write_fu_68 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |   zext_ln163_1_fu_108   |    0    |    0    |
|          |    zext_ln163_fu_124    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   116   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|           i_reg_140           |   31   |
|layer3_activations_addr_reg_150|    7   |
|       temp_last_reg_155       |    1   |
+-------------------------------+--------+
|             Total             |   39   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_93 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   14   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   116  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   39   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   39   |   125  |
+-----------+--------+--------+--------+
