(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (xor (bvslt (bvor #x95570373  #x0f3e410c ) (bvxnor #x4f129c50  #x61e86f84 )) (bvult (bvudiv bv_1 bv_0) (bvxor #xbf4c8d77  bv_4))))
(assert (or (not (bvsge #x33184319  #x28b11964 )) (bvule (bvxor #x4b82f820  #xeb6ea1f0 ) (bvashr #x5e2c2528  #x5c8c3b49 ))))
(assert (bvslt (bvsmod (bvxnor bv_4 #x0338da5b ) (bvxor #xe808ce43  #xfed54b7a )) (bvor (bvsrem #xa7d06e7e  bv_3) (bvshl #xbace2c22  #xd3c80c0f ))))
(assert (or (bvsle (bvsub bv_0 bv_3) (bvadd bv_2 bv_2)) (bvsle (bvashr #xc92171bd  #x5958293b ) (bvudiv #xf7b0e3ed  bv_3))))
(assert (or (bvsge (bvnor #x7683f4e6  #x7194e638 ) (bvshl bv_4 #xef275cd6 )) (xor (bvule bv_4 bv_1) (bvslt #x13c3bc07  bv_1))))
(check-sat)
(exit)
