Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto adc2d4d95a674a289e4558b1b682cd37 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_sim_behav xil_defaultlib.single_cycle_cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_instr
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.rd_in_pick
Compiling module xil_defaultlib.B_pick
Compiling module xil_defaultlib.Shift_amount_pick
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.next_pc
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.single_cycle_cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_sim_behav
