{"Mateo Valero": [0, ["A european perspective on supercomputing", ["Mateo Valero"], "https://doi.org/10.1145/1542275.1542277", "ics", 2009], ["QuakeTM: parallelizing a complex sequential application using transactional memory", ["Vladimir Gajinov", "Ferad Zyulkyarov", "Osman S. Unsal", "Adrian Cristal", "Eduard Ayguade", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542298", "ics", 2009], ["Exploring pattern-aware routing in generalized fat tree networks", ["German Rodriguez", "Ramon Beivide", "Cyriel Minkenberg", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542316", "ics", 2009]], "Don G. Grice": [0, ["The roadrunner project and the importance of energy efficiency on the road to exascale computing", ["Don G. Grice"], "https://doi.org/10.1145/1542275.1542279", "ics", 2009]], "Ian T. Foster": [0, ["Computing outside the box", ["Ian T. Foster"], "https://doi.org/10.1145/1542275.1542281", "ics", 2009]], "Konstantis Daloukas": [0, ["Implementation of a wide-angle lens distortion correction algorithm on the cell broadband engine", ["Konstantis Daloukas", "Christos D. Antonopoulos", "Nikolaos Bellas"], "https://doi.org/10.1145/1542275.1542283", "ics", 2009]], "Christos D. Antonopoulos": [0, ["Implementation of a wide-angle lens distortion correction algorithm on the cell broadband engine", ["Konstantis Daloukas", "Christos D. Antonopoulos", "Nikolaos Bellas"], "https://doi.org/10.1145/1542275.1542283", "ics", 2009]], "Nikolaos Bellas": [0, ["Implementation of a wide-angle lens distortion correction algorithm on the cell broadband engine", ["Konstantis Daloukas", "Christos D. Antonopoulos", "Nikolaos Bellas"], "https://doi.org/10.1145/1542275.1542283", "ics", 2009]], "Daniele Paolo Scarpazza": [0, ["High-performance regular expression scanning on the Cell/B.E. processor", ["Daniele Paolo Scarpazza", "Gregory F. Russell"], "https://doi.org/10.1145/1542275.1542284", "ics", 2009]], "Gregory F. Russell": [0, ["High-performance regular expression scanning on the Cell/B.E. processor", ["Daniele Paolo Scarpazza", "Gregory F. Russell"], "https://doi.org/10.1145/1542275.1542284", "ics", 2009]], "Srinivas Chellappa": [0, ["Computer generation of fast fourier transforms for the cell broadband engine", ["Srinivas Chellappa", "Franz Franchetti", "Markus Puschel"], "https://doi.org/10.1145/1542275.1542285", "ics", 2009]], "Franz Franchetti": [0, ["Computer generation of fast fourier transforms for the cell broadband engine", ["Srinivas Chellappa", "Franz Franchetti", "Markus Puschel"], "https://doi.org/10.1145/1542275.1542285", "ics", 2009]], "Markus Puschel": [0, ["Computer generation of fast fourier transforms for the cell broadband engine", ["Srinivas Chellappa", "Franz Franchetti", "Markus Puschel"], "https://doi.org/10.1145/1542275.1542285", "ics", 2009]], "Tao Liu": [0, ["DBDB: optimizing DMATransfer for the cell be architecture", ["Tao Liu", "Haibo Lin", "Tong Chen", "Kevin OBrien", "Ling Shao"], "https://doi.org/10.1145/1542275.1542286", "ics", 2009]], "Haibo Lin": [0, ["DBDB: optimizing DMATransfer for the cell be architecture", ["Tao Liu", "Haibo Lin", "Tong Chen", "Kevin OBrien", "Ling Shao"], "https://doi.org/10.1145/1542275.1542286", "ics", 2009]], "Tong Chen": [0, ["DBDB: optimizing DMATransfer for the cell be architecture", ["Tao Liu", "Haibo Lin", "Tong Chen", "Kevin OBrien", "Ling Shao"], "https://doi.org/10.1145/1542275.1542286", "ics", 2009]], "Kevin OBrien": [0, ["DBDB: optimizing DMATransfer for the cell be architecture", ["Tao Liu", "Haibo Lin", "Tong Chen", "Kevin OBrien", "Ling Shao"], "https://doi.org/10.1145/1542275.1542286", "ics", 2009]], "Ling Shao": [0, ["DBDB: optimizing DMATransfer for the cell be architecture", ["Tao Liu", "Haibo Lin", "Tong Chen", "Kevin OBrien", "Ling Shao"], "https://doi.org/10.1145/1542275.1542286", "ics", 2009]], "Julien Dusser": [0, ["Zero-content augmented caches", ["Julien Dusser", "Thomas Piquet", "Andre Seznec"], "https://doi.org/10.1145/1542275.1542288", "ics", 2009]], "Thomas Piquet": [0, ["Zero-content augmented caches", ["Julien Dusser", "Thomas Piquet", "Andre Seznec"], "https://doi.org/10.1145/1542275.1542288", "ics", 2009]], "Andre Seznec": [0, ["Zero-content augmented caches", ["Julien Dusser", "Thomas Piquet", "Andre Seznec"], "https://doi.org/10.1145/1542275.1542288", "ics", 2009]], "Mohammad Hammoud": [0, ["Dynamic cache clustering for chip multiprocessors", ["Mohammad Hammoud", "Sangyeun Cho", "Rami G. Melhem"], "https://doi.org/10.1145/1542275.1542289", "ics", 2009]], "Sangyeun Cho": [0.9954122602939606, ["Dynamic cache clustering for chip multiprocessors", ["Mohammad Hammoud", "Sangyeun Cho", "Rami G. Melhem"], "https://doi.org/10.1145/1542275.1542289", "ics", 2009]], "Rami G. Melhem": [0, ["Dynamic cache clustering for chip multiprocessors", ["Mohammad Hammoud", "Sangyeun Cho", "Rami G. Melhem"], "https://doi.org/10.1145/1542275.1542289", "ics", 2009]], "Lingxiang Xiang": [0, ["Less reused filter: improving l2 cache performance via filtering less reused lines", ["Lingxiang Xiang", "Tianzhou Chen", "Qingsong Shi", "Wei Hu"], "https://doi.org/10.1145/1542275.1542290", "ics", 2009]], "Tianzhou Chen": [0, ["Less reused filter: improving l2 cache performance via filtering less reused lines", ["Lingxiang Xiang", "Tianzhou Chen", "Qingsong Shi", "Wei Hu"], "https://doi.org/10.1145/1542275.1542290", "ics", 2009]], "Qingsong Shi": [0, ["Less reused filter: improving l2 cache performance via filtering less reused lines", ["Lingxiang Xiang", "Tianzhou Chen", "Qingsong Shi", "Wei Hu"], "https://doi.org/10.1145/1542275.1542290", "ics", 2009]], "Wei Hu": [0, ["Less reused filter: improving l2 cache performance via filtering less reused lines", ["Lingxiang Xiang", "Tianzhou Chen", "Qingsong Shi", "Wei Hu"], "https://doi.org/10.1145/1542275.1542290", "ics", 2009]], "Chuanjun Zhang": [0, ["Divide-and-conquer: a bubble replacement for low level caches", ["Chuanjun Zhang", "Bing Xue"], "https://doi.org/10.1145/1542275.1542291", "ics", 2009]], "Bing Xue": [0, ["Divide-and-conquer: a bubble replacement for low level caches", ["Chuanjun Zhang", "Bing Xue"], "https://doi.org/10.1145/1542275.1542291", "ics", 2009]], "Hiroshi Nakashima": [0, ["OhHelp: a scalable domain-decomposing dynamic load balancing for particle-in-cell simulations", ["Hiroshi Nakashima", "Yohei Miyake", "Hideyuki Usui", "Yoshiharu Omura"], "https://doi.org/10.1145/1542275.1542293", "ics", 2009]], "Yohei Miyake": [0, ["OhHelp: a scalable domain-decomposing dynamic load balancing for particle-in-cell simulations", ["Hiroshi Nakashima", "Yohei Miyake", "Hideyuki Usui", "Yoshiharu Omura"], "https://doi.org/10.1145/1542275.1542293", "ics", 2009]], "Hideyuki Usui": [0, ["OhHelp: a scalable domain-decomposing dynamic load balancing for particle-in-cell simulations", ["Hiroshi Nakashima", "Yohei Miyake", "Hideyuki Usui", "Yoshiharu Omura"], "https://doi.org/10.1145/1542275.1542293", "ics", 2009]], "Yoshiharu Omura": [0, ["OhHelp: a scalable domain-decomposing dynamic load balancing for particle-in-cell simulations", ["Hiroshi Nakashima", "Yohei Miyake", "Hideyuki Usui", "Yoshiharu Omura"], "https://doi.org/10.1145/1542275.1542293", "ics", 2009]], "Mehmet Belgin": [0, ["Pattern-based sparse matrix representation for memory-efficient SMVM kernels", ["Mehmet Belgin", "Godmar Back", "Calvin J. Ribbens"], "https://doi.org/10.1145/1542275.1542294", "ics", 2009]], "Godmar Back": [0, ["Pattern-based sparse matrix representation for memory-efficient SMVM kernels", ["Mehmet Belgin", "Godmar Back", "Calvin J. Ribbens"], "https://doi.org/10.1145/1542275.1542294", "ics", 2009]], "Calvin J. Ribbens": [0, ["Pattern-based sparse matrix representation for memory-efficient SMVM kernels", ["Mehmet Belgin", "Godmar Back", "Calvin J. Ribbens"], "https://doi.org/10.1145/1542275.1542294", "ics", 2009]], "Abhinav Bhatele": [0, ["Dynamic topology aware load balancing algorithms for molecular dynamics applications", ["Abhinav Bhatele", "Laxmikant V. Kale", "Sameer Kumar"], "https://doi.org/10.1145/1542275.1542295", "ics", 2009]], "Laxmikant V. Kale": [0, ["Dynamic topology aware load balancing algorithms for molecular dynamics applications", ["Abhinav Bhatele", "Laxmikant V. Kale", "Sameer Kumar"], "https://doi.org/10.1145/1542275.1542295", "ics", 2009]], "Sameer Kumar": [0, ["Dynamic topology aware load balancing algorithms for molecular dynamics applications", ["Abhinav Bhatele", "Laxmikant V. Kale", "Sameer Kumar"], "https://doi.org/10.1145/1542275.1542295", "ics", 2009], ["MPI collective communications on the blue gene/p supercomputer: algorithms and optimizations", ["Ahmad Faraj", "Sameer Kumar", "Brian E. Smith", "Amith R. Mamidala", "John A. Gunnels", "Philip Heidelberger"], "https://doi.org/10.1145/1542275.1542344", "ics", 2009]], "JaeWoong Chung": [0.9996712952852249, ["Fast memory snapshot for concurrent programmingwithout synchronization", ["JaeWoong Chung", "Woongki Baek", "Christos Kozyrakis"], "https://doi.org/10.1145/1542275.1542297", "ics", 2009]], "Woongki Baek": [1, ["Fast memory snapshot for concurrent programmingwithout synchronization", ["JaeWoong Chung", "Woongki Baek", "Christos Kozyrakis"], "https://doi.org/10.1145/1542275.1542297", "ics", 2009]], "Christos Kozyrakis": [0, ["Fast memory snapshot for concurrent programmingwithout synchronization", ["JaeWoong Chung", "Woongki Baek", "Christos Kozyrakis"], "https://doi.org/10.1145/1542275.1542297", "ics", 2009]], "Vladimir Gajinov": [0, ["QuakeTM: parallelizing a complex sequential application using transactional memory", ["Vladimir Gajinov", "Ferad Zyulkyarov", "Osman S. Unsal", "Adrian Cristal", "Eduard Ayguade", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542298", "ics", 2009]], "Ferad Zyulkyarov": [0, ["QuakeTM: parallelizing a complex sequential application using transactional memory", ["Vladimir Gajinov", "Ferad Zyulkyarov", "Osman S. Unsal", "Adrian Cristal", "Eduard Ayguade", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542298", "ics", 2009]], "Osman S. Unsal": [0, ["QuakeTM: parallelizing a complex sequential application using transactional memory", ["Vladimir Gajinov", "Ferad Zyulkyarov", "Osman S. Unsal", "Adrian Cristal", "Eduard Ayguade", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542298", "ics", 2009]], "Adrian Cristal": [0, ["QuakeTM: parallelizing a complex sequential application using transactional memory", ["Vladimir Gajinov", "Ferad Zyulkyarov", "Osman S. Unsal", "Adrian Cristal", "Eduard Ayguade", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542298", "ics", 2009]], "Eduard Ayguade": [0, ["QuakeTM: parallelizing a complex sequential application using transactional memory", ["Vladimir Gajinov", "Ferad Zyulkyarov", "Osman S. Unsal", "Adrian Cristal", "Eduard Ayguade", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542298", "ics", 2009]], "Tim Harris": [0, ["QuakeTM: parallelizing a complex sequential application using transactional memory", ["Vladimir Gajinov", "Ferad Zyulkyarov", "Osman S. Unsal", "Adrian Cristal", "Eduard Ayguade", "Tim Harris", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542298", "ics", 2009]], "Arrvindh Shriraman": [0, ["Refereeing conflicts in hardware transactional memory", ["Arrvindh Shriraman", "Sandhya Dwarkadas"], "https://doi.org/10.1145/1542275.1542299", "ics", 2009]], "Sandhya Dwarkadas": [0, ["Refereeing conflicts in hardware transactional memory", ["Arrvindh Shriraman", "Sandhya Dwarkadas"], "https://doi.org/10.1145/1542275.1542299", "ics", 2009]], "Albert Hartono": [0, ["Parametric multi-level tiling of imperfectly nested loops", ["Albert Hartono", "Muthu Manikandan Baskaran", "Cedric Bastoul", "Albert Cohen", "Sriram Krishnamoorthy", "Boyana Norris", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/1542275.1542301", "ics", 2009]], "Muthu Manikandan Baskaran": [0, ["Parametric multi-level tiling of imperfectly nested loops", ["Albert Hartono", "Muthu Manikandan Baskaran", "Cedric Bastoul", "Albert Cohen", "Sriram Krishnamoorthy", "Boyana Norris", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/1542275.1542301", "ics", 2009]], "Cedric Bastoul": [0, ["Parametric multi-level tiling of imperfectly nested loops", ["Albert Hartono", "Muthu Manikandan Baskaran", "Cedric Bastoul", "Albert Cohen", "Sriram Krishnamoorthy", "Boyana Norris", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/1542275.1542301", "ics", 2009]], "Albert Cohen": [0, ["Parametric multi-level tiling of imperfectly nested loops", ["Albert Hartono", "Muthu Manikandan Baskaran", "Cedric Bastoul", "Albert Cohen", "Sriram Krishnamoorthy", "Boyana Norris", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/1542275.1542301", "ics", 2009]], "Sriram Krishnamoorthy": [0, ["Parametric multi-level tiling of imperfectly nested loops", ["Albert Hartono", "Muthu Manikandan Baskaran", "Cedric Bastoul", "Albert Cohen", "Sriram Krishnamoorthy", "Boyana Norris", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/1542275.1542301", "ics", 2009]], "Boyana Norris": [0, ["Parametric multi-level tiling of imperfectly nested loops", ["Albert Hartono", "Muthu Manikandan Baskaran", "Cedric Bastoul", "Albert Cohen", "Sriram Krishnamoorthy", "Boyana Norris", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/1542275.1542301", "ics", 2009]], "J. Ramanujam": [0, ["Parametric multi-level tiling of imperfectly nested loops", ["Albert Hartono", "Muthu Manikandan Baskaran", "Cedric Bastoul", "Albert Cohen", "Sriram Krishnamoorthy", "Boyana Norris", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/1542275.1542301", "ics", 2009]], "P. Sadayappan": [0, ["Parametric multi-level tiling of imperfectly nested loops", ["Albert Hartono", "Muthu Manikandan Baskaran", "Cedric Bastoul", "Albert Cohen", "Sriram Krishnamoorthy", "Boyana Norris", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/1542275.1542301", "ics", 2009]], "Cheng Wang": [0.0026509094168432057, ["Dynamic parallelization of single-threaded binary programs using speculative slicing", ["Cheng Wang", "Youfeng Wu", "Edson Borin", "Shiliang Hu", "Wei Liu", "Dave Sager", "Tin-fook Ngai", "Jesse Fang"], "https://doi.org/10.1145/1542275.1542302", "ics", 2009]], "Youfeng Wu": [1.002183125820011e-06, ["Dynamic parallelization of single-threaded binary programs using speculative slicing", ["Cheng Wang", "Youfeng Wu", "Edson Borin", "Shiliang Hu", "Wei Liu", "Dave Sager", "Tin-fook Ngai", "Jesse Fang"], "https://doi.org/10.1145/1542275.1542302", "ics", 2009]], "Edson Borin": [0, ["Dynamic parallelization of single-threaded binary programs using speculative slicing", ["Cheng Wang", "Youfeng Wu", "Edson Borin", "Shiliang Hu", "Wei Liu", "Dave Sager", "Tin-fook Ngai", "Jesse Fang"], "https://doi.org/10.1145/1542275.1542302", "ics", 2009]], "Shiliang Hu": [0, ["Dynamic parallelization of single-threaded binary programs using speculative slicing", ["Cheng Wang", "Youfeng Wu", "Edson Borin", "Shiliang Hu", "Wei Liu", "Dave Sager", "Tin-fook Ngai", "Jesse Fang"], "https://doi.org/10.1145/1542275.1542302", "ics", 2009]], "Wei Liu": [0, ["Dynamic parallelization of single-threaded binary programs using speculative slicing", ["Cheng Wang", "Youfeng Wu", "Edson Borin", "Shiliang Hu", "Wei Liu", "Dave Sager", "Tin-fook Ngai", "Jesse Fang"], "https://doi.org/10.1145/1542275.1542302", "ics", 2009]], "Dave Sager": [0, ["Dynamic parallelization of single-threaded binary programs using speculative slicing", ["Cheng Wang", "Youfeng Wu", "Edson Borin", "Shiliang Hu", "Wei Liu", "Dave Sager", "Tin-fook Ngai", "Jesse Fang"], "https://doi.org/10.1145/1542275.1542302", "ics", 2009]], "Tin-fook Ngai": [0, ["Dynamic parallelization of single-threaded binary programs using speculative slicing", ["Cheng Wang", "Youfeng Wu", "Edson Borin", "Shiliang Hu", "Wei Liu", "Dave Sager", "Tin-fook Ngai", "Jesse Fang"], "https://doi.org/10.1145/1542275.1542302", "ics", 2009]], "Jesse Fang": [0, ["Dynamic parallelization of single-threaded binary programs using speculative slicing", ["Cheng Wang", "Youfeng Wu", "Edson Borin", "Shiliang Hu", "Wei Liu", "Dave Sager", "Tin-fook Ngai", "Jesse Fang"], "https://doi.org/10.1145/1542275.1542302", "ics", 2009]], "Alexandru Nicolau": [0, ["Synchronization optimizations for efficient execution on multi-cores", ["Alexandru Nicolau", "Guangqiang Li", "Alexander V. Veidenbaum", "Arun Kejariwal"], "https://doi.org/10.1145/1542275.1542303", "ics", 2009]], "Guangqiang Li": [0, ["Synchronization optimizations for efficient execution on multi-cores", ["Alexandru Nicolau", "Guangqiang Li", "Alexander V. Veidenbaum", "Arun Kejariwal"], "https://doi.org/10.1145/1542275.1542303", "ics", 2009]], "Alexander V. Veidenbaum": [0, ["Synchronization optimizations for efficient execution on multi-cores", ["Alexandru Nicolau", "Guangqiang Li", "Alexander V. Veidenbaum", "Arun Kejariwal"], "https://doi.org/10.1145/1542275.1542303", "ics", 2009]], "Arun Kejariwal": [0, ["Synchronization optimizations for efficient execution on multi-cores", ["Alexandru Nicolau", "Guangqiang Li", "Alexander V. Veidenbaum", "Arun Kejariwal"], "https://doi.org/10.1145/1542275.1542303", "ics", 2009]], "Jun Shirako": [0, ["Chunking parallel loops in the presence of synchronization", ["Jun Shirako", "Jisheng M. Zhao", "V. Krishna Nandivada", "Vivek Sarkar"], "https://doi.org/10.1145/1542275.1542304", "ics", 2009]], "Jisheng M. Zhao": [0, ["Chunking parallel loops in the presence of synchronization", ["Jun Shirako", "Jisheng M. Zhao", "V. Krishna Nandivada", "Vivek Sarkar"], "https://doi.org/10.1145/1542275.1542304", "ics", 2009]], "V. Krishna Nandivada": [0, ["Chunking parallel loops in the presence of synchronization", ["Jun Shirako", "Jisheng M. Zhao", "V. Krishna Nandivada", "Vivek Sarkar"], "https://doi.org/10.1145/1542275.1542304", "ics", 2009]], "Vivek Sarkar": [0, ["Chunking parallel loops in the presence of synchronization", ["Jun Shirako", "Jisheng M. Zhao", "V. Krishna Nandivada", "Vivek Sarkar"], "https://doi.org/10.1145/1542275.1542304", "ics", 2009]], "Qasim Ali": [0, ["Efficient high performance collective communication for the cell blade", ["Qasim Ali", "Samuel P. Midkiff", "Vijay S. Pai"], "https://doi.org/10.1145/1542275.1542306", "ics", 2009]], "Samuel P. Midkiff": [0, ["Efficient high performance collective communication for the cell blade", ["Qasim Ali", "Samuel P. Midkiff", "Vijay S. Pai"], "https://doi.org/10.1145/1542275.1542306", "ics", 2009], ["A parallel levenberg-marquardt algorithm", ["Jun Cao", "Krista A. Novstrup", "Ayush Goyal", "Samuel P. Midkiff", "James M. Caruthers"], "https://doi.org/10.1145/1542275.1542338", "ics", 2009]], "Vijay S. Pai": [1.395970139483893e-08, ["Efficient high performance collective communication for the cell blade", ["Qasim Ali", "Samuel P. Midkiff", "Vijay S. Pai"], "https://doi.org/10.1145/1542275.1542306", "ics", 2009]], "Junchang Wang": [0.3762775808572769, ["Practice of parallelizing network applications on multi-core architectures", ["Junchang Wang", "Haipeng Cheng", "Bei Hua", "Xinan Tang"], "https://doi.org/10.1145/1542275.1542307", "ics", 2009]], "Haipeng Cheng": [0, ["Practice of parallelizing network applications on multi-core architectures", ["Junchang Wang", "Haipeng Cheng", "Bei Hua", "Xinan Tang"], "https://doi.org/10.1145/1542275.1542307", "ics", 2009]], "Bei Hua": [0, ["Practice of parallelizing network applications on multi-core architectures", ["Junchang Wang", "Haipeng Cheng", "Bei Hua", "Xinan Tang"], "https://doi.org/10.1145/1542275.1542307", "ics", 2009]], "Xinan Tang": [0, ["Practice of parallelizing network applications on multi-core architectures", ["Junchang Wang", "Haipeng Cheng", "Bei Hua", "Xinan Tang"], "https://doi.org/10.1145/1542275.1542307", "ics", 2009]], "Stavros Passas": [0, ["Towards 100 gbit/s ethernet: multicore-based parallel communication protocol design", ["Stavros Passas", "Kostas Magoutis", "Angelos Bilas"], "https://doi.org/10.1145/1542275.1542308", "ics", 2009]], "Kostas Magoutis": [0, ["Towards 100 gbit/s ethernet: multicore-based parallel communication protocol design", ["Stavros Passas", "Kostas Magoutis", "Angelos Bilas"], "https://doi.org/10.1145/1542275.1542308", "ics", 2009]], "Angelos Bilas": [0, ["Towards 100 gbit/s ethernet: multicore-based parallel communication protocol design", ["Stavros Passas", "Kostas Magoutis", "Angelos Bilas"], "https://doi.org/10.1145/1542275.1542308", "ics", 2009]], "Jiuxing Liu": [0, ["Virtualization polling engine (VPE): using dedicated CPU cores to accelerate I/O virtualization", ["Jiuxing Liu", "Bulent Abali"], "https://doi.org/10.1145/1542275.1542309", "ics", 2009], ["Evaluating high performance communication: a power perspective", ["Jiuxing Liu", "Dan E. Poff", "Bulent Abali"], "https://doi.org/10.1145/1542275.1542322", "ics", 2009]], "Bulent Abali": [0, ["Virtualization polling engine (VPE): using dedicated CPU cores to accelerate I/O virtualization", ["Jiuxing Liu", "Bulent Abali"], "https://doi.org/10.1145/1542275.1542309", "ics", 2009], ["Evaluating high performance communication: a power perspective", ["Jiuxing Liu", "Dan E. Poff", "Bulent Abali"], "https://doi.org/10.1145/1542275.1542322", "ics", 2009]], "M. Suhail Rehman": [0, ["Fast and scalable list ranking on the GPU", ["M. Suhail Rehman", "Kishore Kothapalli", "P. J. Narayanan"], "https://doi.org/10.1145/1542275.1542311", "ics", 2009]], "Kishore Kothapalli": [0, ["Fast and scalable list ranking on the GPU", ["M. Suhail Rehman", "Kishore Kothapalli", "P. J. Narayanan"], "https://doi.org/10.1145/1542275.1542311", "ics", 2009]], "P. J. Narayanan": [0, ["Fast and scalable list ranking on the GPU", ["M. Suhail Rehman", "Kishore Kothapalli", "P. J. Narayanan"], "https://doi.org/10.1145/1542275.1542311", "ics", 2009]], "Sundaresan Venkatasubramanian": [0, ["Tuned and wildly asynchronous stencil kernels for hybrid CPU/GPU systems", ["Sundaresan Venkatasubramanian", "Richard W. Vuduc"], "https://doi.org/10.1145/1542275.1542312", "ics", 2009]], "Richard W. Vuduc": [0, ["Tuned and wildly asynchronous stencil kernels for hybrid CPU/GPU systems", ["Sundaresan Venkatasubramanian", "Richard W. Vuduc"], "https://doi.org/10.1145/1542275.1542312", "ics", 2009]], "Jiayuan Meng": [0, ["Performance modeling and automatic ghost zone optimization for iterative stencil loops on GPUs", ["Jiayuan Meng", "Kevin Skadron"], "https://doi.org/10.1145/1542275.1542313", "ics", 2009]], "Kevin Skadron": [0, ["Performance modeling and automatic ghost zone optimization for iterative stencil loops on GPUs", ["Jiayuan Meng", "Kevin Skadron"], "https://doi.org/10.1145/1542275.1542313", "ics", 2009]], "Leo Porter": [0, ["Creating artificial global history to improve branch prediction accuracy", ["Leo Porter", "Dean M. Tullsen"], "https://doi.org/10.1145/1542275.1542315", "ics", 2009]], "Dean M. Tullsen": [0, ["Creating artificial global history to improve branch prediction accuracy", ["Leo Porter", "Dean M. Tullsen"], "https://doi.org/10.1145/1542275.1542315", "ics", 2009]], "German Rodriguez": [0, ["Exploring pattern-aware routing in generalized fat tree networks", ["German Rodriguez", "Ramon Beivide", "Cyriel Minkenberg", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542316", "ics", 2009]], "Ramon Beivide": [0, ["Exploring pattern-aware routing in generalized fat tree networks", ["German Rodriguez", "Ramon Beivide", "Cyriel Minkenberg", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542316", "ics", 2009]], "Cyriel Minkenberg": [0, ["Exploring pattern-aware routing in generalized fat tree networks", ["German Rodriguez", "Ramon Beivide", "Cyriel Minkenberg", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542316", "ics", 2009]], "Jesus Labarta": [0, ["Exploring pattern-aware routing in generalized fat tree networks", ["German Rodriguez", "Ramon Beivide", "Cyriel Minkenberg", "Jesus Labarta", "Mateo Valero"], "https://doi.org/10.1145/1542275.1542316", "ics", 2009]], "Javier Navaridas": [0, ["Understanding the interconnection network of SpiNNaker", ["Javier Navaridas", "Mikel Lujan", "Jose Miguel-Alonso", "Luis A. Plana", "Steve B. Furber"], "https://doi.org/10.1145/1542275.1542317", "ics", 2009]], "Mikel Lujan": [0, ["Understanding the interconnection network of SpiNNaker", ["Javier Navaridas", "Mikel Lujan", "Jose Miguel-Alonso", "Luis A. Plana", "Steve B. Furber"], "https://doi.org/10.1145/1542275.1542317", "ics", 2009]], "Jose Miguel-Alonso": [0, ["Understanding the interconnection network of SpiNNaker", ["Javier Navaridas", "Mikel Lujan", "Jose Miguel-Alonso", "Luis A. Plana", "Steve B. Furber"], "https://doi.org/10.1145/1542275.1542317", "ics", 2009]], "Luis A. Plana": [0, ["Understanding the interconnection network of SpiNNaker", ["Javier Navaridas", "Mikel Lujan", "Jose Miguel-Alonso", "Luis A. Plana", "Steve B. Furber"], "https://doi.org/10.1145/1542275.1542317", "ics", 2009]], "Steve B. Furber": [0, ["Understanding the interconnection network of SpiNNaker", ["Javier Navaridas", "Mikel Lujan", "Jose Miguel-Alonso", "Luis A. Plana", "Steve B. Furber"], "https://doi.org/10.1145/1542275.1542317", "ics", 2009]], "Tobias Hilbrich": [0, ["A graph based approach for MPI deadlock detection", ["Tobias Hilbrich", "Bronis R. de Supinski", "Martin Schulz", "Matthias S. Muller"], "https://doi.org/10.1145/1542275.1542319", "ics", 2009]], "Bronis R. de Supinski": [0, ["A graph based approach for MPI deadlock detection", ["Tobias Hilbrich", "Bronis R. de Supinski", "Martin Schulz", "Matthias S. Muller"], "https://doi.org/10.1145/1542275.1542319", "ics", 2009], ["Adagio: making DVS practical for complex HPC applications", ["Barry Rountree", "David K. Lowenthal", "Bronis R. de Supinski", "Martin Schulz", "Vincent W. Freeh", "Tyler K. Bletsch"], "https://doi.org/10.1145/1542275.1542340", "ics", 2009]], "Martin Schulz": [0, ["A graph based approach for MPI deadlock detection", ["Tobias Hilbrich", "Bronis R. de Supinski", "Martin Schulz", "Matthias S. Muller"], "https://doi.org/10.1145/1542275.1542319", "ics", 2009], ["Adagio: making DVS practical for complex HPC applications", ["Barry Rountree", "David K. Lowenthal", "Bronis R. de Supinski", "Martin Schulz", "Vincent W. Freeh", "Tyler K. Bletsch"], "https://doi.org/10.1145/1542275.1542340", "ics", 2009]], "Matthias S. Muller": [0, ["A graph based approach for MPI deadlock detection", ["Tobias Hilbrich", "Bronis R. de Supinski", "Martin Schulz", "Matthias S. Muller"], "https://doi.org/10.1145/1542275.1542319", "ics", 2009]], "Matthew Small": [0, ["Maximizing MPI point-to-point communication performance on RDMA-enabled clusters with customized protocols", ["Matthew Small", "Xin Yuan"], "https://doi.org/10.1145/1542275.1542320", "ics", 2009]], "Xin Yuan": [0, ["Maximizing MPI point-to-point communication performance on RDMA-enabled clusters with customized protocols", ["Matthew Small", "Xin Yuan"], "https://doi.org/10.1145/1542275.1542320", "ics", 2009]], "Anthony Danalis": [0, ["MPI-aware compiler optimizations for improving communication-computation overlap", ["Anthony Danalis", "Lori L. Pollock", "D. Martin Swany", "John Cavazos"], "https://doi.org/10.1145/1542275.1542321", "ics", 2009]], "Lori L. Pollock": [0, ["MPI-aware compiler optimizations for improving communication-computation overlap", ["Anthony Danalis", "Lori L. Pollock", "D. Martin Swany", "John Cavazos"], "https://doi.org/10.1145/1542275.1542321", "ics", 2009]], "D. Martin Swany": [0, ["MPI-aware compiler optimizations for improving communication-computation overlap", ["Anthony Danalis", "Lori L. Pollock", "D. Martin Swany", "John Cavazos"], "https://doi.org/10.1145/1542275.1542321", "ics", 2009]], "John Cavazos": [0, ["MPI-aware compiler optimizations for improving communication-computation overlap", ["Anthony Danalis", "Lori L. Pollock", "D. Martin Swany", "John Cavazos"], "https://doi.org/10.1145/1542275.1542321", "ics", 2009]], "Dan E. Poff": [0, ["Evaluating high performance communication: a power perspective", ["Jiuxing Liu", "Dan E. Poff", "Bulent Abali"], "https://doi.org/10.1145/1542275.1542322", "ics", 2009]], "Ji-Yong Shin": [0.36496105045080185, ["FTL design exploration in reconfigurable high-performance SSD for server applications", ["Ji-Yong Shin", "Zenglin Xia", "Ning-Yi Xu", "Rui Gao", "Xiongfei Cai", "Seung Ryoul Maeng", "Feng-Hsiung Hsu"], "https://doi.org/10.1145/1542275.1542324", "ics", 2009]], "Zenglin Xia": [0, ["FTL design exploration in reconfigurable high-performance SSD for server applications", ["Ji-Yong Shin", "Zenglin Xia", "Ning-Yi Xu", "Rui Gao", "Xiongfei Cai", "Seung Ryoul Maeng", "Feng-Hsiung Hsu"], "https://doi.org/10.1145/1542275.1542324", "ics", 2009]], "Ning-Yi Xu": [0, ["FTL design exploration in reconfigurable high-performance SSD for server applications", ["Ji-Yong Shin", "Zenglin Xia", "Ning-Yi Xu", "Rui Gao", "Xiongfei Cai", "Seung Ryoul Maeng", "Feng-Hsiung Hsu"], "https://doi.org/10.1145/1542275.1542324", "ics", 2009]], "Rui Gao": [0, ["FTL design exploration in reconfigurable high-performance SSD for server applications", ["Ji-Yong Shin", "Zenglin Xia", "Ning-Yi Xu", "Rui Gao", "Xiongfei Cai", "Seung Ryoul Maeng", "Feng-Hsiung Hsu"], "https://doi.org/10.1145/1542275.1542324", "ics", 2009]], "Xiongfei Cai": [0, ["FTL design exploration in reconfigurable high-performance SSD for server applications", ["Ji-Yong Shin", "Zenglin Xia", "Ning-Yi Xu", "Rui Gao", "Xiongfei Cai", "Seung Ryoul Maeng", "Feng-Hsiung Hsu"], "https://doi.org/10.1145/1542275.1542324", "ics", 2009]], "Seung Ryoul Maeng": [1, ["FTL design exploration in reconfigurable high-performance SSD for server applications", ["Ji-Yong Shin", "Zenglin Xia", "Ning-Yi Xu", "Rui Gao", "Xiongfei Cai", "Seung Ryoul Maeng", "Feng-Hsiung Hsu"], "https://doi.org/10.1145/1542275.1542324", "ics", 2009]], "Feng-Hsiung Hsu": [0, ["FTL design exploration in reconfigurable high-performance SSD for server applications", ["Ji-Yong Shin", "Zenglin Xia", "Ning-Yi Xu", "Rui Gao", "Xiongfei Cai", "Seung Ryoul Maeng", "Feng-Hsiung Hsu"], "https://doi.org/10.1145/1542275.1542324", "ics", 2009]], "Henry M. Monti": [0, ["/scratch as a cache: rethinking HPC center scratch storage", ["Henry M. Monti", "Ali Raza Butt", "Sudharshan S. Vazhkudai"], "https://doi.org/10.1145/1542275.1542325", "ics", 2009]], "Ali Raza Butt": [0, ["/scratch as a cache: rethinking HPC center scratch storage", ["Henry M. Monti", "Ali Raza Butt", "Sudharshan S. Vazhkudai"], "https://doi.org/10.1145/1542275.1542325", "ics", 2009]], "Sudharshan S. Vazhkudai": [0, ["/scratch as a cache: rethinking HPC center scratch storage", ["Henry M. Monti", "Ali Raza Butt", "Sudharshan S. Vazhkudai"], "https://doi.org/10.1145/1542275.1542325", "ics", 2009]], "Chao Jin": [0.3783327341079712, ["P-Code: a new RAID-6 code with optimal properties", ["Chao Jin", "Hong Jiang", "Dan Feng", "Lei Tian"], "https://doi.org/10.1145/1542275.1542326", "ics", 2009]], "Hong Jiang": [0, ["P-Code: a new RAID-6 code with optimal properties", ["Chao Jin", "Hong Jiang", "Dan Feng", "Lei Tian"], "https://doi.org/10.1145/1542275.1542326", "ics", 2009]], "Dan Feng": [0, ["P-Code: a new RAID-6 code with optimal properties", ["Chao Jin", "Hong Jiang", "Dan Feng", "Lei Tian"], "https://doi.org/10.1145/1542275.1542326", "ics", 2009]], "Lei Tian": [0, ["P-Code: a new RAID-6 code with optimal properties", ["Chao Jin", "Hong Jiang", "Dan Feng", "Lei Tian"], "https://doi.org/10.1145/1542275.1542326", "ics", 2009]], "Chuanyi Liu": [0, ["R-ADMAD: high reliability provision for large-scale de-duplication archival storage systems", ["Chuanyi Liu", "Yu Gu", "Linchun Sun", "Bin Yan", "Dongsheng Wang"], "https://doi.org/10.1145/1542275.1542327", "ics", 2009]], "Yu Gu": [0, ["R-ADMAD: high reliability provision for large-scale de-duplication archival storage systems", ["Chuanyi Liu", "Yu Gu", "Linchun Sun", "Bin Yan", "Dongsheng Wang"], "https://doi.org/10.1145/1542275.1542327", "ics", 2009]], "Linchun Sun": [0.0027874630177393556, ["R-ADMAD: high reliability provision for large-scale de-duplication archival storage systems", ["Chuanyi Liu", "Yu Gu", "Linchun Sun", "Bin Yan", "Dongsheng Wang"], "https://doi.org/10.1145/1542275.1542327", "ics", 2009]], "Bin Yan": [0, ["R-ADMAD: high reliability provision for large-scale de-duplication archival storage systems", ["Chuanyi Liu", "Yu Gu", "Linchun Sun", "Bin Yan", "Dongsheng Wang"], "https://doi.org/10.1145/1542275.1542327", "ics", 2009]], "Dongsheng Wang": [3.9272906633414095e-06, ["R-ADMAD: high reliability provision for large-scale de-duplication archival storage systems", ["Chuanyi Liu", "Yu Gu", "Linchun Sun", "Bin Yan", "Dongsheng Wang"], "https://doi.org/10.1145/1542275.1542327", "ics", 2009]], "Guangming Tan": [0, ["Single-particle 3d reconstruction from cryo-electron microscopy images on GPU", ["Guangming Tan", "Ziyu Guo", "Mingyu Chen", "Dan Meng"], "https://doi.org/10.1145/1542275.1542329", "ics", 2009]], "Ziyu Guo": [0, ["Single-particle 3d reconstruction from cryo-electron microscopy images on GPU", ["Guangming Tan", "Ziyu Guo", "Mingyu Chen", "Dan Meng"], "https://doi.org/10.1145/1542275.1542329", "ics", 2009]], "Mingyu Chen": [0, ["Single-particle 3d reconstruction from cryo-electron microscopy images on GPU", ["Guangming Tan", "Ziyu Guo", "Mingyu Chen", "Dan Meng"], "https://doi.org/10.1145/1542275.1542329", "ics", 2009]], "Dan Meng": [0, ["Single-particle 3d reconstruction from cryo-electron microscopy images on GPU", ["Guangming Tan", "Ziyu Guo", "Mingyu Chen", "Dan Meng"], "https://doi.org/10.1145/1542275.1542329", "ics", 2009]], "Gabriel Falcao Paiva Fernandes": [0, ["How GPUs can outperform ASICs for fast LDPC decoding", ["Gabriel Falcao Paiva Fernandes", "Vitor Manuel Mendes da Silva", "Leonel Sousa"], "https://doi.org/10.1145/1542275.1542330", "ics", 2009]], "Vitor Manuel Mendes da Silva": [0, ["How GPUs can outperform ASICs for fast LDPC decoding", ["Gabriel Falcao Paiva Fernandes", "Vitor Manuel Mendes da Silva", "Leonel Sousa"], "https://doi.org/10.1145/1542275.1542330", "ics", 2009]], "Leonel Sousa": [0, ["How GPUs can outperform ASICs for fast LDPC decoding", ["Gabriel Falcao Paiva Fernandes", "Vitor Manuel Mendes da Silva", "Leonel Sousa"], "https://doi.org/10.1145/1542275.1542330", "ics", 2009]], "Wenjing Ma": [0, ["A translation system for enabling data mining applications on GPUs", ["Wenjing Ma", "Gagan Agrawal"], "https://doi.org/10.1145/1542275.1542331", "ics", 2009]], "Gagan Agrawal": [0, ["A translation system for enabling data mining applications on GPUs", ["Wenjing Ma", "Gagan Agrawal"], "https://doi.org/10.1145/1542275.1542331", "ics", 2009]], "Polychronis Xekalakis": [0, ["Combining thread level speculation helper threads and runahead execution", ["Polychronis Xekalakis", "Nikolas Ioannou", "Marcelo Cintra"], "https://doi.org/10.1145/1542275.1542333", "ics", 2009]], "Nikolas Ioannou": [0, ["Combining thread level speculation helper threads and runahead execution", ["Polychronis Xekalakis", "Nikolas Ioannou", "Marcelo Cintra"], "https://doi.org/10.1145/1542275.1542333", "ics", 2009]], "Marcelo Cintra": [0, ["Combining thread level speculation helper threads and runahead execution", ["Polychronis Xekalakis", "Nikolas Ioannou", "Marcelo Cintra"], "https://doi.org/10.1145/1542275.1542333", "ics", 2009]], "Salil Mohan Pant": [0, ["Limited early value communication to improve performance of transactional memory", ["Salil Mohan Pant", "Gregory T. Byrd"], "https://doi.org/10.1145/1542275.1542334", "ics", 2009]], "Gregory T. Byrd": [0, ["Limited early value communication to improve performance of transactional memory", ["Salil Mohan Pant", "Gregory T. Byrd"], "https://doi.org/10.1145/1542275.1542334", "ics", 2009]], "Keith R. Bisset": [0, ["EpiFast: a fast algorithm for large scale realistic epidemic simulations on distributed memory systems", ["Keith R. Bisset", "Jiangzhuo Chen", "Xizhou Feng", "V. S. Anil Kumar", "Madhav V. Marathe"], "https://doi.org/10.1145/1542275.1542336", "ics", 2009]], "Jiangzhuo Chen": [0, ["EpiFast: a fast algorithm for large scale realistic epidemic simulations on distributed memory systems", ["Keith R. Bisset", "Jiangzhuo Chen", "Xizhou Feng", "V. S. Anil Kumar", "Madhav V. Marathe"], "https://doi.org/10.1145/1542275.1542336", "ics", 2009]], "Xizhou Feng": [0, ["EpiFast: a fast algorithm for large scale realistic epidemic simulations on distributed memory systems", ["Keith R. Bisset", "Jiangzhuo Chen", "Xizhou Feng", "V. S. Anil Kumar", "Madhav V. Marathe"], "https://doi.org/10.1145/1542275.1542336", "ics", 2009]], "V. S. Anil Kumar": [0, ["EpiFast: a fast algorithm for large scale realistic epidemic simulations on distributed memory systems", ["Keith R. Bisset", "Jiangzhuo Chen", "Xizhou Feng", "V. S. Anil Kumar", "Madhav V. Marathe"], "https://doi.org/10.1145/1542275.1542336", "ics", 2009]], "Madhav V. Marathe": [0, ["EpiFast: a fast algorithm for large scale realistic epidemic simulations on distributed memory systems", ["Keith R. Bisset", "Jiangzhuo Chen", "Xizhou Feng", "V. S. Anil Kumar", "Madhav V. Marathe"], "https://doi.org/10.1145/1542275.1542336", "ics", 2009]], "Rob van Nieuwpoort": [0, ["Using many-core hardware to correlate radio astronomy signals", ["Rob van Nieuwpoort", "John W. Romein"], "https://doi.org/10.1145/1542275.1542337", "ics", 2009]], "John W. Romein": [0, ["Using many-core hardware to correlate radio astronomy signals", ["Rob van Nieuwpoort", "John W. Romein"], "https://doi.org/10.1145/1542275.1542337", "ics", 2009]], "Jun Cao": [0, ["A parallel levenberg-marquardt algorithm", ["Jun Cao", "Krista A. Novstrup", "Ayush Goyal", "Samuel P. Midkiff", "James M. Caruthers"], "https://doi.org/10.1145/1542275.1542338", "ics", 2009]], "Krista A. Novstrup": [0, ["A parallel levenberg-marquardt algorithm", ["Jun Cao", "Krista A. Novstrup", "Ayush Goyal", "Samuel P. Midkiff", "James M. Caruthers"], "https://doi.org/10.1145/1542275.1542338", "ics", 2009]], "Ayush Goyal": [0, ["A parallel levenberg-marquardt algorithm", ["Jun Cao", "Krista A. Novstrup", "Ayush Goyal", "Samuel P. Midkiff", "James M. Caruthers"], "https://doi.org/10.1145/1542275.1542338", "ics", 2009]], "James M. Caruthers": [0, ["A parallel levenberg-marquardt algorithm", ["Jun Cao", "Krista A. Novstrup", "Ayush Goyal", "Samuel P. Midkiff", "James M. Caruthers"], "https://doi.org/10.1145/1542275.1542338", "ics", 2009]], "Barry Rountree": [0, ["Adagio: making DVS practical for complex HPC applications", ["Barry Rountree", "David K. Lowenthal", "Bronis R. de Supinski", "Martin Schulz", "Vincent W. Freeh", "Tyler K. Bletsch"], "https://doi.org/10.1145/1542275.1542340", "ics", 2009]], "David K. Lowenthal": [0, ["Adagio: making DVS practical for complex HPC applications", ["Barry Rountree", "David K. Lowenthal", "Bronis R. de Supinski", "Martin Schulz", "Vincent W. Freeh", "Tyler K. Bletsch"], "https://doi.org/10.1145/1542275.1542340", "ics", 2009]], "Vincent W. Freeh": [0, ["Adagio: making DVS practical for complex HPC applications", ["Barry Rountree", "David K. Lowenthal", "Bronis R. de Supinski", "Martin Schulz", "Vincent W. Freeh", "Tyler K. Bletsch"], "https://doi.org/10.1145/1542275.1542340", "ics", 2009]], "Tyler K. Bletsch": [0, ["Adagio: making DVS practical for complex HPC applications", ["Barry Rountree", "David K. Lowenthal", "Bronis R. de Supinski", "Martin Schulz", "Vincent W. Freeh", "Tyler K. Bletsch"], "https://doi.org/10.1145/1542275.1542340", "ics", 2009]], "Mohammad Arjomand": [0, ["A comprehensive power-performance model for NoCs with multi-flit channel buffers", ["Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/1542275.1542341", "ics", 2009]], "Hamid Sarbazi-Azad": [0, ["A comprehensive power-performance model for NoCs with multi-flit channel buffers", ["Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/1542275.1542341", "ics", 2009]], "Andrew Herdrich": [0, ["Rate-based QoS techniques for cache/memory in CMP platforms", ["Andrew Herdrich", "Ramesh Illikkal", "Ravi R. Iyer", "Donald Newell", "Vineet Chadha", "Jaideep Moses"], "https://doi.org/10.1145/1542275.1542342", "ics", 2009]], "Ramesh Illikkal": [0, ["Rate-based QoS techniques for cache/memory in CMP platforms", ["Andrew Herdrich", "Ramesh Illikkal", "Ravi R. Iyer", "Donald Newell", "Vineet Chadha", "Jaideep Moses"], "https://doi.org/10.1145/1542275.1542342", "ics", 2009]], "Ravi R. Iyer": [0, ["Rate-based QoS techniques for cache/memory in CMP platforms", ["Andrew Herdrich", "Ramesh Illikkal", "Ravi R. Iyer", "Donald Newell", "Vineet Chadha", "Jaideep Moses"], "https://doi.org/10.1145/1542275.1542342", "ics", 2009]], "Donald Newell": [0, ["Rate-based QoS techniques for cache/memory in CMP platforms", ["Andrew Herdrich", "Ramesh Illikkal", "Ravi R. Iyer", "Donald Newell", "Vineet Chadha", "Jaideep Moses"], "https://doi.org/10.1145/1542275.1542342", "ics", 2009]], "Vineet Chadha": [0, ["Rate-based QoS techniques for cache/memory in CMP platforms", ["Andrew Herdrich", "Ramesh Illikkal", "Ravi R. Iyer", "Donald Newell", "Vineet Chadha", "Jaideep Moses"], "https://doi.org/10.1145/1542275.1542342", "ics", 2009]], "Jaideep Moses": [0, ["Rate-based QoS techniques for cache/memory in CMP platforms", ["Andrew Herdrich", "Ramesh Illikkal", "Ravi R. Iyer", "Donald Newell", "Vineet Chadha", "Jaideep Moses"], "https://doi.org/10.1145/1542275.1542342", "ics", 2009]], "Ahmad Faraj": [0, ["MPI collective communications on the blue gene/p supercomputer: algorithms and optimizations", ["Ahmad Faraj", "Sameer Kumar", "Brian E. Smith", "Amith R. Mamidala", "John A. Gunnels", "Philip Heidelberger"], "https://doi.org/10.1145/1542275.1542344", "ics", 2009]], "Brian E. Smith": [0, ["MPI collective communications on the blue gene/p supercomputer: algorithms and optimizations", ["Ahmad Faraj", "Sameer Kumar", "Brian E. Smith", "Amith R. Mamidala", "John A. Gunnels", "Philip Heidelberger"], "https://doi.org/10.1145/1542275.1542344", "ics", 2009]], "Amith R. Mamidala": [0, ["MPI collective communications on the blue gene/p supercomputer: algorithms and optimizations", ["Ahmad Faraj", "Sameer Kumar", "Brian E. Smith", "Amith R. Mamidala", "John A. Gunnels", "Philip Heidelberger"], "https://doi.org/10.1145/1542275.1542344", "ics", 2009]], "John A. Gunnels": [0, ["MPI collective communications on the blue gene/p supercomputer: algorithms and optimizations", ["Ahmad Faraj", "Sameer Kumar", "Brian E. Smith", "Amith R. Mamidala", "John A. Gunnels", "Philip Heidelberger"], "https://doi.org/10.1145/1542275.1542344", "ics", 2009]], "Philip Heidelberger": [0, ["MPI collective communications on the blue gene/p supercomputer: algorithms and optimizations", ["Ahmad Faraj", "Sameer Kumar", "Brian E. Smith", "Amith R. Mamidala", "John A. Gunnels", "Philip Heidelberger"], "https://doi.org/10.1145/1542275.1542344", "ics", 2009]], "James Poe": [0, ["TransMetric: architecture independent workload characterization for transactional memory benchmarks", ["James Poe", "Clay Hughes", "Tao Li"], "https://doi.org/10.1145/1542275.1542345", "ics", 2009]], "Clay Hughes": [0, ["TransMetric: architecture independent workload characterization for transactional memory benchmarks", ["James Poe", "Clay Hughes", "Tao Li"], "https://doi.org/10.1145/1542275.1542345", "ics", 2009]], "Tao Li": [0, ["TransMetric: architecture independent workload characterization for transactional memory benchmarks", ["James Poe", "Clay Hughes", "Tao Li"], "https://doi.org/10.1145/1542275.1542345", "ics", 2009]], "Md. Mafijul Islam": [0, ["Cancellation of loads that return zero using zero-value caches", ["Md. Mafijul Islam", "Sally A. McKee", "Per Stenstrom"], "https://doi.org/10.1145/1542275.1542346", "ics", 2009]], "Sally A. McKee": [0, ["Cancellation of loads that return zero using zero-value caches", ["Md. Mafijul Islam", "Sally A. McKee", "Per Stenstrom"], "https://doi.org/10.1145/1542275.1542346", "ics", 2009], ["Prediction-based power estimation and scheduling for CMPs", ["Karan Singh", "Major Bhadauria", "Sally A. McKee"], "https://doi.org/10.1145/1542275.1542350", "ics", 2009], ["PARSEC: hardware profiling of emerging workloads for CMP design", ["Major Bhadauria", "Vincent M. Weaver", "Sally A. McKee"], "https://doi.org/10.1145/1542275.1542354", "ics", 2009]], "Per Stenstrom": [0, ["Cancellation of loads that return zero using zero-value caches", ["Md. Mafijul Islam", "Sally A. McKee", "Per Stenstrom"], "https://doi.org/10.1145/1542275.1542346", "ics", 2009]], "Huayong Wang": [0.0011226527276448905, ["Auto-vectorization through code generation for stream processing applications", ["Huayong Wang", "Henrique Andrade", "Bugra Gedik", "Kun-Lung Wu"], "https://doi.org/10.1145/1542275.1542347", "ics", 2009]], "Henrique Andrade": [0, ["Auto-vectorization through code generation for stream processing applications", ["Huayong Wang", "Henrique Andrade", "Bugra Gedik", "Kun-Lung Wu"], "https://doi.org/10.1145/1542275.1542347", "ics", 2009]], "Bugra Gedik": [0, ["Auto-vectorization through code generation for stream processing applications", ["Huayong Wang", "Henrique Andrade", "Bugra Gedik", "Kun-Lung Wu"], "https://doi.org/10.1145/1542275.1542347", "ics", 2009]], "Kun-Lung Wu": [0.0023288120864890516, ["Auto-vectorization through code generation for stream processing applications", ["Huayong Wang", "Henrique Andrade", "Bugra Gedik", "Kun-Lung Wu"], "https://doi.org/10.1145/1542275.1542347", "ics", 2009]], "Aleksandr Ovcharenko": [0, ["Subdomain communication to increase scalability in large-scale scientific applications", ["Aleksandr Ovcharenko", "Onkar Sahni", "Christopher D. Carothers", "Kenneth E. Jansen", "Mark S. Shephard"], "https://doi.org/10.1145/1542275.1542348", "ics", 2009]], "Onkar Sahni": [0, ["Subdomain communication to increase scalability in large-scale scientific applications", ["Aleksandr Ovcharenko", "Onkar Sahni", "Christopher D. Carothers", "Kenneth E. Jansen", "Mark S. Shephard"], "https://doi.org/10.1145/1542275.1542348", "ics", 2009]], "Christopher D. Carothers": [0, ["Subdomain communication to increase scalability in large-scale scientific applications", ["Aleksandr Ovcharenko", "Onkar Sahni", "Christopher D. Carothers", "Kenneth E. Jansen", "Mark S. Shephard"], "https://doi.org/10.1145/1542275.1542348", "ics", 2009]], "Kenneth E. Jansen": [0, ["Subdomain communication to increase scalability in large-scale scientific applications", ["Aleksandr Ovcharenko", "Onkar Sahni", "Christopher D. Carothers", "Kenneth E. Jansen", "Mark S. Shephard"], "https://doi.org/10.1145/1542275.1542348", "ics", 2009]], "Mark S. Shephard": [0, ["Subdomain communication to increase scalability in large-scale scientific applications", ["Aleksandr Ovcharenko", "Onkar Sahni", "Christopher D. Carothers", "Kenneth E. Jansen", "Mark S. Shephard"], "https://doi.org/10.1145/1542275.1542348", "ics", 2009]], "Yasuo Ishii": [0, ["Access map pattern matching for data cache prefetch", ["Yasuo Ishii", "Mary Inaba", "Kei Hiraki"], "https://doi.org/10.1145/1542275.1542349", "ics", 2009]], "Mary Inaba": [0, ["Access map pattern matching for data cache prefetch", ["Yasuo Ishii", "Mary Inaba", "Kei Hiraki"], "https://doi.org/10.1145/1542275.1542349", "ics", 2009]], "Kei Hiraki": [0, ["Access map pattern matching for data cache prefetch", ["Yasuo Ishii", "Mary Inaba", "Kei Hiraki"], "https://doi.org/10.1145/1542275.1542349", "ics", 2009]], "Karan Singh": [0, ["Prediction-based power estimation and scheduling for CMPs", ["Karan Singh", "Major Bhadauria", "Sally A. McKee"], "https://doi.org/10.1145/1542275.1542350", "ics", 2009]], "Major Bhadauria": [0, ["Prediction-based power estimation and scheduling for CMPs", ["Karan Singh", "Major Bhadauria", "Sally A. McKee"], "https://doi.org/10.1145/1542275.1542350", "ics", 2009], ["PARSEC: hardware profiling of emerging workloads for CMP design", ["Major Bhadauria", "Vincent M. Weaver", "Sally A. McKee"], "https://doi.org/10.1145/1542275.1542354", "ics", 2009]], "Jih-Ching Chiu": [0, ["Design of a novel SIMD architecture by fusing operations and registers", ["Jih-Ching Chiu", "Kai-Ming Yang", "Yu-Liang Chou"], "https://doi.org/10.1145/1542275.1542351", "ics", 2009]], "Kai-Ming Yang": [9.899345343455934e-08, ["Design of a novel SIMD architecture by fusing operations and registers", ["Jih-Ching Chiu", "Kai-Ming Yang", "Yu-Liang Chou"], "https://doi.org/10.1145/1542275.1542351", "ics", 2009]], "Yu-Liang Chou": [0, ["Design of a novel SIMD architecture by fusing operations and registers", ["Jih-Ching Chiu", "Kai-Ming Yang", "Yu-Liang Chou"], "https://doi.org/10.1145/1542275.1542351", "ics", 2009]], "Jian Li": [0, ["Thrifty interconnection network for HPC systems", ["Jian Li", "Lixin Zhang", "Charles Lefurgy", "Richard R. Treumann", "Wolfgang E. Denzel"], "https://doi.org/10.1145/1542275.1542352", "ics", 2009]], "Lixin Zhang": [0, ["Thrifty interconnection network for HPC systems", ["Jian Li", "Lixin Zhang", "Charles Lefurgy", "Richard R. Treumann", "Wolfgang E. Denzel"], "https://doi.org/10.1145/1542275.1542352", "ics", 2009]], "Charles Lefurgy": [0, ["Thrifty interconnection network for HPC systems", ["Jian Li", "Lixin Zhang", "Charles Lefurgy", "Richard R. Treumann", "Wolfgang E. Denzel"], "https://doi.org/10.1145/1542275.1542352", "ics", 2009]], "Richard R. Treumann": [0, ["Thrifty interconnection network for HPC systems", ["Jian Li", "Lixin Zhang", "Charles Lefurgy", "Richard R. Treumann", "Wolfgang E. Denzel"], "https://doi.org/10.1145/1542275.1542352", "ics", 2009]], "Wolfgang E. Denzel": [0, ["Thrifty interconnection network for HPC systems", ["Jian Li", "Lixin Zhang", "Charles Lefurgy", "Richard R. Treumann", "Wolfgang E. Denzel"], "https://doi.org/10.1145/1542275.1542352", "ics", 2009]], "Liang Gu": [0, ["Performance modeling for DFT algorithms in FFTW", ["Liang Gu", "Xiaoming Li"], "https://doi.org/10.1145/1542275.1542353", "ics", 2009]], "Xiaoming Li": [0, ["Performance modeling for DFT algorithms in FFTW", ["Liang Gu", "Xiaoming Li"], "https://doi.org/10.1145/1542275.1542353", "ics", 2009]], "Vincent M. Weaver": [0, ["PARSEC: hardware profiling of emerging workloads for CMP design", ["Major Bhadauria", "Vincent M. Weaver", "Sally A. McKee"], "https://doi.org/10.1145/1542275.1542354", "ics", 2009]], "Mohamed E. Hussein": [0, ["Approximate kernel matrix computation on GPUs forlarge scale learning applications", ["Mohamed E. Hussein", "Wael Abd-Almageed"], "https://doi.org/10.1145/1542275.1542355", "ics", 2009]], "Wael Abd-Almageed": [0, ["Approximate kernel matrix computation on GPUs forlarge scale learning applications", ["Mohamed E. Hussein", "Wael Abd-Almageed"], "https://doi.org/10.1145/1542275.1542355", "ics", 2009]], "Diana Bautista": [0, ["Dynamic task set partitioning based on balancing memory requirements to reduce power consumption", ["Diana Bautista", "Julio Sahuquillo", "Houcine Hassan", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/1542275.1542356", "ics", 2009]], "Julio Sahuquillo": [0, ["Dynamic task set partitioning based on balancing memory requirements to reduce power consumption", ["Diana Bautista", "Julio Sahuquillo", "Houcine Hassan", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/1542275.1542356", "ics", 2009]], "Houcine Hassan": [0, ["Dynamic task set partitioning based on balancing memory requirements to reduce power consumption", ["Diana Bautista", "Julio Sahuquillo", "Houcine Hassan", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/1542275.1542356", "ics", 2009]], "Salvador Petit": [0, ["Dynamic task set partitioning based on balancing memory requirements to reduce power consumption", ["Diana Bautista", "Julio Sahuquillo", "Houcine Hassan", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/1542275.1542356", "ics", 2009]], "Jose Duato": [0, ["Dynamic task set partitioning based on balancing memory requirements to reduce power consumption", ["Diana Bautista", "Julio Sahuquillo", "Houcine Hassan", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/1542275.1542356", "ics", 2009]], "Alexandros Papakonstantinou": [0, ["High-performance CUDA kernel execution on FPGAs", ["Alexandros Papakonstantinou", "Karthik Gururaj", "John A. Stratton", "Deming Chen", "Jason Cong", "Wen-mei W. Hwu"], "https://doi.org/10.1145/1542275.1542357", "ics", 2009]], "Karthik Gururaj": [0, ["High-performance CUDA kernel execution on FPGAs", ["Alexandros Papakonstantinou", "Karthik Gururaj", "John A. Stratton", "Deming Chen", "Jason Cong", "Wen-mei W. Hwu"], "https://doi.org/10.1145/1542275.1542357", "ics", 2009]], "John A. Stratton": [0, ["High-performance CUDA kernel execution on FPGAs", ["Alexandros Papakonstantinou", "Karthik Gururaj", "John A. Stratton", "Deming Chen", "Jason Cong", "Wen-mei W. Hwu"], "https://doi.org/10.1145/1542275.1542357", "ics", 2009]], "Deming Chen": [0, ["High-performance CUDA kernel execution on FPGAs", ["Alexandros Papakonstantinou", "Karthik Gururaj", "John A. Stratton", "Deming Chen", "Jason Cong", "Wen-mei W. Hwu"], "https://doi.org/10.1145/1542275.1542357", "ics", 2009]], "Jason Cong": [0, ["High-performance CUDA kernel execution on FPGAs", ["Alexandros Papakonstantinou", "Karthik Gururaj", "John A. Stratton", "Deming Chen", "Jason Cong", "Wen-mei W. Hwu"], "https://doi.org/10.1145/1542275.1542357", "ics", 2009]], "Wen-mei W. Hwu": [0, ["High-performance CUDA kernel execution on FPGAs", ["Alexandros Papakonstantinou", "Karthik Gururaj", "John A. Stratton", "Deming Chen", "Jason Cong", "Wen-mei W. Hwu"], "https://doi.org/10.1145/1542275.1542357", "ics", 2009]], "Angeles G. Navarro": [0, ["Load balancing using work-stealing for pipeline parallelism in emerging applications", ["Angeles G. Navarro", "Rafael Asenjo", "Siham Tabik", "Calin Cascaval"], "https://doi.org/10.1145/1542275.1542358", "ics", 2009]], "Rafael Asenjo": [0, ["Load balancing using work-stealing for pipeline parallelism in emerging applications", ["Angeles G. Navarro", "Rafael Asenjo", "Siham Tabik", "Calin Cascaval"], "https://doi.org/10.1145/1542275.1542358", "ics", 2009]], "Siham Tabik": [0, ["Load balancing using work-stealing for pipeline parallelism in emerging applications", ["Angeles G. Navarro", "Rafael Asenjo", "Siham Tabik", "Calin Cascaval"], "https://doi.org/10.1145/1542275.1542358", "ics", 2009]], "Calin Cascaval": [0, ["Load balancing using work-stealing for pipeline parallelism in emerging applications", ["Angeles G. Navarro", "Rafael Asenjo", "Siham Tabik", "Calin Cascaval"], "https://doi.org/10.1145/1542275.1542358", "ics", 2009]], "Shih-wei Liao": [0, ["Prefetch optimizations on large-scale applications via parameter value prediction", ["Shih-wei Liao", "Tzu-Han Hung", "Donald Nguyen", "Hucheng Zhou", "Chinyen Chou", "Chia-Heng Tu"], "https://doi.org/10.1145/1542275.1542359", "ics", 2009]], "Tzu-Han Hung": [0, ["Prefetch optimizations on large-scale applications via parameter value prediction", ["Shih-wei Liao", "Tzu-Han Hung", "Donald Nguyen", "Hucheng Zhou", "Chinyen Chou", "Chia-Heng Tu"], "https://doi.org/10.1145/1542275.1542359", "ics", 2009]], "Donald Nguyen": [0, ["Prefetch optimizations on large-scale applications via parameter value prediction", ["Shih-wei Liao", "Tzu-Han Hung", "Donald Nguyen", "Hucheng Zhou", "Chinyen Chou", "Chia-Heng Tu"], "https://doi.org/10.1145/1542275.1542359", "ics", 2009]], "Hucheng Zhou": [0, ["Prefetch optimizations on large-scale applications via parameter value prediction", ["Shih-wei Liao", "Tzu-Han Hung", "Donald Nguyen", "Hucheng Zhou", "Chinyen Chou", "Chia-Heng Tu"], "https://doi.org/10.1145/1542275.1542359", "ics", 2009]], "Chinyen Chou": [0, ["Prefetch optimizations on large-scale applications via parameter value prediction", ["Shih-wei Liao", "Tzu-Han Hung", "Donald Nguyen", "Hucheng Zhou", "Chinyen Chou", "Chia-Heng Tu"], "https://doi.org/10.1145/1542275.1542359", "ics", 2009]], "Chia-Heng Tu": [0, ["Prefetch optimizations on large-scale applications via parameter value prediction", ["Shih-wei Liao", "Tzu-Han Hung", "Donald Nguyen", "Hucheng Zhou", "Chinyen Chou", "Chia-Heng Tu"], "https://doi.org/10.1145/1542275.1542359", "ics", 2009]], "Scott Beamer": [0, ["Designing multi-socket systems using silicon photonics", ["Scott Beamer", "Krste Asanovic", "Christopher Batten", "Ajay Joshi", "Vladimir Stojanovic"], "https://doi.org/10.1145/1542275.1542360", "ics", 2009]], "Krste Asanovic": [0, ["Designing multi-socket systems using silicon photonics", ["Scott Beamer", "Krste Asanovic", "Christopher Batten", "Ajay Joshi", "Vladimir Stojanovic"], "https://doi.org/10.1145/1542275.1542360", "ics", 2009]], "Christopher Batten": [0, ["Designing multi-socket systems using silicon photonics", ["Scott Beamer", "Krste Asanovic", "Christopher Batten", "Ajay Joshi", "Vladimir Stojanovic"], "https://doi.org/10.1145/1542275.1542360", "ics", 2009]], "Ajay Joshi": [0, ["Designing multi-socket systems using silicon photonics", ["Scott Beamer", "Krste Asanovic", "Christopher Batten", "Ajay Joshi", "Vladimir Stojanovic"], "https://doi.org/10.1145/1542275.1542360", "ics", 2009]], "Vladimir Stojanovic": [0, ["Designing multi-socket systems using silicon photonics", ["Scott Beamer", "Krste Asanovic", "Christopher Batten", "Ajay Joshi", "Vladimir Stojanovic"], "https://doi.org/10.1145/1542275.1542360", "ics", 2009]], "Victor Lotrich": [0, ["An infrastructure for scalable and portable parallel programs for computational chemistry", ["Victor Lotrich", "Norbert Flocke", "Mark Ponton", "Beverly A. Sanders", "Erik Deumens", "Rodney J. Bartlett", "Ajith Perera"], "https://doi.org/10.1145/1542275.1542361", "ics", 2009]], "Norbert Flocke": [0, ["An infrastructure for scalable and portable parallel programs for computational chemistry", ["Victor Lotrich", "Norbert Flocke", "Mark Ponton", "Beverly A. Sanders", "Erik Deumens", "Rodney J. Bartlett", "Ajith Perera"], "https://doi.org/10.1145/1542275.1542361", "ics", 2009]], "Mark Ponton": [0, ["An infrastructure for scalable and portable parallel programs for computational chemistry", ["Victor Lotrich", "Norbert Flocke", "Mark Ponton", "Beverly A. Sanders", "Erik Deumens", "Rodney J. Bartlett", "Ajith Perera"], "https://doi.org/10.1145/1542275.1542361", "ics", 2009]], "Beverly A. Sanders": [0, ["An infrastructure for scalable and portable parallel programs for computational chemistry", ["Victor Lotrich", "Norbert Flocke", "Mark Ponton", "Beverly A. Sanders", "Erik Deumens", "Rodney J. Bartlett", "Ajith Perera"], "https://doi.org/10.1145/1542275.1542361", "ics", 2009]], "Erik Deumens": [0, ["An infrastructure for scalable and portable parallel programs for computational chemistry", ["Victor Lotrich", "Norbert Flocke", "Mark Ponton", "Beverly A. Sanders", "Erik Deumens", "Rodney J. Bartlett", "Ajith Perera"], "https://doi.org/10.1145/1542275.1542361", "ics", 2009]], "Rodney J. Bartlett": [0, ["An infrastructure for scalable and portable parallel programs for computational chemistry", ["Victor Lotrich", "Norbert Flocke", "Mark Ponton", "Beverly A. Sanders", "Erik Deumens", "Rodney J. Bartlett", "Ajith Perera"], "https://doi.org/10.1145/1542275.1542361", "ics", 2009]], "Ajith Perera": [0, ["An infrastructure for scalable and portable parallel programs for computational chemistry", ["Victor Lotrich", "Norbert Flocke", "Mark Ponton", "Beverly A. Sanders", "Erik Deumens", "Rodney J. Bartlett", "Ajith Perera"], "https://doi.org/10.1145/1542275.1542361", "ics", 2009]]}