Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jun  8 02:05:12 2019
| Host         : ispc2016 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 34
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 33         |
| TIMING-18 | Warning  | Missing input or output delay | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -13.988 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][9]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -14.211 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -14.300 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][10]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -14.613 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][22]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -14.664 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -14.667 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][11]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -14.688 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][21]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -14.707 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -14.761 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -14.778 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -14.835 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -14.864 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -14.916 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][14]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -15.008 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -15.084 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -15.093 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -15.159 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][16]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -15.248 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -15.340 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][19]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -15.523 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -15.580 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][13]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -15.590 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][18]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -16.000 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -16.196 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][25]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -16.280 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][26]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -16.340 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -16.613 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -16.640 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][24]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -16.682 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -16.736 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -16.915 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -17.080 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -17.232 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led relative to clock(s) sys_clock
Related violations: <none>


