
Mag_normal_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a908  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e98  0800aab8  0800aab8  0001aab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d950  0800d950  0001d950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d958  0800d958  0001d958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d95c  0800d95c  0001d95c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000084  20000000  0800d960  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
  8 .bss          00000cec  20000088  20000088  00020088  2**3
                  ALLOC
  9 ._user_heap_stack 00000600  20000d74  20000d74  00020088  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001e403  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000441c  00000000  00000000  0003e4b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000015e0  00000000  00000000  000428d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000013b8  00000000  00000000  00043eb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0002892a  00000000  00000000  00045270  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00012aa9  00000000  00000000  0006db9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000e2689  00000000  00000000  00080643  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00162ccc  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000062c8  00000000  00000000  00162d48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000088 	.word	0x20000088
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800aaa0 	.word	0x0800aaa0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000008c 	.word	0x2000008c
 80001ec:	0800aaa0 	.word	0x0800aaa0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_d2iz>:
 8000b34:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b3c:	d215      	bcs.n	8000b6a <__aeabi_d2iz+0x36>
 8000b3e:	d511      	bpl.n	8000b64 <__aeabi_d2iz+0x30>
 8000b40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b48:	d912      	bls.n	8000b70 <__aeabi_d2iz+0x3c>
 8000b4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b56:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b5e:	bf18      	it	ne
 8000b60:	4240      	negne	r0, r0
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d105      	bne.n	8000b7c <__aeabi_d2iz+0x48>
 8000b70:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b74:	bf08      	it	eq
 8000b76:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b7a:	4770      	bx	lr
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <__aeabi_d2uiz>:
 8000b84:	004a      	lsls	r2, r1, #1
 8000b86:	d211      	bcs.n	8000bac <__aeabi_d2uiz+0x28>
 8000b88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b8c:	d211      	bcs.n	8000bb2 <__aeabi_d2uiz+0x2e>
 8000b8e:	d50d      	bpl.n	8000bac <__aeabi_d2uiz+0x28>
 8000b90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b98:	d40e      	bmi.n	8000bb8 <__aeabi_d2uiz+0x34>
 8000b9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	4770      	bx	lr
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb6:	d102      	bne.n	8000bbe <__aeabi_d2uiz+0x3a>
 8000bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bbc:	4770      	bx	lr
 8000bbe:	f04f 0000 	mov.w	r0, #0
 8000bc2:	4770      	bx	lr

08000bc4 <__aeabi_d2f>:
 8000bc4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bcc:	bf24      	itt	cs
 8000bce:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bd6:	d90d      	bls.n	8000bf4 <__aeabi_d2f+0x30>
 8000bd8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bdc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000be8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bec:	bf08      	it	eq
 8000bee:	f020 0001 	biceq.w	r0, r0, #1
 8000bf2:	4770      	bx	lr
 8000bf4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bf8:	d121      	bne.n	8000c3e <__aeabi_d2f+0x7a>
 8000bfa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bfe:	bfbc      	itt	lt
 8000c00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c04:	4770      	bxlt	lr
 8000c06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c0e:	f1c2 0218 	rsb	r2, r2, #24
 8000c12:	f1c2 0c20 	rsb	ip, r2, #32
 8000c16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c1e:	bf18      	it	ne
 8000c20:	f040 0001 	orrne.w	r0, r0, #1
 8000c24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c30:	ea40 000c 	orr.w	r0, r0, ip
 8000c34:	fa23 f302 	lsr.w	r3, r3, r2
 8000c38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c3c:	e7cc      	b.n	8000bd8 <__aeabi_d2f+0x14>
 8000c3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c42:	d107      	bne.n	8000c54 <__aeabi_d2f+0x90>
 8000c44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c48:	bf1e      	ittt	ne
 8000c4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c52:	4770      	bxne	lr
 8000c54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop

08000c64 <__aeabi_uldivmod>:
 8000c64:	b953      	cbnz	r3, 8000c7c <__aeabi_uldivmod+0x18>
 8000c66:	b94a      	cbnz	r2, 8000c7c <__aeabi_uldivmod+0x18>
 8000c68:	2900      	cmp	r1, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	2800      	cmpeq	r0, #0
 8000c6e:	bf1c      	itt	ne
 8000c70:	f04f 31ff 	movne.w	r1, #4294967295
 8000c74:	f04f 30ff 	movne.w	r0, #4294967295
 8000c78:	f000 b97a 	b.w	8000f70 <__aeabi_idiv0>
 8000c7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c84:	f000 f806 	bl	8000c94 <__udivmoddi4>
 8000c88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c90:	b004      	add	sp, #16
 8000c92:	4770      	bx	lr

08000c94 <__udivmoddi4>:
 8000c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c98:	468c      	mov	ip, r1
 8000c9a:	460d      	mov	r5, r1
 8000c9c:	4604      	mov	r4, r0
 8000c9e:	9e08      	ldr	r6, [sp, #32]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d151      	bne.n	8000d48 <__udivmoddi4+0xb4>
 8000ca4:	428a      	cmp	r2, r1
 8000ca6:	4617      	mov	r7, r2
 8000ca8:	d96d      	bls.n	8000d86 <__udivmoddi4+0xf2>
 8000caa:	fab2 fe82 	clz	lr, r2
 8000cae:	f1be 0f00 	cmp.w	lr, #0
 8000cb2:	d00b      	beq.n	8000ccc <__udivmoddi4+0x38>
 8000cb4:	f1ce 0c20 	rsb	ip, lr, #32
 8000cb8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000cbc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cc0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000cc4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000cc8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ccc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cd0:	0c25      	lsrs	r5, r4, #16
 8000cd2:	fbbc f8fa 	udiv	r8, ip, sl
 8000cd6:	fa1f f987 	uxth.w	r9, r7
 8000cda:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cde:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000ce2:	fb08 f309 	mul.w	r3, r8, r9
 8000ce6:	42ab      	cmp	r3, r5
 8000ce8:	d90a      	bls.n	8000d00 <__udivmoddi4+0x6c>
 8000cea:	19ed      	adds	r5, r5, r7
 8000cec:	f108 32ff 	add.w	r2, r8, #4294967295
 8000cf0:	f080 8123 	bcs.w	8000f3a <__udivmoddi4+0x2a6>
 8000cf4:	42ab      	cmp	r3, r5
 8000cf6:	f240 8120 	bls.w	8000f3a <__udivmoddi4+0x2a6>
 8000cfa:	f1a8 0802 	sub.w	r8, r8, #2
 8000cfe:	443d      	add	r5, r7
 8000d00:	1aed      	subs	r5, r5, r3
 8000d02:	b2a4      	uxth	r4, r4
 8000d04:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d08:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d10:	fb00 f909 	mul.w	r9, r0, r9
 8000d14:	45a1      	cmp	r9, r4
 8000d16:	d909      	bls.n	8000d2c <__udivmoddi4+0x98>
 8000d18:	19e4      	adds	r4, r4, r7
 8000d1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1e:	f080 810a 	bcs.w	8000f36 <__udivmoddi4+0x2a2>
 8000d22:	45a1      	cmp	r9, r4
 8000d24:	f240 8107 	bls.w	8000f36 <__udivmoddi4+0x2a2>
 8000d28:	3802      	subs	r0, #2
 8000d2a:	443c      	add	r4, r7
 8000d2c:	eba4 0409 	sub.w	r4, r4, r9
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	2100      	movs	r1, #0
 8000d36:	2e00      	cmp	r6, #0
 8000d38:	d061      	beq.n	8000dfe <__udivmoddi4+0x16a>
 8000d3a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d3e:	2300      	movs	r3, #0
 8000d40:	6034      	str	r4, [r6, #0]
 8000d42:	6073      	str	r3, [r6, #4]
 8000d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xc8>
 8000d4c:	2e00      	cmp	r6, #0
 8000d4e:	d054      	beq.n	8000dfa <__udivmoddi4+0x166>
 8000d50:	2100      	movs	r1, #0
 8000d52:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d56:	4608      	mov	r0, r1
 8000d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5c:	fab3 f183 	clz	r1, r3
 8000d60:	2900      	cmp	r1, #0
 8000d62:	f040 808e 	bne.w	8000e82 <__udivmoddi4+0x1ee>
 8000d66:	42ab      	cmp	r3, r5
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xdc>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 80fa 	bhi.w	8000f64 <__udivmoddi4+0x2d0>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb65 0503 	sbc.w	r5, r5, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	46ac      	mov	ip, r5
 8000d7a:	2e00      	cmp	r6, #0
 8000d7c:	d03f      	beq.n	8000dfe <__udivmoddi4+0x16a>
 8000d7e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	b912      	cbnz	r2, 8000d8e <__udivmoddi4+0xfa>
 8000d88:	2701      	movs	r7, #1
 8000d8a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d8e:	fab7 fe87 	clz	lr, r7
 8000d92:	f1be 0f00 	cmp.w	lr, #0
 8000d96:	d134      	bne.n	8000e02 <__udivmoddi4+0x16e>
 8000d98:	1beb      	subs	r3, r5, r7
 8000d9a:	0c3a      	lsrs	r2, r7, #16
 8000d9c:	fa1f fc87 	uxth.w	ip, r7
 8000da0:	2101      	movs	r1, #1
 8000da2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000da6:	0c25      	lsrs	r5, r4, #16
 8000da8:	fb02 3318 	mls	r3, r2, r8, r3
 8000dac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000db0:	fb0c f308 	mul.w	r3, ip, r8
 8000db4:	42ab      	cmp	r3, r5
 8000db6:	d907      	bls.n	8000dc8 <__udivmoddi4+0x134>
 8000db8:	19ed      	adds	r5, r5, r7
 8000dba:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dbe:	d202      	bcs.n	8000dc6 <__udivmoddi4+0x132>
 8000dc0:	42ab      	cmp	r3, r5
 8000dc2:	f200 80d1 	bhi.w	8000f68 <__udivmoddi4+0x2d4>
 8000dc6:	4680      	mov	r8, r0
 8000dc8:	1aed      	subs	r5, r5, r3
 8000dca:	b2a3      	uxth	r3, r4
 8000dcc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dd0:	fb02 5510 	mls	r5, r2, r0, r5
 8000dd4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000dd8:	fb0c fc00 	mul.w	ip, ip, r0
 8000ddc:	45a4      	cmp	ip, r4
 8000dde:	d907      	bls.n	8000df0 <__udivmoddi4+0x15c>
 8000de0:	19e4      	adds	r4, r4, r7
 8000de2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x15a>
 8000de8:	45a4      	cmp	ip, r4
 8000dea:	f200 80b8 	bhi.w	8000f5e <__udivmoddi4+0x2ca>
 8000dee:	4618      	mov	r0, r3
 8000df0:	eba4 040c 	sub.w	r4, r4, ip
 8000df4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000df8:	e79d      	b.n	8000d36 <__udivmoddi4+0xa2>
 8000dfa:	4631      	mov	r1, r6
 8000dfc:	4630      	mov	r0, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1ce 0420 	rsb	r4, lr, #32
 8000e06:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e0a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e0e:	fa20 f804 	lsr.w	r8, r0, r4
 8000e12:	0c3a      	lsrs	r2, r7, #16
 8000e14:	fa25 f404 	lsr.w	r4, r5, r4
 8000e18:	ea48 0803 	orr.w	r8, r8, r3
 8000e1c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e20:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e24:	fb02 4411 	mls	r4, r2, r1, r4
 8000e28:	fa1f fc87 	uxth.w	ip, r7
 8000e2c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e30:	fb01 f30c 	mul.w	r3, r1, ip
 8000e34:	42ab      	cmp	r3, r5
 8000e36:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e3a:	d909      	bls.n	8000e50 <__udivmoddi4+0x1bc>
 8000e3c:	19ed      	adds	r5, r5, r7
 8000e3e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e42:	f080 808a 	bcs.w	8000f5a <__udivmoddi4+0x2c6>
 8000e46:	42ab      	cmp	r3, r5
 8000e48:	f240 8087 	bls.w	8000f5a <__udivmoddi4+0x2c6>
 8000e4c:	3902      	subs	r1, #2
 8000e4e:	443d      	add	r5, r7
 8000e50:	1aeb      	subs	r3, r5, r3
 8000e52:	fa1f f588 	uxth.w	r5, r8
 8000e56:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e5a:	fb02 3310 	mls	r3, r2, r0, r3
 8000e5e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e62:	fb00 f30c 	mul.w	r3, r0, ip
 8000e66:	42ab      	cmp	r3, r5
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x1e6>
 8000e6a:	19ed      	adds	r5, r5, r7
 8000e6c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e70:	d26f      	bcs.n	8000f52 <__udivmoddi4+0x2be>
 8000e72:	42ab      	cmp	r3, r5
 8000e74:	d96d      	bls.n	8000f52 <__udivmoddi4+0x2be>
 8000e76:	3802      	subs	r0, #2
 8000e78:	443d      	add	r5, r7
 8000e7a:	1aeb      	subs	r3, r5, r3
 8000e7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e80:	e78f      	b.n	8000da2 <__udivmoddi4+0x10e>
 8000e82:	f1c1 0720 	rsb	r7, r1, #32
 8000e86:	fa22 f807 	lsr.w	r8, r2, r7
 8000e8a:	408b      	lsls	r3, r1
 8000e8c:	fa05 f401 	lsl.w	r4, r5, r1
 8000e90:	ea48 0303 	orr.w	r3, r8, r3
 8000e94:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e98:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e9c:	40fd      	lsrs	r5, r7
 8000e9e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000ea2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000ea6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000eaa:	fb0c 5519 	mls	r5, ip, r9, r5
 8000eae:	fa1f f883 	uxth.w	r8, r3
 8000eb2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000eb6:	fb09 f408 	mul.w	r4, r9, r8
 8000eba:	42ac      	cmp	r4, r5
 8000ebc:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x244>
 8000ec6:	18ed      	adds	r5, r5, r3
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ecc:	d243      	bcs.n	8000f56 <__udivmoddi4+0x2c2>
 8000ece:	42ac      	cmp	r4, r5
 8000ed0:	d941      	bls.n	8000f56 <__udivmoddi4+0x2c2>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	441d      	add	r5, r3
 8000ed8:	1b2d      	subs	r5, r5, r4
 8000eda:	fa1f fe8e 	uxth.w	lr, lr
 8000ede:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ee2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ee6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45a0      	cmp	r8, r4
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x26e>
 8000ef2:	18e4      	adds	r4, r4, r3
 8000ef4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ef8:	d229      	bcs.n	8000f4e <__udivmoddi4+0x2ba>
 8000efa:	45a0      	cmp	r8, r4
 8000efc:	d927      	bls.n	8000f4e <__udivmoddi4+0x2ba>
 8000efe:	3802      	subs	r0, #2
 8000f00:	441c      	add	r4, r3
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba4 0408 	sub.w	r4, r4, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454c      	cmp	r4, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	464d      	mov	r5, r9
 8000f14:	d315      	bcc.n	8000f42 <__udivmoddi4+0x2ae>
 8000f16:	d012      	beq.n	8000f3e <__udivmoddi4+0x2aa>
 8000f18:	b156      	cbz	r6, 8000f30 <__udivmoddi4+0x29c>
 8000f1a:	ebba 030e 	subs.w	r3, sl, lr
 8000f1e:	eb64 0405 	sbc.w	r4, r4, r5
 8000f22:	fa04 f707 	lsl.w	r7, r4, r7
 8000f26:	40cb      	lsrs	r3, r1
 8000f28:	431f      	orrs	r7, r3
 8000f2a:	40cc      	lsrs	r4, r1
 8000f2c:	6037      	str	r7, [r6, #0]
 8000f2e:	6074      	str	r4, [r6, #4]
 8000f30:	2100      	movs	r1, #0
 8000f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f36:	4618      	mov	r0, r3
 8000f38:	e6f8      	b.n	8000d2c <__udivmoddi4+0x98>
 8000f3a:	4690      	mov	r8, r2
 8000f3c:	e6e0      	b.n	8000d00 <__udivmoddi4+0x6c>
 8000f3e:	45c2      	cmp	sl, r8
 8000f40:	d2ea      	bcs.n	8000f18 <__udivmoddi4+0x284>
 8000f42:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f46:	eb69 0503 	sbc.w	r5, r9, r3
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7e4      	b.n	8000f18 <__udivmoddi4+0x284>
 8000f4e:	4628      	mov	r0, r5
 8000f50:	e7d7      	b.n	8000f02 <__udivmoddi4+0x26e>
 8000f52:	4640      	mov	r0, r8
 8000f54:	e791      	b.n	8000e7a <__udivmoddi4+0x1e6>
 8000f56:	4681      	mov	r9, r0
 8000f58:	e7be      	b.n	8000ed8 <__udivmoddi4+0x244>
 8000f5a:	4601      	mov	r1, r0
 8000f5c:	e778      	b.n	8000e50 <__udivmoddi4+0x1bc>
 8000f5e:	3802      	subs	r0, #2
 8000f60:	443c      	add	r4, r7
 8000f62:	e745      	b.n	8000df0 <__udivmoddi4+0x15c>
 8000f64:	4608      	mov	r0, r1
 8000f66:	e708      	b.n	8000d7a <__udivmoddi4+0xe6>
 8000f68:	f1a8 0802 	sub.w	r8, r8, #2
 8000f6c:	443d      	add	r5, r7
 8000f6e:	e72b      	b.n	8000dc8 <__udivmoddi4+0x134>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f78:	4a0e      	ldr	r2, [pc, #56]	; (8000fb4 <HAL_Init+0x40>)
 8000f7a:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <HAL_Init+0x40>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f84:	4a0b      	ldr	r2, [pc, #44]	; (8000fb4 <HAL_Init+0x40>)
 8000f86:	4b0b      	ldr	r3, [pc, #44]	; (8000fb4 <HAL_Init+0x40>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f90:	4a08      	ldr	r2, [pc, #32]	; (8000fb4 <HAL_Init+0x40>)
 8000f92:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <HAL_Init+0x40>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f9c:	2003      	movs	r0, #3
 8000f9e:	f000 fd51 	bl	8001a44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f000 f808 	bl	8000fb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fa8:	f007 ff02 	bl	8008db0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40023c00 	.word	0x40023c00

08000fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fc0:	4b12      	ldr	r3, [pc, #72]	; (800100c <HAL_InitTick+0x54>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	4b12      	ldr	r3, [pc, #72]	; (8001010 <HAL_InitTick+0x58>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fce:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f000 fd69 	bl	8001aae <HAL_SYSTICK_Config>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e00e      	b.n	8001004 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2b0f      	cmp	r3, #15
 8000fea:	d80a      	bhi.n	8001002 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fec:	2200      	movs	r2, #0
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ff4:	f000 fd31 	bl	8001a5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ff8:	4a06      	ldr	r2, [pc, #24]	; (8001014 <HAL_InitTick+0x5c>)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ffe:	2300      	movs	r3, #0
 8001000:	e000      	b.n	8001004 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
}
 8001004:	4618      	mov	r0, r3
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	2000001c 	.word	0x2000001c
 8001010:	20000004 	.word	0x20000004
 8001014:	20000000 	.word	0x20000000

08001018 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <HAL_IncTick+0x20>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	461a      	mov	r2, r3
 8001022:	4b06      	ldr	r3, [pc, #24]	; (800103c <HAL_IncTick+0x24>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4413      	add	r3, r2
 8001028:	4a04      	ldr	r2, [pc, #16]	; (800103c <HAL_IncTick+0x24>)
 800102a:	6013      	str	r3, [r2, #0]
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	20000004 	.word	0x20000004
 800103c:	200004c0 	.word	0x200004c0

08001040 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  return uwTick;
 8001044:	4b03      	ldr	r3, [pc, #12]	; (8001054 <HAL_GetTick+0x14>)
 8001046:	681b      	ldr	r3, [r3, #0]
}
 8001048:	4618      	mov	r0, r3
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	200004c0 	.word	0x200004c0

08001058 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001060:	f7ff ffee 	bl	8001040 <HAL_GetTick>
 8001064:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001070:	d005      	beq.n	800107e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001072:	4b09      	ldr	r3, [pc, #36]	; (8001098 <HAL_Delay+0x40>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	461a      	mov	r2, r3
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	4413      	add	r3, r2
 800107c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800107e:	bf00      	nop
 8001080:	f7ff ffde 	bl	8001040 <HAL_GetTick>
 8001084:	4602      	mov	r2, r0
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	1ad2      	subs	r2, r2, r3
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	429a      	cmp	r2, r3
 800108e:	d3f7      	bcc.n	8001080 <HAL_Delay+0x28>
  {
  }
}
 8001090:	bf00      	nop
 8001092:	3710      	adds	r7, #16
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20000004 	.word	0x20000004

0800109c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010a4:	2300      	movs	r3, #0
 80010a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e033      	b.n	800111a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d109      	bne.n	80010ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f005 fe30 	bl	8006d20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2200      	movs	r2, #0
 80010ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	f003 0310 	and.w	r3, r3, #16
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d118      	bne.n	800110c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010e2:	f023 0302 	bic.w	r3, r3, #2
 80010e6:	f043 0202 	orr.w	r2, r3, #2
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f000 fa5c 	bl	80015ac <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fe:	f023 0303 	bic.w	r3, r3, #3
 8001102:	f043 0201 	orr.w	r2, r3, #1
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	641a      	str	r2, [r3, #64]	; 0x40
 800110a:	e001      	b.n	8001110 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001118:	7bfb      	ldrb	r3, [r7, #15]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001130:	2300      	movs	r3, #0
 8001132:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800113a:	2b01      	cmp	r3, #1
 800113c:	d101      	bne.n	8001142 <HAL_ADC_Start_DMA+0x1e>
 800113e:	2302      	movs	r3, #2
 8001140:	e0cc      	b.n	80012dc <HAL_ADC_Start_DMA+0x1b8>
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2201      	movs	r2, #1
 8001146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f003 0301 	and.w	r3, r3, #1
 8001154:	2b01      	cmp	r3, #1
 8001156:	d018      	beq.n	800118a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	68fa      	ldr	r2, [r7, #12]
 800115e:	6812      	ldr	r2, [r2, #0]
 8001160:	6892      	ldr	r2, [r2, #8]
 8001162:	f042 0201 	orr.w	r2, r2, #1
 8001166:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001168:	4b5e      	ldr	r3, [pc, #376]	; (80012e4 <HAL_ADC_Start_DMA+0x1c0>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a5e      	ldr	r2, [pc, #376]	; (80012e8 <HAL_ADC_Start_DMA+0x1c4>)
 800116e:	fba2 2303 	umull	r2, r3, r2, r3
 8001172:	0c9a      	lsrs	r2, r3, #18
 8001174:	4613      	mov	r3, r2
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	4413      	add	r3, r2
 800117a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800117c:	e002      	b.n	8001184 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	3b01      	subs	r3, #1
 8001182:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d1f9      	bne.n	800117e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	f003 0301 	and.w	r3, r3, #1
 8001194:	2b01      	cmp	r3, #1
 8001196:	f040 80a0 	bne.w	80012da <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011a2:	f023 0301 	bic.w	r3, r3, #1
 80011a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d007      	beq.n	80011cc <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011d8:	d106      	bne.n	80011e8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011de:	f023 0206 	bic.w	r2, r3, #6
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	645a      	str	r2, [r3, #68]	; 0x44
 80011e6:	e002      	b.n	80011ee <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	2200      	movs	r2, #0
 80011ec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	2200      	movs	r2, #0
 80011f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011f6:	4b3d      	ldr	r3, [pc, #244]	; (80012ec <HAL_ADC_Start_DMA+0x1c8>)
 80011f8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011fe:	4a3c      	ldr	r2, [pc, #240]	; (80012f0 <HAL_ADC_Start_DMA+0x1cc>)
 8001200:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001206:	4a3b      	ldr	r2, [pc, #236]	; (80012f4 <HAL_ADC_Start_DMA+0x1d0>)
 8001208:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800120e:	4a3a      	ldr	r2, [pc, #232]	; (80012f8 <HAL_ADC_Start_DMA+0x1d4>)
 8001210:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800121a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	68fa      	ldr	r2, [r7, #12]
 8001222:	6812      	ldr	r2, [r2, #0]
 8001224:	6852      	ldr	r2, [r2, #4]
 8001226:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800122a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	68fa      	ldr	r2, [r7, #12]
 8001232:	6812      	ldr	r2, [r2, #0]
 8001234:	6892      	ldr	r2, [r2, #8]
 8001236:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800123a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	334c      	adds	r3, #76	; 0x4c
 8001246:	4619      	mov	r1, r3
 8001248:	68ba      	ldr	r2, [r7, #8]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	f000 fcea 	bl	8001c24 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f003 031f 	and.w	r3, r3, #31
 8001258:	2b00      	cmp	r3, #0
 800125a:	d12a      	bne.n	80012b2 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a26      	ldr	r2, [pc, #152]	; (80012fc <HAL_ADC_Start_DMA+0x1d8>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d015      	beq.n	8001292 <HAL_ADC_Start_DMA+0x16e>
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a25      	ldr	r2, [pc, #148]	; (8001300 <HAL_ADC_Start_DMA+0x1dc>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d105      	bne.n	800127c <HAL_ADC_Start_DMA+0x158>
 8001270:	4b1e      	ldr	r3, [pc, #120]	; (80012ec <HAL_ADC_Start_DMA+0x1c8>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f003 031f 	and.w	r3, r3, #31
 8001278:	2b00      	cmp	r3, #0
 800127a:	d00a      	beq.n	8001292 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a20      	ldr	r2, [pc, #128]	; (8001304 <HAL_ADC_Start_DMA+0x1e0>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d129      	bne.n	80012da <HAL_ADC_Start_DMA+0x1b6>
 8001286:	4b19      	ldr	r3, [pc, #100]	; (80012ec <HAL_ADC_Start_DMA+0x1c8>)
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f003 031f 	and.w	r3, r3, #31
 800128e:	2b0f      	cmp	r3, #15
 8001290:	d823      	bhi.n	80012da <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d11c      	bne.n	80012da <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	68fa      	ldr	r2, [r7, #12]
 80012a6:	6812      	ldr	r2, [r2, #0]
 80012a8:	6892      	ldr	r2, [r2, #8]
 80012aa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	e013      	b.n	80012da <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a11      	ldr	r2, [pc, #68]	; (80012fc <HAL_ADC_Start_DMA+0x1d8>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d10e      	bne.n	80012da <HAL_ADC_Start_DMA+0x1b6>
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d107      	bne.n	80012da <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	68fa      	ldr	r2, [r7, #12]
 80012d0:	6812      	ldr	r2, [r2, #0]
 80012d2:	6892      	ldr	r2, [r2, #8]
 80012d4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012d8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80012da:	2300      	movs	r3, #0
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3718      	adds	r7, #24
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	2000001c 	.word	0x2000001c
 80012e8:	431bde83 	.word	0x431bde83
 80012ec:	40012300 	.word	0x40012300
 80012f0:	080017a5 	.word	0x080017a5
 80012f4:	0800185f 	.word	0x0800185f
 80012f8:	0800187b 	.word	0x0800187b
 80012fc:	40012000 	.word	0x40012000
 8001300:	40012100 	.word	0x40012100
 8001304:	40012200 	.word	0x40012200

08001308 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001324:	bf00      	nop
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001344:	b490      	push	{r4, r7}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800134e:	2300      	movs	r3, #0
 8001350:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001358:	2b01      	cmp	r3, #1
 800135a:	d101      	bne.n	8001360 <HAL_ADC_ConfigChannel+0x1c>
 800135c:	2302      	movs	r3, #2
 800135e:	e115      	b.n	800158c <HAL_ADC_ConfigChannel+0x248>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2201      	movs	r2, #1
 8001364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2b09      	cmp	r3, #9
 800136e:	d926      	bls.n	80013be <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	68d9      	ldr	r1, [r3, #12]
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	b29b      	uxth	r3, r3
 8001380:	4618      	mov	r0, r3
 8001382:	4603      	mov	r3, r0
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	4403      	add	r3, r0
 8001388:	3b1e      	subs	r3, #30
 800138a:	2007      	movs	r0, #7
 800138c:	fa00 f303 	lsl.w	r3, r0, r3
 8001390:	43db      	mvns	r3, r3
 8001392:	400b      	ands	r3, r1
 8001394:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	68d9      	ldr	r1, [r3, #12]
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	6898      	ldr	r0, [r3, #8]
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	461c      	mov	r4, r3
 80013ac:	4623      	mov	r3, r4
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	4423      	add	r3, r4
 80013b2:	3b1e      	subs	r3, #30
 80013b4:	fa00 f303 	lsl.w	r3, r0, r3
 80013b8:	430b      	orrs	r3, r1
 80013ba:	60d3      	str	r3, [r2, #12]
 80013bc:	e023      	b.n	8001406 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	6919      	ldr	r1, [r3, #16]
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	4618      	mov	r0, r3
 80013d0:	4603      	mov	r3, r0
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	4403      	add	r3, r0
 80013d6:	2007      	movs	r0, #7
 80013d8:	fa00 f303 	lsl.w	r3, r0, r3
 80013dc:	43db      	mvns	r3, r3
 80013de:	400b      	ands	r3, r1
 80013e0:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	6919      	ldr	r1, [r3, #16]
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	6898      	ldr	r0, [r3, #8]
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	461c      	mov	r4, r3
 80013f8:	4623      	mov	r3, r4
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	4423      	add	r3, r4
 80013fe:	fa00 f303 	lsl.w	r3, r0, r3
 8001402:	430b      	orrs	r3, r1
 8001404:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	2b06      	cmp	r3, #6
 800140c:	d824      	bhi.n	8001458 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6819      	ldr	r1, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685a      	ldr	r2, [r3, #4]
 800141c:	4613      	mov	r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	4413      	add	r3, r2
 8001422:	3b05      	subs	r3, #5
 8001424:	221f      	movs	r2, #31
 8001426:	fa02 f303 	lsl.w	r3, r2, r3
 800142a:	43db      	mvns	r3, r3
 800142c:	4003      	ands	r3, r0
 800142e:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6819      	ldr	r1, [r3, #0]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	b29b      	uxth	r3, r3
 8001440:	461c      	mov	r4, r3
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685a      	ldr	r2, [r3, #4]
 8001446:	4613      	mov	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	3b05      	subs	r3, #5
 800144e:	fa04 f303 	lsl.w	r3, r4, r3
 8001452:	4303      	orrs	r3, r0
 8001454:	634b      	str	r3, [r1, #52]	; 0x34
 8001456:	e04c      	b.n	80014f2 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	2b0c      	cmp	r3, #12
 800145e:	d824      	bhi.n	80014aa <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6819      	ldr	r1, [r3, #0]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	4613      	mov	r3, r2
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	4413      	add	r3, r2
 8001474:	3b23      	subs	r3, #35	; 0x23
 8001476:	221f      	movs	r2, #31
 8001478:	fa02 f303 	lsl.w	r3, r2, r3
 800147c:	43db      	mvns	r3, r3
 800147e:	4003      	ands	r3, r0
 8001480:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6819      	ldr	r1, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	b29b      	uxth	r3, r3
 8001492:	461c      	mov	r4, r3
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685a      	ldr	r2, [r3, #4]
 8001498:	4613      	mov	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	3b23      	subs	r3, #35	; 0x23
 80014a0:	fa04 f303 	lsl.w	r3, r4, r3
 80014a4:	4303      	orrs	r3, r0
 80014a6:	630b      	str	r3, [r1, #48]	; 0x30
 80014a8:	e023      	b.n	80014f2 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6819      	ldr	r1, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685a      	ldr	r2, [r3, #4]
 80014b8:	4613      	mov	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	4413      	add	r3, r2
 80014be:	3b41      	subs	r3, #65	; 0x41
 80014c0:	221f      	movs	r2, #31
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	43db      	mvns	r3, r3
 80014c8:	4003      	ands	r3, r0
 80014ca:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6819      	ldr	r1, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	b29b      	uxth	r3, r3
 80014dc:	461c      	mov	r4, r3
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685a      	ldr	r2, [r3, #4]
 80014e2:	4613      	mov	r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	4413      	add	r3, r2
 80014e8:	3b41      	subs	r3, #65	; 0x41
 80014ea:	fa04 f303 	lsl.w	r3, r4, r3
 80014ee:	4303      	orrs	r3, r0
 80014f0:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014f2:	4b29      	ldr	r3, [pc, #164]	; (8001598 <HAL_ADC_ConfigChannel+0x254>)
 80014f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a28      	ldr	r2, [pc, #160]	; (800159c <HAL_ADC_ConfigChannel+0x258>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d10f      	bne.n	8001520 <HAL_ADC_ConfigChannel+0x1dc>
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b12      	cmp	r3, #18
 8001506:	d10b      	bne.n	8001520 <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a1d      	ldr	r2, [pc, #116]	; (800159c <HAL_ADC_ConfigChannel+0x258>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d12b      	bne.n	8001582 <HAL_ADC_ConfigChannel+0x23e>
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a1c      	ldr	r2, [pc, #112]	; (80015a0 <HAL_ADC_ConfigChannel+0x25c>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d003      	beq.n	800153c <HAL_ADC_ConfigChannel+0x1f8>
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b11      	cmp	r3, #17
 800153a:	d122      	bne.n	8001582 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a11      	ldr	r2, [pc, #68]	; (80015a0 <HAL_ADC_ConfigChannel+0x25c>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d111      	bne.n	8001582 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800155e:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <HAL_ADC_ConfigChannel+0x260>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a11      	ldr	r2, [pc, #68]	; (80015a8 <HAL_ADC_ConfigChannel+0x264>)
 8001564:	fba2 2303 	umull	r2, r3, r2, r3
 8001568:	0c9a      	lsrs	r2, r3, #18
 800156a:	4613      	mov	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	4413      	add	r3, r2
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001574:	e002      	b.n	800157c <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	3b01      	subs	r3, #1
 800157a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d1f9      	bne.n	8001576 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2200      	movs	r2, #0
 8001586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800158a:	2300      	movs	r3, #0
}
 800158c:	4618      	mov	r0, r3
 800158e:	3710      	adds	r7, #16
 8001590:	46bd      	mov	sp, r7
 8001592:	bc90      	pop	{r4, r7}
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40012300 	.word	0x40012300
 800159c:	40012000 	.word	0x40012000
 80015a0:	10000012 	.word	0x10000012
 80015a4:	2000001c 	.word	0x2000001c
 80015a8:	431bde83 	.word	0x431bde83

080015ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015b4:	4b79      	ldr	r3, [pc, #484]	; (800179c <ADC_Init+0x1f0>)
 80015b6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	685a      	ldr	r2, [r3, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	431a      	orrs	r2, r3
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	6852      	ldr	r2, [r2, #4]
 80015dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	6812      	ldr	r2, [r2, #0]
 80015ea:	6851      	ldr	r1, [r2, #4]
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6912      	ldr	r2, [r2, #16]
 80015f0:	0212      	lsls	r2, r2, #8
 80015f2:	430a      	orrs	r2, r1
 80015f4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	6812      	ldr	r2, [r2, #0]
 80015fe:	6852      	ldr	r2, [r2, #4]
 8001600:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001604:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	6812      	ldr	r2, [r2, #0]
 800160e:	6851      	ldr	r1, [r2, #4]
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	6892      	ldr	r2, [r2, #8]
 8001614:	430a      	orrs	r2, r1
 8001616:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	6812      	ldr	r2, [r2, #0]
 8001620:	6892      	ldr	r2, [r2, #8]
 8001622:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001626:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	6812      	ldr	r2, [r2, #0]
 8001630:	6891      	ldr	r1, [r2, #8]
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	68d2      	ldr	r2, [r2, #12]
 8001636:	430a      	orrs	r2, r1
 8001638:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800163e:	4a58      	ldr	r2, [pc, #352]	; (80017a0 <ADC_Init+0x1f4>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d022      	beq.n	800168a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	6812      	ldr	r2, [r2, #0]
 800164c:	6892      	ldr	r2, [r2, #8]
 800164e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001652:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	6891      	ldr	r1, [r2, #8]
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001662:	430a      	orrs	r2, r1
 8001664:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	6812      	ldr	r2, [r2, #0]
 800166e:	6892      	ldr	r2, [r2, #8]
 8001670:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001674:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	6812      	ldr	r2, [r2, #0]
 800167e:	6891      	ldr	r1, [r2, #8]
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001684:	430a      	orrs	r2, r1
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	e00f      	b.n	80016aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	6812      	ldr	r2, [r2, #0]
 8001692:	6892      	ldr	r2, [r2, #8]
 8001694:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001698:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	6812      	ldr	r2, [r2, #0]
 80016a2:	6892      	ldr	r2, [r2, #8]
 80016a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80016a8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	6812      	ldr	r2, [r2, #0]
 80016b2:	6892      	ldr	r2, [r2, #8]
 80016b4:	f022 0202 	bic.w	r2, r2, #2
 80016b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	6812      	ldr	r2, [r2, #0]
 80016c2:	6891      	ldr	r1, [r2, #8]
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	7e12      	ldrb	r2, [r2, #24]
 80016c8:	0052      	lsls	r2, r2, #1
 80016ca:	430a      	orrs	r2, r1
 80016cc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d01b      	beq.n	8001710 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	6812      	ldr	r2, [r2, #0]
 80016e0:	6852      	ldr	r2, [r2, #4]
 80016e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016e6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	6812      	ldr	r2, [r2, #0]
 80016f0:	6852      	ldr	r2, [r2, #4]
 80016f2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80016f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	6812      	ldr	r2, [r2, #0]
 8001700:	6851      	ldr	r1, [r2, #4]
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001706:	3a01      	subs	r2, #1
 8001708:	0352      	lsls	r2, r2, #13
 800170a:	430a      	orrs	r2, r1
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	e007      	b.n	8001720 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	6812      	ldr	r2, [r2, #0]
 8001718:	6852      	ldr	r2, [r2, #4]
 800171a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800171e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	6812      	ldr	r2, [r2, #0]
 8001728:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800172a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800172e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	6812      	ldr	r2, [r2, #0]
 8001738:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	69d2      	ldr	r2, [r2, #28]
 800173e:	3a01      	subs	r2, #1
 8001740:	0512      	lsls	r2, r2, #20
 8001742:	430a      	orrs	r2, r1
 8001744:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	6892      	ldr	r2, [r2, #8]
 8001750:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001754:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	6812      	ldr	r2, [r2, #0]
 800175e:	6891      	ldr	r1, [r2, #8]
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8001766:	0252      	lsls	r2, r2, #9
 8001768:	430a      	orrs	r2, r1
 800176a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	6892      	ldr	r2, [r2, #8]
 8001776:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800177a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	6812      	ldr	r2, [r2, #0]
 8001784:	6891      	ldr	r1, [r2, #8]
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	6952      	ldr	r2, [r2, #20]
 800178a:	0292      	lsls	r2, r2, #10
 800178c:	430a      	orrs	r2, r1
 800178e:	609a      	str	r2, [r3, #8]
}
 8001790:	bf00      	nop
 8001792:	3714      	adds	r7, #20
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	40012300 	.word	0x40012300
 80017a0:	0f000001 	.word	0x0f000001

080017a4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017b0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d13c      	bne.n	8001838 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d12b      	bne.n	8001830 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d127      	bne.n	8001830 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017e6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d006      	beq.n	80017fc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d119      	bne.n	8001830 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	68fa      	ldr	r2, [r7, #12]
 8001802:	6812      	ldr	r2, [r2, #0]
 8001804:	6852      	ldr	r2, [r2, #4]
 8001806:	f022 0220 	bic.w	r2, r2, #32
 800180a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001810:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d105      	bne.n	8001830 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001828:	f043 0201 	orr.w	r2, r3, #1
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001830:	68f8      	ldr	r0, [r7, #12]
 8001832:	f7ff fd69 	bl	8001308 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001836:	e00e      	b.n	8001856 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183c:	f003 0310 	and.w	r3, r3, #16
 8001840:	2b00      	cmp	r3, #0
 8001842:	d003      	beq.n	800184c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001844:	68f8      	ldr	r0, [r7, #12]
 8001846:	f7ff fd73 	bl	8001330 <HAL_ADC_ErrorCallback>
}
 800184a:	e004      	b.n	8001856 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	4798      	blx	r3
}
 8001856:	bf00      	nop
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b084      	sub	sp, #16
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800186a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800186c:	68f8      	ldr	r0, [r7, #12]
 800186e:	f7ff fd55 	bl	800131c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001872:	bf00      	nop
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b084      	sub	sp, #16
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001886:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2240      	movs	r2, #64	; 0x40
 800188c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001892:	f043 0204 	orr.w	r2, r3, #4
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800189a:	68f8      	ldr	r0, [r7, #12]
 800189c:	f7ff fd48 	bl	8001330 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80018a0:	bf00      	nop
 80018a2:	3710      	adds	r7, #16
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f003 0307 	and.w	r3, r3, #7
 80018b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018b8:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <__NVIC_SetPriorityGrouping+0x44>)
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018be:	68ba      	ldr	r2, [r7, #8]
 80018c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018c4:	4013      	ands	r3, r2
 80018c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018da:	4a04      	ldr	r2, [pc, #16]	; (80018ec <__NVIC_SetPriorityGrouping+0x44>)
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	60d3      	str	r3, [r2, #12]
}
 80018e0:	bf00      	nop
 80018e2:	3714      	adds	r7, #20
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	e000ed00 	.word	0xe000ed00

080018f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018f4:	4b04      	ldr	r3, [pc, #16]	; (8001908 <__NVIC_GetPriorityGrouping+0x18>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	0a1b      	lsrs	r3, r3, #8
 80018fa:	f003 0307 	and.w	r3, r3, #7
}
 80018fe:	4618      	mov	r0, r3
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191a:	2b00      	cmp	r3, #0
 800191c:	db0b      	blt.n	8001936 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800191e:	4909      	ldr	r1, [pc, #36]	; (8001944 <__NVIC_EnableIRQ+0x38>)
 8001920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001924:	095b      	lsrs	r3, r3, #5
 8001926:	79fa      	ldrb	r2, [r7, #7]
 8001928:	f002 021f 	and.w	r2, r2, #31
 800192c:	2001      	movs	r0, #1
 800192e:	fa00 f202 	lsl.w	r2, r0, r2
 8001932:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001936:	bf00      	nop
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	e000e100 	.word	0xe000e100

08001948 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	6039      	str	r1, [r7, #0]
 8001952:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001958:	2b00      	cmp	r3, #0
 800195a:	db0a      	blt.n	8001972 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800195c:	490d      	ldr	r1, [pc, #52]	; (8001994 <__NVIC_SetPriority+0x4c>)
 800195e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001962:	683a      	ldr	r2, [r7, #0]
 8001964:	b2d2      	uxtb	r2, r2
 8001966:	0112      	lsls	r2, r2, #4
 8001968:	b2d2      	uxtb	r2, r2
 800196a:	440b      	add	r3, r1
 800196c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001970:	e00a      	b.n	8001988 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001972:	4909      	ldr	r1, [pc, #36]	; (8001998 <__NVIC_SetPriority+0x50>)
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	f003 030f 	and.w	r3, r3, #15
 800197a:	3b04      	subs	r3, #4
 800197c:	683a      	ldr	r2, [r7, #0]
 800197e:	b2d2      	uxtb	r2, r2
 8001980:	0112      	lsls	r2, r2, #4
 8001982:	b2d2      	uxtb	r2, r2
 8001984:	440b      	add	r3, r1
 8001986:	761a      	strb	r2, [r3, #24]
}
 8001988:	bf00      	nop
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	e000e100 	.word	0xe000e100
 8001998:	e000ed00 	.word	0xe000ed00

0800199c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800199c:	b480      	push	{r7}
 800199e:	b089      	sub	sp, #36	; 0x24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	f1c3 0307 	rsb	r3, r3, #7
 80019b6:	2b04      	cmp	r3, #4
 80019b8:	bf28      	it	cs
 80019ba:	2304      	movcs	r3, #4
 80019bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	3304      	adds	r3, #4
 80019c2:	2b06      	cmp	r3, #6
 80019c4:	d902      	bls.n	80019cc <NVIC_EncodePriority+0x30>
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	3b03      	subs	r3, #3
 80019ca:	e000      	b.n	80019ce <NVIC_EncodePriority+0x32>
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d0:	2201      	movs	r2, #1
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	1e5a      	subs	r2, r3, #1
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	401a      	ands	r2, r3
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019e2:	2101      	movs	r1, #1
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ea:	1e59      	subs	r1, r3, #1
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f0:	4313      	orrs	r3, r2
         );
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3724      	adds	r7, #36	; 0x24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
	...

08001a00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a10:	d301      	bcc.n	8001a16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a12:	2301      	movs	r3, #1
 8001a14:	e00f      	b.n	8001a36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a16:	4a0a      	ldr	r2, [pc, #40]	; (8001a40 <SysTick_Config+0x40>)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a1e:	210f      	movs	r1, #15
 8001a20:	f04f 30ff 	mov.w	r0, #4294967295
 8001a24:	f7ff ff90 	bl	8001948 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a28:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <SysTick_Config+0x40>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a2e:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <SysTick_Config+0x40>)
 8001a30:	2207      	movs	r2, #7
 8001a32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a34:	2300      	movs	r3, #0
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	e000e010 	.word	0xe000e010

08001a44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff ff2b 	bl	80018a8 <__NVIC_SetPriorityGrouping>
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b086      	sub	sp, #24
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	4603      	mov	r3, r0
 8001a62:	60b9      	str	r1, [r7, #8]
 8001a64:	607a      	str	r2, [r7, #4]
 8001a66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a6c:	f7ff ff40 	bl	80018f0 <__NVIC_GetPriorityGrouping>
 8001a70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	68b9      	ldr	r1, [r7, #8]
 8001a76:	6978      	ldr	r0, [r7, #20]
 8001a78:	f7ff ff90 	bl	800199c <NVIC_EncodePriority>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a82:	4611      	mov	r1, r2
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff ff5f 	bl	8001948 <__NVIC_SetPriority>
}
 8001a8a:	bf00      	nop
 8001a8c:	3718      	adds	r7, #24
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b082      	sub	sp, #8
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	4603      	mov	r3, r0
 8001a9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff ff33 	bl	800190c <__NVIC_EnableIRQ>
}
 8001aa6:	bf00      	nop
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f7ff ffa2 	bl	8001a00 <SysTick_Config>
 8001abc:	4603      	mov	r3, r0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
	...

08001ac8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001ad4:	f7ff fab4 	bl	8001040 <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d101      	bne.n	8001ae4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e099      	b.n	8001c18 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2202      	movs	r2, #2
 8001af0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	6812      	ldr	r2, [r2, #0]
 8001afc:	6812      	ldr	r2, [r2, #0]
 8001afe:	f022 0201 	bic.w	r2, r2, #1
 8001b02:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b04:	e00f      	b.n	8001b26 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b06:	f7ff fa9b 	bl	8001040 <HAL_GetTick>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	2b05      	cmp	r3, #5
 8001b12:	d908      	bls.n	8001b26 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2220      	movs	r2, #32
 8001b18:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2203      	movs	r2, #3
 8001b1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e078      	b.n	8001c18 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d1e8      	bne.n	8001b06 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b3c:	697a      	ldr	r2, [r7, #20]
 8001b3e:	4b38      	ldr	r3, [pc, #224]	; (8001c20 <HAL_DMA_Init+0x158>)
 8001b40:	4013      	ands	r3, r2
 8001b42:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	685a      	ldr	r2, [r3, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a1b      	ldr	r3, [r3, #32]
 8001b70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b72:	697a      	ldr	r2, [r7, #20]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7c:	2b04      	cmp	r3, #4
 8001b7e:	d107      	bne.n	8001b90 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	697a      	ldr	r2, [r7, #20]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	697a      	ldr	r2, [r7, #20]
 8001b96:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	695b      	ldr	r3, [r3, #20]
 8001b9e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	f023 0307 	bic.w	r3, r3, #7
 8001ba6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bac:	697a      	ldr	r2, [r7, #20]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb6:	2b04      	cmp	r3, #4
 8001bb8:	d117      	bne.n	8001bea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bbe:	697a      	ldr	r2, [r7, #20]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d00e      	beq.n	8001bea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f000 fa99 	bl	8002104 <DMA_CheckFifoParam>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d008      	beq.n	8001bea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2240      	movs	r2, #64	; 0x40
 8001bdc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2201      	movs	r2, #1
 8001be2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001be6:	2301      	movs	r3, #1
 8001be8:	e016      	b.n	8001c18 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	697a      	ldr	r2, [r7, #20]
 8001bf0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f000 fa50 	bl	8002098 <DMA_CalcBaseAndBitshift>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c00:	223f      	movs	r2, #63	; 0x3f
 8001c02:	409a      	lsls	r2, r3
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2201      	movs	r2, #1
 8001c12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3718      	adds	r7, #24
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	f010803f 	.word	0xf010803f

08001c24 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b086      	sub	sp, #24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
 8001c30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c32:	2300      	movs	r3, #0
 8001c34:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c3a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d101      	bne.n	8001c4a <HAL_DMA_Start_IT+0x26>
 8001c46:	2302      	movs	r3, #2
 8001c48:	e048      	b.n	8001cdc <HAL_DMA_Start_IT+0xb8>
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d137      	bne.n	8001cce <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2202      	movs	r2, #2
 8001c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	68b9      	ldr	r1, [r7, #8]
 8001c72:	68f8      	ldr	r0, [r7, #12]
 8001c74:	f000 f9e2 	bl	800203c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c7c:	223f      	movs	r2, #63	; 0x3f
 8001c7e:	409a      	lsls	r2, r3
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	68fa      	ldr	r2, [r7, #12]
 8001c8a:	6812      	ldr	r2, [r2, #0]
 8001c8c:	6812      	ldr	r2, [r2, #0]
 8001c8e:	f042 0216 	orr.w	r2, r2, #22
 8001c92:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	68fa      	ldr	r2, [r7, #12]
 8001c9a:	6812      	ldr	r2, [r2, #0]
 8001c9c:	6952      	ldr	r2, [r2, #20]
 8001c9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001ca2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d007      	beq.n	8001cbc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	6812      	ldr	r2, [r2, #0]
 8001cb4:	6812      	ldr	r2, [r2, #0]
 8001cb6:	f042 0208 	orr.w	r2, r2, #8
 8001cba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	6812      	ldr	r2, [r2, #0]
 8001cc4:	6812      	ldr	r2, [r2, #0]
 8001cc6:	f042 0201 	orr.w	r2, r2, #1
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	e005      	b.n	8001cda <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d004      	beq.n	8001d02 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2280      	movs	r2, #128	; 0x80
 8001cfc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e00c      	b.n	8001d1c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2205      	movs	r2, #5
 8001d06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	6812      	ldr	r2, [r2, #0]
 8001d12:	6812      	ldr	r2, [r2, #0]
 8001d14:	f022 0201 	bic.w	r2, r2, #1
 8001d18:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d1a:	2300      	movs	r3, #0
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001d30:	2300      	movs	r3, #0
 8001d32:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001d34:	4b92      	ldr	r3, [pc, #584]	; (8001f80 <HAL_DMA_IRQHandler+0x258>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a92      	ldr	r2, [pc, #584]	; (8001f84 <HAL_DMA_IRQHandler+0x25c>)
 8001d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d3e:	0a9b      	lsrs	r3, r3, #10
 8001d40:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d46:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d52:	2208      	movs	r2, #8
 8001d54:	409a      	lsls	r2, r3
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d01a      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0304 	and.w	r3, r3, #4
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d013      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	6812      	ldr	r2, [r2, #0]
 8001d74:	6812      	ldr	r2, [r2, #0]
 8001d76:	f022 0204 	bic.w	r2, r2, #4
 8001d7a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d80:	2208      	movs	r2, #8
 8001d82:	409a      	lsls	r2, r3
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d8c:	f043 0201 	orr.w	r2, r3, #1
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d98:	2201      	movs	r2, #1
 8001d9a:	409a      	lsls	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d012      	beq.n	8001dca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	695b      	ldr	r3, [r3, #20]
 8001daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d00b      	beq.n	8001dca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001db6:	2201      	movs	r2, #1
 8001db8:	409a      	lsls	r2, r3
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dc2:	f043 0202 	orr.w	r2, r3, #2
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dce:	2204      	movs	r2, #4
 8001dd0:	409a      	lsls	r2, r3
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d012      	beq.n	8001e00 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d00b      	beq.n	8001e00 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dec:	2204      	movs	r2, #4
 8001dee:	409a      	lsls	r2, r3
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001df8:	f043 0204 	orr.w	r2, r3, #4
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e04:	2210      	movs	r2, #16
 8001e06:	409a      	lsls	r2, r3
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d043      	beq.n	8001e98 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0308 	and.w	r3, r3, #8
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d03c      	beq.n	8001e98 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e22:	2210      	movs	r2, #16
 8001e24:	409a      	lsls	r2, r3
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d018      	beq.n	8001e6a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d108      	bne.n	8001e58 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d024      	beq.n	8001e98 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	4798      	blx	r3
 8001e56:	e01f      	b.n	8001e98 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d01b      	beq.n	8001e98 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	4798      	blx	r3
 8001e68:	e016      	b.n	8001e98 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d107      	bne.n	8001e88 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	6812      	ldr	r2, [r2, #0]
 8001e80:	6812      	ldr	r2, [r2, #0]
 8001e82:	f022 0208 	bic.w	r2, r2, #8
 8001e86:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d003      	beq.n	8001e98 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e9c:	2220      	movs	r2, #32
 8001e9e:	409a      	lsls	r2, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f000 808e 	beq.w	8001fc6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0310 	and.w	r3, r3, #16
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f000 8086 	beq.w	8001fc6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	409a      	lsls	r2, r3
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	2b05      	cmp	r3, #5
 8001ed0:	d136      	bne.n	8001f40 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	6812      	ldr	r2, [r2, #0]
 8001edc:	f022 0216 	bic.w	r2, r2, #22
 8001ee0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	6812      	ldr	r2, [r2, #0]
 8001eea:	6952      	ldr	r2, [r2, #20]
 8001eec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ef0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d103      	bne.n	8001f02 <HAL_DMA_IRQHandler+0x1da>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d007      	beq.n	8001f12 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	6812      	ldr	r2, [r2, #0]
 8001f0a:	6812      	ldr	r2, [r2, #0]
 8001f0c:	f022 0208 	bic.w	r2, r2, #8
 8001f10:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f16:	223f      	movs	r2, #63	; 0x3f
 8001f18:	409a      	lsls	r2, r3
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d07d      	beq.n	8002032 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	4798      	blx	r3
        }
        return;
 8001f3e:	e078      	b.n	8002032 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d01c      	beq.n	8001f88 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d108      	bne.n	8001f6e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d030      	beq.n	8001fc6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	4798      	blx	r3
 8001f6c:	e02b      	b.n	8001fc6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d027      	beq.n	8001fc6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	4798      	blx	r3
 8001f7e:	e022      	b.n	8001fc6 <HAL_DMA_IRQHandler+0x29e>
 8001f80:	2000001c 	.word	0x2000001c
 8001f84:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d10f      	bne.n	8001fb6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	6812      	ldr	r2, [r2, #0]
 8001f9e:	6812      	ldr	r2, [r2, #0]
 8001fa0:	f022 0210 	bic.w	r2, r2, #16
 8001fa4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d032      	beq.n	8002034 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d022      	beq.n	8002020 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2205      	movs	r2, #5
 8001fde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	6812      	ldr	r2, [r2, #0]
 8001fea:	6812      	ldr	r2, [r2, #0]
 8001fec:	f022 0201 	bic.w	r2, r2, #1
 8001ff0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	60bb      	str	r3, [r7, #8]
 8001ff8:	697a      	ldr	r2, [r7, #20]
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d807      	bhi.n	800200e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	2b00      	cmp	r3, #0
 800200a:	d1f2      	bne.n	8001ff2 <HAL_DMA_IRQHandler+0x2ca>
 800200c:	e000      	b.n	8002010 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800200e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2201      	movs	r2, #1
 800201c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002024:	2b00      	cmp	r3, #0
 8002026:	d005      	beq.n	8002034 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	4798      	blx	r3
 8002030:	e000      	b.n	8002034 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002032:	bf00      	nop
    }
  }
}
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop

0800203c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
 8002048:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	6812      	ldr	r2, [r2, #0]
 8002052:	6812      	ldr	r2, [r2, #0]
 8002054:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002058:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	683a      	ldr	r2, [r7, #0]
 8002060:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	2b40      	cmp	r3, #64	; 0x40
 8002068:	d108      	bne.n	800207c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68ba      	ldr	r2, [r7, #8]
 8002078:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800207a:	e007      	b.n	800208c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68ba      	ldr	r2, [r7, #8]
 8002082:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	60da      	str	r2, [r3, #12]
}
 800208c:	bf00      	nop
 800208e:	3714      	adds	r7, #20
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	3b10      	subs	r3, #16
 80020a8:	4a14      	ldr	r2, [pc, #80]	; (80020fc <DMA_CalcBaseAndBitshift+0x64>)
 80020aa:	fba2 2303 	umull	r2, r3, r2, r3
 80020ae:	091b      	lsrs	r3, r3, #4
 80020b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80020b2:	4a13      	ldr	r2, [pc, #76]	; (8002100 <DMA_CalcBaseAndBitshift+0x68>)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	4413      	add	r3, r2
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	461a      	mov	r2, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	d909      	bls.n	80020da <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80020ce:	f023 0303 	bic.w	r3, r3, #3
 80020d2:	1d1a      	adds	r2, r3, #4
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	659a      	str	r2, [r3, #88]	; 0x58
 80020d8:	e007      	b.n	80020ea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80020e2:	f023 0303 	bic.w	r3, r3, #3
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3714      	adds	r7, #20
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	aaaaaaab 	.word	0xaaaaaaab
 8002100:	0800b1a4 	.word	0x0800b1a4

08002104 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800210c:	2300      	movs	r3, #0
 800210e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002114:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d11f      	bne.n	800215e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	2b03      	cmp	r3, #3
 8002122:	d855      	bhi.n	80021d0 <DMA_CheckFifoParam+0xcc>
 8002124:	a201      	add	r2, pc, #4	; (adr r2, 800212c <DMA_CheckFifoParam+0x28>)
 8002126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800212a:	bf00      	nop
 800212c:	0800213d 	.word	0x0800213d
 8002130:	0800214f 	.word	0x0800214f
 8002134:	0800213d 	.word	0x0800213d
 8002138:	080021d1 	.word	0x080021d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002140:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d045      	beq.n	80021d4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800214c:	e042      	b.n	80021d4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002152:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002156:	d13f      	bne.n	80021d8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800215c:	e03c      	b.n	80021d8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002166:	d121      	bne.n	80021ac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	2b03      	cmp	r3, #3
 800216c:	d836      	bhi.n	80021dc <DMA_CheckFifoParam+0xd8>
 800216e:	a201      	add	r2, pc, #4	; (adr r2, 8002174 <DMA_CheckFifoParam+0x70>)
 8002170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002174:	08002185 	.word	0x08002185
 8002178:	0800218b 	.word	0x0800218b
 800217c:	08002185 	.word	0x08002185
 8002180:	0800219d 	.word	0x0800219d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	73fb      	strb	r3, [r7, #15]
      break;
 8002188:	e02f      	b.n	80021ea <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800218e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d024      	beq.n	80021e0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800219a:	e021      	b.n	80021e0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80021a4:	d11e      	bne.n	80021e4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80021aa:	e01b      	b.n	80021e4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d902      	bls.n	80021b8 <DMA_CheckFifoParam+0xb4>
 80021b2:	2b03      	cmp	r3, #3
 80021b4:	d003      	beq.n	80021be <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80021b6:	e018      	b.n	80021ea <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	73fb      	strb	r3, [r7, #15]
      break;
 80021bc:	e015      	b.n	80021ea <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d00e      	beq.n	80021e8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	73fb      	strb	r3, [r7, #15]
      break;
 80021ce:	e00b      	b.n	80021e8 <DMA_CheckFifoParam+0xe4>
      break;
 80021d0:	bf00      	nop
 80021d2:	e00a      	b.n	80021ea <DMA_CheckFifoParam+0xe6>
      break;
 80021d4:	bf00      	nop
 80021d6:	e008      	b.n	80021ea <DMA_CheckFifoParam+0xe6>
      break;
 80021d8:	bf00      	nop
 80021da:	e006      	b.n	80021ea <DMA_CheckFifoParam+0xe6>
      break;
 80021dc:	bf00      	nop
 80021de:	e004      	b.n	80021ea <DMA_CheckFifoParam+0xe6>
      break;
 80021e0:	bf00      	nop
 80021e2:	e002      	b.n	80021ea <DMA_CheckFifoParam+0xe6>
      break;   
 80021e4:	bf00      	nop
 80021e6:	e000      	b.n	80021ea <DMA_CheckFifoParam+0xe6>
      break;
 80021e8:	bf00      	nop
    }
  } 
  
  return status; 
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b089      	sub	sp, #36	; 0x24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002202:	2300      	movs	r3, #0
 8002204:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800220a:	2300      	movs	r3, #0
 800220c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800220e:	2300      	movs	r3, #0
 8002210:	61fb      	str	r3, [r7, #28]
 8002212:	e177      	b.n	8002504 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002214:	2201      	movs	r2, #1
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	4013      	ands	r3, r2
 8002226:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	429a      	cmp	r2, r3
 800222e:	f040 8166 	bne.w	80024fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2b02      	cmp	r3, #2
 8002238:	d003      	beq.n	8002242 <HAL_GPIO_Init+0x4a>
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2b12      	cmp	r3, #18
 8002240:	d123      	bne.n	800228a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	08da      	lsrs	r2, r3, #3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	3208      	adds	r2, #8
 800224a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800224e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	f003 0307 	and.w	r3, r3, #7
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	220f      	movs	r2, #15
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	43db      	mvns	r3, r3
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	4013      	ands	r3, r2
 8002264:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	691a      	ldr	r2, [r3, #16]
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	f003 0307 	and.w	r3, r3, #7
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	fa02 f303 	lsl.w	r3, r2, r3
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	4313      	orrs	r3, r2
 800227a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	08da      	lsrs	r2, r3, #3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3208      	adds	r2, #8
 8002284:	69b9      	ldr	r1, [r7, #24]
 8002286:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	2203      	movs	r2, #3
 8002296:	fa02 f303 	lsl.w	r3, r2, r3
 800229a:	43db      	mvns	r3, r3
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	4013      	ands	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f003 0203 	and.w	r2, r3, #3
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d00b      	beq.n	80022de <HAL_GPIO_Init+0xe6>
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d007      	beq.n	80022de <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022d2:	2b11      	cmp	r3, #17
 80022d4:	d003      	beq.n	80022de <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2b12      	cmp	r3, #18
 80022dc:	d130      	bne.n	8002340 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	2203      	movs	r2, #3
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	43db      	mvns	r3, r3
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	4013      	ands	r3, r2
 80022f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	68da      	ldr	r2, [r3, #12]
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	69ba      	ldr	r2, [r7, #24]
 8002304:	4313      	orrs	r3, r2
 8002306:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	69ba      	ldr	r2, [r7, #24]
 800230c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002314:	2201      	movs	r2, #1
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	43db      	mvns	r3, r3
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	4013      	ands	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	091b      	lsrs	r3, r3, #4
 800232a:	f003 0201 	and.w	r2, r3, #1
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	4313      	orrs	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	2203      	movs	r2, #3
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	43db      	mvns	r3, r3
 8002352:	69ba      	ldr	r2, [r7, #24]
 8002354:	4013      	ands	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4313      	orrs	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002378:	2b00      	cmp	r3, #0
 800237a:	f000 80c0 	beq.w	80024fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	60fb      	str	r3, [r7, #12]
 8002382:	4a65      	ldr	r2, [pc, #404]	; (8002518 <HAL_GPIO_Init+0x320>)
 8002384:	4b64      	ldr	r3, [pc, #400]	; (8002518 <HAL_GPIO_Init+0x320>)
 8002386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002388:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800238c:	6453      	str	r3, [r2, #68]	; 0x44
 800238e:	4b62      	ldr	r3, [pc, #392]	; (8002518 <HAL_GPIO_Init+0x320>)
 8002390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002392:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800239a:	4a60      	ldr	r2, [pc, #384]	; (800251c <HAL_GPIO_Init+0x324>)
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	089b      	lsrs	r3, r3, #2
 80023a0:	3302      	adds	r3, #2
 80023a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	f003 0303 	and.w	r3, r3, #3
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	220f      	movs	r2, #15
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4013      	ands	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a57      	ldr	r2, [pc, #348]	; (8002520 <HAL_GPIO_Init+0x328>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d037      	beq.n	8002436 <HAL_GPIO_Init+0x23e>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a56      	ldr	r2, [pc, #344]	; (8002524 <HAL_GPIO_Init+0x32c>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d031      	beq.n	8002432 <HAL_GPIO_Init+0x23a>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a55      	ldr	r2, [pc, #340]	; (8002528 <HAL_GPIO_Init+0x330>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d02b      	beq.n	800242e <HAL_GPIO_Init+0x236>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a54      	ldr	r2, [pc, #336]	; (800252c <HAL_GPIO_Init+0x334>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d025      	beq.n	800242a <HAL_GPIO_Init+0x232>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a53      	ldr	r2, [pc, #332]	; (8002530 <HAL_GPIO_Init+0x338>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d01f      	beq.n	8002426 <HAL_GPIO_Init+0x22e>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a52      	ldr	r2, [pc, #328]	; (8002534 <HAL_GPIO_Init+0x33c>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d019      	beq.n	8002422 <HAL_GPIO_Init+0x22a>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a51      	ldr	r2, [pc, #324]	; (8002538 <HAL_GPIO_Init+0x340>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d013      	beq.n	800241e <HAL_GPIO_Init+0x226>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a50      	ldr	r2, [pc, #320]	; (800253c <HAL_GPIO_Init+0x344>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d00d      	beq.n	800241a <HAL_GPIO_Init+0x222>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a4f      	ldr	r2, [pc, #316]	; (8002540 <HAL_GPIO_Init+0x348>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d007      	beq.n	8002416 <HAL_GPIO_Init+0x21e>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a4e      	ldr	r2, [pc, #312]	; (8002544 <HAL_GPIO_Init+0x34c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d101      	bne.n	8002412 <HAL_GPIO_Init+0x21a>
 800240e:	2309      	movs	r3, #9
 8002410:	e012      	b.n	8002438 <HAL_GPIO_Init+0x240>
 8002412:	230a      	movs	r3, #10
 8002414:	e010      	b.n	8002438 <HAL_GPIO_Init+0x240>
 8002416:	2308      	movs	r3, #8
 8002418:	e00e      	b.n	8002438 <HAL_GPIO_Init+0x240>
 800241a:	2307      	movs	r3, #7
 800241c:	e00c      	b.n	8002438 <HAL_GPIO_Init+0x240>
 800241e:	2306      	movs	r3, #6
 8002420:	e00a      	b.n	8002438 <HAL_GPIO_Init+0x240>
 8002422:	2305      	movs	r3, #5
 8002424:	e008      	b.n	8002438 <HAL_GPIO_Init+0x240>
 8002426:	2304      	movs	r3, #4
 8002428:	e006      	b.n	8002438 <HAL_GPIO_Init+0x240>
 800242a:	2303      	movs	r3, #3
 800242c:	e004      	b.n	8002438 <HAL_GPIO_Init+0x240>
 800242e:	2302      	movs	r3, #2
 8002430:	e002      	b.n	8002438 <HAL_GPIO_Init+0x240>
 8002432:	2301      	movs	r3, #1
 8002434:	e000      	b.n	8002438 <HAL_GPIO_Init+0x240>
 8002436:	2300      	movs	r3, #0
 8002438:	69fa      	ldr	r2, [r7, #28]
 800243a:	f002 0203 	and.w	r2, r2, #3
 800243e:	0092      	lsls	r2, r2, #2
 8002440:	4093      	lsls	r3, r2
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	4313      	orrs	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002448:	4934      	ldr	r1, [pc, #208]	; (800251c <HAL_GPIO_Init+0x324>)
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	089b      	lsrs	r3, r3, #2
 800244e:	3302      	adds	r3, #2
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002456:	4b3c      	ldr	r3, [pc, #240]	; (8002548 <HAL_GPIO_Init+0x350>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	43db      	mvns	r3, r3
 8002460:	69ba      	ldr	r2, [r7, #24]
 8002462:	4013      	ands	r3, r2
 8002464:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d003      	beq.n	800247a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	4313      	orrs	r3, r2
 8002478:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800247a:	4a33      	ldr	r2, [pc, #204]	; (8002548 <HAL_GPIO_Init+0x350>)
 800247c:	69bb      	ldr	r3, [r7, #24]
 800247e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002480:	4b31      	ldr	r3, [pc, #196]	; (8002548 <HAL_GPIO_Init+0x350>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	43db      	mvns	r3, r3
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	4013      	ands	r3, r2
 800248e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d003      	beq.n	80024a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024a4:	4a28      	ldr	r2, [pc, #160]	; (8002548 <HAL_GPIO_Init+0x350>)
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024aa:	4b27      	ldr	r3, [pc, #156]	; (8002548 <HAL_GPIO_Init+0x350>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	43db      	mvns	r3, r3
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	4013      	ands	r3, r2
 80024b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d003      	beq.n	80024ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80024c6:	69ba      	ldr	r2, [r7, #24]
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024ce:	4a1e      	ldr	r2, [pc, #120]	; (8002548 <HAL_GPIO_Init+0x350>)
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024d4:	4b1c      	ldr	r3, [pc, #112]	; (8002548 <HAL_GPIO_Init+0x350>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	43db      	mvns	r3, r3
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	4013      	ands	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d003      	beq.n	80024f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024f8:	4a13      	ldr	r2, [pc, #76]	; (8002548 <HAL_GPIO_Init+0x350>)
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	3301      	adds	r3, #1
 8002502:	61fb      	str	r3, [r7, #28]
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	2b0f      	cmp	r3, #15
 8002508:	f67f ae84 	bls.w	8002214 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800250c:	bf00      	nop
 800250e:	3724      	adds	r7, #36	; 0x24
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	40023800 	.word	0x40023800
 800251c:	40013800 	.word	0x40013800
 8002520:	40020000 	.word	0x40020000
 8002524:	40020400 	.word	0x40020400
 8002528:	40020800 	.word	0x40020800
 800252c:	40020c00 	.word	0x40020c00
 8002530:	40021000 	.word	0x40021000
 8002534:	40021400 	.word	0x40021400
 8002538:	40021800 	.word	0x40021800
 800253c:	40021c00 	.word	0x40021c00
 8002540:	40022000 	.word	0x40022000
 8002544:	40022400 	.word	0x40022400
 8002548:	40013c00 	.word	0x40013c00

0800254c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	460b      	mov	r3, r1
 8002556:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	691a      	ldr	r2, [r3, #16]
 800255c:	887b      	ldrh	r3, [r7, #2]
 800255e:	4013      	ands	r3, r2
 8002560:	2b00      	cmp	r3, #0
 8002562:	d002      	beq.n	800256a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002564:	2301      	movs	r3, #1
 8002566:	73fb      	strb	r3, [r7, #15]
 8002568:	e001      	b.n	800256e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800256a:	2300      	movs	r3, #0
 800256c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800256e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3714      	adds	r7, #20
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	460b      	mov	r3, r1
 8002586:	807b      	strh	r3, [r7, #2]
 8002588:	4613      	mov	r3, r2
 800258a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800258c:	787b      	ldrb	r3, [r7, #1]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d003      	beq.n	800259a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002592:	887a      	ldrh	r2, [r7, #2]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002598:	e003      	b.n	80025a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800259a:	887b      	ldrh	r3, [r7, #2]
 800259c:	041a      	lsls	r2, r3, #16
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	619a      	str	r2, [r3, #24]
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
	...

080025b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80025ba:	4b08      	ldr	r3, [pc, #32]	; (80025dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	88fb      	ldrh	r3, [r7, #6]
 80025c0:	4013      	ands	r3, r2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d006      	beq.n	80025d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80025c6:	4a05      	ldr	r2, [pc, #20]	; (80025dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025c8:	88fb      	ldrh	r3, [r7, #6]
 80025ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025cc:	88fb      	ldrh	r3, [r7, #6]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f005 fbfa 	bl	8007dc8 <HAL_GPIO_EXTI_Callback>
  }
}
 80025d4:	bf00      	nop
 80025d6:	3708      	adds	r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40013c00 	.word	0x40013c00

080025e0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80025e6:	2300      	movs	r3, #0
 80025e8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	603b      	str	r3, [r7, #0]
 80025ee:	4a20      	ldr	r2, [pc, #128]	; (8002670 <HAL_PWREx_EnableOverDrive+0x90>)
 80025f0:	4b1f      	ldr	r3, [pc, #124]	; (8002670 <HAL_PWREx_EnableOverDrive+0x90>)
 80025f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025f8:	6413      	str	r3, [r2, #64]	; 0x40
 80025fa:	4b1d      	ldr	r3, [pc, #116]	; (8002670 <HAL_PWREx_EnableOverDrive+0x90>)
 80025fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002602:	603b      	str	r3, [r7, #0]
 8002604:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002606:	4b1b      	ldr	r3, [pc, #108]	; (8002674 <HAL_PWREx_EnableOverDrive+0x94>)
 8002608:	2201      	movs	r2, #1
 800260a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800260c:	f7fe fd18 	bl	8001040 <HAL_GetTick>
 8002610:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002612:	e009      	b.n	8002628 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002614:	f7fe fd14 	bl	8001040 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002622:	d901      	bls.n	8002628 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e01f      	b.n	8002668 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002628:	4b13      	ldr	r3, [pc, #76]	; (8002678 <HAL_PWREx_EnableOverDrive+0x98>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002630:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002634:	d1ee      	bne.n	8002614 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002636:	4b11      	ldr	r3, [pc, #68]	; (800267c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002638:	2201      	movs	r2, #1
 800263a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800263c:	f7fe fd00 	bl	8001040 <HAL_GetTick>
 8002640:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002642:	e009      	b.n	8002658 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002644:	f7fe fcfc 	bl	8001040 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002652:	d901      	bls.n	8002658 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e007      	b.n	8002668 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002658:	4b07      	ldr	r3, [pc, #28]	; (8002678 <HAL_PWREx_EnableOverDrive+0x98>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002660:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002664:	d1ee      	bne.n	8002644 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002666:	2300      	movs	r3, #0
}
 8002668:	4618      	mov	r0, r3
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	40023800 	.word	0x40023800
 8002674:	420e0040 	.word	0x420e0040
 8002678:	40007000 	.word	0x40007000
 800267c:	420e0044 	.word	0x420e0044

08002680 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e22d      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	2b00      	cmp	r3, #0
 800269c:	d075      	beq.n	800278a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800269e:	4ba3      	ldr	r3, [pc, #652]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f003 030c 	and.w	r3, r3, #12
 80026a6:	2b04      	cmp	r3, #4
 80026a8:	d00c      	beq.n	80026c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026aa:	4ba0      	ldr	r3, [pc, #640]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80026b2:	2b08      	cmp	r3, #8
 80026b4:	d112      	bne.n	80026dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026b6:	4b9d      	ldr	r3, [pc, #628]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026c2:	d10b      	bne.n	80026dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c4:	4b99      	ldr	r3, [pc, #612]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d05b      	beq.n	8002788 <HAL_RCC_OscConfig+0x108>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d157      	bne.n	8002788 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e208      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026e4:	d106      	bne.n	80026f4 <HAL_RCC_OscConfig+0x74>
 80026e6:	4a91      	ldr	r2, [pc, #580]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80026e8:	4b90      	ldr	r3, [pc, #576]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026f0:	6013      	str	r3, [r2, #0]
 80026f2:	e01d      	b.n	8002730 <HAL_RCC_OscConfig+0xb0>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026fc:	d10c      	bne.n	8002718 <HAL_RCC_OscConfig+0x98>
 80026fe:	4a8b      	ldr	r2, [pc, #556]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 8002700:	4b8a      	ldr	r3, [pc, #552]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002708:	6013      	str	r3, [r2, #0]
 800270a:	4a88      	ldr	r2, [pc, #544]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 800270c:	4b87      	ldr	r3, [pc, #540]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002714:	6013      	str	r3, [r2, #0]
 8002716:	e00b      	b.n	8002730 <HAL_RCC_OscConfig+0xb0>
 8002718:	4a84      	ldr	r2, [pc, #528]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 800271a:	4b84      	ldr	r3, [pc, #528]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002722:	6013      	str	r3, [r2, #0]
 8002724:	4a81      	ldr	r2, [pc, #516]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 8002726:	4b81      	ldr	r3, [pc, #516]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800272e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d013      	beq.n	8002760 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002738:	f7fe fc82 	bl	8001040 <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002740:	f7fe fc7e 	bl	8001040 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b64      	cmp	r3, #100	; 0x64
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e1cd      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002752:	4b76      	ldr	r3, [pc, #472]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d0f0      	beq.n	8002740 <HAL_RCC_OscConfig+0xc0>
 800275e:	e014      	b.n	800278a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002760:	f7fe fc6e 	bl	8001040 <HAL_GetTick>
 8002764:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002766:	e008      	b.n	800277a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002768:	f7fe fc6a 	bl	8001040 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b64      	cmp	r3, #100	; 0x64
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e1b9      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800277a:	4b6c      	ldr	r3, [pc, #432]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1f0      	bne.n	8002768 <HAL_RCC_OscConfig+0xe8>
 8002786:	e000      	b.n	800278a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002788:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d063      	beq.n	800285e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002796:	4b65      	ldr	r3, [pc, #404]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f003 030c 	and.w	r3, r3, #12
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d00b      	beq.n	80027ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027a2:	4b62      	ldr	r3, [pc, #392]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027aa:	2b08      	cmp	r3, #8
 80027ac:	d11c      	bne.n	80027e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027ae:	4b5f      	ldr	r3, [pc, #380]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d116      	bne.n	80027e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ba:	4b5c      	ldr	r3, [pc, #368]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d005      	beq.n	80027d2 <HAL_RCC_OscConfig+0x152>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d001      	beq.n	80027d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e18d      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027d2:	4956      	ldr	r1, [pc, #344]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80027d4:	4b55      	ldr	r3, [pc, #340]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	00db      	lsls	r3, r3, #3
 80027e2:	4313      	orrs	r3, r2
 80027e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027e6:	e03a      	b.n	800285e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d020      	beq.n	8002832 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027f0:	4b4f      	ldr	r3, [pc, #316]	; (8002930 <HAL_RCC_OscConfig+0x2b0>)
 80027f2:	2201      	movs	r2, #1
 80027f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f6:	f7fe fc23 	bl	8001040 <HAL_GetTick>
 80027fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027fc:	e008      	b.n	8002810 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027fe:	f7fe fc1f 	bl	8001040 <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	2b02      	cmp	r3, #2
 800280a:	d901      	bls.n	8002810 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e16e      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002810:	4b46      	ldr	r3, [pc, #280]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0f0      	beq.n	80027fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800281c:	4943      	ldr	r1, [pc, #268]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 800281e:	4b43      	ldr	r3, [pc, #268]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	00db      	lsls	r3, r3, #3
 800282c:	4313      	orrs	r3, r2
 800282e:	600b      	str	r3, [r1, #0]
 8002830:	e015      	b.n	800285e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002832:	4b3f      	ldr	r3, [pc, #252]	; (8002930 <HAL_RCC_OscConfig+0x2b0>)
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002838:	f7fe fc02 	bl	8001040 <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002840:	f7fe fbfe 	bl	8001040 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e14d      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002852:	4b36      	ldr	r3, [pc, #216]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d1f0      	bne.n	8002840 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0308 	and.w	r3, r3, #8
 8002866:	2b00      	cmp	r3, #0
 8002868:	d030      	beq.n	80028cc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d016      	beq.n	80028a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002872:	4b30      	ldr	r3, [pc, #192]	; (8002934 <HAL_RCC_OscConfig+0x2b4>)
 8002874:	2201      	movs	r2, #1
 8002876:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002878:	f7fe fbe2 	bl	8001040 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002880:	f7fe fbde 	bl	8001040 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e12d      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002892:	4b26      	ldr	r3, [pc, #152]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 8002894:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0f0      	beq.n	8002880 <HAL_RCC_OscConfig+0x200>
 800289e:	e015      	b.n	80028cc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028a0:	4b24      	ldr	r3, [pc, #144]	; (8002934 <HAL_RCC_OscConfig+0x2b4>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a6:	f7fe fbcb 	bl	8001040 <HAL_GetTick>
 80028aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028ac:	e008      	b.n	80028c0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028ae:	f7fe fbc7 	bl	8001040 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d901      	bls.n	80028c0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e116      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028c0:	4b1a      	ldr	r3, [pc, #104]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80028c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d1f0      	bne.n	80028ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0304 	and.w	r3, r3, #4
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f000 80a0 	beq.w	8002a1a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028da:	2300      	movs	r3, #0
 80028dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028de:	4b13      	ldr	r3, [pc, #76]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80028e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d10f      	bne.n	800290a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	4a0f      	ldr	r2, [pc, #60]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80028f0:	4b0e      	ldr	r3, [pc, #56]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80028f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028f8:	6413      	str	r3, [r2, #64]	; 0x40
 80028fa:	4b0c      	ldr	r3, [pc, #48]	; (800292c <HAL_RCC_OscConfig+0x2ac>)
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002906:	2301      	movs	r3, #1
 8002908:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800290a:	4b0b      	ldr	r3, [pc, #44]	; (8002938 <HAL_RCC_OscConfig+0x2b8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002912:	2b00      	cmp	r3, #0
 8002914:	d121      	bne.n	800295a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002916:	4a08      	ldr	r2, [pc, #32]	; (8002938 <HAL_RCC_OscConfig+0x2b8>)
 8002918:	4b07      	ldr	r3, [pc, #28]	; (8002938 <HAL_RCC_OscConfig+0x2b8>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002920:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002922:	f7fe fb8d 	bl	8001040 <HAL_GetTick>
 8002926:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002928:	e011      	b.n	800294e <HAL_RCC_OscConfig+0x2ce>
 800292a:	bf00      	nop
 800292c:	40023800 	.word	0x40023800
 8002930:	42470000 	.word	0x42470000
 8002934:	42470e80 	.word	0x42470e80
 8002938:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800293c:	f7fe fb80 	bl	8001040 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b02      	cmp	r3, #2
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e0cf      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800294e:	4b6a      	ldr	r3, [pc, #424]	; (8002af8 <HAL_RCC_OscConfig+0x478>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002956:	2b00      	cmp	r3, #0
 8002958:	d0f0      	beq.n	800293c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d106      	bne.n	8002970 <HAL_RCC_OscConfig+0x2f0>
 8002962:	4a66      	ldr	r2, [pc, #408]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002964:	4b65      	ldr	r3, [pc, #404]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002968:	f043 0301 	orr.w	r3, r3, #1
 800296c:	6713      	str	r3, [r2, #112]	; 0x70
 800296e:	e01c      	b.n	80029aa <HAL_RCC_OscConfig+0x32a>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	2b05      	cmp	r3, #5
 8002976:	d10c      	bne.n	8002992 <HAL_RCC_OscConfig+0x312>
 8002978:	4a60      	ldr	r2, [pc, #384]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 800297a:	4b60      	ldr	r3, [pc, #384]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 800297c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297e:	f043 0304 	orr.w	r3, r3, #4
 8002982:	6713      	str	r3, [r2, #112]	; 0x70
 8002984:	4a5d      	ldr	r2, [pc, #372]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002986:	4b5d      	ldr	r3, [pc, #372]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800298a:	f043 0301 	orr.w	r3, r3, #1
 800298e:	6713      	str	r3, [r2, #112]	; 0x70
 8002990:	e00b      	b.n	80029aa <HAL_RCC_OscConfig+0x32a>
 8002992:	4a5a      	ldr	r2, [pc, #360]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002994:	4b59      	ldr	r3, [pc, #356]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002998:	f023 0301 	bic.w	r3, r3, #1
 800299c:	6713      	str	r3, [r2, #112]	; 0x70
 800299e:	4a57      	ldr	r2, [pc, #348]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 80029a0:	4b56      	ldr	r3, [pc, #344]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 80029a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a4:	f023 0304 	bic.w	r3, r3, #4
 80029a8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d015      	beq.n	80029de <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029b2:	f7fe fb45 	bl	8001040 <HAL_GetTick>
 80029b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029b8:	e00a      	b.n	80029d0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029ba:	f7fe fb41 	bl	8001040 <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d901      	bls.n	80029d0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e08e      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029d0:	4b4a      	ldr	r3, [pc, #296]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 80029d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d0ee      	beq.n	80029ba <HAL_RCC_OscConfig+0x33a>
 80029dc:	e014      	b.n	8002a08 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029de:	f7fe fb2f 	bl	8001040 <HAL_GetTick>
 80029e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029e4:	e00a      	b.n	80029fc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029e6:	f7fe fb2b 	bl	8001040 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d901      	bls.n	80029fc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e078      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029fc:	4b3f      	ldr	r3, [pc, #252]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 80029fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d1ee      	bne.n	80029e6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a08:	7dfb      	ldrb	r3, [r7, #23]
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d105      	bne.n	8002a1a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a0e:	4a3b      	ldr	r2, [pc, #236]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002a10:	4b3a      	ldr	r3, [pc, #232]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a18:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d064      	beq.n	8002aec <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a22:	4b36      	ldr	r3, [pc, #216]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f003 030c 	and.w	r3, r3, #12
 8002a2a:	2b08      	cmp	r3, #8
 8002a2c:	d05c      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d141      	bne.n	8002aba <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a36:	4b32      	ldr	r3, [pc, #200]	; (8002b00 <HAL_RCC_OscConfig+0x480>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3c:	f7fe fb00 	bl	8001040 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a44:	f7fe fafc 	bl	8001040 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e04b      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a56:	4b29      	ldr	r3, [pc, #164]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d1f0      	bne.n	8002a44 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a62:	4926      	ldr	r1, [pc, #152]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	69da      	ldr	r2, [r3, #28]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a72:	019b      	lsls	r3, r3, #6
 8002a74:	431a      	orrs	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a7a:	085b      	lsrs	r3, r3, #1
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	041b      	lsls	r3, r3, #16
 8002a80:	431a      	orrs	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a86:	061b      	lsls	r3, r3, #24
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a8c:	4b1c      	ldr	r3, [pc, #112]	; (8002b00 <HAL_RCC_OscConfig+0x480>)
 8002a8e:	2201      	movs	r2, #1
 8002a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a92:	f7fe fad5 	bl	8001040 <HAL_GetTick>
 8002a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a9a:	f7fe fad1 	bl	8001040 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e020      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aac:	4b13      	ldr	r3, [pc, #76]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d0f0      	beq.n	8002a9a <HAL_RCC_OscConfig+0x41a>
 8002ab8:	e018      	b.n	8002aec <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aba:	4b11      	ldr	r3, [pc, #68]	; (8002b00 <HAL_RCC_OscConfig+0x480>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac0:	f7fe fabe 	bl	8001040 <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ac8:	f7fe faba 	bl	8001040 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e009      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ada:	4b08      	ldr	r3, [pc, #32]	; (8002afc <HAL_RCC_OscConfig+0x47c>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1f0      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x448>
 8002ae6:	e001      	b.n	8002aec <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e000      	b.n	8002aee <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	40007000 	.word	0x40007000
 8002afc:	40023800 	.word	0x40023800
 8002b00:	42470060 	.word	0x42470060

08002b04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d101      	bne.n	8002b18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e0ca      	b.n	8002cae <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b18:	4b67      	ldr	r3, [pc, #412]	; (8002cb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 020f 	and.w	r2, r3, #15
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d20c      	bcs.n	8002b40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b26:	4b64      	ldr	r3, [pc, #400]	; (8002cb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	b2d2      	uxtb	r2, r2
 8002b2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b2e:	4b62      	ldr	r3, [pc, #392]	; (8002cb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 020f 	and.w	r2, r3, #15
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d001      	beq.n	8002b40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e0b6      	b.n	8002cae <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d020      	beq.n	8002b8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d005      	beq.n	8002b64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b58:	4a58      	ldr	r2, [pc, #352]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b5a:	4b58      	ldr	r3, [pc, #352]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b62:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0308 	and.w	r3, r3, #8
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d005      	beq.n	8002b7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b70:	4a52      	ldr	r2, [pc, #328]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b72:	4b52      	ldr	r3, [pc, #328]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b7c:	494f      	ldr	r1, [pc, #316]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b7e:	4b4f      	ldr	r3, [pc, #316]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0301 	and.w	r3, r3, #1
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d044      	beq.n	8002c24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d107      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba2:	4b46      	ldr	r3, [pc, #280]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d119      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e07d      	b.n	8002cae <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d003      	beq.n	8002bc2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bbe:	2b03      	cmp	r3, #3
 8002bc0:	d107      	bne.n	8002bd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bc2:	4b3e      	ldr	r3, [pc, #248]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d109      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e06d      	b.n	8002cae <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd2:	4b3a      	ldr	r3, [pc, #232]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e065      	b.n	8002cae <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002be2:	4936      	ldr	r1, [pc, #216]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002be4:	4b35      	ldr	r3, [pc, #212]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f023 0203 	bic.w	r2, r3, #3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bf4:	f7fe fa24 	bl	8001040 <HAL_GetTick>
 8002bf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bfa:	e00a      	b.n	8002c12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bfc:	f7fe fa20 	bl	8001040 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e04d      	b.n	8002cae <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c12:	4b2a      	ldr	r3, [pc, #168]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f003 020c 	and.w	r2, r3, #12
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d1eb      	bne.n	8002bfc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c24:	4b24      	ldr	r3, [pc, #144]	; (8002cb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 020f 	and.w	r2, r3, #15
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d90c      	bls.n	8002c4c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c32:	4b21      	ldr	r3, [pc, #132]	; (8002cb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	b2d2      	uxtb	r2, r2
 8002c38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c3a:	4b1f      	ldr	r3, [pc, #124]	; (8002cb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 020f 	and.w	r2, r3, #15
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d001      	beq.n	8002c4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e030      	b.n	8002cae <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0304 	and.w	r3, r3, #4
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d008      	beq.n	8002c6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c58:	4918      	ldr	r1, [pc, #96]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002c5a:	4b18      	ldr	r3, [pc, #96]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d009      	beq.n	8002c8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c76:	4911      	ldr	r1, [pc, #68]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002c78:	4b10      	ldr	r3, [pc, #64]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	691b      	ldr	r3, [r3, #16]
 8002c84:	00db      	lsls	r3, r3, #3
 8002c86:	4313      	orrs	r3, r2
 8002c88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c8a:	f000 f81d 	bl	8002cc8 <HAL_RCC_GetSysClockFreq>
 8002c8e:	4601      	mov	r1, r0
 8002c90:	4b0a      	ldr	r3, [pc, #40]	; (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	091b      	lsrs	r3, r3, #4
 8002c96:	f003 030f 	and.w	r3, r3, #15
 8002c9a:	4a09      	ldr	r2, [pc, #36]	; (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9c:	5cd3      	ldrb	r3, [r2, r3]
 8002c9e:	fa21 f303 	lsr.w	r3, r1, r3
 8002ca2:	4a08      	ldr	r2, [pc, #32]	; (8002cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002ca4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002ca6:	2000      	movs	r0, #0
 8002ca8:	f7fe f986 	bl	8000fb8 <HAL_InitTick>

  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	40023c00 	.word	0x40023c00
 8002cbc:	40023800 	.word	0x40023800
 8002cc0:	0800d8a0 	.word	0x0800d8a0
 8002cc4:	2000001c 	.word	0x2000001c

08002cc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ccc:	b087      	sub	sp, #28
 8002cce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	60fa      	str	r2, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	617a      	str	r2, [r7, #20]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8002cdc:	2200      	movs	r2, #0
 8002cde:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ce0:	4a51      	ldr	r2, [pc, #324]	; (8002e28 <HAL_RCC_GetSysClockFreq+0x160>)
 8002ce2:	6892      	ldr	r2, [r2, #8]
 8002ce4:	f002 020c 	and.w	r2, r2, #12
 8002ce8:	2a04      	cmp	r2, #4
 8002cea:	d007      	beq.n	8002cfc <HAL_RCC_GetSysClockFreq+0x34>
 8002cec:	2a08      	cmp	r2, #8
 8002cee:	d008      	beq.n	8002d02 <HAL_RCC_GetSysClockFreq+0x3a>
 8002cf0:	2a00      	cmp	r2, #0
 8002cf2:	f040 8090 	bne.w	8002e16 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cf6:	4b4d      	ldr	r3, [pc, #308]	; (8002e2c <HAL_RCC_GetSysClockFreq+0x164>)
 8002cf8:	613b      	str	r3, [r7, #16]
       break;
 8002cfa:	e08f      	b.n	8002e1c <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cfc:	4b4c      	ldr	r3, [pc, #304]	; (8002e30 <HAL_RCC_GetSysClockFreq+0x168>)
 8002cfe:	613b      	str	r3, [r7, #16]
      break;
 8002d00:	e08c      	b.n	8002e1c <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d02:	4a49      	ldr	r2, [pc, #292]	; (8002e28 <HAL_RCC_GetSysClockFreq+0x160>)
 8002d04:	6852      	ldr	r2, [r2, #4]
 8002d06:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8002d0a:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d0c:	4a46      	ldr	r2, [pc, #280]	; (8002e28 <HAL_RCC_GetSysClockFreq+0x160>)
 8002d0e:	6852      	ldr	r2, [r2, #4]
 8002d10:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002d14:	2a00      	cmp	r2, #0
 8002d16:	d023      	beq.n	8002d60 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d18:	4b43      	ldr	r3, [pc, #268]	; (8002e28 <HAL_RCC_GetSysClockFreq+0x160>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	099b      	lsrs	r3, r3, #6
 8002d1e:	f04f 0400 	mov.w	r4, #0
 8002d22:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002d26:	f04f 0200 	mov.w	r2, #0
 8002d2a:	ea03 0301 	and.w	r3, r3, r1
 8002d2e:	ea04 0402 	and.w	r4, r4, r2
 8002d32:	4a3f      	ldr	r2, [pc, #252]	; (8002e30 <HAL_RCC_GetSysClockFreq+0x168>)
 8002d34:	fb02 f104 	mul.w	r1, r2, r4
 8002d38:	2200      	movs	r2, #0
 8002d3a:	fb02 f203 	mul.w	r2, r2, r3
 8002d3e:	440a      	add	r2, r1
 8002d40:	493b      	ldr	r1, [pc, #236]	; (8002e30 <HAL_RCC_GetSysClockFreq+0x168>)
 8002d42:	fba3 0101 	umull	r0, r1, r3, r1
 8002d46:	1853      	adds	r3, r2, r1
 8002d48:	4619      	mov	r1, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f04f 0400 	mov.w	r4, #0
 8002d50:	461a      	mov	r2, r3
 8002d52:	4623      	mov	r3, r4
 8002d54:	f7fd ff86 	bl	8000c64 <__aeabi_uldivmod>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	460c      	mov	r4, r1
 8002d5c:	617b      	str	r3, [r7, #20]
 8002d5e:	e04c      	b.n	8002dfa <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d60:	4a31      	ldr	r2, [pc, #196]	; (8002e28 <HAL_RCC_GetSysClockFreq+0x160>)
 8002d62:	6852      	ldr	r2, [r2, #4]
 8002d64:	0992      	lsrs	r2, r2, #6
 8002d66:	4611      	mov	r1, r2
 8002d68:	f04f 0200 	mov.w	r2, #0
 8002d6c:	f240 15ff 	movw	r5, #511	; 0x1ff
 8002d70:	f04f 0600 	mov.w	r6, #0
 8002d74:	ea05 0501 	and.w	r5, r5, r1
 8002d78:	ea06 0602 	and.w	r6, r6, r2
 8002d7c:	4629      	mov	r1, r5
 8002d7e:	4632      	mov	r2, r6
 8002d80:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8002d84:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8002d88:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8002d8c:	4651      	mov	r1, sl
 8002d8e:	465a      	mov	r2, fp
 8002d90:	46aa      	mov	sl, r5
 8002d92:	46b3      	mov	fp, r6
 8002d94:	4655      	mov	r5, sl
 8002d96:	465e      	mov	r6, fp
 8002d98:	1b4d      	subs	r5, r1, r5
 8002d9a:	eb62 0606 	sbc.w	r6, r2, r6
 8002d9e:	4629      	mov	r1, r5
 8002da0:	4632      	mov	r2, r6
 8002da2:	0194      	lsls	r4, r2, #6
 8002da4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002da8:	018b      	lsls	r3, r1, #6
 8002daa:	1a5b      	subs	r3, r3, r1
 8002dac:	eb64 0402 	sbc.w	r4, r4, r2
 8002db0:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8002db4:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8002db8:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8002dbc:	4643      	mov	r3, r8
 8002dbe:	464c      	mov	r4, r9
 8002dc0:	4655      	mov	r5, sl
 8002dc2:	465e      	mov	r6, fp
 8002dc4:	18ed      	adds	r5, r5, r3
 8002dc6:	eb46 0604 	adc.w	r6, r6, r4
 8002dca:	462b      	mov	r3, r5
 8002dcc:	4634      	mov	r4, r6
 8002dce:	02a2      	lsls	r2, r4, #10
 8002dd0:	607a      	str	r2, [r7, #4]
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002dd8:	607a      	str	r2, [r7, #4]
 8002dda:	029b      	lsls	r3, r3, #10
 8002ddc:	603b      	str	r3, [r7, #0]
 8002dde:	e897 0018 	ldmia.w	r7, {r3, r4}
 8002de2:	4618      	mov	r0, r3
 8002de4:	4621      	mov	r1, r4
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f04f 0400 	mov.w	r4, #0
 8002dec:	461a      	mov	r2, r3
 8002dee:	4623      	mov	r3, r4
 8002df0:	f7fd ff38 	bl	8000c64 <__aeabi_uldivmod>
 8002df4:	4603      	mov	r3, r0
 8002df6:	460c      	mov	r4, r1
 8002df8:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002dfa:	4b0b      	ldr	r3, [pc, #44]	; (8002e28 <HAL_RCC_GetSysClockFreq+0x160>)
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	0c1b      	lsrs	r3, r3, #16
 8002e00:	f003 0303 	and.w	r3, r3, #3
 8002e04:	3301      	adds	r3, #1
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e12:	613b      	str	r3, [r7, #16]
      break;
 8002e14:	e002      	b.n	8002e1c <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e16:	4b05      	ldr	r3, [pc, #20]	; (8002e2c <HAL_RCC_GetSysClockFreq+0x164>)
 8002e18:	613b      	str	r3, [r7, #16]
      break;
 8002e1a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e1c:	693b      	ldr	r3, [r7, #16]
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	371c      	adds	r7, #28
 8002e22:	46bd      	mov	sp, r7
 8002e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e28:	40023800 	.word	0x40023800
 8002e2c:	00f42400 	.word	0x00f42400
 8002e30:	017d7840 	.word	0x017d7840

08002e34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e38:	4b03      	ldr	r3, [pc, #12]	; (8002e48 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	2000001c 	.word	0x2000001c

08002e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e50:	f7ff fff0 	bl	8002e34 <HAL_RCC_GetHCLKFreq>
 8002e54:	4601      	mov	r1, r0
 8002e56:	4b05      	ldr	r3, [pc, #20]	; (8002e6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	0a9b      	lsrs	r3, r3, #10
 8002e5c:	f003 0307 	and.w	r3, r3, #7
 8002e60:	4a03      	ldr	r2, [pc, #12]	; (8002e70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e62:	5cd3      	ldrb	r3, [r2, r3]
 8002e64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40023800 	.word	0x40023800
 8002e70:	0800d8b0 	.word	0x0800d8b0

08002e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e78:	f7ff ffdc 	bl	8002e34 <HAL_RCC_GetHCLKFreq>
 8002e7c:	4601      	mov	r1, r0
 8002e7e:	4b05      	ldr	r3, [pc, #20]	; (8002e94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	0b5b      	lsrs	r3, r3, #13
 8002e84:	f003 0307 	and.w	r3, r3, #7
 8002e88:	4a03      	ldr	r2, [pc, #12]	; (8002e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e8a:	5cd3      	ldrb	r3, [r2, r3]
 8002e8c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	40023800 	.word	0x40023800
 8002e98:	0800d8b0 	.word	0x0800d8b0

08002e9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e055      	b.n	8002f5a <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d106      	bne.n	8002ece <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f005 fe85 	bl	8008bd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2202      	movs	r2, #2
 8002ed2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	6812      	ldr	r2, [r2, #0]
 8002ede:	6812      	ldr	r2, [r2, #0]
 8002ee0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ee4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	6851      	ldr	r1, [r2, #4]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	6892      	ldr	r2, [r2, #8]
 8002ef2:	4311      	orrs	r1, r2
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	68d2      	ldr	r2, [r2, #12]
 8002ef8:	4311      	orrs	r1, r2
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	6912      	ldr	r2, [r2, #16]
 8002efe:	4311      	orrs	r1, r2
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	6952      	ldr	r2, [r2, #20]
 8002f04:	4311      	orrs	r1, r2
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	6992      	ldr	r2, [r2, #24]
 8002f0a:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002f0e:	4311      	orrs	r1, r2
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	69d2      	ldr	r2, [r2, #28]
 8002f14:	4311      	orrs	r1, r2
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	6a12      	ldr	r2, [r2, #32]
 8002f1a:	4311      	orrs	r1, r2
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002f20:	430a      	orrs	r2, r1
 8002f22:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	6992      	ldr	r2, [r2, #24]
 8002f2c:	0c12      	lsrs	r2, r2, #16
 8002f2e:	f002 0104 	and.w	r1, r2, #4
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f36:	430a      	orrs	r2, r1
 8002f38:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	6812      	ldr	r2, [r2, #0]
 8002f42:	69d2      	ldr	r2, [r2, #28]
 8002f44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f48:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b088      	sub	sp, #32
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	60f8      	str	r0, [r7, #12]
 8002f6a:	60b9      	str	r1, [r7, #8]
 8002f6c:	603b      	str	r3, [r7, #0]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002f72:	2300      	movs	r3, #0
 8002f74:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d101      	bne.n	8002f84 <HAL_SPI_Transmit+0x22>
 8002f80:	2302      	movs	r3, #2
 8002f82:	e11c      	b.n	80031be <HAL_SPI_Transmit+0x25c>
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f8c:	f7fe f858 	bl	8001040 <HAL_GetTick>
 8002f90:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002f92:	88fb      	ldrh	r3, [r7, #6]
 8002f94:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d002      	beq.n	8002fa8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002fa6:	e101      	b.n	80031ac <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d002      	beq.n	8002fb4 <HAL_SPI_Transmit+0x52>
 8002fae:	88fb      	ldrh	r3, [r7, #6]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d102      	bne.n	8002fba <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002fb8:	e0f8      	b.n	80031ac <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2203      	movs	r2, #3
 8002fbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	68ba      	ldr	r2, [r7, #8]
 8002fcc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	88fa      	ldrh	r2, [r7, #6]
 8002fd2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	88fa      	ldrh	r2, [r7, #6]
 8002fd8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003000:	d107      	bne.n	8003012 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68fa      	ldr	r2, [r7, #12]
 8003008:	6812      	ldr	r2, [r2, #0]
 800300a:	6812      	ldr	r2, [r2, #0]
 800300c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003010:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800301c:	2b40      	cmp	r3, #64	; 0x40
 800301e:	d007      	beq.n	8003030 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	68fa      	ldr	r2, [r7, #12]
 8003026:	6812      	ldr	r2, [r2, #0]
 8003028:	6812      	ldr	r2, [r2, #0]
 800302a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800302e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003038:	d14b      	bne.n	80030d2 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d002      	beq.n	8003048 <HAL_SPI_Transmit+0xe6>
 8003042:	8afb      	ldrh	r3, [r7, #22]
 8003044:	2b01      	cmp	r3, #1
 8003046:	d13e      	bne.n	80030c6 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68fa      	ldr	r2, [r7, #12]
 800304e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003050:	8812      	ldrh	r2, [r2, #0]
 8003052:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003058:	1c9a      	adds	r2, r3, #2
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003062:	b29b      	uxth	r3, r3
 8003064:	3b01      	subs	r3, #1
 8003066:	b29a      	uxth	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800306c:	e02b      	b.n	80030c6 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 0302 	and.w	r3, r3, #2
 8003078:	2b02      	cmp	r3, #2
 800307a:	d112      	bne.n	80030a2 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003084:	8812      	ldrh	r2, [r2, #0]
 8003086:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308c:	1c9a      	adds	r2, r3, #2
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003096:	b29b      	uxth	r3, r3
 8003098:	3b01      	subs	r3, #1
 800309a:	b29a      	uxth	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	86da      	strh	r2, [r3, #54]	; 0x36
 80030a0:	e011      	b.n	80030c6 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030a2:	f7fd ffcd 	bl	8001040 <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	1ad2      	subs	r2, r2, r3
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d303      	bcc.n	80030ba <HAL_SPI_Transmit+0x158>
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b8:	d102      	bne.n	80030c0 <HAL_SPI_Transmit+0x15e>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d102      	bne.n	80030c6 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80030c0:	2303      	movs	r3, #3
 80030c2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80030c4:	e072      	b.n	80031ac <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d1ce      	bne.n	800306e <HAL_SPI_Transmit+0x10c>
 80030d0:	e04c      	b.n	800316c <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d002      	beq.n	80030e0 <HAL_SPI_Transmit+0x17e>
 80030da:	8afb      	ldrh	r3, [r7, #22]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d140      	bne.n	8003162 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	330c      	adds	r3, #12
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80030ea:	7812      	ldrb	r2, [r2, #0]
 80030ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f2:	1c5a      	adds	r2, r3, #1
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	3b01      	subs	r3, #1
 8003100:	b29a      	uxth	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003106:	e02c      	b.n	8003162 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f003 0302 	and.w	r3, r3, #2
 8003112:	2b02      	cmp	r3, #2
 8003114:	d113      	bne.n	800313e <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	330c      	adds	r3, #12
 800311c:	68fa      	ldr	r2, [r7, #12]
 800311e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003120:	7812      	ldrb	r2, [r2, #0]
 8003122:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003128:	1c5a      	adds	r2, r3, #1
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003132:	b29b      	uxth	r3, r3
 8003134:	3b01      	subs	r3, #1
 8003136:	b29a      	uxth	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	86da      	strh	r2, [r3, #54]	; 0x36
 800313c:	e011      	b.n	8003162 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800313e:	f7fd ff7f 	bl	8001040 <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	1ad2      	subs	r2, r2, r3
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	429a      	cmp	r2, r3
 800314c:	d303      	bcc.n	8003156 <HAL_SPI_Transmit+0x1f4>
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003154:	d102      	bne.n	800315c <HAL_SPI_Transmit+0x1fa>
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d102      	bne.n	8003162 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003160:	e024      	b.n	80031ac <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003166:	b29b      	uxth	r3, r3
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1cd      	bne.n	8003108 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	6839      	ldr	r1, [r7, #0]
 8003170:	68f8      	ldr	r0, [r7, #12]
 8003172:	f000 fa32 	bl	80035da <SPI_EndRxTxTransaction>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d002      	beq.n	8003182 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2220      	movs	r2, #32
 8003180:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10a      	bne.n	80031a0 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800318a:	2300      	movs	r3, #0
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	613b      	str	r3, [r7, #16]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	613b      	str	r3, [r7, #16]
 800319e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80031bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3720      	adds	r7, #32
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b08c      	sub	sp, #48	; 0x30
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	60f8      	str	r0, [r7, #12]
 80031ce:	60b9      	str	r1, [r7, #8]
 80031d0:	607a      	str	r2, [r7, #4]
 80031d2:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80031d4:	2301      	movs	r3, #1
 80031d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80031d8:	2300      	movs	r3, #0
 80031da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d101      	bne.n	80031ec <HAL_SPI_TransmitReceive+0x26>
 80031e8:	2302      	movs	r3, #2
 80031ea:	e188      	b.n	80034fe <HAL_SPI_TransmitReceive+0x338>
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031f4:	f7fd ff24 	bl	8001040 <HAL_GetTick>
 80031f8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003200:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800320a:	887b      	ldrh	r3, [r7, #2]
 800320c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800320e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003212:	2b01      	cmp	r3, #1
 8003214:	d00f      	beq.n	8003236 <HAL_SPI_TransmitReceive+0x70>
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800321c:	d107      	bne.n	800322e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d103      	bne.n	800322e <HAL_SPI_TransmitReceive+0x68>
 8003226:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800322a:	2b04      	cmp	r3, #4
 800322c:	d003      	beq.n	8003236 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800322e:	2302      	movs	r3, #2
 8003230:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003234:	e159      	b.n	80034ea <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d005      	beq.n	8003248 <HAL_SPI_TransmitReceive+0x82>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d002      	beq.n	8003248 <HAL_SPI_TransmitReceive+0x82>
 8003242:	887b      	ldrh	r3, [r7, #2]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d103      	bne.n	8003250 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800324e:	e14c      	b.n	80034ea <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003256:	b2db      	uxtb	r3, r3
 8003258:	2b04      	cmp	r3, #4
 800325a:	d003      	beq.n	8003264 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2205      	movs	r2, #5
 8003260:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2200      	movs	r2, #0
 8003268:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	887a      	ldrh	r2, [r7, #2]
 8003274:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	887a      	ldrh	r2, [r7, #2]
 800327a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	887a      	ldrh	r2, [r7, #2]
 8003286:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	887a      	ldrh	r2, [r7, #2]
 800328c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032a4:	2b40      	cmp	r3, #64	; 0x40
 80032a6:	d007      	beq.n	80032b8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	6812      	ldr	r2, [r2, #0]
 80032b0:	6812      	ldr	r2, [r2, #0]
 80032b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032c0:	d178      	bne.n	80033b4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d002      	beq.n	80032d0 <HAL_SPI_TransmitReceive+0x10a>
 80032ca:	8b7b      	ldrh	r3, [r7, #26]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d166      	bne.n	800339e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68fa      	ldr	r2, [r7, #12]
 80032d6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80032d8:	8812      	ldrh	r2, [r2, #0]
 80032da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e0:	1c9a      	adds	r2, r3, #2
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	3b01      	subs	r3, #1
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032f4:	e053      	b.n	800339e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f003 0302 	and.w	r3, r3, #2
 8003300:	2b02      	cmp	r3, #2
 8003302:	d11b      	bne.n	800333c <HAL_SPI_TransmitReceive+0x176>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003308:	b29b      	uxth	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d016      	beq.n	800333c <HAL_SPI_TransmitReceive+0x176>
 800330e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003310:	2b01      	cmp	r3, #1
 8003312:	d113      	bne.n	800333c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800331c:	8812      	ldrh	r2, [r2, #0]
 800331e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003324:	1c9a      	adds	r2, r3, #2
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800332e:	b29b      	uxth	r3, r3
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003338:	2300      	movs	r3, #0
 800333a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b01      	cmp	r3, #1
 8003348:	d119      	bne.n	800337e <HAL_SPI_TransmitReceive+0x1b8>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800334e:	b29b      	uxth	r3, r3
 8003350:	2b00      	cmp	r3, #0
 8003352:	d014      	beq.n	800337e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	6812      	ldr	r2, [r2, #0]
 800335c:	68d2      	ldr	r2, [r2, #12]
 800335e:	b292      	uxth	r2, r2
 8003360:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003366:	1c9a      	adds	r2, r3, #2
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003370:	b29b      	uxth	r3, r3
 8003372:	3b01      	subs	r3, #1
 8003374:	b29a      	uxth	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800337a:	2301      	movs	r3, #1
 800337c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800337e:	f7fd fe5f 	bl	8001040 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003386:	1ad2      	subs	r2, r2, r3
 8003388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800338a:	429a      	cmp	r2, r3
 800338c:	d307      	bcc.n	800339e <HAL_SPI_TransmitReceive+0x1d8>
 800338e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003394:	d003      	beq.n	800339e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800339c:	e0a5      	b.n	80034ea <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1a6      	bne.n	80032f6 <HAL_SPI_TransmitReceive+0x130>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1a1      	bne.n	80032f6 <HAL_SPI_TransmitReceive+0x130>
 80033b2:	e07c      	b.n	80034ae <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d002      	beq.n	80033c2 <HAL_SPI_TransmitReceive+0x1fc>
 80033bc:	8b7b      	ldrh	r3, [r7, #26]
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d16b      	bne.n	800349a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	330c      	adds	r3, #12
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80033cc:	7812      	ldrb	r2, [r2, #0]
 80033ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d4:	1c5a      	adds	r2, r3, #1
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033de:	b29b      	uxth	r3, r3
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033e8:	e057      	b.n	800349a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d11c      	bne.n	8003432 <HAL_SPI_TransmitReceive+0x26c>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d017      	beq.n	8003432 <HAL_SPI_TransmitReceive+0x26c>
 8003402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003404:	2b01      	cmp	r3, #1
 8003406:	d114      	bne.n	8003432 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	330c      	adds	r3, #12
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003412:	7812      	ldrb	r2, [r2, #0]
 8003414:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800341a:	1c5a      	adds	r2, r3, #1
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003424:	b29b      	uxth	r3, r3
 8003426:	3b01      	subs	r3, #1
 8003428:	b29a      	uxth	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800342e:	2300      	movs	r3, #0
 8003430:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f003 0301 	and.w	r3, r3, #1
 800343c:	2b01      	cmp	r3, #1
 800343e:	d119      	bne.n	8003474 <HAL_SPI_TransmitReceive+0x2ae>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003444:	b29b      	uxth	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d014      	beq.n	8003474 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800344e:	68fa      	ldr	r2, [r7, #12]
 8003450:	6812      	ldr	r2, [r2, #0]
 8003452:	68d2      	ldr	r2, [r2, #12]
 8003454:	b2d2      	uxtb	r2, r2
 8003456:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800345c:	1c5a      	adds	r2, r3, #1
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003466:	b29b      	uxth	r3, r3
 8003468:	3b01      	subs	r3, #1
 800346a:	b29a      	uxth	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003470:	2301      	movs	r3, #1
 8003472:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003474:	f7fd fde4 	bl	8001040 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347c:	1ad2      	subs	r2, r2, r3
 800347e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003480:	429a      	cmp	r2, r3
 8003482:	d303      	bcc.n	800348c <HAL_SPI_TransmitReceive+0x2c6>
 8003484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348a:	d102      	bne.n	8003492 <HAL_SPI_TransmitReceive+0x2cc>
 800348c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800348e:	2b00      	cmp	r3, #0
 8003490:	d103      	bne.n	800349a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003498:	e027      	b.n	80034ea <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800349e:	b29b      	uxth	r3, r3
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1a2      	bne.n	80033ea <HAL_SPI_TransmitReceive+0x224>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d19d      	bne.n	80033ea <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f000 f891 	bl	80035da <SPI_EndRxTxTransaction>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d006      	beq.n	80034cc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2220      	movs	r2, #32
 80034c8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80034ca:	e00e      	b.n	80034ea <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d10a      	bne.n	80034ea <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034d4:	2300      	movs	r3, #0
 80034d6:	617b      	str	r3, [r7, #20]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	617b      	str	r3, [r7, #20]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	617b      	str	r3, [r7, #20]
 80034e8:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2201      	movs	r2, #1
 80034ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80034fa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3730      	adds	r7, #48	; 0x30
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}

08003506 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003506:	b580      	push	{r7, lr}
 8003508:	b084      	sub	sp, #16
 800350a:	af00      	add	r7, sp, #0
 800350c:	60f8      	str	r0, [r7, #12]
 800350e:	60b9      	str	r1, [r7, #8]
 8003510:	603b      	str	r3, [r7, #0]
 8003512:	4613      	mov	r3, r2
 8003514:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003516:	e04c      	b.n	80035b2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800351e:	d048      	beq.n	80035b2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003520:	f7fd fd8e 	bl	8001040 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	1ad2      	subs	r2, r2, r3
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	429a      	cmp	r2, r3
 800352e:	d202      	bcs.n	8003536 <SPI_WaitFlagStateUntilTimeout+0x30>
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d13d      	bne.n	80035b2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	6812      	ldr	r2, [r2, #0]
 800353e:	6852      	ldr	r2, [r2, #4]
 8003540:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003544:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800354e:	d111      	bne.n	8003574 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003558:	d004      	beq.n	8003564 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003562:	d107      	bne.n	8003574 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	6812      	ldr	r2, [r2, #0]
 800356c:	6812      	ldr	r2, [r2, #0]
 800356e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003572:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003578:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800357c:	d10f      	bne.n	800359e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	6812      	ldr	r2, [r2, #0]
 8003586:	6812      	ldr	r2, [r2, #0]
 8003588:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800358c:	601a      	str	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	6812      	ldr	r2, [r2, #0]
 8003596:	6812      	ldr	r2, [r2, #0]
 8003598:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800359c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e00f      	b.n	80035d2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	401a      	ands	r2, r3
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	429a      	cmp	r2, r3
 80035c0:	bf0c      	ite	eq
 80035c2:	2301      	moveq	r3, #1
 80035c4:	2300      	movne	r3, #0
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	461a      	mov	r2, r3
 80035ca:	79fb      	ldrb	r3, [r7, #7]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d1a3      	bne.n	8003518 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3710      	adds	r7, #16
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}

080035da <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035da:	b580      	push	{r7, lr}
 80035dc:	b086      	sub	sp, #24
 80035de:	af02      	add	r7, sp, #8
 80035e0:	60f8      	str	r0, [r7, #12]
 80035e2:	60b9      	str	r1, [r7, #8]
 80035e4:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2200      	movs	r2, #0
 80035ee:	2180      	movs	r1, #128	; 0x80
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f7ff ff88 	bl	8003506 <SPI_WaitFlagStateUntilTimeout>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d007      	beq.n	800360c <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003600:	f043 0220 	orr.w	r2, r3, #32
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e000      	b.n	800360e <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b082      	sub	sp, #8
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d101      	bne.n	8003628 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e01d      	b.n	8003664 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800362e:	b2db      	uxtb	r3, r3
 8003630:	2b00      	cmp	r3, #0
 8003632:	d106      	bne.n	8003642 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f005 ff49 	bl	80094d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2202      	movs	r2, #2
 8003646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	3304      	adds	r3, #4
 8003652:	4619      	mov	r1, r3
 8003654:	4610      	mov	r0, r2
 8003656:	f000 fc0f 	bl	8003e78 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3708      	adds	r7, #8
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	6812      	ldr	r2, [r2, #0]
 800367c:	68d2      	ldr	r2, [r2, #12]
 800367e:	f042 0201 	orr.w	r2, r2, #1
 8003682:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 0307 	and.w	r3, r3, #7
 800368e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2b06      	cmp	r3, #6
 8003694:	d007      	beq.n	80036a6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	6812      	ldr	r2, [r2, #0]
 800369e:	6812      	ldr	r2, [r2, #0]
 80036a0:	f042 0201 	orr.w	r2, r2, #1
 80036a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3714      	adds	r7, #20
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e01d      	b.n	8003702 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d106      	bne.n	80036e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f005 fed2 	bl	8009484 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2202      	movs	r2, #2
 80036e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	3304      	adds	r3, #4
 80036f0:	4619      	mov	r1, r3
 80036f2:	4610      	mov	r0, r2
 80036f4:	f000 fbc0 	bl	8003e78 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
	...

0800370c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2201      	movs	r2, #1
 800371c:	6839      	ldr	r1, [r7, #0]
 800371e:	4618      	mov	r0, r3
 8003720:	f000 fe94 	bl	800444c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a15      	ldr	r2, [pc, #84]	; (8003780 <HAL_TIM_PWM_Start+0x74>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d004      	beq.n	8003738 <HAL_TIM_PWM_Start+0x2c>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a14      	ldr	r2, [pc, #80]	; (8003784 <HAL_TIM_PWM_Start+0x78>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d101      	bne.n	800373c <HAL_TIM_PWM_Start+0x30>
 8003738:	2301      	movs	r3, #1
 800373a:	e000      	b.n	800373e <HAL_TIM_PWM_Start+0x32>
 800373c:	2300      	movs	r3, #0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d007      	beq.n	8003752 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6812      	ldr	r2, [r2, #0]
 800374a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800374c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003750:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f003 0307 	and.w	r3, r3, #7
 800375c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2b06      	cmp	r3, #6
 8003762:	d007      	beq.n	8003774 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	6812      	ldr	r2, [r2, #0]
 800376c:	6812      	ldr	r2, [r2, #0]
 800376e:	f042 0201 	orr.w	r2, r2, #1
 8003772:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	40010000 	.word	0x40010000
 8003784:	40010400 	.word	0x40010400

08003788 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b086      	sub	sp, #24
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e083      	b.n	80038a4 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d106      	bne.n	80037b6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	f005 fded 	bl	8009390 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2202      	movs	r2, #2
 80037ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80037cc:	f023 0307 	bic.w	r3, r3, #7
 80037d0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	3304      	adds	r3, #4
 80037da:	4619      	mov	r1, r3
 80037dc:	4610      	mov	r0, r2
 80037de:	f000 fb4b 	bl	8003e78 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	6a1b      	ldr	r3, [r3, #32]
 80037f8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	4313      	orrs	r3, r2
 8003802:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800380a:	f023 0303 	bic.w	r3, r3, #3
 800380e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	699b      	ldr	r3, [r3, #24]
 8003818:	021b      	lsls	r3, r3, #8
 800381a:	4313      	orrs	r3, r2
 800381c:	693a      	ldr	r2, [r7, #16]
 800381e:	4313      	orrs	r3, r2
 8003820:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003828:	f023 030c 	bic.w	r3, r3, #12
 800382c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003834:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003838:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	68da      	ldr	r2, [r3, #12]
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	69db      	ldr	r3, [r3, #28]
 8003842:	021b      	lsls	r3, r3, #8
 8003844:	4313      	orrs	r3, r2
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	4313      	orrs	r3, r2
 800384a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	691b      	ldr	r3, [r3, #16]
 8003850:	011a      	lsls	r2, r3, #4
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	031b      	lsls	r3, r3, #12
 8003858:	4313      	orrs	r3, r2
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	4313      	orrs	r3, r2
 800385e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003866:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800386e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685a      	ldr	r2, [r3, #4]
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	011b      	lsls	r3, r3, #4
 800387a:	4313      	orrs	r3, r2
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	4313      	orrs	r3, r2
 8003880:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68fa      	ldr	r2, [r7, #12]
 8003898:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2201      	movs	r2, #1
 800389e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3718      	adds	r7, #24
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d002      	beq.n	80038c2 <HAL_TIM_Encoder_Start+0x16>
 80038bc:	2b04      	cmp	r3, #4
 80038be:	d008      	beq.n	80038d2 <HAL_TIM_Encoder_Start+0x26>
 80038c0:	e00f      	b.n	80038e2 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2201      	movs	r2, #1
 80038c8:	2100      	movs	r1, #0
 80038ca:	4618      	mov	r0, r3
 80038cc:	f000 fdbe 	bl	800444c <TIM_CCxChannelCmd>
      break;
 80038d0:	e016      	b.n	8003900 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2201      	movs	r2, #1
 80038d8:	2104      	movs	r1, #4
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 fdb6 	bl	800444c <TIM_CCxChannelCmd>
      break;
 80038e0:	e00e      	b.n	8003900 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2201      	movs	r2, #1
 80038e8:	2100      	movs	r1, #0
 80038ea:	4618      	mov	r0, r3
 80038ec:	f000 fdae 	bl	800444c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2201      	movs	r2, #1
 80038f6:	2104      	movs	r1, #4
 80038f8:	4618      	mov	r0, r3
 80038fa:	f000 fda7 	bl	800444c <TIM_CCxChannelCmd>
      break;
 80038fe:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	6812      	ldr	r2, [r2, #0]
 8003908:	6812      	ldr	r2, [r2, #0]
 800390a:	f042 0201 	orr.w	r2, r2, #1
 800390e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b082      	sub	sp, #8
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b02      	cmp	r3, #2
 800392e:	d122      	bne.n	8003976 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	f003 0302 	and.w	r3, r3, #2
 800393a:	2b02      	cmp	r3, #2
 800393c:	d11b      	bne.n	8003976 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f06f 0202 	mvn.w	r2, #2
 8003946:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	f003 0303 	and.w	r3, r3, #3
 8003958:	2b00      	cmp	r3, #0
 800395a:	d003      	beq.n	8003964 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f000 fa6c 	bl	8003e3a <HAL_TIM_IC_CaptureCallback>
 8003962:	e005      	b.n	8003970 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 fa5e 	bl	8003e26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 fa6f 	bl	8003e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b04      	cmp	r3, #4
 8003982:	d122      	bne.n	80039ca <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	f003 0304 	and.w	r3, r3, #4
 800398e:	2b04      	cmp	r3, #4
 8003990:	d11b      	bne.n	80039ca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f06f 0204 	mvn.w	r2, #4
 800399a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2202      	movs	r2, #2
 80039a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d003      	beq.n	80039b8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f000 fa42 	bl	8003e3a <HAL_TIM_IC_CaptureCallback>
 80039b6:	e005      	b.n	80039c4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 fa34 	bl	8003e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 fa45 	bl	8003e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	691b      	ldr	r3, [r3, #16]
 80039d0:	f003 0308 	and.w	r3, r3, #8
 80039d4:	2b08      	cmp	r3, #8
 80039d6:	d122      	bne.n	8003a1e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	f003 0308 	and.w	r3, r3, #8
 80039e2:	2b08      	cmp	r3, #8
 80039e4:	d11b      	bne.n	8003a1e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f06f 0208 	mvn.w	r2, #8
 80039ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2204      	movs	r2, #4
 80039f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	f003 0303 	and.w	r3, r3, #3
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d003      	beq.n	8003a0c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f000 fa18 	bl	8003e3a <HAL_TIM_IC_CaptureCallback>
 8003a0a:	e005      	b.n	8003a18 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 fa0a 	bl	8003e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 fa1b 	bl	8003e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	f003 0310 	and.w	r3, r3, #16
 8003a28:	2b10      	cmp	r3, #16
 8003a2a:	d122      	bne.n	8003a72 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	f003 0310 	and.w	r3, r3, #16
 8003a36:	2b10      	cmp	r3, #16
 8003a38:	d11b      	bne.n	8003a72 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f06f 0210 	mvn.w	r2, #16
 8003a42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2208      	movs	r2, #8
 8003a48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	69db      	ldr	r3, [r3, #28]
 8003a50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d003      	beq.n	8003a60 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 f9ee 	bl	8003e3a <HAL_TIM_IC_CaptureCallback>
 8003a5e:	e005      	b.n	8003a6c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 f9e0 	bl	8003e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 f9f1 	bl	8003e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	691b      	ldr	r3, [r3, #16]
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d10e      	bne.n	8003a9e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d107      	bne.n	8003a9e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f06f 0201 	mvn.w	r2, #1
 8003a96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f004 f92d 	bl	8007cf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aa8:	2b80      	cmp	r3, #128	; 0x80
 8003aaa:	d10e      	bne.n	8003aca <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ab6:	2b80      	cmp	r3, #128	; 0x80
 8003ab8:	d107      	bne.n	8003aca <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f000 fd87 	bl	80045d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	691b      	ldr	r3, [r3, #16]
 8003ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ad4:	2b40      	cmp	r3, #64	; 0x40
 8003ad6:	d10e      	bne.n	8003af6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ae2:	2b40      	cmp	r3, #64	; 0x40
 8003ae4:	d107      	bne.n	8003af6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003aee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f000 f9b6 	bl	8003e62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	f003 0320 	and.w	r3, r3, #32
 8003b00:	2b20      	cmp	r3, #32
 8003b02:	d10e      	bne.n	8003b22 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	f003 0320 	and.w	r3, r3, #32
 8003b0e:	2b20      	cmp	r3, #32
 8003b10:	d107      	bne.n	8003b22 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f06f 0220 	mvn.w	r2, #32
 8003b1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f000 fd51 	bl	80045c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b22:	bf00      	nop
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
	...

08003b2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d101      	bne.n	8003b46 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003b42:	2302      	movs	r3, #2
 8003b44:	e0b4      	b.n	8003cb0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2202      	movs	r2, #2
 8003b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b0c      	cmp	r3, #12
 8003b5a:	f200 809f 	bhi.w	8003c9c <HAL_TIM_PWM_ConfigChannel+0x170>
 8003b5e:	a201      	add	r2, pc, #4	; (adr r2, 8003b64 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b64:	08003b99 	.word	0x08003b99
 8003b68:	08003c9d 	.word	0x08003c9d
 8003b6c:	08003c9d 	.word	0x08003c9d
 8003b70:	08003c9d 	.word	0x08003c9d
 8003b74:	08003bd9 	.word	0x08003bd9
 8003b78:	08003c9d 	.word	0x08003c9d
 8003b7c:	08003c9d 	.word	0x08003c9d
 8003b80:	08003c9d 	.word	0x08003c9d
 8003b84:	08003c1b 	.word	0x08003c1b
 8003b88:	08003c9d 	.word	0x08003c9d
 8003b8c:	08003c9d 	.word	0x08003c9d
 8003b90:	08003c9d 	.word	0x08003c9d
 8003b94:	08003c5b 	.word	0x08003c5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68b9      	ldr	r1, [r7, #8]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f000 fa0a 	bl	8003fb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	6812      	ldr	r2, [r2, #0]
 8003bac:	6992      	ldr	r2, [r2, #24]
 8003bae:	f042 0208 	orr.w	r2, r2, #8
 8003bb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68fa      	ldr	r2, [r7, #12]
 8003bba:	6812      	ldr	r2, [r2, #0]
 8003bbc:	6992      	ldr	r2, [r2, #24]
 8003bbe:	f022 0204 	bic.w	r2, r2, #4
 8003bc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	6812      	ldr	r2, [r2, #0]
 8003bcc:	6991      	ldr	r1, [r2, #24]
 8003bce:	68ba      	ldr	r2, [r7, #8]
 8003bd0:	6912      	ldr	r2, [r2, #16]
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	619a      	str	r2, [r3, #24]
      break;
 8003bd6:	e062      	b.n	8003c9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	68b9      	ldr	r1, [r7, #8]
 8003bde:	4618      	mov	r0, r3
 8003be0:	f000 fa5a 	bl	8004098 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68fa      	ldr	r2, [r7, #12]
 8003bea:	6812      	ldr	r2, [r2, #0]
 8003bec:	6992      	ldr	r2, [r2, #24]
 8003bee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68fa      	ldr	r2, [r7, #12]
 8003bfa:	6812      	ldr	r2, [r2, #0]
 8003bfc:	6992      	ldr	r2, [r2, #24]
 8003bfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	6812      	ldr	r2, [r2, #0]
 8003c0c:	6991      	ldr	r1, [r2, #24]
 8003c0e:	68ba      	ldr	r2, [r7, #8]
 8003c10:	6912      	ldr	r2, [r2, #16]
 8003c12:	0212      	lsls	r2, r2, #8
 8003c14:	430a      	orrs	r2, r1
 8003c16:	619a      	str	r2, [r3, #24]
      break;
 8003c18:	e041      	b.n	8003c9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68b9      	ldr	r1, [r7, #8]
 8003c20:	4618      	mov	r0, r3
 8003c22:	f000 faaf 	bl	8004184 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	6812      	ldr	r2, [r2, #0]
 8003c2e:	69d2      	ldr	r2, [r2, #28]
 8003c30:	f042 0208 	orr.w	r2, r2, #8
 8003c34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	6812      	ldr	r2, [r2, #0]
 8003c3e:	69d2      	ldr	r2, [r2, #28]
 8003c40:	f022 0204 	bic.w	r2, r2, #4
 8003c44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68fa      	ldr	r2, [r7, #12]
 8003c4c:	6812      	ldr	r2, [r2, #0]
 8003c4e:	69d1      	ldr	r1, [r2, #28]
 8003c50:	68ba      	ldr	r2, [r7, #8]
 8003c52:	6912      	ldr	r2, [r2, #16]
 8003c54:	430a      	orrs	r2, r1
 8003c56:	61da      	str	r2, [r3, #28]
      break;
 8003c58:	e021      	b.n	8003c9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68b9      	ldr	r1, [r7, #8]
 8003c60:	4618      	mov	r0, r3
 8003c62:	f000 fb03 	bl	800426c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	6812      	ldr	r2, [r2, #0]
 8003c6e:	69d2      	ldr	r2, [r2, #28]
 8003c70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	6812      	ldr	r2, [r2, #0]
 8003c7e:	69d2      	ldr	r2, [r2, #28]
 8003c80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	6812      	ldr	r2, [r2, #0]
 8003c8e:	69d1      	ldr	r1, [r2, #28]
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	6912      	ldr	r2, [r2, #16]
 8003c94:	0212      	lsls	r2, r2, #8
 8003c96:	430a      	orrs	r2, r1
 8003c98:	61da      	str	r2, [r3, #28]
      break;
 8003c9a:	e000      	b.n	8003c9e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003c9c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d101      	bne.n	8003cd0 <HAL_TIM_ConfigClockSource+0x18>
 8003ccc:	2302      	movs	r3, #2
 8003cce:	e0a6      	b.n	8003e1e <HAL_TIM_ConfigClockSource+0x166>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2202      	movs	r2, #2
 8003cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003cee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cf6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2b40      	cmp	r3, #64	; 0x40
 8003d06:	d067      	beq.n	8003dd8 <HAL_TIM_ConfigClockSource+0x120>
 8003d08:	2b40      	cmp	r3, #64	; 0x40
 8003d0a:	d80b      	bhi.n	8003d24 <HAL_TIM_ConfigClockSource+0x6c>
 8003d0c:	2b10      	cmp	r3, #16
 8003d0e:	d073      	beq.n	8003df8 <HAL_TIM_ConfigClockSource+0x140>
 8003d10:	2b10      	cmp	r3, #16
 8003d12:	d802      	bhi.n	8003d1a <HAL_TIM_ConfigClockSource+0x62>
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d06f      	beq.n	8003df8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003d18:	e078      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d1a:	2b20      	cmp	r3, #32
 8003d1c:	d06c      	beq.n	8003df8 <HAL_TIM_ConfigClockSource+0x140>
 8003d1e:	2b30      	cmp	r3, #48	; 0x30
 8003d20:	d06a      	beq.n	8003df8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003d22:	e073      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d24:	2b70      	cmp	r3, #112	; 0x70
 8003d26:	d00d      	beq.n	8003d44 <HAL_TIM_ConfigClockSource+0x8c>
 8003d28:	2b70      	cmp	r3, #112	; 0x70
 8003d2a:	d804      	bhi.n	8003d36 <HAL_TIM_ConfigClockSource+0x7e>
 8003d2c:	2b50      	cmp	r3, #80	; 0x50
 8003d2e:	d033      	beq.n	8003d98 <HAL_TIM_ConfigClockSource+0xe0>
 8003d30:	2b60      	cmp	r3, #96	; 0x60
 8003d32:	d041      	beq.n	8003db8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003d34:	e06a      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d3a:	d066      	beq.n	8003e0a <HAL_TIM_ConfigClockSource+0x152>
 8003d3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d40:	d017      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003d42:	e063      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6818      	ldr	r0, [r3, #0]
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	6899      	ldr	r1, [r3, #8]
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	f000 fb5a 	bl	800440c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d66:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	609a      	str	r2, [r3, #8]
      break;
 8003d70:	e04c      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6818      	ldr	r0, [r3, #0]
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	6899      	ldr	r1, [r3, #8]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	f000 fb43 	bl	800440c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6812      	ldr	r2, [r2, #0]
 8003d8e:	6892      	ldr	r2, [r2, #8]
 8003d90:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d94:	609a      	str	r2, [r3, #8]
      break;
 8003d96:	e039      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6818      	ldr	r0, [r3, #0]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	6859      	ldr	r1, [r3, #4]
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	461a      	mov	r2, r3
 8003da6:	f000 fab7 	bl	8004318 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2150      	movs	r1, #80	; 0x50
 8003db0:	4618      	mov	r0, r3
 8003db2:	f000 fb10 	bl	80043d6 <TIM_ITRx_SetConfig>
      break;
 8003db6:	e029      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6818      	ldr	r0, [r3, #0]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	6859      	ldr	r1, [r3, #4]
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	f000 fad6 	bl	8004376 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2160      	movs	r1, #96	; 0x60
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f000 fb00 	bl	80043d6 <TIM_ITRx_SetConfig>
      break;
 8003dd6:	e019      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6818      	ldr	r0, [r3, #0]
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	6859      	ldr	r1, [r3, #4]
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	461a      	mov	r2, r3
 8003de6:	f000 fa97 	bl	8004318 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2140      	movs	r1, #64	; 0x40
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 faf0 	bl	80043d6 <TIM_ITRx_SetConfig>
      break;
 8003df6:	e009      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4619      	mov	r1, r3
 8003e02:	4610      	mov	r0, r2
 8003e04:	f000 fae7 	bl	80043d6 <TIM_ITRx_SetConfig>
      break;
 8003e08:	e000      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003e0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e26:	b480      	push	{r7}
 8003e28:	b083      	sub	sp, #12
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e2e:	bf00      	nop
 8003e30:	370c      	adds	r7, #12
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr

08003e3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	b083      	sub	sp, #12
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e42:	bf00      	nop
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr

08003e4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e56:	bf00      	nop
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr

08003e62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
	...

08003e78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a40      	ldr	r2, [pc, #256]	; (8003f8c <TIM_Base_SetConfig+0x114>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d013      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e96:	d00f      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	4a3d      	ldr	r2, [pc, #244]	; (8003f90 <TIM_Base_SetConfig+0x118>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d00b      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4a3c      	ldr	r2, [pc, #240]	; (8003f94 <TIM_Base_SetConfig+0x11c>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d007      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a3b      	ldr	r2, [pc, #236]	; (8003f98 <TIM_Base_SetConfig+0x120>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d003      	beq.n	8003eb8 <TIM_Base_SetConfig+0x40>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a3a      	ldr	r2, [pc, #232]	; (8003f9c <TIM_Base_SetConfig+0x124>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d108      	bne.n	8003eca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ebe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a2f      	ldr	r2, [pc, #188]	; (8003f8c <TIM_Base_SetConfig+0x114>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d02b      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed8:	d027      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a2c      	ldr	r2, [pc, #176]	; (8003f90 <TIM_Base_SetConfig+0x118>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d023      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a2b      	ldr	r2, [pc, #172]	; (8003f94 <TIM_Base_SetConfig+0x11c>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d01f      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a2a      	ldr	r2, [pc, #168]	; (8003f98 <TIM_Base_SetConfig+0x120>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d01b      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a29      	ldr	r2, [pc, #164]	; (8003f9c <TIM_Base_SetConfig+0x124>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d017      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a28      	ldr	r2, [pc, #160]	; (8003fa0 <TIM_Base_SetConfig+0x128>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d013      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a27      	ldr	r2, [pc, #156]	; (8003fa4 <TIM_Base_SetConfig+0x12c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d00f      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a26      	ldr	r2, [pc, #152]	; (8003fa8 <TIM_Base_SetConfig+0x130>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d00b      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a25      	ldr	r2, [pc, #148]	; (8003fac <TIM_Base_SetConfig+0x134>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d007      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a24      	ldr	r2, [pc, #144]	; (8003fb0 <TIM_Base_SetConfig+0x138>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d003      	beq.n	8003f2a <TIM_Base_SetConfig+0xb2>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a23      	ldr	r2, [pc, #140]	; (8003fb4 <TIM_Base_SetConfig+0x13c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d108      	bne.n	8003f3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	689a      	ldr	r2, [r3, #8]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a0a      	ldr	r2, [pc, #40]	; (8003f8c <TIM_Base_SetConfig+0x114>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d003      	beq.n	8003f70 <TIM_Base_SetConfig+0xf8>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a0c      	ldr	r2, [pc, #48]	; (8003f9c <TIM_Base_SetConfig+0x124>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d103      	bne.n	8003f78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	691a      	ldr	r2, [r3, #16]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	615a      	str	r2, [r3, #20]
}
 8003f7e:	bf00      	nop
 8003f80:	3714      	adds	r7, #20
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	40010000 	.word	0x40010000
 8003f90:	40000400 	.word	0x40000400
 8003f94:	40000800 	.word	0x40000800
 8003f98:	40000c00 	.word	0x40000c00
 8003f9c:	40010400 	.word	0x40010400
 8003fa0:	40014000 	.word	0x40014000
 8003fa4:	40014400 	.word	0x40014400
 8003fa8:	40014800 	.word	0x40014800
 8003fac:	40001800 	.word	0x40001800
 8003fb0:	40001c00 	.word	0x40001c00
 8003fb4:	40002000 	.word	0x40002000

08003fb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b087      	sub	sp, #28
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	f023 0201 	bic.w	r2, r3, #1
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fe6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f023 0303 	bic.w	r3, r3, #3
 8003fee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f023 0302 	bic.w	r3, r3, #2
 8004000:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	4313      	orrs	r3, r2
 800400a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a20      	ldr	r2, [pc, #128]	; (8004090 <TIM_OC1_SetConfig+0xd8>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d003      	beq.n	800401c <TIM_OC1_SetConfig+0x64>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a1f      	ldr	r2, [pc, #124]	; (8004094 <TIM_OC1_SetConfig+0xdc>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d10c      	bne.n	8004036 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	f023 0308 	bic.w	r3, r3, #8
 8004022:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	4313      	orrs	r3, r2
 800402c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	f023 0304 	bic.w	r3, r3, #4
 8004034:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a15      	ldr	r2, [pc, #84]	; (8004090 <TIM_OC1_SetConfig+0xd8>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d003      	beq.n	8004046 <TIM_OC1_SetConfig+0x8e>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a14      	ldr	r2, [pc, #80]	; (8004094 <TIM_OC1_SetConfig+0xdc>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d111      	bne.n	800406a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800404c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	695b      	ldr	r3, [r3, #20]
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	4313      	orrs	r3, r2
 800405e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	699b      	ldr	r3, [r3, #24]
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	4313      	orrs	r3, r2
 8004068:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	685a      	ldr	r2, [r3, #4]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	621a      	str	r2, [r3, #32]
}
 8004084:	bf00      	nop
 8004086:	371c      	adds	r7, #28
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr
 8004090:	40010000 	.word	0x40010000
 8004094:	40010400 	.word	0x40010400

08004098 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004098:	b480      	push	{r7}
 800409a:	b087      	sub	sp, #28
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	f023 0210 	bic.w	r2, r3, #16
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	021b      	lsls	r3, r3, #8
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	4313      	orrs	r3, r2
 80040da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	f023 0320 	bic.w	r3, r3, #32
 80040e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	011b      	lsls	r3, r3, #4
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4a22      	ldr	r2, [pc, #136]	; (800417c <TIM_OC2_SetConfig+0xe4>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d003      	beq.n	8004100 <TIM_OC2_SetConfig+0x68>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4a21      	ldr	r2, [pc, #132]	; (8004180 <TIM_OC2_SetConfig+0xe8>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d10d      	bne.n	800411c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004106:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	4313      	orrs	r3, r2
 8004112:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800411a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a17      	ldr	r2, [pc, #92]	; (800417c <TIM_OC2_SetConfig+0xe4>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d003      	beq.n	800412c <TIM_OC2_SetConfig+0x94>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a16      	ldr	r2, [pc, #88]	; (8004180 <TIM_OC2_SetConfig+0xe8>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d113      	bne.n	8004154 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004132:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800413a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	695b      	ldr	r3, [r3, #20]
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	4313      	orrs	r3, r2
 8004146:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	699b      	ldr	r3, [r3, #24]
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	4313      	orrs	r3, r2
 8004152:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	68fa      	ldr	r2, [r7, #12]
 800415e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	621a      	str	r2, [r3, #32]
}
 800416e:	bf00      	nop
 8004170:	371c      	adds	r7, #28
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	40010000 	.word	0x40010000
 8004180:	40010400 	.word	0x40010400

08004184 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004184:	b480      	push	{r7}
 8004186:	b087      	sub	sp, #28
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f023 0303 	bic.w	r3, r3, #3
 80041ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	021b      	lsls	r3, r3, #8
 80041d4:	697a      	ldr	r2, [r7, #20]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a21      	ldr	r2, [pc, #132]	; (8004264 <TIM_OC3_SetConfig+0xe0>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d003      	beq.n	80041ea <TIM_OC3_SetConfig+0x66>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a20      	ldr	r2, [pc, #128]	; (8004268 <TIM_OC3_SetConfig+0xe4>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d10d      	bne.n	8004206 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	021b      	lsls	r3, r3, #8
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004204:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a16      	ldr	r2, [pc, #88]	; (8004264 <TIM_OC3_SetConfig+0xe0>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d003      	beq.n	8004216 <TIM_OC3_SetConfig+0x92>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a15      	ldr	r2, [pc, #84]	; (8004268 <TIM_OC3_SetConfig+0xe4>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d113      	bne.n	800423e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800421c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004224:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	011b      	lsls	r3, r3, #4
 800422c:	693a      	ldr	r2, [r7, #16]
 800422e:	4313      	orrs	r3, r2
 8004230:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	011b      	lsls	r3, r3, #4
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4313      	orrs	r3, r2
 800423c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	68fa      	ldr	r2, [r7, #12]
 8004248:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685a      	ldr	r2, [r3, #4]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	621a      	str	r2, [r3, #32]
}
 8004258:	bf00      	nop
 800425a:	371c      	adds	r7, #28
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr
 8004264:	40010000 	.word	0x40010000
 8004268:	40010400 	.word	0x40010400

0800426c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800426c:	b480      	push	{r7}
 800426e:	b087      	sub	sp, #28
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a1b      	ldr	r3, [r3, #32]
 8004286:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	69db      	ldr	r3, [r3, #28]
 8004292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800429a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	021b      	lsls	r3, r3, #8
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	031b      	lsls	r3, r3, #12
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a12      	ldr	r2, [pc, #72]	; (8004310 <TIM_OC4_SetConfig+0xa4>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d003      	beq.n	80042d4 <TIM_OC4_SetConfig+0x68>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a11      	ldr	r2, [pc, #68]	; (8004314 <TIM_OC4_SetConfig+0xa8>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d109      	bne.n	80042e8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	019b      	lsls	r3, r3, #6
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	697a      	ldr	r2, [r7, #20]
 80042ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	693a      	ldr	r2, [r7, #16]
 8004300:	621a      	str	r2, [r3, #32]
}
 8004302:	bf00      	nop
 8004304:	371c      	adds	r7, #28
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	40010000 	.word	0x40010000
 8004314:	40010400 	.word	0x40010400

08004318 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004318:	b480      	push	{r7}
 800431a:	b087      	sub	sp, #28
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	f023 0201 	bic.w	r2, r3, #1
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004342:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	011b      	lsls	r3, r3, #4
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	4313      	orrs	r3, r2
 800434c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	f023 030a 	bic.w	r3, r3, #10
 8004354:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	4313      	orrs	r3, r2
 800435c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	621a      	str	r2, [r3, #32]
}
 800436a:	bf00      	nop
 800436c:	371c      	adds	r7, #28
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr

08004376 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004376:	b480      	push	{r7}
 8004378:	b087      	sub	sp, #28
 800437a:	af00      	add	r7, sp, #0
 800437c:	60f8      	str	r0, [r7, #12]
 800437e:	60b9      	str	r1, [r7, #8]
 8004380:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	f023 0210 	bic.w	r2, r3, #16
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6a1b      	ldr	r3, [r3, #32]
 8004398:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	031b      	lsls	r3, r3, #12
 80043a6:	697a      	ldr	r2, [r7, #20]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	011b      	lsls	r3, r3, #4
 80043b8:	693a      	ldr	r2, [r7, #16]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	697a      	ldr	r2, [r7, #20]
 80043c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	621a      	str	r2, [r3, #32]
}
 80043ca:	bf00      	nop
 80043cc:	371c      	adds	r7, #28
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr

080043d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043d6:	b480      	push	{r7}
 80043d8:	b085      	sub	sp, #20
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
 80043de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	f043 0307 	orr.w	r3, r3, #7
 80043f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	609a      	str	r2, [r3, #8]
}
 8004400:	bf00      	nop
 8004402:	3714      	adds	r7, #20
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800440c:	b480      	push	{r7}
 800440e:	b087      	sub	sp, #28
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
 8004418:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004426:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	021a      	lsls	r2, r3, #8
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	431a      	orrs	r2, r3
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	4313      	orrs	r3, r2
 8004434:	697a      	ldr	r2, [r7, #20]
 8004436:	4313      	orrs	r3, r2
 8004438:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	697a      	ldr	r2, [r7, #20]
 800443e:	609a      	str	r2, [r3, #8]
}
 8004440:	bf00      	nop
 8004442:	371c      	adds	r7, #28
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800444c:	b480      	push	{r7}
 800444e:	b087      	sub	sp, #28
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	f003 031f 	and.w	r3, r3, #31
 800445e:	2201      	movs	r2, #1
 8004460:	fa02 f303 	lsl.w	r3, r2, r3
 8004464:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6a1a      	ldr	r2, [r3, #32]
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	43db      	mvns	r3, r3
 800446e:	401a      	ands	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6a1a      	ldr	r2, [r3, #32]
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f003 031f 	and.w	r3, r3, #31
 800447e:	6879      	ldr	r1, [r7, #4]
 8004480:	fa01 f303 	lsl.w	r3, r1, r3
 8004484:	431a      	orrs	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	621a      	str	r2, [r3, #32]
}
 800448a:	bf00      	nop
 800448c:	371c      	adds	r7, #28
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr

08004496 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004496:	b480      	push	{r7}
 8004498:	b085      	sub	sp, #20
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
 800449e:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d101      	bne.n	80044ae <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044aa:	2302      	movs	r3, #2
 80044ac:	e032      	b.n	8004514 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2202      	movs	r2, #2
 80044ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044d4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	4313      	orrs	r3, r2
 80044de:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044e6:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	68ba      	ldr	r2, [r7, #8]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68ba      	ldr	r2, [r7, #8]
 8004500:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2201      	movs	r2, #1
 8004506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004512:	2300      	movs	r3, #0
}
 8004514:	4618      	mov	r0, r3
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004520:	b480      	push	{r7}
 8004522:	b085      	sub	sp, #20
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800452a:	2300      	movs	r3, #0
 800452c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004534:	2b01      	cmp	r3, #1
 8004536:	d101      	bne.n	800453c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004538:	2302      	movs	r3, #2
 800453a:	e03d      	b.n	80045b8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	4313      	orrs	r3, r2
 8004550:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	4313      	orrs	r3, r2
 800455e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	4313      	orrs	r3, r2
 800456c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4313      	orrs	r3, r2
 800457a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	4313      	orrs	r3, r2
 8004588:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	695b      	ldr	r3, [r3, #20]
 8004594:	4313      	orrs	r3, r2
 8004596:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	69db      	ldr	r3, [r3, #28]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3714      	adds	r7, #20
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b082      	sub	sp, #8
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e03f      	b.n	800467e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d106      	bne.n	8004618 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f004 ffea 	bl	80095ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2224      	movs	r2, #36	; 0x24
 800461c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	6812      	ldr	r2, [r2, #0]
 8004628:	68d2      	ldr	r2, [r2, #12]
 800462a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800462e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f000 faad 	bl	8004b90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	6812      	ldr	r2, [r2, #0]
 800463e:	6912      	ldr	r2, [r2, #16]
 8004640:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004644:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	6812      	ldr	r2, [r2, #0]
 800464e:	6952      	ldr	r2, [r2, #20]
 8004650:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004654:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	6812      	ldr	r2, [r2, #0]
 800465e:	68d2      	ldr	r2, [r2, #12]
 8004660:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004664:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2220      	movs	r2, #32
 8004670:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2220      	movs	r2, #32
 8004678:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3708      	adds	r7, #8
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}

08004686 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004686:	b480      	push	{r7}
 8004688:	b085      	sub	sp, #20
 800468a:	af00      	add	r7, sp, #0
 800468c:	60f8      	str	r0, [r7, #12]
 800468e:	60b9      	str	r1, [r7, #8]
 8004690:	4613      	mov	r3, r2
 8004692:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800469a:	b2db      	uxtb	r3, r3
 800469c:	2b20      	cmp	r3, #32
 800469e:	d140      	bne.n	8004722 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d002      	beq.n	80046ac <HAL_UART_Receive_IT+0x26>
 80046a6:	88fb      	ldrh	r3, [r7, #6]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d101      	bne.n	80046b0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e039      	b.n	8004724 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d101      	bne.n	80046be <HAL_UART_Receive_IT+0x38>
 80046ba:	2302      	movs	r3, #2
 80046bc:	e032      	b.n	8004724 <HAL_UART_Receive_IT+0x9e>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2201      	movs	r2, #1
 80046c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	88fa      	ldrh	r2, [r7, #6]
 80046d0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	88fa      	ldrh	r2, [r7, #6]
 80046d6:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2200      	movs	r2, #0
 80046dc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2222      	movs	r2, #34	; 0x22
 80046e2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68fa      	ldr	r2, [r7, #12]
 80046f4:	6812      	ldr	r2, [r2, #0]
 80046f6:	68d2      	ldr	r2, [r2, #12]
 80046f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046fc:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	68fa      	ldr	r2, [r7, #12]
 8004704:	6812      	ldr	r2, [r2, #0]
 8004706:	6952      	ldr	r2, [r2, #20]
 8004708:	f042 0201 	orr.w	r2, r2, #1
 800470c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	6812      	ldr	r2, [r2, #0]
 8004716:	68d2      	ldr	r2, [r2, #12]
 8004718:	f042 0220 	orr.w	r2, r2, #32
 800471c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800471e:	2300      	movs	r3, #0
 8004720:	e000      	b.n	8004724 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004722:	2302      	movs	r3, #2
  }
}
 8004724:	4618      	mov	r0, r3
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b088      	sub	sp, #32
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004750:	2300      	movs	r3, #0
 8004752:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004754:	2300      	movs	r3, #0
 8004756:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	f003 030f 	and.w	r3, r3, #15
 800475e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d10d      	bne.n	8004782 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	f003 0320 	and.w	r3, r3, #32
 800476c:	2b00      	cmp	r3, #0
 800476e:	d008      	beq.n	8004782 <HAL_UART_IRQHandler+0x52>
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	f003 0320 	and.w	r3, r3, #32
 8004776:	2b00      	cmp	r3, #0
 8004778:	d003      	beq.n	8004782 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f987 	bl	8004a8e <UART_Receive_IT>
      return;
 8004780:	e0cc      	b.n	800491c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 80ab 	beq.w	80048e0 <HAL_UART_IRQHandler+0x1b0>
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	f003 0301 	and.w	r3, r3, #1
 8004790:	2b00      	cmp	r3, #0
 8004792:	d105      	bne.n	80047a0 <HAL_UART_IRQHandler+0x70>
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800479a:	2b00      	cmp	r3, #0
 800479c:	f000 80a0 	beq.w	80048e0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	f003 0301 	and.w	r3, r3, #1
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00a      	beq.n	80047c0 <HAL_UART_IRQHandler+0x90>
 80047aa:	69bb      	ldr	r3, [r7, #24]
 80047ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d005      	beq.n	80047c0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047b8:	f043 0201 	orr.w	r2, r3, #1
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	f003 0304 	and.w	r3, r3, #4
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00a      	beq.n	80047e0 <HAL_UART_IRQHandler+0xb0>
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	f003 0301 	and.w	r3, r3, #1
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d005      	beq.n	80047e0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047d8:	f043 0202 	orr.w	r2, r3, #2
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00a      	beq.n	8004800 <HAL_UART_IRQHandler+0xd0>
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	f003 0301 	and.w	r3, r3, #1
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d005      	beq.n	8004800 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f8:	f043 0204 	orr.w	r2, r3, #4
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	f003 0308 	and.w	r3, r3, #8
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <HAL_UART_IRQHandler+0xf0>
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	f003 0301 	and.w	r3, r3, #1
 8004810:	2b00      	cmp	r3, #0
 8004812:	d005      	beq.n	8004820 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004818:	f043 0208 	orr.w	r2, r3, #8
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004824:	2b00      	cmp	r3, #0
 8004826:	d078      	beq.n	800491a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	f003 0320 	and.w	r3, r3, #32
 800482e:	2b00      	cmp	r3, #0
 8004830:	d007      	beq.n	8004842 <HAL_UART_IRQHandler+0x112>
 8004832:	69bb      	ldr	r3, [r7, #24]
 8004834:	f003 0320 	and.w	r3, r3, #32
 8004838:	2b00      	cmp	r3, #0
 800483a:	d002      	beq.n	8004842 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 f926 	bl	8004a8e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	695b      	ldr	r3, [r3, #20]
 8004848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484c:	2b40      	cmp	r3, #64	; 0x40
 800484e:	bf0c      	ite	eq
 8004850:	2301      	moveq	r3, #1
 8004852:	2300      	movne	r3, #0
 8004854:	b2db      	uxtb	r3, r3
 8004856:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485c:	f003 0308 	and.w	r3, r3, #8
 8004860:	2b00      	cmp	r3, #0
 8004862:	d102      	bne.n	800486a <HAL_UART_IRQHandler+0x13a>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d031      	beq.n	80048ce <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f870 	bl	8004950 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	695b      	ldr	r3, [r3, #20]
 8004876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800487a:	2b40      	cmp	r3, #64	; 0x40
 800487c:	d123      	bne.n	80048c6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	6812      	ldr	r2, [r2, #0]
 8004886:	6952      	ldr	r2, [r2, #20]
 8004888:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800488c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004892:	2b00      	cmp	r3, #0
 8004894:	d013      	beq.n	80048be <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800489a:	4a22      	ldr	r2, [pc, #136]	; (8004924 <HAL_UART_IRQHandler+0x1f4>)
 800489c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7fd fa1e 	bl	8001ce4 <HAL_DMA_Abort_IT>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d016      	beq.n	80048dc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80048b8:	4610      	mov	r0, r2
 80048ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048bc:	e00e      	b.n	80048dc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f83c 	bl	800493c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048c4:	e00a      	b.n	80048dc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 f838 	bl	800493c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048cc:	e006      	b.n	80048dc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 f834 	bl	800493c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80048da:	e01e      	b.n	800491a <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048dc:	bf00      	nop
    return;
 80048de:	e01c      	b.n	800491a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d008      	beq.n	80048fc <HAL_UART_IRQHandler+0x1cc>
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d003      	beq.n	80048fc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f000 f85d 	bl	80049b4 <UART_Transmit_IT>
    return;
 80048fa:	e00f      	b.n	800491c <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004902:	2b00      	cmp	r3, #0
 8004904:	d00a      	beq.n	800491c <HAL_UART_IRQHandler+0x1ec>
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800490c:	2b00      	cmp	r3, #0
 800490e:	d005      	beq.n	800491c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f000 f8a4 	bl	8004a5e <UART_EndTransmit_IT>
    return;
 8004916:	bf00      	nop
 8004918:	e000      	b.n	800491c <HAL_UART_IRQHandler+0x1ec>
    return;
 800491a:	bf00      	nop
  }
}
 800491c:	3720      	adds	r7, #32
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	0800498d 	.word	0x0800498d

08004928 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004930:	bf00      	nop
 8004932:	370c      	adds	r7, #12
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004944:	bf00      	nop
 8004946:	370c      	adds	r7, #12
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr

08004950 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	6812      	ldr	r2, [r2, #0]
 8004960:	68d2      	ldr	r2, [r2, #12]
 8004962:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004966:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	6812      	ldr	r2, [r2, #0]
 8004970:	6952      	ldr	r2, [r2, #20]
 8004972:	f022 0201 	bic.w	r2, r2, #1
 8004976:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2220      	movs	r2, #32
 800497c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004998:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2200      	movs	r2, #0
 800499e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2200      	movs	r2, #0
 80049a4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f7ff ffc8 	bl	800493c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049ac:	bf00      	nop
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b085      	sub	sp, #20
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b21      	cmp	r3, #33	; 0x21
 80049c6:	d143      	bne.n	8004a50 <UART_Transmit_IT+0x9c>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049d0:	d119      	bne.n	8004a06 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a1b      	ldr	r3, [r3, #32]
 80049d6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68fa      	ldr	r2, [r7, #12]
 80049de:	8812      	ldrh	r2, [r2, #0]
 80049e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049e4:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d105      	bne.n	80049fa <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a1b      	ldr	r3, [r3, #32]
 80049f2:	1c9a      	adds	r2, r3, #2
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	621a      	str	r2, [r3, #32]
 80049f8:	e00e      	b.n	8004a18 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a1b      	ldr	r3, [r3, #32]
 80049fe:	1c5a      	adds	r2, r3, #1
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	621a      	str	r2, [r3, #32]
 8004a04:	e008      	b.n	8004a18 <UART_Transmit_IT+0x64>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a1b      	ldr	r3, [r3, #32]
 8004a0e:	1c58      	adds	r0, r3, #1
 8004a10:	6879      	ldr	r1, [r7, #4]
 8004a12:	6208      	str	r0, [r1, #32]
 8004a14:	781b      	ldrb	r3, [r3, #0]
 8004a16:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	4619      	mov	r1, r3
 8004a26:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d10f      	bne.n	8004a4c <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	6812      	ldr	r2, [r2, #0]
 8004a34:	68d2      	ldr	r2, [r2, #12]
 8004a36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a3a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	6812      	ldr	r2, [r2, #0]
 8004a44:	68d2      	ldr	r2, [r2, #12]
 8004a46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a4a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	e000      	b.n	8004a52 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004a50:	2302      	movs	r3, #2
  }
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3714      	adds	r7, #20
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr

08004a5e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a5e:	b580      	push	{r7, lr}
 8004a60:	b082      	sub	sp, #8
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	6812      	ldr	r2, [r2, #0]
 8004a6e:	68d2      	ldr	r2, [r2, #12]
 8004a70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a74:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2220      	movs	r2, #32
 8004a7a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f7ff ff52 	bl	8004928 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3708      	adds	r7, #8
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b084      	sub	sp, #16
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	2b22      	cmp	r3, #34	; 0x22
 8004aa0:	d171      	bne.n	8004b86 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aaa:	d123      	bne.n	8004af4 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab0:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d10e      	bne.n	8004ad8 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad0:	1c9a      	adds	r2, r3, #2
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	629a      	str	r2, [r3, #40]	; 0x28
 8004ad6:	e029      	b.n	8004b2c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aec:	1c5a      	adds	r2, r3, #1
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	629a      	str	r2, [r3, #40]	; 0x28
 8004af2:	e01b      	b.n	8004b2c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d10a      	bne.n	8004b12 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b00:	1c59      	adds	r1, r3, #1
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	6291      	str	r1, [r2, #40]	; 0x28
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	6812      	ldr	r2, [r2, #0]
 8004b0a:	6852      	ldr	r2, [r2, #4]
 8004b0c:	b2d2      	uxtb	r2, r2
 8004b0e:	701a      	strb	r2, [r3, #0]
 8004b10:	e00c      	b.n	8004b2c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b16:	1c59      	adds	r1, r3, #1
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	6291      	str	r1, [r2, #40]	; 0x28
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	6812      	ldr	r2, [r2, #0]
 8004b20:	6852      	ldr	r2, [r2, #4]
 8004b22:	b2d2      	uxtb	r2, r2
 8004b24:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004b28:	b2d2      	uxtb	r2, r2
 8004b2a:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	3b01      	subs	r3, #1
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	4619      	mov	r1, r3
 8004b3a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d120      	bne.n	8004b82 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	6812      	ldr	r2, [r2, #0]
 8004b48:	68d2      	ldr	r2, [r2, #12]
 8004b4a:	f022 0220 	bic.w	r2, r2, #32
 8004b4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	6812      	ldr	r2, [r2, #0]
 8004b58:	68d2      	ldr	r2, [r2, #12]
 8004b5a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b5e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6812      	ldr	r2, [r2, #0]
 8004b68:	6952      	ldr	r2, [r2, #20]
 8004b6a:	f022 0201 	bic.w	r2, r2, #1
 8004b6e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2220      	movs	r2, #32
 8004b74:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f002 fb77 	bl	800726c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	e002      	b.n	8004b88 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004b82:	2300      	movs	r3, #0
 8004b84:	e000      	b.n	8004b88 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004b86:	2302      	movs	r3, #2
  }
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	6812      	ldr	r2, [r2, #0]
 8004ba0:	6912      	ldr	r2, [r2, #16]
 8004ba2:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	68d2      	ldr	r2, [r2, #12]
 8004baa:	430a      	orrs	r2, r1
 8004bac:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	689a      	ldr	r2, [r3, #8]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	695b      	ldr	r3, [r3, #20]
 8004bbc:	431a      	orrs	r2, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	69db      	ldr	r3, [r3, #28]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004bd4:	f023 030c 	bic.w	r3, r3, #12
 8004bd8:	68f9      	ldr	r1, [r7, #12]
 8004bda:	430b      	orrs	r3, r1
 8004bdc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6812      	ldr	r2, [r2, #0]
 8004be6:	6952      	ldr	r2, [r2, #20]
 8004be8:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6992      	ldr	r2, [r2, #24]
 8004bf0:	430a      	orrs	r2, r1
 8004bf2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	69db      	ldr	r3, [r3, #28]
 8004bf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bfc:	f040 80e4 	bne.w	8004dc8 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4aab      	ldr	r2, [pc, #684]	; (8004eb4 <UART_SetConfig+0x324>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d004      	beq.n	8004c14 <UART_SetConfig+0x84>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4aaa      	ldr	r2, [pc, #680]	; (8004eb8 <UART_SetConfig+0x328>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d16c      	bne.n	8004cee <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681c      	ldr	r4, [r3, #0]
 8004c18:	f7fe f92c 	bl	8002e74 <HAL_RCC_GetPCLK2Freq>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	4613      	mov	r3, r2
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	4413      	add	r3, r2
 8004c24:	009a      	lsls	r2, r3, #2
 8004c26:	441a      	add	r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	005b      	lsls	r3, r3, #1
 8004c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c32:	4aa2      	ldr	r2, [pc, #648]	; (8004ebc <UART_SetConfig+0x32c>)
 8004c34:	fba2 2303 	umull	r2, r3, r2, r3
 8004c38:	095b      	lsrs	r3, r3, #5
 8004c3a:	011d      	lsls	r5, r3, #4
 8004c3c:	f7fe f91a 	bl	8002e74 <HAL_RCC_GetPCLK2Freq>
 8004c40:	4602      	mov	r2, r0
 8004c42:	4613      	mov	r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	4413      	add	r3, r2
 8004c48:	009a      	lsls	r2, r3, #2
 8004c4a:	441a      	add	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	005b      	lsls	r3, r3, #1
 8004c52:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c56:	f7fe f90d 	bl	8002e74 <HAL_RCC_GetPCLK2Freq>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	4413      	add	r3, r2
 8004c62:	009a      	lsls	r2, r3, #2
 8004c64:	441a      	add	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	005b      	lsls	r3, r3, #1
 8004c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c70:	4a92      	ldr	r2, [pc, #584]	; (8004ebc <UART_SetConfig+0x32c>)
 8004c72:	fba2 2303 	umull	r2, r3, r2, r3
 8004c76:	095b      	lsrs	r3, r3, #5
 8004c78:	2264      	movs	r2, #100	; 0x64
 8004c7a:	fb02 f303 	mul.w	r3, r2, r3
 8004c7e:	1af3      	subs	r3, r6, r3
 8004c80:	00db      	lsls	r3, r3, #3
 8004c82:	3332      	adds	r3, #50	; 0x32
 8004c84:	4a8d      	ldr	r2, [pc, #564]	; (8004ebc <UART_SetConfig+0x32c>)
 8004c86:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8a:	095b      	lsrs	r3, r3, #5
 8004c8c:	005b      	lsls	r3, r3, #1
 8004c8e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004c92:	441d      	add	r5, r3
 8004c94:	f7fe f8ee 	bl	8002e74 <HAL_RCC_GetPCLK2Freq>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	4413      	add	r3, r2
 8004ca0:	009a      	lsls	r2, r3, #2
 8004ca2:	441a      	add	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	fbb2 f6f3 	udiv	r6, r2, r3
 8004cae:	f7fe f8e1 	bl	8002e74 <HAL_RCC_GetPCLK2Freq>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	4413      	add	r3, r2
 8004cba:	009a      	lsls	r2, r3, #2
 8004cbc:	441a      	add	r2, r3
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	005b      	lsls	r3, r3, #1
 8004cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc8:	4a7c      	ldr	r2, [pc, #496]	; (8004ebc <UART_SetConfig+0x32c>)
 8004cca:	fba2 2303 	umull	r2, r3, r2, r3
 8004cce:	095b      	lsrs	r3, r3, #5
 8004cd0:	2264      	movs	r2, #100	; 0x64
 8004cd2:	fb02 f303 	mul.w	r3, r2, r3
 8004cd6:	1af3      	subs	r3, r6, r3
 8004cd8:	00db      	lsls	r3, r3, #3
 8004cda:	3332      	adds	r3, #50	; 0x32
 8004cdc:	4a77      	ldr	r2, [pc, #476]	; (8004ebc <UART_SetConfig+0x32c>)
 8004cde:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce2:	095b      	lsrs	r3, r3, #5
 8004ce4:	f003 0307 	and.w	r3, r3, #7
 8004ce8:	442b      	add	r3, r5
 8004cea:	60a3      	str	r3, [r4, #8]
 8004cec:	e154      	b.n	8004f98 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681c      	ldr	r4, [r3, #0]
 8004cf2:	f7fe f8ab 	bl	8002e4c <HAL_RCC_GetPCLK1Freq>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	4413      	add	r3, r2
 8004cfe:	009a      	lsls	r2, r3, #2
 8004d00:	441a      	add	r2, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	005b      	lsls	r3, r3, #1
 8004d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d0c:	4a6b      	ldr	r2, [pc, #428]	; (8004ebc <UART_SetConfig+0x32c>)
 8004d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d12:	095b      	lsrs	r3, r3, #5
 8004d14:	011d      	lsls	r5, r3, #4
 8004d16:	f7fe f899 	bl	8002e4c <HAL_RCC_GetPCLK1Freq>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	4413      	add	r3, r2
 8004d22:	009a      	lsls	r2, r3, #2
 8004d24:	441a      	add	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	005b      	lsls	r3, r3, #1
 8004d2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004d30:	f7fe f88c 	bl	8002e4c <HAL_RCC_GetPCLK1Freq>
 8004d34:	4602      	mov	r2, r0
 8004d36:	4613      	mov	r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	4413      	add	r3, r2
 8004d3c:	009a      	lsls	r2, r3, #2
 8004d3e:	441a      	add	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	005b      	lsls	r3, r3, #1
 8004d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d4a:	4a5c      	ldr	r2, [pc, #368]	; (8004ebc <UART_SetConfig+0x32c>)
 8004d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d50:	095b      	lsrs	r3, r3, #5
 8004d52:	2264      	movs	r2, #100	; 0x64
 8004d54:	fb02 f303 	mul.w	r3, r2, r3
 8004d58:	1af3      	subs	r3, r6, r3
 8004d5a:	00db      	lsls	r3, r3, #3
 8004d5c:	3332      	adds	r3, #50	; 0x32
 8004d5e:	4a57      	ldr	r2, [pc, #348]	; (8004ebc <UART_SetConfig+0x32c>)
 8004d60:	fba2 2303 	umull	r2, r3, r2, r3
 8004d64:	095b      	lsrs	r3, r3, #5
 8004d66:	005b      	lsls	r3, r3, #1
 8004d68:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004d6c:	441d      	add	r5, r3
 8004d6e:	f7fe f86d 	bl	8002e4c <HAL_RCC_GetPCLK1Freq>
 8004d72:	4602      	mov	r2, r0
 8004d74:	4613      	mov	r3, r2
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	4413      	add	r3, r2
 8004d7a:	009a      	lsls	r2, r3, #2
 8004d7c:	441a      	add	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	005b      	lsls	r3, r3, #1
 8004d84:	fbb2 f6f3 	udiv	r6, r2, r3
 8004d88:	f7fe f860 	bl	8002e4c <HAL_RCC_GetPCLK1Freq>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	4613      	mov	r3, r2
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	4413      	add	r3, r2
 8004d94:	009a      	lsls	r2, r3, #2
 8004d96:	441a      	add	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	005b      	lsls	r3, r3, #1
 8004d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da2:	4a46      	ldr	r2, [pc, #280]	; (8004ebc <UART_SetConfig+0x32c>)
 8004da4:	fba2 2303 	umull	r2, r3, r2, r3
 8004da8:	095b      	lsrs	r3, r3, #5
 8004daa:	2264      	movs	r2, #100	; 0x64
 8004dac:	fb02 f303 	mul.w	r3, r2, r3
 8004db0:	1af3      	subs	r3, r6, r3
 8004db2:	00db      	lsls	r3, r3, #3
 8004db4:	3332      	adds	r3, #50	; 0x32
 8004db6:	4a41      	ldr	r2, [pc, #260]	; (8004ebc <UART_SetConfig+0x32c>)
 8004db8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dbc:	095b      	lsrs	r3, r3, #5
 8004dbe:	f003 0307 	and.w	r3, r3, #7
 8004dc2:	442b      	add	r3, r5
 8004dc4:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8004dc6:	e0e7      	b.n	8004f98 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a39      	ldr	r2, [pc, #228]	; (8004eb4 <UART_SetConfig+0x324>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d004      	beq.n	8004ddc <UART_SetConfig+0x24c>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a38      	ldr	r2, [pc, #224]	; (8004eb8 <UART_SetConfig+0x328>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d171      	bne.n	8004ec0 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681c      	ldr	r4, [r3, #0]
 8004de0:	f7fe f848 	bl	8002e74 <HAL_RCC_GetPCLK2Freq>
 8004de4:	4602      	mov	r2, r0
 8004de6:	4613      	mov	r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4413      	add	r3, r2
 8004dec:	009a      	lsls	r2, r3, #2
 8004dee:	441a      	add	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dfa:	4a30      	ldr	r2, [pc, #192]	; (8004ebc <UART_SetConfig+0x32c>)
 8004dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8004e00:	095b      	lsrs	r3, r3, #5
 8004e02:	011d      	lsls	r5, r3, #4
 8004e04:	f7fe f836 	bl	8002e74 <HAL_RCC_GetPCLK2Freq>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	4413      	add	r3, r2
 8004e10:	009a      	lsls	r2, r3, #2
 8004e12:	441a      	add	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	fbb2 f6f3 	udiv	r6, r2, r3
 8004e1e:	f7fe f829 	bl	8002e74 <HAL_RCC_GetPCLK2Freq>
 8004e22:	4602      	mov	r2, r0
 8004e24:	4613      	mov	r3, r2
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	4413      	add	r3, r2
 8004e2a:	009a      	lsls	r2, r3, #2
 8004e2c:	441a      	add	r2, r3
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e38:	4a20      	ldr	r2, [pc, #128]	; (8004ebc <UART_SetConfig+0x32c>)
 8004e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e3e:	095b      	lsrs	r3, r3, #5
 8004e40:	2264      	movs	r2, #100	; 0x64
 8004e42:	fb02 f303 	mul.w	r3, r2, r3
 8004e46:	1af3      	subs	r3, r6, r3
 8004e48:	011b      	lsls	r3, r3, #4
 8004e4a:	3332      	adds	r3, #50	; 0x32
 8004e4c:	4a1b      	ldr	r2, [pc, #108]	; (8004ebc <UART_SetConfig+0x32c>)
 8004e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e52:	095b      	lsrs	r3, r3, #5
 8004e54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e58:	441d      	add	r5, r3
 8004e5a:	f7fe f80b 	bl	8002e74 <HAL_RCC_GetPCLK2Freq>
 8004e5e:	4602      	mov	r2, r0
 8004e60:	4613      	mov	r3, r2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	4413      	add	r3, r2
 8004e66:	009a      	lsls	r2, r3, #2
 8004e68:	441a      	add	r2, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	fbb2 f6f3 	udiv	r6, r2, r3
 8004e74:	f7fd fffe 	bl	8002e74 <HAL_RCC_GetPCLK2Freq>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4413      	add	r3, r2
 8004e80:	009a      	lsls	r2, r3, #2
 8004e82:	441a      	add	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e8e:	4a0b      	ldr	r2, [pc, #44]	; (8004ebc <UART_SetConfig+0x32c>)
 8004e90:	fba2 2303 	umull	r2, r3, r2, r3
 8004e94:	095b      	lsrs	r3, r3, #5
 8004e96:	2264      	movs	r2, #100	; 0x64
 8004e98:	fb02 f303 	mul.w	r3, r2, r3
 8004e9c:	1af3      	subs	r3, r6, r3
 8004e9e:	011b      	lsls	r3, r3, #4
 8004ea0:	3332      	adds	r3, #50	; 0x32
 8004ea2:	4a06      	ldr	r2, [pc, #24]	; (8004ebc <UART_SetConfig+0x32c>)
 8004ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea8:	095b      	lsrs	r3, r3, #5
 8004eaa:	f003 030f 	and.w	r3, r3, #15
 8004eae:	442b      	add	r3, r5
 8004eb0:	60a3      	str	r3, [r4, #8]
 8004eb2:	e071      	b.n	8004f98 <UART_SetConfig+0x408>
 8004eb4:	40011000 	.word	0x40011000
 8004eb8:	40011400 	.word	0x40011400
 8004ebc:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681c      	ldr	r4, [r3, #0]
 8004ec4:	f7fd ffc2 	bl	8002e4c <HAL_RCC_GetPCLK1Freq>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	4613      	mov	r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	4413      	add	r3, r2
 8004ed0:	009a      	lsls	r2, r3, #2
 8004ed2:	441a      	add	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ede:	4a30      	ldr	r2, [pc, #192]	; (8004fa0 <UART_SetConfig+0x410>)
 8004ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ee4:	095b      	lsrs	r3, r3, #5
 8004ee6:	011d      	lsls	r5, r3, #4
 8004ee8:	f7fd ffb0 	bl	8002e4c <HAL_RCC_GetPCLK1Freq>
 8004eec:	4602      	mov	r2, r0
 8004eee:	4613      	mov	r3, r2
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	4413      	add	r3, r2
 8004ef4:	009a      	lsls	r2, r3, #2
 8004ef6:	441a      	add	r2, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	fbb2 f6f3 	udiv	r6, r2, r3
 8004f02:	f7fd ffa3 	bl	8002e4c <HAL_RCC_GetPCLK1Freq>
 8004f06:	4602      	mov	r2, r0
 8004f08:	4613      	mov	r3, r2
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	4413      	add	r3, r2
 8004f0e:	009a      	lsls	r2, r3, #2
 8004f10:	441a      	add	r2, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f1c:	4a20      	ldr	r2, [pc, #128]	; (8004fa0 <UART_SetConfig+0x410>)
 8004f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f22:	095b      	lsrs	r3, r3, #5
 8004f24:	2264      	movs	r2, #100	; 0x64
 8004f26:	fb02 f303 	mul.w	r3, r2, r3
 8004f2a:	1af3      	subs	r3, r6, r3
 8004f2c:	011b      	lsls	r3, r3, #4
 8004f2e:	3332      	adds	r3, #50	; 0x32
 8004f30:	4a1b      	ldr	r2, [pc, #108]	; (8004fa0 <UART_SetConfig+0x410>)
 8004f32:	fba2 2303 	umull	r2, r3, r2, r3
 8004f36:	095b      	lsrs	r3, r3, #5
 8004f38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f3c:	441d      	add	r5, r3
 8004f3e:	f7fd ff85 	bl	8002e4c <HAL_RCC_GetPCLK1Freq>
 8004f42:	4602      	mov	r2, r0
 8004f44:	4613      	mov	r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	4413      	add	r3, r2
 8004f4a:	009a      	lsls	r2, r3, #2
 8004f4c:	441a      	add	r2, r3
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	fbb2 f6f3 	udiv	r6, r2, r3
 8004f58:	f7fd ff78 	bl	8002e4c <HAL_RCC_GetPCLK1Freq>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	4613      	mov	r3, r2
 8004f60:	009b      	lsls	r3, r3, #2
 8004f62:	4413      	add	r3, r2
 8004f64:	009a      	lsls	r2, r3, #2
 8004f66:	441a      	add	r2, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f72:	4a0b      	ldr	r2, [pc, #44]	; (8004fa0 <UART_SetConfig+0x410>)
 8004f74:	fba2 2303 	umull	r2, r3, r2, r3
 8004f78:	095b      	lsrs	r3, r3, #5
 8004f7a:	2264      	movs	r2, #100	; 0x64
 8004f7c:	fb02 f303 	mul.w	r3, r2, r3
 8004f80:	1af3      	subs	r3, r6, r3
 8004f82:	011b      	lsls	r3, r3, #4
 8004f84:	3332      	adds	r3, #50	; 0x32
 8004f86:	4a06      	ldr	r2, [pc, #24]	; (8004fa0 <UART_SetConfig+0x410>)
 8004f88:	fba2 2303 	umull	r2, r3, r2, r3
 8004f8c:	095b      	lsrs	r3, r3, #5
 8004f8e:	f003 030f 	and.w	r3, r3, #15
 8004f92:	442b      	add	r3, r5
 8004f94:	60a3      	str	r3, [r4, #8]
}
 8004f96:	e7ff      	b.n	8004f98 <UART_SetConfig+0x408>
 8004f98:	bf00      	nop
 8004f9a:	3714      	adds	r7, #20
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fa0:	51eb851f 	.word	0x51eb851f

08004fa4 <FIFO_PutByte>:
 * @return HAL_StatusTypeDef  Status of the put byte to the FIFO operation
 * @retval HAL_OK             On success
 * @retval HAL_ERROR          In case of error
 */
HAL_StatusTypeDef FIFO_PutByte(FIFO_ApiTypeDef *pFifo, uint8_t Data)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	460b      	mov	r3, r1
 8004fae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	73fb      	strb	r3, [r7, #15]
  uint16_t head_temp = pFifo->head + 1; /* temporary variable */
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	889b      	ldrh	r3, [r3, #4]
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	3301      	adds	r3, #1
 8004fbc:	81bb      	strh	r3, [r7, #12]
  if (head_temp == pFifo->size) /* if  is it last element of array ==> back to begin */
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	895b      	ldrh	r3, [r3, #10]
 8004fc2:	89ba      	ldrh	r2, [r7, #12]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d101      	bne.n	8004fcc <FIFO_PutByte+0x28>
  {
    head_temp = 0;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	81bb      	strh	r3, [r7, #12]
  }
  if (head_temp == pFifo->tail) /* check is buffer full? ==> if head+1 == tail */
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	88db      	ldrh	r3, [r3, #6]
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	89ba      	ldrh	r2, [r7, #12]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d101      	bne.n	8004fdc <FIFO_PutByte+0x38>
  {
    status = HAL_ERROR; /* return -1 ==> buffer is full */
 8004fd8:	2301      	movs	r3, #1
 8004fda:	73fb      	strb	r3, [r7, #15]
  }
  /* buffer is not full */
  if (status == HAL_OK)
 8004fdc:	7bfb      	ldrb	r3, [r7, #15]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d111      	bne.n	8005006 <FIFO_PutByte+0x62>
  {
    pFifo->buffer[pFifo->head] = Data; /* put data to buffer */
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	8892      	ldrh	r2, [r2, #4]
 8004fea:	b292      	uxth	r2, r2
 8004fec:	4413      	add	r3, r2
 8004fee:	78fa      	ldrb	r2, [r7, #3]
 8004ff0:	701a      	strb	r2, [r3, #0]
    pFifo->head = head_temp; /* head ++ */
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	89ba      	ldrh	r2, [r7, #12]
 8004ff6:	809a      	strh	r2, [r3, #4]
    pFifo->length = FIFO_GetLength(pFifo); /* update FIFO length */
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 f809 	bl	8005010 <FIFO_GetLength>
 8004ffe:	4603      	mov	r3, r0
 8005000:	461a      	mov	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	811a      	strh	r2, [r3, #8]
  }
  return status; /* return status */
 8005006:	7bfb      	ldrb	r3, [r7, #15]
}
 8005008:	4618      	mov	r0, r3
 800500a:	3710      	adds	r7, #16
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <FIFO_GetLength>:
 * Function to get current number of bytes in the FIFO buffer
 * @param  pFifo      Pointer to FIFO
 * @return uint16_t   Number of bytes to send in FIFO
 */
uint16_t FIFO_GetLength(FIFO_ApiTypeDef *pFifo)
{
 8005010:	b480      	push	{r7}
 8005012:	b085      	sub	sp, #20
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint16_t templen = 0;
 8005018:	2300      	movs	r3, #0
 800501a:	81fb      	strh	r3, [r7, #14]
  if (pFifo->head >= pFifo->tail)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	889b      	ldrh	r3, [r3, #4]
 8005020:	b29a      	uxth	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	88db      	ldrh	r3, [r3, #6]
 8005026:	b29b      	uxth	r3, r3
 8005028:	429a      	cmp	r2, r3
 800502a:	d308      	bcc.n	800503e <FIFO_GetLength+0x2e>
  {
    templen = pFifo->head - pFifo->tail;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	889b      	ldrh	r3, [r3, #4]
 8005030:	b29a      	uxth	r2, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	88db      	ldrh	r3, [r3, #6]
 8005036:	b29b      	uxth	r3, r3
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	81fb      	strh	r3, [r7, #14]
 800503c:	e00b      	b.n	8005056 <FIFO_GetLength+0x46>
  }
  else
  {
    templen = pFifo->size - (pFifo->tail - pFifo->head);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	895a      	ldrh	r2, [r3, #10]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	889b      	ldrh	r3, [r3, #4]
 8005046:	b299      	uxth	r1, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	88db      	ldrh	r3, [r3, #6]
 800504c:	b29b      	uxth	r3, r3
 800504e:	1acb      	subs	r3, r1, r3
 8005050:	b29b      	uxth	r3, r3
 8005052:	4413      	add	r3, r2
 8005054:	81fb      	strh	r3, [r7, #14]
  }
  return templen; /* return length */
 8005056:	89fb      	ldrh	r3, [r7, #14]
}
 8005058:	4618      	mov	r0, r3
 800505a:	3714      	adds	r7, #20
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <Home_checkCard>:
 *  Created on: 07.06.2019
 *      Author: kkarp
 */
#include "Home_Driver.h"

uint8_t Home_checkCard(uint8_t* card1, uint8_t* card2) {
 8005064:	b480      	push	{r7}
 8005066:	b087      	sub	sp, #28
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
	uint8_t result = False;
 800506e:	2300      	movs	r3, #0
 8005070:	73fb      	strb	r3, [r7, #15]
	uint8_t iterator = 0;
 8005072:	2300      	movs	r3, #0
 8005074:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i <= 3; i++)
 8005076:	2300      	movs	r3, #0
 8005078:	613b      	str	r3, [r7, #16]
 800507a:	e012      	b.n	80050a2 <Home_checkCard+0x3e>
		if (card1[i] == card2[i])
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	4413      	add	r3, r2
 8005082:	781a      	ldrb	r2, [r3, #0]
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	6839      	ldr	r1, [r7, #0]
 8005088:	440b      	add	r3, r1
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	429a      	cmp	r2, r3
 800508e:	d103      	bne.n	8005098 <Home_checkCard+0x34>
			iterator++;
 8005090:	7dfb      	ldrb	r3, [r7, #23]
 8005092:	3301      	adds	r3, #1
 8005094:	75fb      	strb	r3, [r7, #23]
 8005096:	e001      	b.n	800509c <Home_checkCard+0x38>
		else
			return result;
 8005098:	7bfb      	ldrb	r3, [r7, #15]
 800509a:	e00b      	b.n	80050b4 <Home_checkCard+0x50>
	for (int i = 0; i <= 3; i++)
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	3301      	adds	r3, #1
 80050a0:	613b      	str	r3, [r7, #16]
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	2b03      	cmp	r3, #3
 80050a6:	dde9      	ble.n	800507c <Home_checkCard+0x18>
	if (iterator == 4)
 80050a8:	7dfb      	ldrb	r3, [r7, #23]
 80050aa:	2b04      	cmp	r3, #4
 80050ac:	d101      	bne.n	80050b2 <Home_checkCard+0x4e>
		return True;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e000      	b.n	80050b4 <Home_checkCard+0x50>
	else
		return result;
 80050b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	371c      	adds	r7, #28
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <Home_motorControl>:

LedStrip_Speed_InitTypeDef Home_motorControl(LedStrip_InitTypeDef* LedStript) {
 80050c0:	b480      	push	{r7}
 80050c2:	b085      	sub	sp, #20
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
	static LedStrip_Speed_InitTypeDef result;
	switch (LedStript->Led_StatusPin) {
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	7b1b      	ldrb	r3, [r3, #12]
 80050cc:	3b07      	subs	r3, #7
 80050ce:	2b17      	cmp	r3, #23
 80050d0:	d850      	bhi.n	8005174 <Home_motorControl+0xb4>
 80050d2:	a201      	add	r2, pc, #4	; (adr r2, 80050d8 <Home_motorControl+0x18>)
 80050d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d8:	08005139 	.word	0x08005139
 80050dc:	08005175 	.word	0x08005175
 80050e0:	08005175 	.word	0x08005175
 80050e4:	08005175 	.word	0x08005175
 80050e8:	08005175 	.word	0x08005175
 80050ec:	08005175 	.word	0x08005175
 80050f0:	08005175 	.word	0x08005175
 80050f4:	08005175 	.word	0x08005175
 80050f8:	08005139 	.word	0x08005139
 80050fc:	08005175 	.word	0x08005175
 8005100:	08005175 	.word	0x08005175
 8005104:	08005175 	.word	0x08005175
 8005108:	08005175 	.word	0x08005175
 800510c:	08005175 	.word	0x08005175
 8005110:	08005175 	.word	0x08005175
 8005114:	08005175 	.word	0x08005175
 8005118:	08005139 	.word	0x08005139
 800511c:	08005175 	.word	0x08005175
 8005120:	08005175 	.word	0x08005175
 8005124:	08005175 	.word	0x08005175
 8005128:	0800514d 	.word	0x0800514d
 800512c:	08005161 	.word	0x08005161
 8005130:	08005161 	.word	0x08005161
 8005134:	08005161 	.word	0x08005161
	case LS_00001:
	case LS_00010:
	case LS_00011:
		result.Action = rotationInPlace_Right;
 8005138:	4b1b      	ldr	r3, [pc, #108]	; (80051a8 <Home_motorControl+0xe8>)
 800513a:	2201      	movs	r2, #1
 800513c:	709a      	strb	r2, [r3, #2]
		result.LeftSpeed = -3;
 800513e:	4b1a      	ldr	r3, [pc, #104]	; (80051a8 <Home_motorControl+0xe8>)
 8005140:	22fd      	movs	r2, #253	; 0xfd
 8005142:	701a      	strb	r2, [r3, #0]
		result.RightSpeed = -3;
 8005144:	4b18      	ldr	r3, [pc, #96]	; (80051a8 <Home_motorControl+0xe8>)
 8005146:	22fd      	movs	r2, #253	; 0xfd
 8005148:	705a      	strb	r2, [r3, #1]
		break;
 800514a:	e014      	b.n	8005176 <Home_motorControl+0xb6>
	case LS_00100:
		result.Action = move_Forward;
 800514c:	4b16      	ldr	r3, [pc, #88]	; (80051a8 <Home_motorControl+0xe8>)
 800514e:	2205      	movs	r2, #5
 8005150:	709a      	strb	r2, [r3, #2]
		result.LeftSpeed = -2;
 8005152:	4b15      	ldr	r3, [pc, #84]	; (80051a8 <Home_motorControl+0xe8>)
 8005154:	22fe      	movs	r2, #254	; 0xfe
 8005156:	701a      	strb	r2, [r3, #0]
		result.RightSpeed = -2;
 8005158:	4b13      	ldr	r3, [pc, #76]	; (80051a8 <Home_motorControl+0xe8>)
 800515a:	22fe      	movs	r2, #254	; 0xfe
 800515c:	705a      	strb	r2, [r3, #1]
		break;
 800515e:	e00a      	b.n	8005176 <Home_motorControl+0xb6>
	case LS_10000:
	case LS_11000:
	case LS_01000:
		result.Action = rotationInPlace_Left;
 8005160:	4b11      	ldr	r3, [pc, #68]	; (80051a8 <Home_motorControl+0xe8>)
 8005162:	2200      	movs	r2, #0
 8005164:	709a      	strb	r2, [r3, #2]
		result.LeftSpeed = -3;
 8005166:	4b10      	ldr	r3, [pc, #64]	; (80051a8 <Home_motorControl+0xe8>)
 8005168:	22fd      	movs	r2, #253	; 0xfd
 800516a:	701a      	strb	r2, [r3, #0]
		result.RightSpeed = -3;
 800516c:	4b0e      	ldr	r3, [pc, #56]	; (80051a8 <Home_motorControl+0xe8>)
 800516e:	22fd      	movs	r2, #253	; 0xfd
 8005170:	705a      	strb	r2, [r3, #1]
		break;
 8005172:	e000      	b.n	8005176 <Home_motorControl+0xb6>
	default:
		break;
 8005174:	bf00      	nop
	}
	return result;
 8005176:	4a0c      	ldr	r2, [pc, #48]	; (80051a8 <Home_motorControl+0xe8>)
 8005178:	f107 030c 	add.w	r3, r7, #12
 800517c:	6812      	ldr	r2, [r2, #0]
 800517e:	4611      	mov	r1, r2
 8005180:	8019      	strh	r1, [r3, #0]
 8005182:	3302      	adds	r3, #2
 8005184:	0c12      	lsrs	r2, r2, #16
 8005186:	701a      	strb	r2, [r3, #0]
 8005188:	2300      	movs	r3, #0
 800518a:	7b3a      	ldrb	r2, [r7, #12]
 800518c:	f362 0307 	bfi	r3, r2, #0, #8
 8005190:	7b7a      	ldrb	r2, [r7, #13]
 8005192:	f362 230f 	bfi	r3, r2, #8, #8
 8005196:	7bba      	ldrb	r2, [r7, #14]
 8005198:	f362 4317 	bfi	r3, r2, #16, #8
}
 800519c:	4618      	mov	r0, r3
 800519e:	3714      	adds	r7, #20
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr
 80051a8:	200000a4 	.word	0x200000a4

080051ac <Home_ManeuverRotate>:

uint8_t Home_ManeuverRotate(Motor_InitTypeDef* LeftMotor,
		Motor_InitTypeDef* RightMotor, uint8_t action,
		Maneuver_StructInit* mane) {
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	603b      	str	r3, [r7, #0]
 80051b8:	4613      	mov	r3, r2
 80051ba:	71fb      	strb	r3, [r7, #7]

	switch (action) {
 80051bc:	79fb      	ldrb	r3, [r7, #7]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00b      	beq.n	80051da <Home_ManeuverRotate+0x2e>
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d000      	beq.n	80051c8 <Home_ManeuverRotate+0x1c>
	case rotateLeft:
		vMotor_Control(LeftMotor, Back);
		vMotor_Control(RightMotor, Forward);
		break;
	default:
		break;
 80051c6:	e011      	b.n	80051ec <Home_ManeuverRotate+0x40>
		vMotor_Control(LeftMotor, Forward);
 80051c8:	2102      	movs	r1, #2
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f000 faea 	bl	80057a4 <vMotor_Control>
		vMotor_Control(RightMotor, Back);
 80051d0:	2101      	movs	r1, #1
 80051d2:	68b8      	ldr	r0, [r7, #8]
 80051d4:	f000 fae6 	bl	80057a4 <vMotor_Control>
		break;
 80051d8:	e008      	b.n	80051ec <Home_ManeuverRotate+0x40>
		vMotor_Control(LeftMotor, Back);
 80051da:	2101      	movs	r1, #1
 80051dc:	68f8      	ldr	r0, [r7, #12]
 80051de:	f000 fae1 	bl	80057a4 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 80051e2:	2102      	movs	r1, #2
 80051e4:	68b8      	ldr	r0, [r7, #8]
 80051e6:	f000 fadd 	bl	80057a4 <vMotor_Control>
		break;
 80051ea:	bf00      	nop
	}
	if (mane->leftFinsh > mane->finishImpulse) {
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	885a      	ldrh	r2, [r3, #2]
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	881b      	ldrh	r3, [r3, #0]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d903      	bls.n	8005200 <Home_ManeuverRotate+0x54>
		vMotor_Control(LeftMotor, BreakeSoft);
 80051f8:	2103      	movs	r1, #3
 80051fa:	68f8      	ldr	r0, [r7, #12]
 80051fc:	f000 fad2 	bl	80057a4 <vMotor_Control>
	}
	if (mane->rightFinsh > mane->finishImpulse) {
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	889a      	ldrh	r2, [r3, #4]
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	881b      	ldrh	r3, [r3, #0]
 8005208:	429a      	cmp	r2, r3
 800520a:	d903      	bls.n	8005214 <Home_ManeuverRotate+0x68>
		vMotor_Control(RightMotor, BreakeSoft);
 800520c:	2103      	movs	r1, #3
 800520e:	68b8      	ldr	r0, [r7, #8]
 8005210:	f000 fac8 	bl	80057a4 <vMotor_Control>
	}
	if (mane->leftFinsh > mane->finishImpulse
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	885a      	ldrh	r2, [r3, #2]
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	881b      	ldrh	r3, [r3, #0]
 800521c:	429a      	cmp	r2, r3
 800521e:	d907      	bls.n	8005230 <Home_ManeuverRotate+0x84>
			&& mane->rightFinsh > mane->finishImpulse)
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	889a      	ldrh	r2, [r3, #4]
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	881b      	ldrh	r3, [r3, #0]
 8005228:	429a      	cmp	r2, r3
 800522a:	d901      	bls.n	8005230 <Home_ManeuverRotate+0x84>
		return 1;
 800522c:	2301      	movs	r3, #1
 800522e:	e000      	b.n	8005232 <Home_ManeuverRotate+0x86>
	else
		return 0;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <vLedStrip_Init>:

#include "LED_Strip.h"
#include "Motor_Control.h"
#include "main.h"

void vLedStrip_Init(LedStrip_InitTypeDef* ledStrip_InitTypeDef) {
 800523a:	b480      	push	{r7}
 800523c:	b083      	sub	sp, #12
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
  ledStrip_InitTypeDef->pivot = 0;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	729a      	strb	r2, [r3, #10]
  ledStrip_InitTypeDef->Led_StatusPin = 0;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	731a      	strb	r2, [r3, #12]
}
 800524e:	bf00      	nop
 8005250:	370c      	adds	r7, #12
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
	...

0800525c <vLedStrip_ReadStatus>:

void vLedStrip_ReadStatus(LedStrip_InitTypeDef* LedStript) {
 800525c:	b580      	push	{r7, lr}
 800525e:	b082      	sub	sp, #8
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  if (NULL != LedStript)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d05f      	beq.n	800532a <vLedStrip_ReadStatus+0xce>
  {
    LedStript->Led1_StatusPin = HAL_GPIO_ReadPin(Led1_Gpio, Led1_Pin);
 800526a:	2180      	movs	r1, #128	; 0x80
 800526c:	4831      	ldr	r0, [pc, #196]	; (8005334 <vLedStrip_ReadStatus+0xd8>)
 800526e:	f7fd f96d 	bl	800254c <HAL_GPIO_ReadPin>
 8005272:	4603      	mov	r3, r0
 8005274:	f003 0301 	and.w	r3, r3, #1
 8005278:	b2d9      	uxtb	r1, r3
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	7b13      	ldrb	r3, [r2, #12]
 800527e:	f361 0300 	bfi	r3, r1, #0, #1
 8005282:	7313      	strb	r3, [r2, #12]
    LedStript->Led2_StatusPin = HAL_GPIO_ReadPin(Led2_Gpio, Led2_Pin);
 8005284:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005288:	482a      	ldr	r0, [pc, #168]	; (8005334 <vLedStrip_ReadStatus+0xd8>)
 800528a:	f7fd f95f 	bl	800254c <HAL_GPIO_ReadPin>
 800528e:	4603      	mov	r3, r0
 8005290:	f003 0301 	and.w	r3, r3, #1
 8005294:	b2d9      	uxtb	r1, r3
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	7b13      	ldrb	r3, [r2, #12]
 800529a:	f361 0341 	bfi	r3, r1, #1, #1
 800529e:	7313      	strb	r3, [r2, #12]
    LedStript->Led3_StatusPin = HAL_GPIO_ReadPin(Led3_Gpio, Led3_Pin);
 80052a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80052a4:	4823      	ldr	r0, [pc, #140]	; (8005334 <vLedStrip_ReadStatus+0xd8>)
 80052a6:	f7fd f951 	bl	800254c <HAL_GPIO_ReadPin>
 80052aa:	4603      	mov	r3, r0
 80052ac:	f003 0301 	and.w	r3, r3, #1
 80052b0:	b2d9      	uxtb	r1, r3
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	7b13      	ldrb	r3, [r2, #12]
 80052b6:	f361 0382 	bfi	r3, r1, #2, #1
 80052ba:	7313      	strb	r3, [r2, #12]
    LedStript->Led4_StatusPin = HAL_GPIO_ReadPin(Led4_Gpio, Led4_Pin);
 80052bc:	2101      	movs	r1, #1
 80052be:	481e      	ldr	r0, [pc, #120]	; (8005338 <vLedStrip_ReadStatus+0xdc>)
 80052c0:	f7fd f944 	bl	800254c <HAL_GPIO_ReadPin>
 80052c4:	4603      	mov	r3, r0
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	b2d9      	uxtb	r1, r3
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	7b13      	ldrb	r3, [r2, #12]
 80052d0:	f361 03c3 	bfi	r3, r1, #3, #1
 80052d4:	7313      	strb	r3, [r2, #12]
    LedStript->Led5_StatusPin = HAL_GPIO_ReadPin(Led5_Gpio, Led5_Pin);
 80052d6:	2102      	movs	r1, #2
 80052d8:	4817      	ldr	r0, [pc, #92]	; (8005338 <vLedStrip_ReadStatus+0xdc>)
 80052da:	f7fd f937 	bl	800254c <HAL_GPIO_ReadPin>
 80052de:	4603      	mov	r3, r0
 80052e0:	f003 0301 	and.w	r3, r3, #1
 80052e4:	b2d9      	uxtb	r1, r3
 80052e6:	687a      	ldr	r2, [r7, #4]
 80052e8:	7b13      	ldrb	r3, [r2, #12]
 80052ea:	f361 1304 	bfi	r3, r1, #4, #1
 80052ee:	7313      	strb	r3, [r2, #12]

    if (LedStript->Led_StatusPin != LedStript->history[LedStript->pivot])
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	7b1a      	ldrb	r2, [r3, #12]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	7a9b      	ldrb	r3, [r3, #10]
 80052f8:	4619      	mov	r1, r3
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	5c5b      	ldrb	r3, [r3, r1]
 80052fe:	429a      	cmp	r2, r3
 8005300:	d013      	beq.n	800532a <vLedStrip_ReadStatus+0xce>
    {
      LedStript->pivot++;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	7a9b      	ldrb	r3, [r3, #10]
 8005306:	3301      	adds	r3, #1
 8005308:	b2da      	uxtb	r2, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	729a      	strb	r2, [r3, #10]
      if (LedStript->pivot >= map_size)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	7a9b      	ldrb	r3, [r3, #10]
 8005312:	2b09      	cmp	r3, #9
 8005314:	d902      	bls.n	800531c <vLedStrip_ReadStatus+0xc0>
      {
        LedStript->pivot = 0;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	729a      	strb	r2, [r3, #10]
      }
      LedStript->history[LedStript->pivot] = LedStript->Led_StatusPin;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	7a9b      	ldrb	r3, [r3, #10]
 8005320:	461a      	mov	r2, r3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	7b19      	ldrb	r1, [r3, #12]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	5499      	strb	r1, [r3, r2]
    }
  }
}
 800532a:	bf00      	nop
 800532c:	3708      	adds	r7, #8
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	40020400 	.word	0x40020400
 8005338:	40021000 	.word	0x40021000

0800533c <vLed_control>:

LedStrip_Speed_InitTypeDef vLed_control(LedStrip_InitTypeDef* LedStript,
    uint8_t tryb) {
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	460b      	mov	r3, r1
 8005346:	70fb      	strb	r3, [r7, #3]
  static LedStrip_Speed_InitTypeDef Motor;
  if (!tryb)
 8005348:	78fb      	ldrb	r3, [r7, #3]
 800534a:	2b00      	cmp	r3, #0
 800534c:	f040 80db 	bne.w	8005506 <vLed_control+0x1ca>
  {
    switch (LedStript->Led_StatusPin)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	7b1b      	ldrb	r3, [r3, #12]
 8005354:	2b1f      	cmp	r3, #31
 8005356:	f200 8180 	bhi.w	800565a <vLed_control+0x31e>
 800535a:	a201      	add	r2, pc, #4	; (adr r2, 8005360 <vLed_control+0x24>)
 800535c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005360:	0800565b 	.word	0x0800565b
 8005364:	0800565b 	.word	0x0800565b
 8005368:	0800565b 	.word	0x0800565b
 800536c:	0800565b 	.word	0x0800565b
 8005370:	0800565b 	.word	0x0800565b
 8005374:	0800565b 	.word	0x0800565b
 8005378:	0800565b 	.word	0x0800565b
 800537c:	08005475 	.word	0x08005475
 8005380:	0800565b 	.word	0x0800565b
 8005384:	0800565b 	.word	0x0800565b
 8005388:	0800565b 	.word	0x0800565b
 800538c:	0800565b 	.word	0x0800565b
 8005390:	0800565b 	.word	0x0800565b
 8005394:	0800565b 	.word	0x0800565b
 8005398:	0800565b 	.word	0x0800565b
 800539c:	0800544d 	.word	0x0800544d
 80053a0:	0800565b 	.word	0x0800565b
 80053a4:	0800565b 	.word	0x0800565b
 80053a8:	0800565b 	.word	0x0800565b
 80053ac:	080054a3 	.word	0x080054a3
 80053b0:	0800565b 	.word	0x0800565b
 80053b4:	0800565b 	.word	0x0800565b
 80053b8:	0800565b 	.word	0x0800565b
 80053bc:	08005461 	.word	0x08005461
 80053c0:	0800565b 	.word	0x0800565b
 80053c4:	080054cb 	.word	0x080054cb
 80053c8:	0800565b 	.word	0x0800565b
 80053cc:	08005489 	.word	0x08005489
 80053d0:	080054f3 	.word	0x080054f3
 80053d4:	080054b7 	.word	0x080054b7
 80053d8:	080054df 	.word	0x080054df
 80053dc:	080053e1 	.word	0x080053e1
    {
    case LS_miss:
      LedStript->MissLineError = 1;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	72da      	strb	r2, [r3, #11]
      uint8_t TempPivot;
      uint8_t LastLine;
      TempPivot = LedStript->pivot - 1;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	7a9b      	ldrb	r3, [r3, #10]
 80053ea:	3b01      	subs	r3, #1
 80053ec:	73bb      	strb	r3, [r7, #14]
      if (TempPivot > map_size)
 80053ee:	7bbb      	ldrb	r3, [r7, #14]
 80053f0:	2b0a      	cmp	r3, #10
 80053f2:	d903      	bls.n	80053fc <vLed_control+0xc0>
      {
        LastLine = LedStript->history[map_size - 1];
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	7a5b      	ldrb	r3, [r3, #9]
 80053f8:	73fb      	strb	r3, [r7, #15]
 80053fa:	e003      	b.n	8005404 <vLed_control+0xc8>
      } else
      {
        LastLine = LedStript->history[TempPivot];
 80053fc:	7bbb      	ldrb	r3, [r7, #14]
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	5cd3      	ldrb	r3, [r2, r3]
 8005402:	73fb      	strb	r3, [r7, #15]
      }
      if (LastLine == LS_00001)
 8005404:	7bfb      	ldrb	r3, [r7, #15]
 8005406:	2b0f      	cmp	r3, #15
 8005408:	d109      	bne.n	800541e <vLed_control+0xe2>
      {
        Motor.LeftSpeed = 0;
 800540a:	4ba2      	ldr	r3, [pc, #648]	; (8005694 <vLed_control+0x358>)
 800540c:	2200      	movs	r2, #0
 800540e:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = 0;
 8005410:	4ba0      	ldr	r3, [pc, #640]	; (8005694 <vLed_control+0x358>)
 8005412:	2200      	movs	r2, #0
 8005414:	705a      	strb	r2, [r3, #1]
        Motor.Action = rotationInPlace_Right;
 8005416:	4b9f      	ldr	r3, [pc, #636]	; (8005694 <vLed_control+0x358>)
 8005418:	2201      	movs	r2, #1
 800541a:	709a      	strb	r2, [r3, #2]
      {
        Motor.LeftSpeed = -3;
        Motor.RightSpeed = -3;
        Motor.Action = move_Back;
      }
      break;
 800541c:	e120      	b.n	8005660 <vLed_control+0x324>
      } else if (LastLine == LS_10000)
 800541e:	7bfb      	ldrb	r3, [r7, #15]
 8005420:	2b1e      	cmp	r3, #30
 8005422:	d109      	bne.n	8005438 <vLed_control+0xfc>
        Motor.LeftSpeed = 0;
 8005424:	4b9b      	ldr	r3, [pc, #620]	; (8005694 <vLed_control+0x358>)
 8005426:	2200      	movs	r2, #0
 8005428:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = 0;
 800542a:	4b9a      	ldr	r3, [pc, #616]	; (8005694 <vLed_control+0x358>)
 800542c:	2200      	movs	r2, #0
 800542e:	705a      	strb	r2, [r3, #1]
        Motor.Action = rotationInPlace_Left;
 8005430:	4b98      	ldr	r3, [pc, #608]	; (8005694 <vLed_control+0x358>)
 8005432:	2200      	movs	r2, #0
 8005434:	709a      	strb	r2, [r3, #2]
      break;
 8005436:	e113      	b.n	8005660 <vLed_control+0x324>
        Motor.LeftSpeed = -3;
 8005438:	4b96      	ldr	r3, [pc, #600]	; (8005694 <vLed_control+0x358>)
 800543a:	22fd      	movs	r2, #253	; 0xfd
 800543c:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = -3;
 800543e:	4b95      	ldr	r3, [pc, #596]	; (8005694 <vLed_control+0x358>)
 8005440:	22fd      	movs	r2, #253	; 0xfd
 8005442:	705a      	strb	r2, [r3, #1]
        Motor.Action = move_Back;
 8005444:	4b93      	ldr	r3, [pc, #588]	; (8005694 <vLed_control+0x358>)
 8005446:	2204      	movs	r2, #4
 8005448:	709a      	strb	r2, [r3, #2]
      break;
 800544a:	e109      	b.n	8005660 <vLed_control+0x324>
    case LS_all:
      break;
    case LS_00001:
      Motor.LeftSpeed = -2;
 800544c:	4b91      	ldr	r3, [pc, #580]	; (8005694 <vLed_control+0x358>)
 800544e:	22fe      	movs	r2, #254	; 0xfe
 8005450:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8005452:	4b90      	ldr	r3, [pc, #576]	; (8005694 <vLed_control+0x358>)
 8005454:	22fe      	movs	r2, #254	; 0xfe
 8005456:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Right;
 8005458:	4b8e      	ldr	r3, [pc, #568]	; (8005694 <vLed_control+0x358>)
 800545a:	2201      	movs	r2, #1
 800545c:	709a      	strb	r2, [r3, #2]
      break;
 800545e:	e0ff      	b.n	8005660 <vLed_control+0x324>
    case LS_00010:
      Motor.LeftSpeed = 3;
 8005460:	4b8c      	ldr	r3, [pc, #560]	; (8005694 <vLed_control+0x358>)
 8005462:	2203      	movs	r2, #3
 8005464:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8005466:	4b8b      	ldr	r3, [pc, #556]	; (8005694 <vLed_control+0x358>)
 8005468:	22fd      	movs	r2, #253	; 0xfd
 800546a:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 800546c:	4b89      	ldr	r3, [pc, #548]	; (8005694 <vLed_control+0x358>)
 800546e:	2205      	movs	r2, #5
 8005470:	709a      	strb	r2, [r3, #2]

      break;
 8005472:	e0f5      	b.n	8005660 <vLed_control+0x324>
    case LS_00011:
      Motor.LeftSpeed = 2;
 8005474:	4b87      	ldr	r3, [pc, #540]	; (8005694 <vLed_control+0x358>)
 8005476:	2202      	movs	r2, #2
 8005478:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -5;
 800547a:	4b86      	ldr	r3, [pc, #536]	; (8005694 <vLed_control+0x358>)
 800547c:	22fb      	movs	r2, #251	; 0xfb
 800547e:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8005480:	4b84      	ldr	r3, [pc, #528]	; (8005694 <vLed_control+0x358>)
 8005482:	2205      	movs	r2, #5
 8005484:	709a      	strb	r2, [r3, #2]
      break;
 8005486:	e0eb      	b.n	8005660 <vLed_control+0x324>
    case LS_00100:
      LedStript->MissLineError = 0;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	72da      	strb	r2, [r3, #11]
      Motor.LeftSpeed = 0;
 800548e:	4b81      	ldr	r3, [pc, #516]	; (8005694 <vLed_control+0x358>)
 8005490:	2200      	movs	r2, #0
 8005492:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 8005494:	4b7f      	ldr	r3, [pc, #508]	; (8005694 <vLed_control+0x358>)
 8005496:	2200      	movs	r2, #0
 8005498:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 800549a:	4b7e      	ldr	r3, [pc, #504]	; (8005694 <vLed_control+0x358>)
 800549c:	2205      	movs	r2, #5
 800549e:	709a      	strb	r2, [r3, #2]
      break;
 80054a0:	e0de      	b.n	8005660 <vLed_control+0x324>
    case LS_00110:
      Motor.LeftSpeed = 0;
 80054a2:	4b7c      	ldr	r3, [pc, #496]	; (8005694 <vLed_control+0x358>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 80054a8:	4b7a      	ldr	r3, [pc, #488]	; (8005694 <vLed_control+0x358>)
 80054aa:	22fd      	movs	r2, #253	; 0xfd
 80054ac:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 80054ae:	4b79      	ldr	r3, [pc, #484]	; (8005694 <vLed_control+0x358>)
 80054b0:	2205      	movs	r2, #5
 80054b2:	709a      	strb	r2, [r3, #2]
      break;
 80054b4:	e0d4      	b.n	8005660 <vLed_control+0x324>
    case LS_01000:
      Motor.LeftSpeed = -3;
 80054b6:	4b77      	ldr	r3, [pc, #476]	; (8005694 <vLed_control+0x358>)
 80054b8:	22fd      	movs	r2, #253	; 0xfd
 80054ba:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 3;
 80054bc:	4b75      	ldr	r3, [pc, #468]	; (8005694 <vLed_control+0x358>)
 80054be:	2203      	movs	r2, #3
 80054c0:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 80054c2:	4b74      	ldr	r3, [pc, #464]	; (8005694 <vLed_control+0x358>)
 80054c4:	2205      	movs	r2, #5
 80054c6:	709a      	strb	r2, [r3, #2]
      break;
 80054c8:	e0ca      	b.n	8005660 <vLed_control+0x324>
    case LS_01100:
      Motor.LeftSpeed = -3;
 80054ca:	4b72      	ldr	r3, [pc, #456]	; (8005694 <vLed_control+0x358>)
 80054cc:	22fd      	movs	r2, #253	; 0xfd
 80054ce:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 80054d0:	4b70      	ldr	r3, [pc, #448]	; (8005694 <vLed_control+0x358>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 80054d6:	4b6f      	ldr	r3, [pc, #444]	; (8005694 <vLed_control+0x358>)
 80054d8:	2205      	movs	r2, #5
 80054da:	709a      	strb	r2, [r3, #2]
      break;
 80054dc:	e0c0      	b.n	8005660 <vLed_control+0x324>
    case LS_10000:
      Motor.LeftSpeed = -2;
 80054de:	4b6d      	ldr	r3, [pc, #436]	; (8005694 <vLed_control+0x358>)
 80054e0:	22fe      	movs	r2, #254	; 0xfe
 80054e2:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 80054e4:	4b6b      	ldr	r3, [pc, #428]	; (8005694 <vLed_control+0x358>)
 80054e6:	22fe      	movs	r2, #254	; 0xfe
 80054e8:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Left;
 80054ea:	4b6a      	ldr	r3, [pc, #424]	; (8005694 <vLed_control+0x358>)
 80054ec:	2200      	movs	r2, #0
 80054ee:	709a      	strb	r2, [r3, #2]
      break;
 80054f0:	e0b6      	b.n	8005660 <vLed_control+0x324>
    case LS_11000:
      Motor.LeftSpeed = -5;
 80054f2:	4b68      	ldr	r3, [pc, #416]	; (8005694 <vLed_control+0x358>)
 80054f4:	22fb      	movs	r2, #251	; 0xfb
 80054f6:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 2;
 80054f8:	4b66      	ldr	r3, [pc, #408]	; (8005694 <vLed_control+0x358>)
 80054fa:	2202      	movs	r2, #2
 80054fc:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 80054fe:	4b65      	ldr	r3, [pc, #404]	; (8005694 <vLed_control+0x358>)
 8005500:	2205      	movs	r2, #5
 8005502:	709a      	strb	r2, [r3, #2]
      break;
 8005504:	e0ac      	b.n	8005660 <vLed_control+0x324>
//      }
      break;
    }
  } else ///Obsuga jazdy do tyu
  {
    switch (LedStript->Led_StatusPin)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	7b1b      	ldrb	r3, [r3, #12]
 800550a:	2b1f      	cmp	r3, #31
 800550c:	f200 80a1 	bhi.w	8005652 <vLed_control+0x316>
 8005510:	a201      	add	r2, pc, #4	; (adr r2, 8005518 <vLed_control+0x1dc>)
 8005512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005516:	bf00      	nop
 8005518:	0800565f 	.word	0x0800565f
 800551c:	08005653 	.word	0x08005653
 8005520:	08005653 	.word	0x08005653
 8005524:	08005653 	.word	0x08005653
 8005528:	08005653 	.word	0x08005653
 800552c:	08005653 	.word	0x08005653
 8005530:	08005653 	.word	0x08005653
 8005534:	080055c1 	.word	0x080055c1
 8005538:	08005653 	.word	0x08005653
 800553c:	08005653 	.word	0x08005653
 8005540:	08005653 	.word	0x08005653
 8005544:	08005653 	.word	0x08005653
 8005548:	08005653 	.word	0x08005653
 800554c:	08005653 	.word	0x08005653
 8005550:	08005653 	.word	0x08005653
 8005554:	08005599 	.word	0x08005599
 8005558:	08005653 	.word	0x08005653
 800555c:	08005653 	.word	0x08005653
 8005560:	08005653 	.word	0x08005653
 8005564:	080055ef 	.word	0x080055ef
 8005568:	08005653 	.word	0x08005653
 800556c:	08005653 	.word	0x08005653
 8005570:	08005653 	.word	0x08005653
 8005574:	080055ad 	.word	0x080055ad
 8005578:	08005653 	.word	0x08005653
 800557c:	08005617 	.word	0x08005617
 8005580:	08005653 	.word	0x08005653
 8005584:	080055d5 	.word	0x080055d5
 8005588:	0800563f 	.word	0x0800563f
 800558c:	08005603 	.word	0x08005603
 8005590:	0800562b 	.word	0x0800562b
 8005594:	0800565f 	.word	0x0800565f
    case LS_miss:
      break;
    case LS_all:
      break;
    case LS_00001:
      Motor.LeftSpeed = -2;
 8005598:	4b3e      	ldr	r3, [pc, #248]	; (8005694 <vLed_control+0x358>)
 800559a:	22fe      	movs	r2, #254	; 0xfe
 800559c:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 800559e:	4b3d      	ldr	r3, [pc, #244]	; (8005694 <vLed_control+0x358>)
 80055a0:	22fe      	movs	r2, #254	; 0xfe
 80055a2:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Right;
 80055a4:	4b3b      	ldr	r3, [pc, #236]	; (8005694 <vLed_control+0x358>)
 80055a6:	2201      	movs	r2, #1
 80055a8:	709a      	strb	r2, [r3, #2]
      break;
 80055aa:	e059      	b.n	8005660 <vLed_control+0x324>
    case LS_00010:
      Motor.LeftSpeed = 3;
 80055ac:	4b39      	ldr	r3, [pc, #228]	; (8005694 <vLed_control+0x358>)
 80055ae:	2203      	movs	r2, #3
 80055b0:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 80055b2:	4b38      	ldr	r3, [pc, #224]	; (8005694 <vLed_control+0x358>)
 80055b4:	22fd      	movs	r2, #253	; 0xfd
 80055b6:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 80055b8:	4b36      	ldr	r3, [pc, #216]	; (8005694 <vLed_control+0x358>)
 80055ba:	2204      	movs	r2, #4
 80055bc:	709a      	strb	r2, [r3, #2]

      break;
 80055be:	e04f      	b.n	8005660 <vLed_control+0x324>
    case LS_00011:
      Motor.LeftSpeed = 2;
 80055c0:	4b34      	ldr	r3, [pc, #208]	; (8005694 <vLed_control+0x358>)
 80055c2:	2202      	movs	r2, #2
 80055c4:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -5;
 80055c6:	4b33      	ldr	r3, [pc, #204]	; (8005694 <vLed_control+0x358>)
 80055c8:	22fb      	movs	r2, #251	; 0xfb
 80055ca:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 80055cc:	4b31      	ldr	r3, [pc, #196]	; (8005694 <vLed_control+0x358>)
 80055ce:	2204      	movs	r2, #4
 80055d0:	709a      	strb	r2, [r3, #2]
      break;
 80055d2:	e045      	b.n	8005660 <vLed_control+0x324>
    case LS_00100:
      LedStript->MissLineError = 0;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	72da      	strb	r2, [r3, #11]
      Motor.LeftSpeed = 0;
 80055da:	4b2e      	ldr	r3, [pc, #184]	; (8005694 <vLed_control+0x358>)
 80055dc:	2200      	movs	r2, #0
 80055de:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 80055e0:	4b2c      	ldr	r3, [pc, #176]	; (8005694 <vLed_control+0x358>)
 80055e2:	2200      	movs	r2, #0
 80055e4:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 80055e6:	4b2b      	ldr	r3, [pc, #172]	; (8005694 <vLed_control+0x358>)
 80055e8:	2204      	movs	r2, #4
 80055ea:	709a      	strb	r2, [r3, #2]
      break;
 80055ec:	e038      	b.n	8005660 <vLed_control+0x324>
    case LS_00110:
      Motor.LeftSpeed = -3;
 80055ee:	4b29      	ldr	r3, [pc, #164]	; (8005694 <vLed_control+0x358>)
 80055f0:	22fd      	movs	r2, #253	; 0xfd
 80055f2:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 80055f4:	4b27      	ldr	r3, [pc, #156]	; (8005694 <vLed_control+0x358>)
 80055f6:	2200      	movs	r2, #0
 80055f8:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 80055fa:	4b26      	ldr	r3, [pc, #152]	; (8005694 <vLed_control+0x358>)
 80055fc:	2204      	movs	r2, #4
 80055fe:	709a      	strb	r2, [r3, #2]
      break;
 8005600:	e02e      	b.n	8005660 <vLed_control+0x324>
    case LS_01000:
      Motor.LeftSpeed = 3;
 8005602:	4b24      	ldr	r3, [pc, #144]	; (8005694 <vLed_control+0x358>)
 8005604:	2203      	movs	r2, #3
 8005606:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8005608:	4b22      	ldr	r3, [pc, #136]	; (8005694 <vLed_control+0x358>)
 800560a:	22fd      	movs	r2, #253	; 0xfd
 800560c:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 800560e:	4b21      	ldr	r3, [pc, #132]	; (8005694 <vLed_control+0x358>)
 8005610:	2204      	movs	r2, #4
 8005612:	709a      	strb	r2, [r3, #2]
      break;
 8005614:	e024      	b.n	8005660 <vLed_control+0x324>
    case LS_01100:
      Motor.LeftSpeed = 0;
 8005616:	4b1f      	ldr	r3, [pc, #124]	; (8005694 <vLed_control+0x358>)
 8005618:	2200      	movs	r2, #0
 800561a:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 800561c:	4b1d      	ldr	r3, [pc, #116]	; (8005694 <vLed_control+0x358>)
 800561e:	22fd      	movs	r2, #253	; 0xfd
 8005620:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8005622:	4b1c      	ldr	r3, [pc, #112]	; (8005694 <vLed_control+0x358>)
 8005624:	2204      	movs	r2, #4
 8005626:	709a      	strb	r2, [r3, #2]
      break;
 8005628:	e01a      	b.n	8005660 <vLed_control+0x324>
    case LS_10000:
      Motor.LeftSpeed = -2;
 800562a:	4b1a      	ldr	r3, [pc, #104]	; (8005694 <vLed_control+0x358>)
 800562c:	22fe      	movs	r2, #254	; 0xfe
 800562e:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8005630:	4b18      	ldr	r3, [pc, #96]	; (8005694 <vLed_control+0x358>)
 8005632:	22fe      	movs	r2, #254	; 0xfe
 8005634:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Left;
 8005636:	4b17      	ldr	r3, [pc, #92]	; (8005694 <vLed_control+0x358>)
 8005638:	2200      	movs	r2, #0
 800563a:	709a      	strb	r2, [r3, #2]
      break;
 800563c:	e010      	b.n	8005660 <vLed_control+0x324>
    case LS_11000:
      Motor.LeftSpeed = -5;
 800563e:	4b15      	ldr	r3, [pc, #84]	; (8005694 <vLed_control+0x358>)
 8005640:	22fb      	movs	r2, #251	; 0xfb
 8005642:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 2;
 8005644:	4b13      	ldr	r3, [pc, #76]	; (8005694 <vLed_control+0x358>)
 8005646:	2202      	movs	r2, #2
 8005648:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 800564a:	4b12      	ldr	r3, [pc, #72]	; (8005694 <vLed_control+0x358>)
 800564c:	2204      	movs	r2, #4
 800564e:	709a      	strb	r2, [r3, #2]
      break;
 8005650:	e006      	b.n	8005660 <vLed_control+0x324>
    default:
      if (LedStript->Led_StatusPin == 0x10 || LedStript->Led_StatusPin == 0x18)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	7b1b      	ldrb	r3, [r3, #12]
 8005656:	2b10      	cmp	r3, #16
//          HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
//          HAL_Delay(5);
//        }
//        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
      }
      break;
 8005658:	e002      	b.n	8005660 <vLed_control+0x324>
      break;
 800565a:	bf00      	nop
 800565c:	e000      	b.n	8005660 <vLed_control+0x324>
      break;
 800565e:	bf00      	nop
    }
  }
  return Motor;
 8005660:	4a0c      	ldr	r2, [pc, #48]	; (8005694 <vLed_control+0x358>)
 8005662:	f107 0308 	add.w	r3, r7, #8
 8005666:	6812      	ldr	r2, [r2, #0]
 8005668:	4611      	mov	r1, r2
 800566a:	8019      	strh	r1, [r3, #0]
 800566c:	3302      	adds	r3, #2
 800566e:	0c12      	lsrs	r2, r2, #16
 8005670:	701a      	strb	r2, [r3, #0]
 8005672:	2300      	movs	r3, #0
 8005674:	7a3a      	ldrb	r2, [r7, #8]
 8005676:	f362 0307 	bfi	r3, r2, #0, #8
 800567a:	7a7a      	ldrb	r2, [r7, #9]
 800567c:	f362 230f 	bfi	r3, r2, #8, #8
 8005680:	7aba      	ldrb	r2, [r7, #10]
 8005682:	f362 4317 	bfi	r3, r2, #16, #8
}
 8005686:	4618      	mov	r0, r3
 8005688:	3714      	adds	r7, #20
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
 8005692:	bf00      	nop
 8005694:	200000a8 	.word	0x200000a8

08005698 <uGetCounterTim>:
 *  Created on: 29.03.2019
 *      Author: kkarp
 */
#include "Motor_Control.h"

uint16_t uGetCounterTim(TIM_TypeDef* tim) {
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
	return tim->CNT;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a4:	b29b      	uxth	r3, r3
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	370c      	adds	r7, #12
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr

080056b2 <vClearCounter>:

HAL_StatusTypeDef vClearCounter(TIM_TypeDef* tim) {
 80056b2:	b480      	push	{r7}
 80056b4:	b085      	sub	sp, #20
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef Status = HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	73fb      	strb	r3, [r7, #15]
	if (NULL != tim) {
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d004      	beq.n	80056ce <vClearCounter+0x1c>
		tim->CNT = 0;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	625a      	str	r2, [r3, #36]	; 0x24
		Status = HAL_OK;
 80056ca:	2300      	movs	r3, #0
 80056cc:	73fb      	strb	r3, [r7, #15]
	}
	return Status;
 80056ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3714      	adds	r7, #20
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <vMotor_init>:

void vMotor_init(Motor_InitTypeDef* Motor_InitStruct1,
		Motor_InitTypeDef* Motor_InitStruct2) {
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
	Motor_InitStruct1->Motor_GPIO_int1 = MotorLeft_GPIO_pin1;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a27      	ldr	r2, [pc, #156]	; (8005788 <vMotor_init+0xac>)
 80056ea:	611a      	str	r2, [r3, #16]
	Motor_InitStruct1->Motor_GPIO_int2 = MotorLeft_GPIO_pin2;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a26      	ldr	r2, [pc, #152]	; (8005788 <vMotor_init+0xac>)
 80056f0:	619a      	str	r2, [r3, #24]
	Motor_InitStruct1->Motor_Pin_int1 = MotorLeft_Pin1;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056f8:	829a      	strh	r2, [r3, #20]
	Motor_InitStruct1->Motor_Pin_int2 = MotorLeft_Pin2;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005700:	839a      	strh	r2, [r3, #28]
	Motor_InitStruct1->number_turns = 0;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	625a      	str	r2, [r3, #36]	; 0x24
	Motor_InitStruct1->speed = 0;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	779a      	strb	r2, [r3, #30]
	Motor_InitStruct1->Tim_Encoder = MotorLeft_Encoder;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005714:	601a      	str	r2, [r3, #0]
	Motor_InitStruct1->Tim_PWM = MotorLeft_PWM;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a1c      	ldr	r2, [pc, #112]	; (800578c <vMotor_init+0xb0>)
 800571a:	605a      	str	r2, [r3, #4]
	Motor_InitStruct1->Code = 0xFFAAFFAA;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f06f 1255 	mvn.w	r2, #5570645	; 0x550055
 8005722:	60da      	str	r2, [r3, #12]
	Motor_InitStruct1->CCRx = &MotorLeft_PWM->CCR1;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a1a      	ldr	r2, [pc, #104]	; (8005790 <vMotor_init+0xb4>)
 8005728:	609a      	str	r2, [r3, #8]
	Motor_InitStruct1->clear_PID = 0;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

	Motor_InitStruct2->Motor_GPIO_int1 = MotorRight_GPIO_pin1;
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	4a17      	ldr	r2, [pc, #92]	; (8005794 <vMotor_init+0xb8>)
 8005736:	611a      	str	r2, [r3, #16]
	Motor_InitStruct2->Motor_GPIO_int2 = MotorRight_GPIO_pin2;
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	4a16      	ldr	r2, [pc, #88]	; (8005794 <vMotor_init+0xb8>)
 800573c:	619a      	str	r2, [r3, #24]
	Motor_InitStruct2->Motor_Pin_int1 = MotorRight_Pin1;
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005744:	829a      	strh	r2, [r3, #20]
	Motor_InitStruct2->Motor_Pin_int2 = MotorRight_Pin2;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	f44f 7200 	mov.w	r2, #512	; 0x200
 800574c:	839a      	strh	r2, [r3, #28]
	Motor_InitStruct2->number_turns = 0;
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	2200      	movs	r2, #0
 8005752:	625a      	str	r2, [r3, #36]	; 0x24
	Motor_InitStruct2->speed = 0;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	2200      	movs	r2, #0
 8005758:	779a      	strb	r2, [r3, #30]
	Motor_InitStruct2->Tim_Encoder = MotorRight_Encoder;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	4a0e      	ldr	r2, [pc, #56]	; (8005798 <vMotor_init+0xbc>)
 800575e:	601a      	str	r2, [r3, #0]
	Motor_InitStruct2->Tim_PWM = MotorRight_PWM;
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	4a0a      	ldr	r2, [pc, #40]	; (800578c <vMotor_init+0xb0>)
 8005764:	605a      	str	r2, [r3, #4]
	Motor_InitStruct2->Code = 0xAABBEEFF;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	4a0c      	ldr	r2, [pc, #48]	; (800579c <vMotor_init+0xc0>)
 800576a:	60da      	str	r2, [r3, #12]
	Motor_InitStruct2->CCRx = &MotorRight_PWM->CCR2;
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	4a0c      	ldr	r2, [pc, #48]	; (80057a0 <vMotor_init+0xc4>)
 8005770:	609a      	str	r2, [r3, #8]
	Motor_InitStruct2->clear_PID = 0;
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 800577a:	bf00      	nop
 800577c:	370c      	adds	r7, #12
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	40020000 	.word	0x40020000
 800578c:	40010400 	.word	0x40010400
 8005790:	40010434 	.word	0x40010434
 8005794:	40020800 	.word	0x40020800
 8005798:	40000400 	.word	0x40000400
 800579c:	aabbeeff 	.word	0xaabbeeff
 80057a0:	40010438 	.word	0x40010438

080057a4 <vMotor_Control>:



void vMotor_Control(Motor_InitTypeDef* motor, uint8_t eBridgeControl) {
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	460b      	mov	r3, r1
 80057ae:	70fb      	strb	r3, [r7, #3]
	switch (eBridgeControl) {
 80057b0:	78fb      	ldrb	r3, [r7, #3]
 80057b2:	2b03      	cmp	r3, #3
 80057b4:	d862      	bhi.n	800587c <vMotor_Control+0xd8>
 80057b6:	a201      	add	r2, pc, #4	; (adr r2, 80057bc <vMotor_Control+0x18>)
 80057b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057bc:	080057cd 	.word	0x080057cd
 80057c0:	080057fb 	.word	0x080057fb
 80057c4:	08005827 	.word	0x08005827
 80057c8:	08005853 	.word	0x08005853
	case BreakeHard:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6918      	ldr	r0, [r3, #16]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	8a9b      	ldrh	r3, [r3, #20]
 80057d4:	2200      	movs	r2, #0
 80057d6:	4619      	mov	r1, r3
 80057d8:	f7fc fed0 	bl	800257c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6998      	ldr	r0, [r3, #24]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	8b9b      	ldrh	r3, [r3, #28]
 80057e4:	2200      	movs	r2, #0
 80057e6:	4619      	mov	r1, r3
 80057e8:	f7fc fec8 	bl	800257c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		motor->Tim_PWM->CCR1 = motor->Tim_PWM->ARR;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	6852      	ldr	r2, [r2, #4]
 80057f4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80057f6:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80057f8:	e041      	b.n	800587e <vMotor_Control+0xda>
	case Back:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6918      	ldr	r0, [r3, #16]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	8a9b      	ldrh	r3, [r3, #20]
 8005802:	2200      	movs	r2, #0
 8005804:	4619      	mov	r1, r3
 8005806:	f7fc feb9 	bl	800257c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6998      	ldr	r0, [r3, #24]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	8b9b      	ldrh	r3, [r3, #28]
 8005812:	2201      	movs	r2, #1
 8005814:	4619      	mov	r1, r3
 8005816:	f7fc feb1 	bl	800257c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		motor->Tim_PWM->CCR1 = motor->dutyPWM;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	6a12      	ldr	r2, [r2, #32]
 8005822:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8005824:	e02b      	b.n	800587e <vMotor_Control+0xda>
	case Forward:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6918      	ldr	r0, [r3, #16]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	8a9b      	ldrh	r3, [r3, #20]
 800582e:	2201      	movs	r2, #1
 8005830:	4619      	mov	r1, r3
 8005832:	f7fc fea3 	bl	800257c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6998      	ldr	r0, [r3, #24]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	8b9b      	ldrh	r3, [r3, #28]
 800583e:	2200      	movs	r2, #0
 8005840:	4619      	mov	r1, r3
 8005842:	f7fc fe9b 	bl	800257c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
//		motor->Tim_PWM->CCR1 = motor->dutyPWM;
		*motor->CCRx = motor->dutyPWM;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	6a12      	ldr	r2, [r2, #32]
 800584e:	601a      	str	r2, [r3, #0]
		break;
 8005850:	e015      	b.n	800587e <vMotor_Control+0xda>
	case BreakeSoft:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6918      	ldr	r0, [r3, #16]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	8a9b      	ldrh	r3, [r3, #20]
 800585a:	2201      	movs	r2, #1
 800585c:	4619      	mov	r1, r3
 800585e:	f7fc fe8d 	bl	800257c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6998      	ldr	r0, [r3, #24]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	8b9b      	ldrh	r3, [r3, #28]
 800586a:	2201      	movs	r2, #1
 800586c:	4619      	mov	r1, r3
 800586e:	f7fc fe85 	bl	800257c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		motor->Tim_PWM->CCR1 = 0;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 800587a:	e000      	b.n	800587e <vMotor_Control+0xda>
	default:
		break;
 800587c:	bf00      	nop
	}
}
 800587e:	bf00      	nop
 8005880:	3708      	adds	r7, #8
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop

08005888 <vMotor_SetPWM>:

void vMotor_SetPWM(Motor_InitTypeDef* motor, uint8_t dutyPWM) {
 8005888:	b590      	push	{r4, r7, lr}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	460b      	mov	r3, r1
 8005892:	70fb      	strb	r3, [r7, #3]
	motor->dutyPWM = (motor->Tim_PWM->ARR * dutyPWM) / 100.0;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800589a:	78fa      	ldrb	r2, [r7, #3]
 800589c:	fb02 f303 	mul.w	r3, r2, r3
 80058a0:	4618      	mov	r0, r3
 80058a2:	f7fa fe37 	bl	8000514 <__aeabi_ui2d>
 80058a6:	f04f 0200 	mov.w	r2, #0
 80058aa:	4b10      	ldr	r3, [pc, #64]	; (80058ec <vMotor_SetPWM+0x64>)
 80058ac:	f7fa ffd2 	bl	8000854 <__aeabi_ddiv>
 80058b0:	4603      	mov	r3, r0
 80058b2:	460c      	mov	r4, r1
 80058b4:	4618      	mov	r0, r3
 80058b6:	4621      	mov	r1, r4
 80058b8:	f7fb f964 	bl	8000b84 <__aeabi_d2uiz>
 80058bc:	4602      	mov	r2, r0
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	621a      	str	r2, [r3, #32]
#ifndef ONE_TIM_TO_PWM
	motor->Tim_PWM->CCR1 = motor->dutyPWM;
#else
	if (motor->Code == 0xFFAAFFAA) {
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	f06f 1255 	mvn.w	r2, #5570645	; 0x550055
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d105      	bne.n	80058da <vMotor_SetPWM+0x52>
		motor->Tim_PWM->CCR1 = motor->dutyPWM;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	6a12      	ldr	r2, [r2, #32]
 80058d6:	635a      	str	r2, [r3, #52]	; 0x34
	} else {
		motor->Tim_PWM->CCR2 = motor->dutyPWM;
	}
#endif
}
 80058d8:	e004      	b.n	80058e4 <vMotor_SetPWM+0x5c>
		motor->Tim_PWM->CCR2 = motor->dutyPWM;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	6a12      	ldr	r2, [r2, #32]
 80058e2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd90      	pop	{r4, r7, pc}
 80058ec:	40590000 	.word	0x40590000

080058f0 <vMotorPID_init>:

void vMotorPID_init(MotorPID_InitTypeDef* PID1, MotorPID_InitTypeDef* PID2) {
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
	PID1->e_last = 0;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f04f 0200 	mov.w	r2, #0
 8005900:	611a      	str	r2, [r3, #16]
	PID1->e_sum = 0;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	829a      	strh	r2, [r3, #20]
	PID1->e_sumMax = MaxPIDki;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a16      	ldr	r2, [pc, #88]	; (8005964 <vMotorPID_init+0x74>)
 800590c:	619a      	str	r2, [r3, #24]
	PID1->kp = KpValue1;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a15      	ldr	r2, [pc, #84]	; (8005968 <vMotorPID_init+0x78>)
 8005912:	601a      	str	r2, [r3, #0]
	PID1->ki = KiValue1;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800591a:	605a      	str	r2, [r3, #4]
	PID1->kd = KdValue1;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a13      	ldr	r2, [pc, #76]	; (800596c <vMotorPID_init+0x7c>)
 8005920:	609a      	str	r2, [r3, #8]
	PID1->ValueTask = 90;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a12      	ldr	r2, [pc, #72]	; (8005970 <vMotorPID_init+0x80>)
 8005926:	61da      	str	r2, [r3, #28]

	PID2->e_last = 0;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	f04f 0200 	mov.w	r2, #0
 800592e:	611a      	str	r2, [r3, #16]
	PID2->e_sum = 0;
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	2200      	movs	r2, #0
 8005934:	829a      	strh	r2, [r3, #20]
	PID2->e_sumMax = MaxPIDki;
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	4a0a      	ldr	r2, [pc, #40]	; (8005964 <vMotorPID_init+0x74>)
 800593a:	619a      	str	r2, [r3, #24]
	PID2->kp = KpValue2;
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	4a0a      	ldr	r2, [pc, #40]	; (8005968 <vMotorPID_init+0x78>)
 8005940:	601a      	str	r2, [r3, #0]
	PID2->ki = KiValue2;
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8005948:	605a      	str	r2, [r3, #4]
	PID2->kd = KdValue2;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	4a07      	ldr	r2, [pc, #28]	; (800596c <vMotorPID_init+0x7c>)
 800594e:	609a      	str	r2, [r3, #8]
	PID2->ValueTask = 90;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	4a07      	ldr	r2, [pc, #28]	; (8005970 <vMotorPID_init+0x80>)
 8005954:	61da      	str	r2, [r3, #28]
}
 8005956:	bf00      	nop
 8005958:	370c      	adds	r7, #12
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	461c4000 	.word	0x461c4000
 8005968:	40400000 	.word	0x40400000
 800596c:	bcf5c28f 	.word	0xbcf5c28f
 8005970:	42b40000 	.word	0x42b40000

08005974 <vMotorPID_clear>:

void vMotorPID_clear(MotorPID_InitTypeDef* PID1, MotorPID_InitTypeDef* PID2){
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
	PID1->e_last = 0;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f04f 0200 	mov.w	r2, #0
 8005984:	611a      	str	r2, [r3, #16]
	PID1->e_sum = 0;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	829a      	strh	r2, [r3, #20]
	PID1->e = 0;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f04f 0200 	mov.w	r2, #0
 8005992:	60da      	str	r2, [r3, #12]
	PID1->ExecutionValue =0;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f04f 0200 	mov.w	r2, #0
 800599a:	621a      	str	r2, [r3, #32]

	PID2->e_last = 0;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	f04f 0200 	mov.w	r2, #0
 80059a2:	611a      	str	r2, [r3, #16]
	PID2->e_sum = 0;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	2200      	movs	r2, #0
 80059a8:	829a      	strh	r2, [r3, #20]
	PID2->e = 0;
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	f04f 0200 	mov.w	r2, #0
 80059b0:	60da      	str	r2, [r3, #12]
	PID2->ExecutionValue =0;
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	f04f 0200 	mov.w	r2, #0
 80059b8:	621a      	str	r2, [r3, #32]
}
 80059ba:	bf00      	nop
 80059bc:	370c      	adds	r7, #12
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <vMotorPID_Control>:

void vMotorPID_Control(MotorPID_InitTypeDef* MotorPID, Motor_InitTypeDef* Motor) {
 80059c6:	b580      	push	{r7, lr}
 80059c8:	b086      	sub	sp, #24
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	60f8      	str	r0, [r7, #12]
 80059ce:	60b9      	str	r1, [r7, #8]

	if (Motor->clear_PID == 1) {
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d106      	bne.n	80059e8 <vMotorPID_Control+0x22>
		Motor->clear_PID = 0;
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		MotorPID->e_sum = 0;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	829a      	strh	r2, [r3, #20]
	}

	uint16_t encoderCounter = uGetCounterTim(Motor->Tim_Encoder);
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4618      	mov	r0, r3
 80059ee:	f7ff fe53 	bl	8005698 <uGetCounterTim>
 80059f2:	4603      	mov	r3, r0
 80059f4:	82fb      	strh	r3, [r7, #22]
	if (encoderCounter < 500) {
 80059f6:	8afb      	ldrh	r3, [r7, #22]
 80059f8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80059fc:	d20d      	bcs.n	8005a1a <vMotorPID_Control+0x54>
		MotorPID->e = MotorPID->ValueTask - encoderCounter;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	ed93 7a07 	vldr	s14, [r3, #28]
 8005a04:	8afb      	ldrh	r3, [r7, #22]
 8005a06:	ee07 3a90 	vmov	s15, r3
 8005a0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	edc3 7a03 	vstr	s15, [r3, #12]
 8005a18:	e00e      	b.n	8005a38 <vMotorPID_Control+0x72>
	} else {
		MotorPID->e = MotorPID->ValueTask - (1000 - encoderCounter);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	ed93 7a07 	vldr	s14, [r3, #28]
 8005a20:	8afb      	ldrh	r3, [r7, #22]
 8005a22:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 8005a26:	ee07 3a90 	vmov	s15, r3
 8005a2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	edc3 7a03 	vstr	s15, [r3, #12]
	}
	MotorPID->e_sum += MotorPID->e;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	8a9b      	ldrh	r3, [r3, #20]
 8005a3c:	ee07 3a90 	vmov	s15, r3
 8005a40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	edd3 7a03 	vldr	s15, [r3, #12]
 8005a4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a52:	edc7 7a01 	vstr	s15, [r7, #4]
 8005a56:	88bb      	ldrh	r3, [r7, #4]
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	829a      	strh	r2, [r3, #20]
	if (MotorPID->e_sum > MotorPID->e_sumMax)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	8a9b      	ldrh	r3, [r3, #20]
 8005a62:	ee07 3a90 	vmov	s15, r3
 8005a66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	edd3 7a06 	vldr	s15, [r3, #24]
 8005a70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a78:	dd0a      	ble.n	8005a90 <vMotorPID_Control+0xca>
		MotorPID->e_sum = MotorPID->e_sumMax;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	edd3 7a06 	vldr	s15, [r3, #24]
 8005a80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a84:	edc7 7a01 	vstr	s15, [r7, #4]
 8005a88:	88bb      	ldrh	r3, [r7, #4]
 8005a8a:	b29a      	uxth	r2, r3
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	829a      	strh	r2, [r3, #20]

	MotorPID->ExecutionValue = MotorPID->kp * MotorPID->e
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	ed93 7a00 	vldr	s14, [r3]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	edd3 7a03 	vldr	s15, [r3, #12]
 8005a9c:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ MotorPID->ki * MotorPID->e_sum
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	edd3 6a01 	vldr	s13, [r3, #4]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8a9b      	ldrh	r3, [r3, #20]
 8005aaa:	ee07 3a90 	vmov	s15, r3
 8005aae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ab2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ab6:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ MotorPID->kd * (MotorPID->e - MotorPID->e_last);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	edd3 6a02 	vldr	s13, [r3, #8]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	ed93 6a03 	vldr	s12, [r3, #12]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	edd3 7a04 	vldr	s15, [r3, #16]
 8005acc:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005ad0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ad4:	ee77 7a27 	vadd.f32	s15, s14, s15
	MotorPID->ExecutionValue = MotorPID->kp * MotorPID->e
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	edc3 7a08 	vstr	s15, [r3, #32]

	if (MotorPID->ValueTask == 0) {
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	edd3 7a07 	vldr	s15, [r3, #28]
 8005ae4:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aec:	d106      	bne.n	8005afc <vMotorPID_Control+0x136>
		MotorPID->e_sum = 0;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	829a      	strh	r2, [r3, #20]
		MotorPID->ExecutionValue = 0;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f04f 0200 	mov.w	r2, #0
 8005afa:	621a      	str	r2, [r3, #32]
	}
}
 8005afc:	bf00      	nop
 8005afe:	3718      	adds	r7, #24
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <vMotorAction_LedStrip>:

void vMotorAction_LedStrip(Motor_InitTypeDef* LeftMotor,
		Motor_InitTypeDef* RightMotor, uint8_t action) {
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	4613      	mov	r3, r2
 8005b10:	71fb      	strb	r3, [r7, #7]
	switch (action) {
 8005b12:	79fb      	ldrb	r3, [r7, #7]
 8005b14:	2b05      	cmp	r3, #5
 8005b16:	d845      	bhi.n	8005ba4 <vMotorAction_LedStrip+0xa0>
 8005b18:	a201      	add	r2, pc, #4	; (adr r2, 8005b20 <vMotorAction_LedStrip+0x1c>)
 8005b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b1e:	bf00      	nop
 8005b20:	08005b39 	.word	0x08005b39
 8005b24:	08005b4b 	.word	0x08005b4b
 8005b28:	08005b5d 	.word	0x08005b5d
 8005b2c:	08005b6f 	.word	0x08005b6f
 8005b30:	08005b81 	.word	0x08005b81
 8005b34:	08005b93 	.word	0x08005b93
	case rotationInPlace_Left:
		vMotor_Control(LeftMotor, Back);
 8005b38:	2101      	movs	r1, #1
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	f7ff fe32 	bl	80057a4 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 8005b40:	2102      	movs	r1, #2
 8005b42:	68b8      	ldr	r0, [r7, #8]
 8005b44:	f7ff fe2e 	bl	80057a4 <vMotor_Control>
		break;
 8005b48:	e02d      	b.n	8005ba6 <vMotorAction_LedStrip+0xa2>
	case rotationInPlace_Right:
		vMotor_Control(LeftMotor, Forward);
 8005b4a:	2102      	movs	r1, #2
 8005b4c:	68f8      	ldr	r0, [r7, #12]
 8005b4e:	f7ff fe29 	bl	80057a4 <vMotor_Control>
		vMotor_Control(RightMotor, Back);
 8005b52:	2101      	movs	r1, #1
 8005b54:	68b8      	ldr	r0, [r7, #8]
 8005b56:	f7ff fe25 	bl	80057a4 <vMotor_Control>
		break;
 8005b5a:	e024      	b.n	8005ba6 <vMotorAction_LedStrip+0xa2>
	case turn_Left:
		vMotor_Control(LeftMotor, BreakeSoft);
 8005b5c:	2103      	movs	r1, #3
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f7ff fe20 	bl	80057a4 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 8005b64:	2102      	movs	r1, #2
 8005b66:	68b8      	ldr	r0, [r7, #8]
 8005b68:	f7ff fe1c 	bl	80057a4 <vMotor_Control>
		break;
 8005b6c:	e01b      	b.n	8005ba6 <vMotorAction_LedStrip+0xa2>
	case turn_Right:
		vMotor_Control(LeftMotor, Forward);
 8005b6e:	2102      	movs	r1, #2
 8005b70:	68f8      	ldr	r0, [r7, #12]
 8005b72:	f7ff fe17 	bl	80057a4 <vMotor_Control>
		vMotor_Control(RightMotor, BreakeSoft);
 8005b76:	2103      	movs	r1, #3
 8005b78:	68b8      	ldr	r0, [r7, #8]
 8005b7a:	f7ff fe13 	bl	80057a4 <vMotor_Control>
		break;
 8005b7e:	e012      	b.n	8005ba6 <vMotorAction_LedStrip+0xa2>
	case move_Back:
		vMotor_Control(LeftMotor, Back);
 8005b80:	2101      	movs	r1, #1
 8005b82:	68f8      	ldr	r0, [r7, #12]
 8005b84:	f7ff fe0e 	bl	80057a4 <vMotor_Control>
		vMotor_Control(RightMotor, Back);
 8005b88:	2101      	movs	r1, #1
 8005b8a:	68b8      	ldr	r0, [r7, #8]
 8005b8c:	f7ff fe0a 	bl	80057a4 <vMotor_Control>
		break;
 8005b90:	e009      	b.n	8005ba6 <vMotorAction_LedStrip+0xa2>
	case move_Forward:
		vMotor_Control(LeftMotor, Forward);
 8005b92:	2102      	movs	r1, #2
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	f7ff fe05 	bl	80057a4 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 8005b9a:	2102      	movs	r1, #2
 8005b9c:	68b8      	ldr	r0, [r7, #8]
 8005b9e:	f7ff fe01 	bl	80057a4 <vMotor_Control>
		break;
 8005ba2:	e000      	b.n	8005ba6 <vMotorAction_LedStrip+0xa2>
	default:
		break;
 8005ba4:	bf00      	nop
	}
}
 8005ba6:	bf00      	nop
 8005ba8:	3710      	adds	r7, #16
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	bf00      	nop

08005bb0 <OLED_GIU>:
{
	ssd1306_hello_word();
}

void OLED_GIU(structdef_OLED_GUI* OLEDdata,StatusMachine SM)
{
 8005bb0:	b590      	push	{r4, r7, lr}
 8005bb2:	b0b1      	sub	sp, #196	; 0xc4
 8005bb4:	af02      	add	r7, sp, #8
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	460b      	mov	r3, r1
 8005bba:	70fb      	strb	r3, [r7, #3]
	switch (SM) {
 8005bbc:	78fb      	ldrb	r3, [r7, #3]
 8005bbe:	2b03      	cmp	r3, #3
 8005bc0:	f200 818e 	bhi.w	8005ee0 <OLED_GIU+0x330>
 8005bc4:	a201      	add	r2, pc, #4	; (adr r2, 8005bcc <OLED_GIU+0x1c>)
 8005bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bca:	bf00      	nop
 8005bcc:	08005bdd 	.word	0x08005bdd
 8005bd0:	08005ce3 	.word	0x08005ce3
 8005bd4:	08005ee1 	.word	0x08005ee1
 8005bd8:	08005ee1 	.word	0x08005ee1
		case eDisplayCard:
			/*box cardID*/
			ssd1306_display_num(0, 45, OLEDdata->LastCard[0], 3, 14);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	791b      	ldrb	r3, [r3, #4]
 8005be0:	461a      	mov	r2, r3
 8005be2:	230e      	movs	r3, #14
 8005be4:	9300      	str	r3, [sp, #0]
 8005be6:	2303      	movs	r3, #3
 8005be8:	212d      	movs	r1, #45	; 0x2d
 8005bea:	2000      	movs	r0, #0
 8005bec:	f000 fe1c 	bl	8006828 <ssd1306_display_num>
			ssd1306_display_char(21, 45, '-', 14, 1);
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	9300      	str	r3, [sp, #0]
 8005bf4:	230e      	movs	r3, #14
 8005bf6:	222d      	movs	r2, #45	; 0x2d
 8005bf8:	212d      	movs	r1, #45	; 0x2d
 8005bfa:	2015      	movs	r0, #21
 8005bfc:	f000 fd70 	bl	80066e0 <ssd1306_display_char>
			ssd1306_display_num(28, 45, OLEDdata->LastCard[1], 3, 14);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	795b      	ldrb	r3, [r3, #5]
 8005c04:	461a      	mov	r2, r3
 8005c06:	230e      	movs	r3, #14
 8005c08:	9300      	str	r3, [sp, #0]
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	212d      	movs	r1, #45	; 0x2d
 8005c0e:	201c      	movs	r0, #28
 8005c10:	f000 fe0a 	bl	8006828 <ssd1306_display_num>
			ssd1306_display_char(49, 45, '-', 14, 1);
 8005c14:	2301      	movs	r3, #1
 8005c16:	9300      	str	r3, [sp, #0]
 8005c18:	230e      	movs	r3, #14
 8005c1a:	222d      	movs	r2, #45	; 0x2d
 8005c1c:	212d      	movs	r1, #45	; 0x2d
 8005c1e:	2031      	movs	r0, #49	; 0x31
 8005c20:	f000 fd5e 	bl	80066e0 <ssd1306_display_char>
			ssd1306_display_num(56, 45, OLEDdata->LastCard[2], 3, 14);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	799b      	ldrb	r3, [r3, #6]
 8005c28:	461a      	mov	r2, r3
 8005c2a:	230e      	movs	r3, #14
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	2303      	movs	r3, #3
 8005c30:	212d      	movs	r1, #45	; 0x2d
 8005c32:	2038      	movs	r0, #56	; 0x38
 8005c34:	f000 fdf8 	bl	8006828 <ssd1306_display_num>
			ssd1306_display_char(77, 45, '-', 14, 1);
 8005c38:	2301      	movs	r3, #1
 8005c3a:	9300      	str	r3, [sp, #0]
 8005c3c:	230e      	movs	r3, #14
 8005c3e:	222d      	movs	r2, #45	; 0x2d
 8005c40:	212d      	movs	r1, #45	; 0x2d
 8005c42:	204d      	movs	r0, #77	; 0x4d
 8005c44:	f000 fd4c 	bl	80066e0 <ssd1306_display_char>
			ssd1306_display_num(84, 45, OLEDdata->LastCard[3], 3, 14);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	79db      	ldrb	r3, [r3, #7]
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	230e      	movs	r3, #14
 8005c50:	9300      	str	r3, [sp, #0]
 8005c52:	2303      	movs	r3, #3
 8005c54:	212d      	movs	r1, #45	; 0x2d
 8005c56:	2054      	movs	r0, #84	; 0x54
 8005c58:	f000 fde6 	bl	8006828 <ssd1306_display_num>
			/*sector cardID*/
			ssd1306_display_num(0, 15, OLEDdata->LastSector[0], 3, 14);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	7a1b      	ldrb	r3, [r3, #8]
 8005c60:	461a      	mov	r2, r3
 8005c62:	230e      	movs	r3, #14
 8005c64:	9300      	str	r3, [sp, #0]
 8005c66:	2303      	movs	r3, #3
 8005c68:	210f      	movs	r1, #15
 8005c6a:	2000      	movs	r0, #0
 8005c6c:	f000 fddc 	bl	8006828 <ssd1306_display_num>
			ssd1306_display_char(21, 15, '-', 14, 1);
 8005c70:	2301      	movs	r3, #1
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	230e      	movs	r3, #14
 8005c76:	222d      	movs	r2, #45	; 0x2d
 8005c78:	210f      	movs	r1, #15
 8005c7a:	2015      	movs	r0, #21
 8005c7c:	f000 fd30 	bl	80066e0 <ssd1306_display_char>
			ssd1306_display_num(28, 15, OLEDdata->LastSector[1], 3, 14);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	7a5b      	ldrb	r3, [r3, #9]
 8005c84:	461a      	mov	r2, r3
 8005c86:	230e      	movs	r3, #14
 8005c88:	9300      	str	r3, [sp, #0]
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	210f      	movs	r1, #15
 8005c8e:	201c      	movs	r0, #28
 8005c90:	f000 fdca 	bl	8006828 <ssd1306_display_num>
			ssd1306_display_char(49, 15, '-', 14, 1);
 8005c94:	2301      	movs	r3, #1
 8005c96:	9300      	str	r3, [sp, #0]
 8005c98:	230e      	movs	r3, #14
 8005c9a:	222d      	movs	r2, #45	; 0x2d
 8005c9c:	210f      	movs	r1, #15
 8005c9e:	2031      	movs	r0, #49	; 0x31
 8005ca0:	f000 fd1e 	bl	80066e0 <ssd1306_display_char>
			ssd1306_display_num(56, 15, OLEDdata->LastSector[2], 3, 14);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	7a9b      	ldrb	r3, [r3, #10]
 8005ca8:	461a      	mov	r2, r3
 8005caa:	230e      	movs	r3, #14
 8005cac:	9300      	str	r3, [sp, #0]
 8005cae:	2303      	movs	r3, #3
 8005cb0:	210f      	movs	r1, #15
 8005cb2:	2038      	movs	r0, #56	; 0x38
 8005cb4:	f000 fdb8 	bl	8006828 <ssd1306_display_num>
			ssd1306_display_char(77, 15, '-', 14, 1);
 8005cb8:	2301      	movs	r3, #1
 8005cba:	9300      	str	r3, [sp, #0]
 8005cbc:	230e      	movs	r3, #14
 8005cbe:	222d      	movs	r2, #45	; 0x2d
 8005cc0:	210f      	movs	r1, #15
 8005cc2:	204d      	movs	r0, #77	; 0x4d
 8005cc4:	f000 fd0c 	bl	80066e0 <ssd1306_display_char>
			ssd1306_display_num(84, 15, OLEDdata->LastSector[3], 3, 14);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	7adb      	ldrb	r3, [r3, #11]
 8005ccc:	461a      	mov	r2, r3
 8005cce:	230e      	movs	r3, #14
 8005cd0:	9300      	str	r3, [sp, #0]
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	210f      	movs	r1, #15
 8005cd6:	2054      	movs	r0, #84	; 0x54
 8005cd8:	f000 fda6 	bl	8006828 <ssd1306_display_num>
			/*Refresh OLED screen */
			ssd1306_refresh_gram();
 8005cdc:	f000 fc3a 	bl	8006554 <ssd1306_refresh_gram>
			break;
 8005ce0:	e0ff      	b.n	8005ee2 <OLED_GIU+0x332>
					break;
		case eDisplayStatus:

					break;
		case eDisplayVoltageAndTemp:
			asm("nop");
 8005ce2:	bf00      	nop
			float V25 = 0.76; // [Volts]
 8005ce4:	4b84      	ldr	r3, [pc, #528]	; (8005ef8 <OLED_GIU+0x348>)
 8005ce6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			float Avg_slope = 0.0025; //[Volts/degree]
 8005cea:	4b84      	ldr	r3, [pc, #528]	; (8005efc <OLED_GIU+0x34c>)
 8005cec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
			float SupplyVoltage = 3.3; // [Volts]
 8005cf0:	4b83      	ldr	r3, [pc, #524]	; (8005f00 <OLED_GIU+0x350>)
 8005cf2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			float ADCResolution = 4095.0;
 8005cf6:	4b83      	ldr	r3, [pc, #524]	; (8005f04 <OLED_GIU+0x354>)
 8005cf8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			char clearData[120] = {' '};
 8005cfc:	f107 030c 	add.w	r3, r7, #12
 8005d00:	2278      	movs	r2, #120	; 0x78
 8005d02:	2100      	movs	r1, #0
 8005d04:	4618      	mov	r0, r3
 8005d06:	f003 fd28 	bl	800975a <memset>
 8005d0a:	2320      	movs	r3, #32
 8005d0c:	733b      	strb	r3, [r7, #12]
			char data[20] = { 0 };
 8005d0e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005d12:	2200      	movs	r2, #0
 8005d14:	601a      	str	r2, [r3, #0]
 8005d16:	605a      	str	r2, [r3, #4]
 8005d18:	609a      	str	r2, [r3, #8]
 8005d1a:	60da      	str	r2, [r3, #12]
 8005d1c:	611a      	str	r2, [r3, #16]

			Vsense = (SupplyVoltage * OLEDdata->ADC_valueTemp) / ADCResolution; // Przeliczenie wartosci zmierzonej na napiecie
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	885b      	ldrh	r3, [r3, #2]
 8005d22:	ee07 3a90 	vmov	s15, r3
 8005d26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d2a:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8005d2e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005d32:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8005d36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d3a:	4b73      	ldr	r3, [pc, #460]	; (8005f08 <OLED_GIU+0x358>)
 8005d3c:	edc3 7a00 	vstr	s15, [r3]
			Temperature = ((Vsense - V25) / Avg_slope) + 25; // Obliczenie temperatury
 8005d40:	4b71      	ldr	r3, [pc, #452]	; (8005f08 <OLED_GIU+0x358>)
 8005d42:	ed93 7a00 	vldr	s14, [r3]
 8005d46:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8005d4a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005d4e:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8005d52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d56:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8005d5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005d5e:	ee17 0a90 	vmov	r0, s15
 8005d62:	f7fa fbf9 	bl	8000558 <__aeabi_f2d>
 8005d66:	4603      	mov	r3, r0
 8005d68:	460c      	mov	r4, r1
 8005d6a:	4a68      	ldr	r2, [pc, #416]	; (8005f0c <OLED_GIU+0x35c>)
 8005d6c:	e882 0018 	stmia.w	r2, {r3, r4}

			float tmpVal = OLEDdata->ADC_valueVoltage * (SupplyVoltage/ADCResolution) * 4.27;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	881b      	ldrh	r3, [r3, #0]
 8005d74:	ee07 3a90 	vmov	s15, r3
 8005d78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d7c:	ed97 6a2b 	vldr	s12, [r7, #172]	; 0xac
 8005d80:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8005d84:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8005d88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d8c:	ee17 0a90 	vmov	r0, s15
 8005d90:	f7fa fbe2 	bl	8000558 <__aeabi_f2d>
 8005d94:	a356      	add	r3, pc, #344	; (adr r3, 8005ef0 <OLED_GIU+0x340>)
 8005d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d9a:	f7fa fc31 	bl	8000600 <__aeabi_dmul>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	460c      	mov	r4, r1
 8005da2:	4618      	mov	r0, r3
 8005da4:	4621      	mov	r1, r4
 8005da6:	f7fa ff0d 	bl	8000bc4 <__aeabi_d2f>
 8005daa:	4603      	mov	r3, r0
 8005dac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			int tmpInt1 = BatteryVoltage = tmpVal;
 8005db0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005db4:	4b56      	ldr	r3, [pc, #344]	; (8005f10 <OLED_GIU+0x360>)
 8005db6:	edc3 7a00 	vstr	s15, [r3]
 8005dba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005dbe:	ee17 3a90 	vmov	r3, s15
 8005dc2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			float tmpFrac = tmpVal - tmpInt1;
 8005dc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005dca:	ee07 3a90 	vmov	s15, r3
 8005dce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005dd2:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8005dd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005dda:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
			int tmpInt2 = trunc(tmpFrac * 10);
 8005dde:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8005de2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005de6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005dea:	ee17 0a90 	vmov	r0, s15
 8005dee:	f7fa fbb3 	bl	8000558 <__aeabi_f2d>
 8005df2:	4603      	mov	r3, r0
 8005df4:	460c      	mov	r4, r1
 8005df6:	ec44 3b10 	vmov	d0, r3, r4
 8005dfa:	f004 fe1b 	bl	800aa34 <trunc>
 8005dfe:	ec54 3b10 	vmov	r3, r4, d0
 8005e02:	4618      	mov	r0, r3
 8005e04:	4621      	mov	r1, r4
 8005e06:	f7fa fe95 	bl	8000b34 <__aeabi_d2iz>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

//			ssd1306_clear_screen(0x00);
			sprintf((char*) data, "%d.%dV", tmpInt1, tmpInt2);
 8005e10:	f107 0084 	add.w	r0, r7, #132	; 0x84
 8005e14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005e18:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8005e1c:	493d      	ldr	r1, [pc, #244]	; (8005f14 <OLED_GIU+0x364>)
 8005e1e:	f003 fdf1 	bl	8009a04 <siprintf>
			ssd1306_display_string(0, 0, (uint8_t*) (char*) clearData, 14, 1);
 8005e22:	f107 020c 	add.w	r2, r7, #12
 8005e26:	2301      	movs	r3, #1
 8005e28:	9300      	str	r3, [sp, #0]
 8005e2a:	230e      	movs	r3, #14
 8005e2c:	2100      	movs	r1, #0
 8005e2e:	2000      	movs	r0, #0
 8005e30:	f000 fd68 	bl	8006904 <ssd1306_display_string>
			ssd1306_refresh_gram();
 8005e34:	f000 fb8e 	bl	8006554 <ssd1306_refresh_gram>
			ssd1306_display_string(0, 0, (uint8_t*) (char*) data, 14, 1);
 8005e38:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	9300      	str	r3, [sp, #0]
 8005e40:	230e      	movs	r3, #14
 8005e42:	2100      	movs	r1, #0
 8005e44:	2000      	movs	r0, #0
 8005e46:	f000 fd5d 	bl	8006904 <ssd1306_display_string>

			 tmpVal = Temperature;
 8005e4a:	4b30      	ldr	r3, [pc, #192]	; (8005f0c <OLED_GIU+0x35c>)
 8005e4c:	cb18      	ldmia	r3, {r3, r4}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	4621      	mov	r1, r4
 8005e52:	f7fa feb7 	bl	8000bc4 <__aeabi_d2f>
 8005e56:	4603      	mov	r3, r0
 8005e58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			 tmpInt1 = tmpVal;
 8005e5c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005e60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005e64:	ee17 3a90 	vmov	r3, s15
 8005e68:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			 tmpFrac = tmpVal - tmpInt1;
 8005e6c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005e70:	ee07 3a90 	vmov	s15, r3
 8005e74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e78:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8005e7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e80:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
			 tmpInt2 = trunc(tmpFrac * 10);
 8005e84:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8005e88:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005e8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e90:	ee17 0a90 	vmov	r0, s15
 8005e94:	f7fa fb60 	bl	8000558 <__aeabi_f2d>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	460c      	mov	r4, r1
 8005e9c:	ec44 3b10 	vmov	d0, r3, r4
 8005ea0:	f004 fdc8 	bl	800aa34 <trunc>
 8005ea4:	ec54 3b10 	vmov	r3, r4, d0
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	4621      	mov	r1, r4
 8005eac:	f7fa fe42 	bl	8000b34 <__aeabi_d2iz>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			sprintf((char*) data, "%d.%dC", tmpInt1, tmpInt2);
 8005eb6:	f107 0084 	add.w	r0, r7, #132	; 0x84
 8005eba:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ebe:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8005ec2:	4915      	ldr	r1, [pc, #84]	; (8005f18 <OLED_GIU+0x368>)
 8005ec4:	f003 fd9e 	bl	8009a04 <siprintf>
			ssd1306_display_string(50, 0, (uint8_t*) (char*) data, 14, 1);
 8005ec8:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005ecc:	2301      	movs	r3, #1
 8005ece:	9300      	str	r3, [sp, #0]
 8005ed0:	230e      	movs	r3, #14
 8005ed2:	2100      	movs	r1, #0
 8005ed4:	2032      	movs	r0, #50	; 0x32
 8005ed6:	f000 fd15 	bl	8006904 <ssd1306_display_string>
			ssd1306_refresh_gram();
 8005eda:	f000 fb3b 	bl	8006554 <ssd1306_refresh_gram>
					break;
 8005ede:	e000      	b.n	8005ee2 <OLED_GIU+0x332>
		default:
			break;
 8005ee0:	bf00      	nop
	}
}
 8005ee2:	bf00      	nop
 8005ee4:	37bc      	adds	r7, #188	; 0xbc
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd90      	pop	{r4, r7, pc}
 8005eea:	bf00      	nop
 8005eec:	f3af 8000 	nop.w
 8005ef0:	e147ae14 	.word	0xe147ae14
 8005ef4:	4011147a 	.word	0x4011147a
 8005ef8:	3f428f5c 	.word	0x3f428f5c
 8005efc:	3b23d70a 	.word	0x3b23d70a
 8005f00:	40533333 	.word	0x40533333
 8005f04:	457ff000 	.word	0x457ff000
 8005f08:	20000528 	.word	0x20000528
 8005f0c:	200004d8 	.word	0x200004d8
 8005f10:	2000052c 	.word	0x2000052c
 8005f14:	0800aab8 	.word	0x0800aab8
 8005f18:	0800aac0 	.word	0x0800aac0

08005f1c <MFRC552_preinit>:
#include "main.h"

extern SPI_HandleTypeDef hspi4; /* extern hspi4 is in spi.h file */
extern SPI_HandleTypeDef hspi5; /* extern hspi5 is in spi.h file */

void MFRC552_preinit(RFID_type_def* rfid1,RFID_type_def* rfid2) {
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
	rfid1->CS_GPIO = RFID1_CS_GPIO_Port;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a15      	ldr	r2, [pc, #84]	; (8005f80 <MFRC552_preinit+0x64>)
 8005f2a:	601a      	str	r2, [r3, #0]
	rfid1->CS_PIN = RFID1_CS_Pin;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2208      	movs	r2, #8
 8005f30:	809a      	strh	r2, [r3, #4]
	rfid1->RESET_GPIO = RFID1_RST_GPIO_Port;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a12      	ldr	r2, [pc, #72]	; (8005f80 <MFRC552_preinit+0x64>)
 8005f36:	609a      	str	r2, [r3, #8]
	rfid1->RESET_PIN = RFID1_RST_Pin;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2210      	movs	r2, #16
 8005f3c:	819a      	strh	r2, [r3, #12]
	rfid1->SPI_RFID = hspi4;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a10      	ldr	r2, [pc, #64]	; (8005f84 <MFRC552_preinit+0x68>)
 8005f42:	3310      	adds	r3, #16
 8005f44:	4611      	mov	r1, r2
 8005f46:	2258      	movs	r2, #88	; 0x58
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f003 fbfb 	bl	8009744 <memcpy>

	rfid2->CS_GPIO = RFID2_CS_GPIO_Port;
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	4a0d      	ldr	r2, [pc, #52]	; (8005f88 <MFRC552_preinit+0x6c>)
 8005f52:	601a      	str	r2, [r3, #0]
	rfid2->CS_PIN = RFID2_CS_Pin;
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	2240      	movs	r2, #64	; 0x40
 8005f58:	809a      	strh	r2, [r3, #4]
	rfid2->RESET_GPIO = RFID2_RST_GPIO_Port;
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	4a0a      	ldr	r2, [pc, #40]	; (8005f88 <MFRC552_preinit+0x6c>)
 8005f5e:	609a      	str	r2, [r3, #8]
	rfid2->RESET_PIN = RFID2_RST_Pin;
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f66:	819a      	strh	r2, [r3, #12]
	rfid2->SPI_RFID = hspi5;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	4a08      	ldr	r2, [pc, #32]	; (8005f8c <MFRC552_preinit+0x70>)
 8005f6c:	3310      	adds	r3, #16
 8005f6e:	4611      	mov	r1, r2
 8005f70:	2258      	movs	r2, #88	; 0x58
 8005f72:	4618      	mov	r0, r3
 8005f74:	f003 fbe6 	bl	8009744 <memcpy>
}
 8005f78:	bf00      	nop
 8005f7a:	3708      	adds	r7, #8
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	40021000 	.word	0x40021000
 8005f84:	20000bd8 	.word	0x20000bd8
 8005f88:	40021400 	.word	0x40021400
 8005f8c:	20000b28 	.word	0x20000b28

08005f90 <MFRC522_CS_RESET>:

void MFRC522_CS_RESET() {
 8005f90:	b580      	push	{r7, lr}
 8005f92:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(RFID1_CS_GPIO_Port, RFID1_CS_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(SPI_use_instance->CS_GPIO, SPI_use_instance->CS_PIN,
 8005f94:	4b05      	ldr	r3, [pc, #20]	; (8005fac <MFRC522_CS_RESET+0x1c>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	6818      	ldr	r0, [r3, #0]
 8005f9a:	4b04      	ldr	r3, [pc, #16]	; (8005fac <MFRC522_CS_RESET+0x1c>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	889b      	ldrh	r3, [r3, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	4619      	mov	r1, r3
 8005fa4:	f7fc faea 	bl	800257c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
}
 8005fa8:	bf00      	nop
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	20000544 	.word	0x20000544

08005fb0 <MFRC522_CS_SET>:

void MFRC522_CS_SET() {
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(RFID1_CS_GPIO_Port, RFID1_CS_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(SPI_use_instance->CS_GPIO, SPI_use_instance->CS_PIN,
 8005fb4:	4b05      	ldr	r3, [pc, #20]	; (8005fcc <MFRC522_CS_SET+0x1c>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	6818      	ldr	r0, [r3, #0]
 8005fba:	4b04      	ldr	r3, [pc, #16]	; (8005fcc <MFRC522_CS_SET+0x1c>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	889b      	ldrh	r3, [r3, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	4619      	mov	r1, r3
 8005fc4:	f7fc fada 	bl	800257c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

}
 8005fc8:	bf00      	nop
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	20000544 	.word	0x20000544

08005fd0 <SPI1SendByte>:

uint8_t SPI1SendByte(uint8_t data) {
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af02      	add	r7, sp, #8
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	71fb      	strb	r3, [r7, #7]
	unsigned char writeCommand[1];
	unsigned char readValue[1];

	writeCommand[0] = data;
 8005fda:	79fb      	ldrb	r3, [r7, #7]
 8005fdc:	733b      	strb	r3, [r7, #12]
//	HAL_SPI_TransmitReceive(&hspi4, (uint8_t*) &writeCommand,
//			(uint8_t*) &readValue, 1, 10);
	HAL_SPI_TransmitReceive(&SPI_use_instance->SPI_RFID,
 8005fde:	4b09      	ldr	r3, [pc, #36]	; (8006004 <SPI1SendByte+0x34>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f103 0010 	add.w	r0, r3, #16
 8005fe6:	f107 0208 	add.w	r2, r7, #8
 8005fea:	f107 010c 	add.w	r1, r7, #12
 8005fee:	230a      	movs	r3, #10
 8005ff0:	9300      	str	r3, [sp, #0]
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	f7fd f8e7 	bl	80031c6 <HAL_SPI_TransmitReceive>
			(uint8_t*) &writeCommand, (uint8_t*) &readValue, 1, 10);
	return readValue[0];
 8005ff8:	7a3b      	ldrb	r3, [r7, #8]
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
 8006002:	bf00      	nop
 8006004:	20000544 	.word	0x20000544

08006008 <SPI1_WriteReg>:

void SPI1_WriteReg(uint8_t address, uint8_t value) {
 8006008:	b580      	push	{r7, lr}
 800600a:	b082      	sub	sp, #8
 800600c:	af00      	add	r7, sp, #0
 800600e:	4603      	mov	r3, r0
 8006010:	460a      	mov	r2, r1
 8006012:	71fb      	strb	r3, [r7, #7]
 8006014:	4613      	mov	r3, r2
 8006016:	71bb      	strb	r3, [r7, #6]
	MFRC522_CS_RESET();
 8006018:	f7ff ffba 	bl	8005f90 <MFRC522_CS_RESET>
	SPI1SendByte(address);
 800601c:	79fb      	ldrb	r3, [r7, #7]
 800601e:	4618      	mov	r0, r3
 8006020:	f7ff ffd6 	bl	8005fd0 <SPI1SendByte>
	SPI1SendByte(value);
 8006024:	79bb      	ldrb	r3, [r7, #6]
 8006026:	4618      	mov	r0, r3
 8006028:	f7ff ffd2 	bl	8005fd0 <SPI1SendByte>
	MFRC522_CS_SET();
 800602c:	f7ff ffc0 	bl	8005fb0 <MFRC522_CS_SET>
}
 8006030:	bf00      	nop
 8006032:	3708      	adds	r7, #8
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}

08006038 <SPI1_ReadReg>:

uint8_t SPI1_ReadReg(uint8_t address) {
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	4603      	mov	r3, r0
 8006040:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	MFRC522_CS_RESET();
 8006042:	f7ff ffa5 	bl	8005f90 <MFRC522_CS_RESET>
	SPI1SendByte(address);
 8006046:	79fb      	ldrb	r3, [r7, #7]
 8006048:	4618      	mov	r0, r3
 800604a:	f7ff ffc1 	bl	8005fd0 <SPI1SendByte>
	val = SPI1SendByte(0x00);
 800604e:	2000      	movs	r0, #0
 8006050:	f7ff ffbe 	bl	8005fd0 <SPI1SendByte>
 8006054:	4603      	mov	r3, r0
 8006056:	73fb      	strb	r3, [r7, #15]
	MFRC522_CS_SET();
 8006058:	f7ff ffaa 	bl	8005fb0 <MFRC522_CS_SET>
	return val;
 800605c:	7bfb      	ldrb	r3, [r7, #15]
}
 800605e:	4618      	mov	r0, r3
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}

08006066 <MFRC522_WriteRegister>:

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8006066:	b580      	push	{r7, lr}
 8006068:	b082      	sub	sp, #8
 800606a:	af00      	add	r7, sp, #0
 800606c:	4603      	mov	r3, r0
 800606e:	460a      	mov	r2, r1
 8006070:	71fb      	strb	r3, [r7, #7]
 8006072:	4613      	mov	r3, r2
 8006074:	71bb      	strb	r3, [r7, #6]
	addr = (addr << 1) & 0x7E;						// Address format: 0XXXXXX0
 8006076:	79fb      	ldrb	r3, [r7, #7]
 8006078:	005b      	lsls	r3, r3, #1
 800607a:	b2db      	uxtb	r3, r3
 800607c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8006080:	71fb      	strb	r3, [r7, #7]
	SPI1_WriteReg(addr, val);
 8006082:	79ba      	ldrb	r2, [r7, #6]
 8006084:	79fb      	ldrb	r3, [r7, #7]
 8006086:	4611      	mov	r1, r2
 8006088:	4618      	mov	r0, r3
 800608a:	f7ff ffbd 	bl	8006008 <SPI1_WriteReg>
}
 800608e:	bf00      	nop
 8006090:	3708      	adds	r7, #8
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr) {
 8006096:	b580      	push	{r7, lr}
 8006098:	b084      	sub	sp, #16
 800609a:	af00      	add	r7, sp, #0
 800609c:	4603      	mov	r3, r0
 800609e:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	addr = ((addr << 1) & 0x7E) | 0x80;
 80060a0:	79fb      	ldrb	r3, [r7, #7]
 80060a2:	005b      	lsls	r3, r3, #1
 80060a4:	b25b      	sxtb	r3, r3
 80060a6:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80060aa:	b25b      	sxtb	r3, r3
 80060ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80060b0:	b25b      	sxtb	r3, r3
 80060b2:	71fb      	strb	r3, [r7, #7]
	val = SPI1_ReadReg(addr);
 80060b4:	79fb      	ldrb	r3, [r7, #7]
 80060b6:	4618      	mov	r0, r3
 80060b8:	f7ff ffbe 	bl	8006038 <SPI1_ReadReg>
 80060bc:	4603      	mov	r3, r0
 80060be:	73fb      	strb	r3, [r7, #15]
	return val;
 80060c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3710      	adds	r7, #16
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <MFRC522_Check>:

uint8_t MFRC522_Check(uint8_t* id) {
 80060ca:	b580      	push	{r7, lr}
 80060cc:	b084      	sub	sp, #16
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
	uint8_t status;
	status = MFRC522_Request(PICC_REQIDL, id);	// Find cards, return card type
 80060d2:	6879      	ldr	r1, [r7, #4]
 80060d4:	2026      	movs	r0, #38	; 0x26
 80060d6:	f000 f849 	bl	800616c <MFRC522_Request>
 80060da:	4603      	mov	r3, r0
 80060dc:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK)
 80060de:	7bfb      	ldrb	r3, [r7, #15]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d104      	bne.n	80060ee <MFRC522_Check+0x24>
		status = MFRC522_Anticoll(id); // Card detected. Anti-collision, return card serial number 4 bytes
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f000 f935 	bl	8006354 <MFRC522_Anticoll>
 80060ea:	4603      	mov	r3, r0
 80060ec:	73fb      	strb	r3, [r7, #15]
	MFRC522_Halt();								// Command card into hibernation
 80060ee:	f000 f9f8 	bl	80064e2 <MFRC522_Halt>
	return status;
 80060f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3710      	adds	r7, #16
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}

080060fc <MFRC522_SetBitMask>:
			return MI_ERR;
	}
	return MI_OK;
}

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	4603      	mov	r3, r0
 8006104:	460a      	mov	r2, r1
 8006106:	71fb      	strb	r3, [r7, #7]
 8006108:	4613      	mov	r3, r2
 800610a:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 800610c:	79fb      	ldrb	r3, [r7, #7]
 800610e:	4618      	mov	r0, r3
 8006110:	f7ff ffc1 	bl	8006096 <MFRC522_ReadRegister>
 8006114:	4603      	mov	r3, r0
 8006116:	461a      	mov	r2, r3
 8006118:	79bb      	ldrb	r3, [r7, #6]
 800611a:	4313      	orrs	r3, r2
 800611c:	b2da      	uxtb	r2, r3
 800611e:	79fb      	ldrb	r3, [r7, #7]
 8006120:	4611      	mov	r1, r2
 8006122:	4618      	mov	r0, r3
 8006124:	f7ff ff9f 	bl	8006066 <MFRC522_WriteRegister>
}
 8006128:	bf00      	nop
 800612a:	3708      	adds	r7, #8
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask) {
 8006130:	b580      	push	{r7, lr}
 8006132:	b082      	sub	sp, #8
 8006134:	af00      	add	r7, sp, #0
 8006136:	4603      	mov	r3, r0
 8006138:	460a      	mov	r2, r1
 800613a:	71fb      	strb	r3, [r7, #7]
 800613c:	4613      	mov	r3, r2
 800613e:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 8006140:	79fb      	ldrb	r3, [r7, #7]
 8006142:	4618      	mov	r0, r3
 8006144:	f7ff ffa7 	bl	8006096 <MFRC522_ReadRegister>
 8006148:	4603      	mov	r3, r0
 800614a:	b25a      	sxtb	r2, r3
 800614c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8006150:	43db      	mvns	r3, r3
 8006152:	b25b      	sxtb	r3, r3
 8006154:	4013      	ands	r3, r2
 8006156:	b25b      	sxtb	r3, r3
 8006158:	b2da      	uxtb	r2, r3
 800615a:	79fb      	ldrb	r3, [r7, #7]
 800615c:	4611      	mov	r1, r2
 800615e:	4618      	mov	r0, r3
 8006160:	f7ff ff81 	bl	8006066 <MFRC522_WriteRegister>
}
 8006164:	bf00      	nop
 8006166:	3708      	adds	r7, #8
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <MFRC522_Request>:

uint8_t MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 800616c:	b580      	push	{r7, lr}
 800616e:	b086      	sub	sp, #24
 8006170:	af02      	add	r7, sp, #8
 8006172:	4603      	mov	r3, r0
 8006174:	6039      	str	r1, [r7, #0]
 8006176:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	uint16_t backBits;								// The received data bits

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);// TxLastBists = BitFramingReg[2..0]
 8006178:	2107      	movs	r1, #7
 800617a:	200d      	movs	r0, #13
 800617c:	f7ff ff73 	bl	8006066 <MFRC522_WriteRegister>
	TagType[0] = reqMode;
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	79fa      	ldrb	r2, [r7, #7]
 8006184:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8006186:	f107 030c 	add.w	r3, r7, #12
 800618a:	9300      	str	r3, [sp, #0]
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	2201      	movs	r2, #1
 8006190:	6839      	ldr	r1, [r7, #0]
 8006192:	200c      	movs	r0, #12
 8006194:	f000 f80f 	bl	80061b6 <MFRC522_ToCard>
 8006198:	4603      	mov	r3, r0
 800619a:	73fb      	strb	r3, [r7, #15]
	if ((status != MI_OK) || (backBits != 0x10))
 800619c:	7bfb      	ldrb	r3, [r7, #15]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d102      	bne.n	80061a8 <MFRC522_Request+0x3c>
 80061a2:	89bb      	ldrh	r3, [r7, #12]
 80061a4:	2b10      	cmp	r3, #16
 80061a6:	d001      	beq.n	80061ac <MFRC522_Request+0x40>
		status = MI_ERR;
 80061a8:	2302      	movs	r3, #2
 80061aa:	73fb      	strb	r3, [r7, #15]
	return status;
 80061ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}

080061b6 <MFRC522_ToCard>:

uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen,
		uint8_t* backData, uint16_t* backLen) {
 80061b6:	b590      	push	{r4, r7, lr}
 80061b8:	b087      	sub	sp, #28
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	607b      	str	r3, [r7, #4]
 80061c0:	4603      	mov	r3, r0
 80061c2:	73fb      	strb	r3, [r7, #15]
 80061c4:	4613      	mov	r3, r2
 80061c6:	73bb      	strb	r3, [r7, #14]
	uint8_t status = MI_ERR;
 80061c8:	2302      	movs	r3, #2
 80061ca:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 80061cc:	2300      	movs	r3, #0
 80061ce:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 80061d0:	2300      	movs	r3, #0
 80061d2:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 80061d4:	7bfb      	ldrb	r3, [r7, #15]
 80061d6:	2b0c      	cmp	r3, #12
 80061d8:	d007      	beq.n	80061ea <MFRC522_ToCard+0x34>
 80061da:	2b0e      	cmp	r3, #14
 80061dc:	d000      	beq.n	80061e0 <MFRC522_ToCard+0x2a>
		irqEn = 0x77;
		waitIRq = 0x30;
		break;
	}
	default:
		break;
 80061de:	e009      	b.n	80061f4 <MFRC522_ToCard+0x3e>
		irqEn = 0x12;
 80061e0:	2312      	movs	r3, #18
 80061e2:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x10;
 80061e4:	2310      	movs	r3, #16
 80061e6:	757b      	strb	r3, [r7, #21]
		break;
 80061e8:	e004      	b.n	80061f4 <MFRC522_ToCard+0x3e>
		irqEn = 0x77;
 80061ea:	2377      	movs	r3, #119	; 0x77
 80061ec:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x30;
 80061ee:	2330      	movs	r3, #48	; 0x30
 80061f0:	757b      	strb	r3, [r7, #21]
		break;
 80061f2:	bf00      	nop
	}

	MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 80061f4:	7dbb      	ldrb	r3, [r7, #22]
 80061f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	4619      	mov	r1, r3
 80061fe:	2002      	movs	r0, #2
 8006200:	f7ff ff31 	bl	8006066 <MFRC522_WriteRegister>
	MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 8006204:	2180      	movs	r1, #128	; 0x80
 8006206:	2004      	movs	r0, #4
 8006208:	f7ff ff92 	bl	8006130 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 800620c:	2180      	movs	r1, #128	; 0x80
 800620e:	200a      	movs	r0, #10
 8006210:	f7ff ff74 	bl	80060fc <MFRC522_SetBitMask>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 8006214:	2100      	movs	r1, #0
 8006216:	2001      	movs	r0, #1
 8006218:	f7ff ff25 	bl	8006066 <MFRC522_WriteRegister>

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++)
 800621c:	2300      	movs	r3, #0
 800621e:	827b      	strh	r3, [r7, #18]
 8006220:	e00a      	b.n	8006238 <MFRC522_ToCard+0x82>
		MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 8006222:	8a7b      	ldrh	r3, [r7, #18]
 8006224:	68ba      	ldr	r2, [r7, #8]
 8006226:	4413      	add	r3, r2
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	4619      	mov	r1, r3
 800622c:	2009      	movs	r0, #9
 800622e:	f7ff ff1a 	bl	8006066 <MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++)
 8006232:	8a7b      	ldrh	r3, [r7, #18]
 8006234:	3301      	adds	r3, #1
 8006236:	827b      	strh	r3, [r7, #18]
 8006238:	7bbb      	ldrb	r3, [r7, #14]
 800623a:	b29b      	uxth	r3, r3
 800623c:	8a7a      	ldrh	r2, [r7, #18]
 800623e:	429a      	cmp	r2, r3
 8006240:	d3ef      	bcc.n	8006222 <MFRC522_ToCard+0x6c>

	// Execute the command
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 8006242:	7bfb      	ldrb	r3, [r7, #15]
 8006244:	4619      	mov	r1, r3
 8006246:	2001      	movs	r0, #1
 8006248:	f7ff ff0d 	bl	8006066 <MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE)
 800624c:	7bfb      	ldrb	r3, [r7, #15]
 800624e:	2b0c      	cmp	r3, #12
 8006250:	d103      	bne.n	800625a <MFRC522_ToCard+0xa4>
		MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);// StartSend=1,transmission of data starts
 8006252:	2180      	movs	r1, #128	; 0x80
 8006254:	200d      	movs	r0, #13
 8006256:	f7ff ff51 	bl	80060fc <MFRC522_SetBitMask>

	// Waiting to receive data to complete
	i = 2000; // i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 800625a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800625e:	827b      	strh	r3, [r7, #18]
	do {
		// CommIrqReg[7..0]
		// Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 8006260:	2004      	movs	r0, #4
 8006262:	f7ff ff18 	bl	8006096 <MFRC522_ReadRegister>
 8006266:	4603      	mov	r3, r0
 8006268:	753b      	strb	r3, [r7, #20]
		i--;
 800626a:	8a7b      	ldrh	r3, [r7, #18]
 800626c:	3b01      	subs	r3, #1
 800626e:	827b      	strh	r3, [r7, #18]
	} while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 8006270:	8a7b      	ldrh	r3, [r7, #18]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d00a      	beq.n	800628c <MFRC522_ToCard+0xd6>
 8006276:	7d3b      	ldrb	r3, [r7, #20]
 8006278:	f003 0301 	and.w	r3, r3, #1
 800627c:	2b00      	cmp	r3, #0
 800627e:	d105      	bne.n	800628c <MFRC522_ToCard+0xd6>
 8006280:	7d3a      	ldrb	r2, [r7, #20]
 8006282:	7d7b      	ldrb	r3, [r7, #21]
 8006284:	4013      	ands	r3, r2
 8006286:	b2db      	uxtb	r3, r3
 8006288:	2b00      	cmp	r3, #0
 800628a:	d0e9      	beq.n	8006260 <MFRC522_ToCard+0xaa>

	MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		// StartSend=0
 800628c:	2180      	movs	r1, #128	; 0x80
 800628e:	200d      	movs	r0, #13
 8006290:	f7ff ff4e 	bl	8006130 <MFRC522_ClearBitMask>

	if (i != 0) {
 8006294:	8a7b      	ldrh	r3, [r7, #18]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d057      	beq.n	800634a <MFRC522_ToCard+0x194>
		if (!(MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 800629a:	2006      	movs	r0, #6
 800629c:	f7ff fefb 	bl	8006096 <MFRC522_ReadRegister>
 80062a0:	4603      	mov	r3, r0
 80062a2:	f003 031b 	and.w	r3, r3, #27
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d14d      	bne.n	8006346 <MFRC522_ToCard+0x190>
			status = MI_OK;
 80062aa:	2300      	movs	r3, #0
 80062ac:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01)
 80062ae:	7d3a      	ldrb	r2, [r7, #20]
 80062b0:	7dbb      	ldrb	r3, [r7, #22]
 80062b2:	4013      	ands	r3, r2
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	f003 0301 	and.w	r3, r3, #1
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d001      	beq.n	80062c2 <MFRC522_ToCard+0x10c>
				status = MI_NOTAGERR;
 80062be:	2301      	movs	r3, #1
 80062c0:	75fb      	strb	r3, [r7, #23]
			if (command == PCD_TRANSCEIVE) {
 80062c2:	7bfb      	ldrb	r3, [r7, #15]
 80062c4:	2b0c      	cmp	r3, #12
 80062c6:	d140      	bne.n	800634a <MFRC522_ToCard+0x194>
				n = MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 80062c8:	200a      	movs	r0, #10
 80062ca:	f7ff fee4 	bl	8006096 <MFRC522_ReadRegister>
 80062ce:	4603      	mov	r3, r0
 80062d0:	753b      	strb	r3, [r7, #20]
				lastBits = MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 80062d2:	200c      	movs	r0, #12
 80062d4:	f7ff fedf 	bl	8006096 <MFRC522_ReadRegister>
 80062d8:	4603      	mov	r3, r0
 80062da:	f003 0307 	and.w	r3, r3, #7
 80062de:	747b      	strb	r3, [r7, #17]
				if (lastBits)
 80062e0:	7c7b      	ldrb	r3, [r7, #17]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00b      	beq.n	80062fe <MFRC522_ToCard+0x148>
					*backLen = (n - 1) * 8 + lastBits;
 80062e6:	7d3b      	ldrb	r3, [r7, #20]
 80062e8:	3b01      	subs	r3, #1
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	00db      	lsls	r3, r3, #3
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	7c7b      	ldrb	r3, [r7, #17]
 80062f2:	b29b      	uxth	r3, r3
 80062f4:	4413      	add	r3, r2
 80062f6:	b29a      	uxth	r2, r3
 80062f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062fa:	801a      	strh	r2, [r3, #0]
 80062fc:	e005      	b.n	800630a <MFRC522_ToCard+0x154>
				else
					*backLen = n * 8;
 80062fe:	7d3b      	ldrb	r3, [r7, #20]
 8006300:	b29b      	uxth	r3, r3
 8006302:	00db      	lsls	r3, r3, #3
 8006304:	b29a      	uxth	r2, r3
 8006306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006308:	801a      	strh	r2, [r3, #0]
				if (n == 0)
 800630a:	7d3b      	ldrb	r3, [r7, #20]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d101      	bne.n	8006314 <MFRC522_ToCard+0x15e>
					n = 1;
 8006310:	2301      	movs	r3, #1
 8006312:	753b      	strb	r3, [r7, #20]
				if (n > MFRC522_MAX_LEN)
 8006314:	7d3b      	ldrb	r3, [r7, #20]
 8006316:	2b10      	cmp	r3, #16
 8006318:	d901      	bls.n	800631e <MFRC522_ToCard+0x168>
					n = MFRC522_MAX_LEN;
 800631a:	2310      	movs	r3, #16
 800631c:	753b      	strb	r3, [r7, #20]
				for (i = 0; i < n; i++)
 800631e:	2300      	movs	r3, #0
 8006320:	827b      	strh	r3, [r7, #18]
 8006322:	e00a      	b.n	800633a <MFRC522_ToCard+0x184>
					backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);// Reading the received data in FIFO
 8006324:	8a7b      	ldrh	r3, [r7, #18]
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	18d4      	adds	r4, r2, r3
 800632a:	2009      	movs	r0, #9
 800632c:	f7ff feb3 	bl	8006096 <MFRC522_ReadRegister>
 8006330:	4603      	mov	r3, r0
 8006332:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++)
 8006334:	8a7b      	ldrh	r3, [r7, #18]
 8006336:	3301      	adds	r3, #1
 8006338:	827b      	strh	r3, [r7, #18]
 800633a:	7d3b      	ldrb	r3, [r7, #20]
 800633c:	b29b      	uxth	r3, r3
 800633e:	8a7a      	ldrh	r2, [r7, #18]
 8006340:	429a      	cmp	r2, r3
 8006342:	d3ef      	bcc.n	8006324 <MFRC522_ToCard+0x16e>
 8006344:	e001      	b.n	800634a <MFRC522_ToCard+0x194>
			}
		} else
			status = MI_ERR;
 8006346:	2302      	movs	r3, #2
 8006348:	75fb      	strb	r3, [r7, #23]
	}
	return status;
 800634a:	7dfb      	ldrb	r3, [r7, #23]
}
 800634c:	4618      	mov	r0, r3
 800634e:	371c      	adds	r7, #28
 8006350:	46bd      	mov	sp, r7
 8006352:	bd90      	pop	{r4, r7, pc}

08006354 <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(uint8_t* serNum) {
 8006354:	b580      	push	{r7, lr}
 8006356:	b086      	sub	sp, #24
 8006358:	af02      	add	r7, sp, #8
 800635a:	6078      	str	r0, [r7, #4]
	uint8_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 800635c:	2300      	movs	r3, #0
 800635e:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);// TxLastBists=BitFramingReg[2..0]
 8006360:	2100      	movs	r1, #0
 8006362:	200d      	movs	r0, #13
 8006364:	f7ff fe7f 	bl	8006066 <MFRC522_WriteRegister>
	serNum[0] = PICC_ANTICOLL;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2293      	movs	r2, #147	; 0x93
 800636c:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	3301      	adds	r3, #1
 8006372:	2220      	movs	r2, #32
 8006374:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8006376:	f107 030a 	add.w	r3, r7, #10
 800637a:	9300      	str	r3, [sp, #0]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2202      	movs	r2, #2
 8006380:	6879      	ldr	r1, [r7, #4]
 8006382:	200c      	movs	r0, #12
 8006384:	f7ff ff17 	bl	80061b6 <MFRC522_ToCard>
 8006388:	4603      	mov	r3, r0
 800638a:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) {
 800638c:	7bfb      	ldrb	r3, [r7, #15]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d118      	bne.n	80063c4 <MFRC522_Anticoll+0x70>
		// Check card serial number
		for (i = 0; i < 4; i++)
 8006392:	2300      	movs	r3, #0
 8006394:	73bb      	strb	r3, [r7, #14]
 8006396:	e009      	b.n	80063ac <MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8006398:	7bbb      	ldrb	r3, [r7, #14]
 800639a:	687a      	ldr	r2, [r7, #4]
 800639c:	4413      	add	r3, r2
 800639e:	781a      	ldrb	r2, [r3, #0]
 80063a0:	7b7b      	ldrb	r3, [r7, #13]
 80063a2:	4053      	eors	r3, r2
 80063a4:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++)
 80063a6:	7bbb      	ldrb	r3, [r7, #14]
 80063a8:	3301      	adds	r3, #1
 80063aa:	73bb      	strb	r3, [r7, #14]
 80063ac:	7bbb      	ldrb	r3, [r7, #14]
 80063ae:	2b03      	cmp	r3, #3
 80063b0:	d9f2      	bls.n	8006398 <MFRC522_Anticoll+0x44>
		if (serNumCheck != serNum[i])
 80063b2:	7bbb      	ldrb	r3, [r7, #14]
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	4413      	add	r3, r2
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	7b7a      	ldrb	r2, [r7, #13]
 80063bc:	429a      	cmp	r2, r3
 80063be:	d001      	beq.n	80063c4 <MFRC522_Anticoll+0x70>
			status = MI_ERR;
 80063c0:	2302      	movs	r3, #2
 80063c2:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 80063c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3710      	adds	r7, #16
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}

080063ce <MFRC522_CalculateCRC>:

void MFRC522_CalculateCRC(uint8_t* pIndata, uint8_t len, uint8_t* pOutData) {
 80063ce:	b590      	push	{r4, r7, lr}
 80063d0:	b087      	sub	sp, #28
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	60f8      	str	r0, [r7, #12]
 80063d6:	460b      	mov	r3, r1
 80063d8:	607a      	str	r2, [r7, #4]
 80063da:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);			// CRCIrq = 0
 80063dc:	2104      	movs	r1, #4
 80063de:	2005      	movs	r0, #5
 80063e0:	f7ff fea6 	bl	8006130 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);// Clear the FIFO pointer
 80063e4:	2180      	movs	r1, #128	; 0x80
 80063e6:	200a      	movs	r0, #10
 80063e8:	f7ff fe88 	bl	80060fc <MFRC522_SetBitMask>
	// Write_MFRC522(CommandReg, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < len; i++)
 80063ec:	2300      	movs	r3, #0
 80063ee:	75fb      	strb	r3, [r7, #23]
 80063f0:	e00a      	b.n	8006408 <MFRC522_CalculateCRC+0x3a>
		MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata + i));
 80063f2:	7dfb      	ldrb	r3, [r7, #23]
 80063f4:	68fa      	ldr	r2, [r7, #12]
 80063f6:	4413      	add	r3, r2
 80063f8:	781b      	ldrb	r3, [r3, #0]
 80063fa:	4619      	mov	r1, r3
 80063fc:	2009      	movs	r0, #9
 80063fe:	f7ff fe32 	bl	8006066 <MFRC522_WriteRegister>
	for (i = 0; i < len; i++)
 8006402:	7dfb      	ldrb	r3, [r7, #23]
 8006404:	3301      	adds	r3, #1
 8006406:	75fb      	strb	r3, [r7, #23]
 8006408:	7dfa      	ldrb	r2, [r7, #23]
 800640a:	7afb      	ldrb	r3, [r7, #11]
 800640c:	429a      	cmp	r2, r3
 800640e:	d3f0      	bcc.n	80063f2 <MFRC522_CalculateCRC+0x24>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 8006410:	2103      	movs	r1, #3
 8006412:	2001      	movs	r0, #1
 8006414:	f7ff fe27 	bl	8006066 <MFRC522_WriteRegister>

	// Wait CRC calculation is complete
	i = 0xFF;
 8006418:	23ff      	movs	r3, #255	; 0xff
 800641a:	75fb      	strb	r3, [r7, #23]
	do {
		n = MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 800641c:	2005      	movs	r0, #5
 800641e:	f7ff fe3a 	bl	8006096 <MFRC522_ReadRegister>
 8006422:	4603      	mov	r3, r0
 8006424:	75bb      	strb	r3, [r7, #22]
		i--;
 8006426:	7dfb      	ldrb	r3, [r7, #23]
 8006428:	3b01      	subs	r3, #1
 800642a:	75fb      	strb	r3, [r7, #23]
	} while ((i != 0) && !(n & 0x04));							// CRCIrq = 1
 800642c:	7dfb      	ldrb	r3, [r7, #23]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d004      	beq.n	800643c <MFRC522_CalculateCRC+0x6e>
 8006432:	7dbb      	ldrb	r3, [r7, #22]
 8006434:	f003 0304 	and.w	r3, r3, #4
 8006438:	2b00      	cmp	r3, #0
 800643a:	d0ef      	beq.n	800641c <MFRC522_CalculateCRC+0x4e>

	// Read CRC calculation result
	pOutData[0] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 800643c:	2022      	movs	r0, #34	; 0x22
 800643e:	f7ff fe2a 	bl	8006096 <MFRC522_ReadRegister>
 8006442:	4603      	mov	r3, r0
 8006444:	461a      	mov	r2, r3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	701a      	strb	r2, [r3, #0]
	pOutData[1] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	1c5c      	adds	r4, r3, #1
 800644e:	2021      	movs	r0, #33	; 0x21
 8006450:	f7ff fe21 	bl	8006096 <MFRC522_ReadRegister>
 8006454:	4603      	mov	r3, r0
 8006456:	7023      	strb	r3, [r4, #0]
}
 8006458:	bf00      	nop
 800645a:	371c      	adds	r7, #28
 800645c:	46bd      	mov	sp, r7
 800645e:	bd90      	pop	{r4, r7, pc}

08006460 <MFRC522_Init>:
			status = MI_ERR;
	}
	return status;
}

void MFRC522_Init(void) {
 8006460:	b580      	push	{r7, lr}
 8006462:	af00      	add	r7, sp, #0
	MFRC522_Reset();
 8006464:	f000 f820 	bl	80064a8 <MFRC522_Reset>
	MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 8006468:	218d      	movs	r1, #141	; 0x8d
 800646a:	202a      	movs	r0, #42	; 0x2a
 800646c:	f7ff fdfb 	bl	8006066 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 8006470:	213e      	movs	r1, #62	; 0x3e
 8006472:	202b      	movs	r0, #43	; 0x2b
 8006474:	f7ff fdf7 	bl	8006066 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);
 8006478:	211e      	movs	r1, #30
 800647a:	202d      	movs	r0, #45	; 0x2d
 800647c:	f7ff fdf3 	bl	8006066 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 8006480:	2100      	movs	r1, #0
 8006482:	202c      	movs	r0, #44	; 0x2c
 8006484:	f7ff fdef 	bl	8006066 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);
 8006488:	2170      	movs	r1, #112	; 0x70
 800648a:	2026      	movs	r0, #38	; 0x26
 800648c:	f7ff fdeb 	bl	8006066 <MFRC522_WriteRegister>
	// 48dB gain
	MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 8006490:	2140      	movs	r1, #64	; 0x40
 8006492:	2015      	movs	r0, #21
 8006494:	f7ff fde7 	bl	8006066 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 8006498:	213d      	movs	r1, #61	; 0x3d
 800649a:	2011      	movs	r0, #17
 800649c:	f7ff fde3 	bl	8006066 <MFRC522_WriteRegister>
	MFRC522_AntennaOn();									// Open the antenna
 80064a0:	f000 f80a 	bl	80064b8 <MFRC522_AntennaOn>
}
 80064a4:	bf00      	nop
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <MFRC522_Reset>:

void MFRC522_Reset(void) {
 80064a8:	b580      	push	{r7, lr}
 80064aa:	af00      	add	r7, sp, #0
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 80064ac:	210f      	movs	r1, #15
 80064ae:	2001      	movs	r0, #1
 80064b0:	f7ff fdd9 	bl	8006066 <MFRC522_WriteRegister>
}
 80064b4:	bf00      	nop
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void) {
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 80064be:	2014      	movs	r0, #20
 80064c0:	f7ff fde9 	bl	8006096 <MFRC522_ReadRegister>
 80064c4:	4603      	mov	r3, r0
 80064c6:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03))
 80064c8:	79fb      	ldrb	r3, [r7, #7]
 80064ca:	f003 0303 	and.w	r3, r3, #3
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d103      	bne.n	80064da <MFRC522_AntennaOn+0x22>
		MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 80064d2:	2103      	movs	r1, #3
 80064d4:	2014      	movs	r0, #20
 80064d6:	f7ff fe11 	bl	80060fc <MFRC522_SetBitMask>
}
 80064da:	bf00      	nop
 80064dc:	3708      	adds	r7, #8
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}

080064e2 <MFRC522_Halt>:

void MFRC522_AntennaOff(void) {
	MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void MFRC522_Halt(void) {
 80064e2:	b580      	push	{r7, lr}
 80064e4:	b084      	sub	sp, #16
 80064e6:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 80064e8:	2350      	movs	r3, #80	; 0x50
 80064ea:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 80064ec:	2300      	movs	r3, #0
 80064ee:	707b      	strb	r3, [r7, #1]
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 80064f0:	463b      	mov	r3, r7
 80064f2:	1c9a      	adds	r2, r3, #2
 80064f4:	463b      	mov	r3, r7
 80064f6:	2102      	movs	r1, #2
 80064f8:	4618      	mov	r0, r3
 80064fa:	f7ff ff68 	bl	80063ce <MFRC522_CalculateCRC>
	MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 80064fe:	463a      	mov	r2, r7
 8006500:	4639      	mov	r1, r7
 8006502:	1dbb      	adds	r3, r7, #6
 8006504:	9300      	str	r3, [sp, #0]
 8006506:	4613      	mov	r3, r2
 8006508:	2204      	movs	r2, #4
 800650a:	200c      	movs	r0, #12
 800650c:	f7ff fe53 	bl	80061b6 <MFRC522_ToCard>
}
 8006510:	bf00      	nop
 8006512:	3708      	adds	r7, #8
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <ssd1306_write_byte>:
 * @param chCmd:
 *                           0: Writes to the command register
 *                           1: Writes to the display data ram
 * @retval None
 **/
static void ssd1306_write_byte(uint8_t chData, uint8_t chCmd) {
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
 800651e:	4603      	mov	r3, r0
 8006520:	460a      	mov	r2, r1
 8006522:	71fb      	strb	r3, [r7, #7]
 8006524:	4613      	mov	r3, r2
 8006526:	71bb      	strb	r3, [r7, #6]
#ifdef INTERFACE_4WIRE_SPI

	SSD1306_CS_CLR();
 8006528:	f000 fb08 	bl	8006b3c <SSD1306_CS_CLR>

	if (chCmd) {
 800652c:	79bb      	ldrb	r3, [r7, #6]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d002      	beq.n	8006538 <ssd1306_write_byte+0x20>
		SSD1306_DC_SET();
 8006532:	f000 fb1b 	bl	8006b6c <SSD1306_DC_SET>
 8006536:	e001      	b.n	800653c <ssd1306_write_byte+0x24>
	} else {
		SSD1306_DC_CLR();
 8006538:	f000 fb24 	bl	8006b84 <SSD1306_DC_CLR>
	}
	SSD1306_WRITE_BYTE(chData);
 800653c:	79fb      	ldrb	r3, [r7, #7]
 800653e:	4618      	mov	r0, r3
 8006540:	f000 fb2c 	bl	8006b9c <SSD1306_WRITE_BYTE>

	SSD1306_DC_SET();
 8006544:	f000 fb12 	bl	8006b6c <SSD1306_DC_SET>
	SSD1306_CS_SET();
 8006548:	f000 faec 	bl	8006b24 <SSD1306_CS_SET>
	iic_wait_for_ack();

	iic_stop();

#endif
}
 800654c:	bf00      	nop
 800654e:	3708      	adds	r7, #8
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <ssd1306_refresh_gram>:
 * @param  None
 *
 * @retval  None
 **/

void ssd1306_refresh_gram(void) {
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
	uint8_t i, j;

	for (i = 0; i < 8; i++) {
 800655a:	2300      	movs	r3, #0
 800655c:	71fb      	strb	r3, [r7, #7]
 800655e:	e026      	b.n	80065ae <ssd1306_refresh_gram+0x5a>
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 8006560:	79fb      	ldrb	r3, [r7, #7]
 8006562:	3b50      	subs	r3, #80	; 0x50
 8006564:	b2db      	uxtb	r3, r3
 8006566:	2100      	movs	r1, #0
 8006568:	4618      	mov	r0, r3
 800656a:	f7ff ffd5 	bl	8006518 <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 800656e:	2100      	movs	r1, #0
 8006570:	2002      	movs	r0, #2
 8006572:	f7ff ffd1 	bl	8006518 <ssd1306_write_byte>
 8006576:	2100      	movs	r1, #0
 8006578:	2010      	movs	r0, #16
 800657a:	f7ff ffcd 	bl	8006518 <ssd1306_write_byte>
		;
		for (j = 0; j < 128; j++) {
 800657e:	2300      	movs	r3, #0
 8006580:	71bb      	strb	r3, [r7, #6]
 8006582:	e00d      	b.n	80065a0 <ssd1306_refresh_gram+0x4c>
			ssd1306_write_byte(s_chDispalyBuffer[j][i], SSD1306_DAT);
 8006584:	79ba      	ldrb	r2, [r7, #6]
 8006586:	79fb      	ldrb	r3, [r7, #7]
 8006588:	490c      	ldr	r1, [pc, #48]	; (80065bc <ssd1306_refresh_gram+0x68>)
 800658a:	00d2      	lsls	r2, r2, #3
 800658c:	440a      	add	r2, r1
 800658e:	4413      	add	r3, r2
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	2101      	movs	r1, #1
 8006594:	4618      	mov	r0, r3
 8006596:	f7ff ffbf 	bl	8006518 <ssd1306_write_byte>
		for (j = 0; j < 128; j++) {
 800659a:	79bb      	ldrb	r3, [r7, #6]
 800659c:	3301      	adds	r3, #1
 800659e:	71bb      	strb	r3, [r7, #6]
 80065a0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	daed      	bge.n	8006584 <ssd1306_refresh_gram+0x30>
	for (i = 0; i < 8; i++) {
 80065a8:	79fb      	ldrb	r3, [r7, #7]
 80065aa:	3301      	adds	r3, #1
 80065ac:	71fb      	strb	r3, [r7, #7]
 80065ae:	79fb      	ldrb	r3, [r7, #7]
 80065b0:	2b07      	cmp	r3, #7
 80065b2:	d9d5      	bls.n	8006560 <ssd1306_refresh_gram+0xc>
		}
	}
}
 80065b4:	bf00      	nop
 80065b6:	3708      	adds	r7, #8
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	200000ac 	.word	0x200000ac

080065c0 <ssd1306_clear_screen>:
 * @param  None
 *
 * @retval  None
 **/

void ssd1306_clear_screen(uint8_t chFill) {
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b084      	sub	sp, #16
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	4603      	mov	r3, r0
 80065c8:	71fb      	strb	r3, [r7, #7]
	uint8_t i, j;

	for (i = 0; i < 8; i++) {
 80065ca:	2300      	movs	r3, #0
 80065cc:	73fb      	strb	r3, [r7, #15]
 80065ce:	e023      	b.n	8006618 <ssd1306_clear_screen+0x58>
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 80065d0:	7bfb      	ldrb	r3, [r7, #15]
 80065d2:	3b50      	subs	r3, #80	; 0x50
 80065d4:	b2db      	uxtb	r3, r3
 80065d6:	2100      	movs	r1, #0
 80065d8:	4618      	mov	r0, r3
 80065da:	f7ff ff9d 	bl	8006518 <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 80065de:	2100      	movs	r1, #0
 80065e0:	2002      	movs	r0, #2
 80065e2:	f7ff ff99 	bl	8006518 <ssd1306_write_byte>
 80065e6:	2100      	movs	r1, #0
 80065e8:	2010      	movs	r0, #16
 80065ea:	f7ff ff95 	bl	8006518 <ssd1306_write_byte>
		;
		for (j = 0; j < 128; j++) {
 80065ee:	2300      	movs	r3, #0
 80065f0:	73bb      	strb	r3, [r7, #14]
 80065f2:	e00a      	b.n	800660a <ssd1306_clear_screen+0x4a>
			s_chDispalyBuffer[j][i] = chFill;
 80065f4:	7bba      	ldrb	r2, [r7, #14]
 80065f6:	7bfb      	ldrb	r3, [r7, #15]
 80065f8:	490c      	ldr	r1, [pc, #48]	; (800662c <ssd1306_clear_screen+0x6c>)
 80065fa:	00d2      	lsls	r2, r2, #3
 80065fc:	440a      	add	r2, r1
 80065fe:	4413      	add	r3, r2
 8006600:	79fa      	ldrb	r2, [r7, #7]
 8006602:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < 128; j++) {
 8006604:	7bbb      	ldrb	r3, [r7, #14]
 8006606:	3301      	adds	r3, #1
 8006608:	73bb      	strb	r3, [r7, #14]
 800660a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800660e:	2b00      	cmp	r3, #0
 8006610:	daf0      	bge.n	80065f4 <ssd1306_clear_screen+0x34>
	for (i = 0; i < 8; i++) {
 8006612:	7bfb      	ldrb	r3, [r7, #15]
 8006614:	3301      	adds	r3, #1
 8006616:	73fb      	strb	r3, [r7, #15]
 8006618:	7bfb      	ldrb	r3, [r7, #15]
 800661a:	2b07      	cmp	r3, #7
 800661c:	d9d8      	bls.n	80065d0 <ssd1306_clear_screen+0x10>
		}
	}

	ssd1306_refresh_gram();
 800661e:	f7ff ff99 	bl	8006554 <ssd1306_refresh_gram>
}
 8006622:	bf00      	nop
 8006624:	3710      	adds	r7, #16
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	200000ac 	.word	0x200000ac

08006630 <ssd1306_draw_point>:
 * @param  chPoint: 0: the point turns off    1: the piont turns on
 *
 * @retval None
 **/

void ssd1306_draw_point(uint8_t chXpos, uint8_t chYpos, uint8_t chPoint) {
 8006630:	b490      	push	{r4, r7}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	4603      	mov	r3, r0
 8006638:	71fb      	strb	r3, [r7, #7]
 800663a:	460b      	mov	r3, r1
 800663c:	71bb      	strb	r3, [r7, #6]
 800663e:	4613      	mov	r3, r2
 8006640:	717b      	strb	r3, [r7, #5]
	uint8_t chPos, chBx, chTemp = 0;
 8006642:	2300      	movs	r3, #0
 8006644:	73fb      	strb	r3, [r7, #15]

	if (chXpos > 127 || chYpos > 63) {
 8006646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800664a:	2b00      	cmp	r3, #0
 800664c:	db41      	blt.n	80066d2 <ssd1306_draw_point+0xa2>
 800664e:	79bb      	ldrb	r3, [r7, #6]
 8006650:	2b3f      	cmp	r3, #63	; 0x3f
 8006652:	d83e      	bhi.n	80066d2 <ssd1306_draw_point+0xa2>
		return;
	}
	chPos = 7 - chYpos / 8; // 
 8006654:	79bb      	ldrb	r3, [r7, #6]
 8006656:	08db      	lsrs	r3, r3, #3
 8006658:	b2db      	uxtb	r3, r3
 800665a:	f1c3 0307 	rsb	r3, r3, #7
 800665e:	73bb      	strb	r3, [r7, #14]
	chBx = chYpos % 8;
 8006660:	79bb      	ldrb	r3, [r7, #6]
 8006662:	f003 0307 	and.w	r3, r3, #7
 8006666:	737b      	strb	r3, [r7, #13]
	chTemp = 1 << (7 - chBx);
 8006668:	7b7b      	ldrb	r3, [r7, #13]
 800666a:	f1c3 0307 	rsb	r3, r3, #7
 800666e:	2201      	movs	r2, #1
 8006670:	fa02 f303 	lsl.w	r3, r2, r3
 8006674:	73fb      	strb	r3, [r7, #15]

	if (chPoint) {
 8006676:	797b      	ldrb	r3, [r7, #5]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d012      	beq.n	80066a2 <ssd1306_draw_point+0x72>
		s_chDispalyBuffer[chXpos][chPos] |= chTemp;
 800667c:	79fa      	ldrb	r2, [r7, #7]
 800667e:	7bbb      	ldrb	r3, [r7, #14]
 8006680:	79f8      	ldrb	r0, [r7, #7]
 8006682:	7bb9      	ldrb	r1, [r7, #14]
 8006684:	4c15      	ldr	r4, [pc, #84]	; (80066dc <ssd1306_draw_point+0xac>)
 8006686:	00c0      	lsls	r0, r0, #3
 8006688:	4420      	add	r0, r4
 800668a:	4401      	add	r1, r0
 800668c:	7808      	ldrb	r0, [r1, #0]
 800668e:	7bf9      	ldrb	r1, [r7, #15]
 8006690:	4301      	orrs	r1, r0
 8006692:	b2c8      	uxtb	r0, r1
 8006694:	4911      	ldr	r1, [pc, #68]	; (80066dc <ssd1306_draw_point+0xac>)
 8006696:	00d2      	lsls	r2, r2, #3
 8006698:	440a      	add	r2, r1
 800669a:	4413      	add	r3, r2
 800669c:	4602      	mov	r2, r0
 800669e:	701a      	strb	r2, [r3, #0]
 80066a0:	e018      	b.n	80066d4 <ssd1306_draw_point+0xa4>

	} else {
		s_chDispalyBuffer[chXpos][chPos] &= ~chTemp;
 80066a2:	79fa      	ldrb	r2, [r7, #7]
 80066a4:	7bbb      	ldrb	r3, [r7, #14]
 80066a6:	79f8      	ldrb	r0, [r7, #7]
 80066a8:	7bb9      	ldrb	r1, [r7, #14]
 80066aa:	4c0c      	ldr	r4, [pc, #48]	; (80066dc <ssd1306_draw_point+0xac>)
 80066ac:	00c0      	lsls	r0, r0, #3
 80066ae:	4420      	add	r0, r4
 80066b0:	4401      	add	r1, r0
 80066b2:	7809      	ldrb	r1, [r1, #0]
 80066b4:	b248      	sxtb	r0, r1
 80066b6:	f997 100f 	ldrsb.w	r1, [r7, #15]
 80066ba:	43c9      	mvns	r1, r1
 80066bc:	b249      	sxtb	r1, r1
 80066be:	4001      	ands	r1, r0
 80066c0:	b249      	sxtb	r1, r1
 80066c2:	b2c8      	uxtb	r0, r1
 80066c4:	4905      	ldr	r1, [pc, #20]	; (80066dc <ssd1306_draw_point+0xac>)
 80066c6:	00d2      	lsls	r2, r2, #3
 80066c8:	440a      	add	r2, r1
 80066ca:	4413      	add	r3, r2
 80066cc:	4602      	mov	r2, r0
 80066ce:	701a      	strb	r2, [r3, #0]
 80066d0:	e000      	b.n	80066d4 <ssd1306_draw_point+0xa4>
		return;
 80066d2:	bf00      	nop
	}
}
 80066d4:	3710      	adds	r7, #16
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bc90      	pop	{r4, r7}
 80066da:	4770      	bx	lr
 80066dc:	200000ac 	.word	0x200000ac

080066e0 <ssd1306_display_char>:
 * @param  chSize:
 * @param  chMode
 * @retval
 **/
void ssd1306_display_char(uint8_t chXpos, uint8_t chYpos, uint8_t chChr,
		uint8_t chSize, uint8_t chMode) {
 80066e0:	b590      	push	{r4, r7, lr}
 80066e2:	b085      	sub	sp, #20
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	4604      	mov	r4, r0
 80066e8:	4608      	mov	r0, r1
 80066ea:	4611      	mov	r1, r2
 80066ec:	461a      	mov	r2, r3
 80066ee:	4623      	mov	r3, r4
 80066f0:	71fb      	strb	r3, [r7, #7]
 80066f2:	4603      	mov	r3, r0
 80066f4:	71bb      	strb	r3, [r7, #6]
 80066f6:	460b      	mov	r3, r1
 80066f8:	717b      	strb	r3, [r7, #5]
 80066fa:	4613      	mov	r3, r2
 80066fc:	713b      	strb	r3, [r7, #4]
	uint8_t i, j;
	uint8_t chTemp, chYpos0 = chYpos;
 80066fe:	79bb      	ldrb	r3, [r7, #6]
 8006700:	733b      	strb	r3, [r7, #12]

	chChr = chChr - ' ';
 8006702:	797b      	ldrb	r3, [r7, #5]
 8006704:	3b20      	subs	r3, #32
 8006706:	717b      	strb	r3, [r7, #5]
	for (i = 0; i < chSize; i++) {
 8006708:	2300      	movs	r3, #0
 800670a:	73fb      	strb	r3, [r7, #15]
 800670c:	e064      	b.n	80067d8 <ssd1306_display_char+0xf8>
		if (chSize == 12) {
 800670e:	793b      	ldrb	r3, [r7, #4]
 8006710:	2b0c      	cmp	r3, #12
 8006712:	d11c      	bne.n	800674e <ssd1306_display_char+0x6e>
			if (chMode) {
 8006714:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d00b      	beq.n	8006734 <ssd1306_display_char+0x54>
				chTemp = c_chFont1206[chChr][i];
 800671c:	797a      	ldrb	r2, [r7, #5]
 800671e:	7bf9      	ldrb	r1, [r7, #15]
 8006720:	4831      	ldr	r0, [pc, #196]	; (80067e8 <ssd1306_display_char+0x108>)
 8006722:	4613      	mov	r3, r2
 8006724:	005b      	lsls	r3, r3, #1
 8006726:	4413      	add	r3, r2
 8006728:	009b      	lsls	r3, r3, #2
 800672a:	4403      	add	r3, r0
 800672c:	440b      	add	r3, r1
 800672e:	781b      	ldrb	r3, [r3, #0]
 8006730:	737b      	strb	r3, [r7, #13]
 8006732:	e022      	b.n	800677a <ssd1306_display_char+0x9a>
			} else {
				chTemp = ~c_chFont1206[chChr][i];
 8006734:	797a      	ldrb	r2, [r7, #5]
 8006736:	7bf9      	ldrb	r1, [r7, #15]
 8006738:	482b      	ldr	r0, [pc, #172]	; (80067e8 <ssd1306_display_char+0x108>)
 800673a:	4613      	mov	r3, r2
 800673c:	005b      	lsls	r3, r3, #1
 800673e:	4413      	add	r3, r2
 8006740:	009b      	lsls	r3, r3, #2
 8006742:	4403      	add	r3, r0
 8006744:	440b      	add	r3, r1
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	43db      	mvns	r3, r3
 800674a:	737b      	strb	r3, [r7, #13]
 800674c:	e015      	b.n	800677a <ssd1306_display_char+0x9a>
			}
		} else {
			if (chMode) {
 800674e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d008      	beq.n	8006768 <ssd1306_display_char+0x88>
				chTemp = c_chFont1608[chChr][i];
 8006756:	797a      	ldrb	r2, [r7, #5]
 8006758:	7bfb      	ldrb	r3, [r7, #15]
 800675a:	4924      	ldr	r1, [pc, #144]	; (80067ec <ssd1306_display_char+0x10c>)
 800675c:	0112      	lsls	r2, r2, #4
 800675e:	440a      	add	r2, r1
 8006760:	4413      	add	r3, r2
 8006762:	781b      	ldrb	r3, [r3, #0]
 8006764:	737b      	strb	r3, [r7, #13]
 8006766:	e008      	b.n	800677a <ssd1306_display_char+0x9a>
			} else {
				chTemp = ~c_chFont1608[chChr][i];
 8006768:	797a      	ldrb	r2, [r7, #5]
 800676a:	7bfb      	ldrb	r3, [r7, #15]
 800676c:	491f      	ldr	r1, [pc, #124]	; (80067ec <ssd1306_display_char+0x10c>)
 800676e:	0112      	lsls	r2, r2, #4
 8006770:	440a      	add	r2, r1
 8006772:	4413      	add	r3, r2
 8006774:	781b      	ldrb	r3, [r3, #0]
 8006776:	43db      	mvns	r3, r3
 8006778:	737b      	strb	r3, [r7, #13]
			}
		}

		for (j = 0; j < 8; j++) {
 800677a:	2300      	movs	r3, #0
 800677c:	73bb      	strb	r3, [r7, #14]
 800677e:	e025      	b.n	80067cc <ssd1306_display_char+0xec>
			if (chTemp & 0x80) {
 8006780:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8006784:	2b00      	cmp	r3, #0
 8006786:	da06      	bge.n	8006796 <ssd1306_display_char+0xb6>
				ssd1306_draw_point(chXpos, chYpos, 1);
 8006788:	79b9      	ldrb	r1, [r7, #6]
 800678a:	79fb      	ldrb	r3, [r7, #7]
 800678c:	2201      	movs	r2, #1
 800678e:	4618      	mov	r0, r3
 8006790:	f7ff ff4e 	bl	8006630 <ssd1306_draw_point>
 8006794:	e005      	b.n	80067a2 <ssd1306_display_char+0xc2>
			} else {
				ssd1306_draw_point(chXpos, chYpos, 0);
 8006796:	79b9      	ldrb	r1, [r7, #6]
 8006798:	79fb      	ldrb	r3, [r7, #7]
 800679a:	2200      	movs	r2, #0
 800679c:	4618      	mov	r0, r3
 800679e:	f7ff ff47 	bl	8006630 <ssd1306_draw_point>
			}
			chTemp <<= 1;
 80067a2:	7b7b      	ldrb	r3, [r7, #13]
 80067a4:	005b      	lsls	r3, r3, #1
 80067a6:	737b      	strb	r3, [r7, #13]
			chYpos++;
 80067a8:	79bb      	ldrb	r3, [r7, #6]
 80067aa:	3301      	adds	r3, #1
 80067ac:	71bb      	strb	r3, [r7, #6]

			if ((chYpos - chYpos0) == chSize) {
 80067ae:	79ba      	ldrb	r2, [r7, #6]
 80067b0:	7b3b      	ldrb	r3, [r7, #12]
 80067b2:	1ad2      	subs	r2, r2, r3
 80067b4:	793b      	ldrb	r3, [r7, #4]
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d105      	bne.n	80067c6 <ssd1306_display_char+0xe6>
				chYpos = chYpos0;
 80067ba:	7b3b      	ldrb	r3, [r7, #12]
 80067bc:	71bb      	strb	r3, [r7, #6]
				chXpos++;
 80067be:	79fb      	ldrb	r3, [r7, #7]
 80067c0:	3301      	adds	r3, #1
 80067c2:	71fb      	strb	r3, [r7, #7]
				break;
 80067c4:	e005      	b.n	80067d2 <ssd1306_display_char+0xf2>
		for (j = 0; j < 8; j++) {
 80067c6:	7bbb      	ldrb	r3, [r7, #14]
 80067c8:	3301      	adds	r3, #1
 80067ca:	73bb      	strb	r3, [r7, #14]
 80067cc:	7bbb      	ldrb	r3, [r7, #14]
 80067ce:	2b07      	cmp	r3, #7
 80067d0:	d9d6      	bls.n	8006780 <ssd1306_display_char+0xa0>
	for (i = 0; i < chSize; i++) {
 80067d2:	7bfb      	ldrb	r3, [r7, #15]
 80067d4:	3301      	adds	r3, #1
 80067d6:	73fb      	strb	r3, [r7, #15]
 80067d8:	7bfa      	ldrb	r2, [r7, #15]
 80067da:	793b      	ldrb	r3, [r7, #4]
 80067dc:	429a      	cmp	r2, r3
 80067de:	d396      	bcc.n	800670e <ssd1306_display_char+0x2e>
			}
		}
	}
}
 80067e0:	bf00      	nop
 80067e2:	3714      	adds	r7, #20
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd90      	pop	{r4, r7, pc}
 80067e8:	0800ce2c 	.word	0x0800ce2c
 80067ec:	0800d2a0 	.word	0x0800d2a0

080067f0 <pow>:
static uint32_t pow(uint8_t m, uint8_t n) {
 80067f0:	b480      	push	{r7}
 80067f2:	b085      	sub	sp, #20
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	4603      	mov	r3, r0
 80067f8:	460a      	mov	r2, r1
 80067fa:	71fb      	strb	r3, [r7, #7]
 80067fc:	4613      	mov	r3, r2
 80067fe:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8006800:	2301      	movs	r3, #1
 8006802:	60fb      	str	r3, [r7, #12]
	while (n--)
 8006804:	e004      	b.n	8006810 <pow+0x20>
		result *= m;
 8006806:	79fa      	ldrb	r2, [r7, #7]
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	fb02 f303 	mul.w	r3, r2, r3
 800680e:	60fb      	str	r3, [r7, #12]
	while (n--)
 8006810:	79bb      	ldrb	r3, [r7, #6]
 8006812:	1e5a      	subs	r2, r3, #1
 8006814:	71ba      	strb	r2, [r7, #6]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d1f5      	bne.n	8006806 <pow+0x16>
	return result;
 800681a:	68fb      	ldr	r3, [r7, #12]
}
 800681c:	4618      	mov	r0, r3
 800681e:	3714      	adds	r7, #20
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr

08006828 <ssd1306_display_num>:

void ssd1306_display_num(uint8_t chXpos, uint8_t chYpos, uint32_t chNum,
		uint8_t chLen, uint8_t chSize) {
 8006828:	b590      	push	{r4, r7, lr}
 800682a:	b087      	sub	sp, #28
 800682c:	af02      	add	r7, sp, #8
 800682e:	603a      	str	r2, [r7, #0]
 8006830:	461a      	mov	r2, r3
 8006832:	4603      	mov	r3, r0
 8006834:	71fb      	strb	r3, [r7, #7]
 8006836:	460b      	mov	r3, r1
 8006838:	71bb      	strb	r3, [r7, #6]
 800683a:	4613      	mov	r3, r2
 800683c:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	uint8_t chTemp, chShow = 0;
 800683e:	2300      	movs	r3, #0
 8006840:	73bb      	strb	r3, [r7, #14]

	for (i = 0; i < chLen; i++) {
 8006842:	2300      	movs	r3, #0
 8006844:	73fb      	strb	r3, [r7, #15]
 8006846:	e053      	b.n	80068f0 <ssd1306_display_num+0xc8>
		chTemp = (chNum / pow(10, chLen - i - 1)) % 10;
 8006848:	797a      	ldrb	r2, [r7, #5]
 800684a:	7bfb      	ldrb	r3, [r7, #15]
 800684c:	1ad3      	subs	r3, r2, r3
 800684e:	b2db      	uxtb	r3, r3
 8006850:	3b01      	subs	r3, #1
 8006852:	b2db      	uxtb	r3, r3
 8006854:	4619      	mov	r1, r3
 8006856:	200a      	movs	r0, #10
 8006858:	f7ff ffca 	bl	80067f0 <pow>
 800685c:	4602      	mov	r2, r0
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	fbb3 f1f2 	udiv	r1, r3, r2
 8006864:	4b26      	ldr	r3, [pc, #152]	; (8006900 <ssd1306_display_num+0xd8>)
 8006866:	fba3 2301 	umull	r2, r3, r3, r1
 800686a:	08da      	lsrs	r2, r3, #3
 800686c:	4613      	mov	r3, r2
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4413      	add	r3, r2
 8006872:	005b      	lsls	r3, r3, #1
 8006874:	1aca      	subs	r2, r1, r3
 8006876:	4613      	mov	r3, r2
 8006878:	737b      	strb	r3, [r7, #13]
		if (chShow == 0 && i < (chLen - 1)) {
 800687a:	7bbb      	ldrb	r3, [r7, #14]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d11e      	bne.n	80068be <ssd1306_display_num+0x96>
 8006880:	7bfa      	ldrb	r2, [r7, #15]
 8006882:	797b      	ldrb	r3, [r7, #5]
 8006884:	3b01      	subs	r3, #1
 8006886:	429a      	cmp	r2, r3
 8006888:	da19      	bge.n	80068be <ssd1306_display_num+0x96>
			if (chTemp == 0) {
 800688a:	7b7b      	ldrb	r3, [r7, #13]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d114      	bne.n	80068ba <ssd1306_display_num+0x92>
				ssd1306_display_char(chXpos + (chSize / 2) * i, chYpos, ' ',
 8006890:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006894:	085b      	lsrs	r3, r3, #1
 8006896:	b2da      	uxtb	r2, r3
 8006898:	7bfb      	ldrb	r3, [r7, #15]
 800689a:	fb12 f303 	smulbb	r3, r2, r3
 800689e:	b2da      	uxtb	r2, r3
 80068a0:	79fb      	ldrb	r3, [r7, #7]
 80068a2:	4413      	add	r3, r2
 80068a4:	b2d8      	uxtb	r0, r3
 80068a6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80068aa:	79b9      	ldrb	r1, [r7, #6]
 80068ac:	2301      	movs	r3, #1
 80068ae:	9300      	str	r3, [sp, #0]
 80068b0:	4613      	mov	r3, r2
 80068b2:	2220      	movs	r2, #32
 80068b4:	f7ff ff14 	bl	80066e0 <ssd1306_display_char>
						chSize, 1);
				continue;
 80068b8:	e017      	b.n	80068ea <ssd1306_display_num+0xc2>
			} else {
				chShow = 1;
 80068ba:	2301      	movs	r3, #1
 80068bc:	73bb      	strb	r3, [r7, #14]
			}
		}
		ssd1306_display_char(chXpos + (chSize / 2) * i, chYpos, chTemp + '0',
 80068be:	f897 3020 	ldrb.w	r3, [r7, #32]
 80068c2:	085b      	lsrs	r3, r3, #1
 80068c4:	b2da      	uxtb	r2, r3
 80068c6:	7bfb      	ldrb	r3, [r7, #15]
 80068c8:	fb12 f303 	smulbb	r3, r2, r3
 80068cc:	b2da      	uxtb	r2, r3
 80068ce:	79fb      	ldrb	r3, [r7, #7]
 80068d0:	4413      	add	r3, r2
 80068d2:	b2d8      	uxtb	r0, r3
 80068d4:	7b7b      	ldrb	r3, [r7, #13]
 80068d6:	3330      	adds	r3, #48	; 0x30
 80068d8:	b2da      	uxtb	r2, r3
 80068da:	f897 4020 	ldrb.w	r4, [r7, #32]
 80068de:	79b9      	ldrb	r1, [r7, #6]
 80068e0:	2301      	movs	r3, #1
 80068e2:	9300      	str	r3, [sp, #0]
 80068e4:	4623      	mov	r3, r4
 80068e6:	f7ff fefb 	bl	80066e0 <ssd1306_display_char>
	for (i = 0; i < chLen; i++) {
 80068ea:	7bfb      	ldrb	r3, [r7, #15]
 80068ec:	3301      	adds	r3, #1
 80068ee:	73fb      	strb	r3, [r7, #15]
 80068f0:	7bfa      	ldrb	r2, [r7, #15]
 80068f2:	797b      	ldrb	r3, [r7, #5]
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d3a7      	bcc.n	8006848 <ssd1306_display_num+0x20>
				chSize, 1);
	}
}
 80068f8:	bf00      	nop
 80068fa:	3714      	adds	r7, #20
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd90      	pop	{r4, r7, pc}
 8006900:	cccccccd 	.word	0xcccccccd

08006904 <ssd1306_display_string>:
 * @param  pchString: Pointer to a string to display on the screen
 *
 * @retval  None
 **/
void ssd1306_display_string(uint8_t chXpos, uint8_t chYpos,
		const uint8_t *pchString, uint8_t chSize, uint8_t chMode) {
 8006904:	b590      	push	{r4, r7, lr}
 8006906:	b085      	sub	sp, #20
 8006908:	af02      	add	r7, sp, #8
 800690a:	603a      	str	r2, [r7, #0]
 800690c:	461a      	mov	r2, r3
 800690e:	4603      	mov	r3, r0
 8006910:	71fb      	strb	r3, [r7, #7]
 8006912:	460b      	mov	r3, r1
 8006914:	71bb      	strb	r3, [r7, #6]
 8006916:	4613      	mov	r3, r2
 8006918:	717b      	strb	r3, [r7, #5]
	while (*pchString != '\0') {
 800691a:	e02d      	b.n	8006978 <ssd1306_display_string+0x74>
		if (chXpos > (SSD1306_WIDTH - chSize / 2)) {
 800691c:	79fa      	ldrb	r2, [r7, #7]
 800691e:	797b      	ldrb	r3, [r7, #5]
 8006920:	085b      	lsrs	r3, r3, #1
 8006922:	b2db      	uxtb	r3, r3
 8006924:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8006928:	429a      	cmp	r2, r3
 800692a:	dd12      	ble.n	8006952 <ssd1306_display_string+0x4e>
			chXpos = 0;
 800692c:	2300      	movs	r3, #0
 800692e:	71fb      	strb	r3, [r7, #7]
			chYpos += chSize;
 8006930:	79ba      	ldrb	r2, [r7, #6]
 8006932:	797b      	ldrb	r3, [r7, #5]
 8006934:	4413      	add	r3, r2
 8006936:	71bb      	strb	r3, [r7, #6]
			if (chYpos > (SSD1306_HEIGHT - chSize)) {
 8006938:	79ba      	ldrb	r2, [r7, #6]
 800693a:	797b      	ldrb	r3, [r7, #5]
 800693c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006940:	429a      	cmp	r2, r3
 8006942:	dd06      	ble.n	8006952 <ssd1306_display_string+0x4e>
				chYpos = chXpos = 0;
 8006944:	2300      	movs	r3, #0
 8006946:	71fb      	strb	r3, [r7, #7]
 8006948:	79fb      	ldrb	r3, [r7, #7]
 800694a:	71bb      	strb	r3, [r7, #6]
				ssd1306_clear_screen(0x00);
 800694c:	2000      	movs	r0, #0
 800694e:	f7ff fe37 	bl	80065c0 <ssd1306_clear_screen>
			}
		}

		ssd1306_display_char(chXpos, chYpos, *pchString, chSize, chMode);
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	781a      	ldrb	r2, [r3, #0]
 8006956:	797c      	ldrb	r4, [r7, #5]
 8006958:	79b9      	ldrb	r1, [r7, #6]
 800695a:	79f8      	ldrb	r0, [r7, #7]
 800695c:	7e3b      	ldrb	r3, [r7, #24]
 800695e:	9300      	str	r3, [sp, #0]
 8006960:	4623      	mov	r3, r4
 8006962:	f7ff febd 	bl	80066e0 <ssd1306_display_char>
		chXpos += chSize / 2;
 8006966:	797b      	ldrb	r3, [r7, #5]
 8006968:	085b      	lsrs	r3, r3, #1
 800696a:	b2da      	uxtb	r2, r3
 800696c:	79fb      	ldrb	r3, [r7, #7]
 800696e:	4413      	add	r3, r2
 8006970:	71fb      	strb	r3, [r7, #7]
		pchString++;
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	3301      	adds	r3, #1
 8006976:	603b      	str	r3, [r7, #0]
	while (*pchString != '\0') {
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	781b      	ldrb	r3, [r3, #0]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d1cd      	bne.n	800691c <ssd1306_display_string+0x18>
	}
}
 8006980:	bf00      	nop
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	bd90      	pop	{r4, r7, pc}

08006988 <ssd1306_draw_bitmap>:
		}
	}
}

void ssd1306_draw_bitmap(uint8_t chXpos, uint8_t chYpos, const uint8_t *pchBmp,
		uint8_t chWidth, uint8_t chHeight) {
 8006988:	b580      	push	{r7, lr}
 800698a:	b084      	sub	sp, #16
 800698c:	af00      	add	r7, sp, #0
 800698e:	603a      	str	r2, [r7, #0]
 8006990:	461a      	mov	r2, r3
 8006992:	4603      	mov	r3, r0
 8006994:	71fb      	strb	r3, [r7, #7]
 8006996:	460b      	mov	r3, r1
 8006998:	71bb      	strb	r3, [r7, #6]
 800699a:	4613      	mov	r3, r2
 800699c:	717b      	strb	r3, [r7, #5]
	uint16_t i, j, byteWidth = (chWidth + 7) / 8;
 800699e:	797b      	ldrb	r3, [r7, #5]
 80069a0:	3307      	adds	r3, #7
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	da00      	bge.n	80069a8 <ssd1306_draw_bitmap+0x20>
 80069a6:	3307      	adds	r3, #7
 80069a8:	10db      	asrs	r3, r3, #3
 80069aa:	817b      	strh	r3, [r7, #10]

	for (j = 0; j < chHeight; j++) {
 80069ac:	2300      	movs	r3, #0
 80069ae:	81bb      	strh	r3, [r7, #12]
 80069b0:	e031      	b.n	8006a16 <ssd1306_draw_bitmap+0x8e>
		for (i = 0; i < chWidth; i++) {
 80069b2:	2300      	movs	r3, #0
 80069b4:	81fb      	strh	r3, [r7, #14]
 80069b6:	e026      	b.n	8006a06 <ssd1306_draw_bitmap+0x7e>
			if (*(pchBmp + j * byteWidth + i / 8) & (128 >> (i & 7))) {
 80069b8:	89bb      	ldrh	r3, [r7, #12]
 80069ba:	897a      	ldrh	r2, [r7, #10]
 80069bc:	fb02 f303 	mul.w	r3, r2, r3
 80069c0:	461a      	mov	r2, r3
 80069c2:	89fb      	ldrh	r3, [r7, #14]
 80069c4:	08db      	lsrs	r3, r3, #3
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	4413      	add	r3, r2
 80069ca:	683a      	ldr	r2, [r7, #0]
 80069cc:	4413      	add	r3, r2
 80069ce:	781b      	ldrb	r3, [r3, #0]
 80069d0:	4619      	mov	r1, r3
 80069d2:	89fb      	ldrh	r3, [r7, #14]
 80069d4:	f003 0307 	and.w	r3, r3, #7
 80069d8:	2280      	movs	r2, #128	; 0x80
 80069da:	fa42 f303 	asr.w	r3, r2, r3
 80069de:	400b      	ands	r3, r1
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d00d      	beq.n	8006a00 <ssd1306_draw_bitmap+0x78>
				ssd1306_draw_point(chXpos + i, chYpos + j, 1);
 80069e4:	89fb      	ldrh	r3, [r7, #14]
 80069e6:	b2da      	uxtb	r2, r3
 80069e8:	79fb      	ldrb	r3, [r7, #7]
 80069ea:	4413      	add	r3, r2
 80069ec:	b2d8      	uxtb	r0, r3
 80069ee:	89bb      	ldrh	r3, [r7, #12]
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	79bb      	ldrb	r3, [r7, #6]
 80069f4:	4413      	add	r3, r2
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	2201      	movs	r2, #1
 80069fa:	4619      	mov	r1, r3
 80069fc:	f7ff fe18 	bl	8006630 <ssd1306_draw_point>
		for (i = 0; i < chWidth; i++) {
 8006a00:	89fb      	ldrh	r3, [r7, #14]
 8006a02:	3301      	adds	r3, #1
 8006a04:	81fb      	strh	r3, [r7, #14]
 8006a06:	797b      	ldrb	r3, [r7, #5]
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	89fa      	ldrh	r2, [r7, #14]
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d3d3      	bcc.n	80069b8 <ssd1306_draw_bitmap+0x30>
	for (j = 0; j < chHeight; j++) {
 8006a10:	89bb      	ldrh	r3, [r7, #12]
 8006a12:	3301      	adds	r3, #1
 8006a14:	81bb      	strh	r3, [r7, #12]
 8006a16:	7e3b      	ldrb	r3, [r7, #24]
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	89ba      	ldrh	r2, [r7, #12]
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d3c8      	bcc.n	80069b2 <ssd1306_draw_bitmap+0x2a>
			}
		}
	}
}
 8006a20:	bf00      	nop
 8006a22:	3710      	adds	r7, #16
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <ssd1306_init>:
 *
 * @param  None
 *
 * @retval None
 **/
void ssd1306_init(void) {
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	af00      	add	r7, sp, #0

#ifdef INTERFACE_4WIRE_SPI	  
	SSD1306_CS_SET();   //CS set
 8006a2c:	f000 f87a 	bl	8006b24 <SSD1306_CS_SET>
	SSD1306_DC_CLR();   //D/C reset
 8006a30:	f000 f8a8 	bl	8006b84 <SSD1306_DC_CLR>
	SSD1306_RES_SET();  //RES set
 8006a34:	f000 f88e 	bl	8006b54 <SSD1306_RES_SET>
	SSD1306_DC_CLR();//D/C reset
	SSD1306_RES_SET();//RES set

#endif

	ssd1306_write_byte(0xAE, SSD1306_CMD);  //--turn off oled panel
 8006a38:	2100      	movs	r1, #0
 8006a3a:	20ae      	movs	r0, #174	; 0xae
 8006a3c:	f7ff fd6c 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //---set low column address
 8006a40:	2100      	movs	r1, #0
 8006a42:	2000      	movs	r0, #0
 8006a44:	f7ff fd68 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0x10, SSD1306_CMD);  //---set high column address
 8006a48:	2100      	movs	r1, #0
 8006a4a:	2010      	movs	r0, #16
 8006a4c:	f7ff fd64 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD); //--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8006a50:	2100      	movs	r1, #0
 8006a52:	2040      	movs	r0, #64	; 0x40
 8006a54:	f7ff fd60 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0x81, SSD1306_CMD);  //--set contrast control register
 8006a58:	2100      	movs	r1, #0
 8006a5a:	2081      	movs	r0, #129	; 0x81
 8006a5c:	f7ff fd5c 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xCF, SSD1306_CMD);  // Set SEG Output Current Brightness
 8006a60:	2100      	movs	r1, #0
 8006a62:	20cf      	movs	r0, #207	; 0xcf
 8006a64:	f7ff fd58 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xA1, SSD1306_CMD);  //--Set SEG/Column Mapping
 8006a68:	2100      	movs	r1, #0
 8006a6a:	20a1      	movs	r0, #161	; 0xa1
 8006a6c:	f7ff fd54 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xC0, SSD1306_CMD);  //Set COM/Row Scan Direction
 8006a70:	2100      	movs	r1, #0
 8006a72:	20c0      	movs	r0, #192	; 0xc0
 8006a74:	f7ff fd50 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD);  //--set normal display
 8006a78:	2100      	movs	r1, #0
 8006a7a:	20a6      	movs	r0, #166	; 0xa6
 8006a7c:	f7ff fd4c 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xA8, SSD1306_CMD);  //--set multiplex ratio(1 to 64)
 8006a80:	2100      	movs	r1, #0
 8006a82:	20a8      	movs	r0, #168	; 0xa8
 8006a84:	f7ff fd48 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0x3f, SSD1306_CMD);  //--1/64 duty
 8006a88:	2100      	movs	r1, #0
 8006a8a:	203f      	movs	r0, #63	; 0x3f
 8006a8c:	f7ff fd44 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xD3, SSD1306_CMD); //-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8006a90:	2100      	movs	r1, #0
 8006a92:	20d3      	movs	r0, #211	; 0xd3
 8006a94:	f7ff fd40 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //-not offset
 8006a98:	2100      	movs	r1, #0
 8006a9a:	2000      	movs	r0, #0
 8006a9c:	f7ff fd3c 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xd5, SSD1306_CMD); //--set display clock divide ratio/oscillator frequency
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	20d5      	movs	r0, #213	; 0xd5
 8006aa4:	f7ff fd38 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0x80, SSD1306_CMD); //--set divide ratio, Set Clock as 100 Frames/Sec
 8006aa8:	2100      	movs	r1, #0
 8006aaa:	2080      	movs	r0, #128	; 0x80
 8006aac:	f7ff fd34 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xD9, SSD1306_CMD);  //--set pre-charge period
 8006ab0:	2100      	movs	r1, #0
 8006ab2:	20d9      	movs	r0, #217	; 0xd9
 8006ab4:	f7ff fd30 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xF1, SSD1306_CMD); //Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 8006ab8:	2100      	movs	r1, #0
 8006aba:	20f1      	movs	r0, #241	; 0xf1
 8006abc:	f7ff fd2c 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xDA, SSD1306_CMD); //--set com pins hardware configuration
 8006ac0:	2100      	movs	r1, #0
 8006ac2:	20da      	movs	r0, #218	; 0xda
 8006ac4:	f7ff fd28 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0x12, SSD1306_CMD);
 8006ac8:	2100      	movs	r1, #0
 8006aca:	2012      	movs	r0, #18
 8006acc:	f7ff fd24 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xDB, SSD1306_CMD);  //--set vcomh
 8006ad0:	2100      	movs	r1, #0
 8006ad2:	20db      	movs	r0, #219	; 0xdb
 8006ad4:	f7ff fd20 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD);  //Set VCOM Deselect Level
 8006ad8:	2100      	movs	r1, #0
 8006ada:	2040      	movs	r0, #64	; 0x40
 8006adc:	f7ff fd1c 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0x20, SSD1306_CMD); //-Set Page Addressing Mode (0x00/0x01/0x02)
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	2020      	movs	r0, #32
 8006ae4:	f7ff fd18 	bl	8006518 <ssd1306_write_byte>
//	ssd1306_write_byte(0x02, SSD1306_CMD);  //
	ssd1306_write_byte(0x00, SSD1306_CMD);
 8006ae8:	2100      	movs	r1, #0
 8006aea:	2000      	movs	r0, #0
 8006aec:	f7ff fd14 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0x8D, SSD1306_CMD);  //--set Charge Pump enable/disable
 8006af0:	2100      	movs	r1, #0
 8006af2:	208d      	movs	r0, #141	; 0x8d
 8006af4:	f7ff fd10 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0x14, SSD1306_CMD);  //--set(0x10) disable
 8006af8:	2100      	movs	r1, #0
 8006afa:	2014      	movs	r0, #20
 8006afc:	f7ff fd0c 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xA4, SSD1306_CMD); // Disable Entire Display On (0xa4/0xa5)
 8006b00:	2100      	movs	r1, #0
 8006b02:	20a4      	movs	r0, #164	; 0xa4
 8006b04:	f7ff fd08 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD); // Disable Inverse Display On (0xa6/a7)
 8006b08:	2100      	movs	r1, #0
 8006b0a:	20a6      	movs	r0, #166	; 0xa6
 8006b0c:	f7ff fd04 	bl	8006518 <ssd1306_write_byte>
	ssd1306_write_byte(0xAF, SSD1306_CMD);  //--turn on oled panel
 8006b10:	2100      	movs	r1, #0
 8006b12:	20af      	movs	r0, #175	; 0xaf
 8006b14:	f7ff fd00 	bl	8006518 <ssd1306_write_byte>

	ssd1306_clear_screen(0x00);
 8006b18:	2000      	movs	r0, #0
 8006b1a:	f7ff fd51 	bl	80065c0 <ssd1306_clear_screen>
}
 8006b1e:	bf00      	nop
 8006b20:	bd80      	pop	{r7, pc}
	...

08006b24 <SSD1306_CS_SET>:

///moje
void SSD1306_CS_SET() {
 8006b24:	b580      	push	{r7, lr}
 8006b26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_SET);
 8006b28:	2201      	movs	r2, #1
 8006b2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006b2e:	4802      	ldr	r0, [pc, #8]	; (8006b38 <SSD1306_CS_SET+0x14>)
 8006b30:	f7fb fd24 	bl	800257c <HAL_GPIO_WritePin>
}
 8006b34:	bf00      	nop
 8006b36:	bd80      	pop	{r7, pc}
 8006b38:	40021800 	.word	0x40021800

08006b3c <SSD1306_CS_CLR>:
void SSD1306_CS_CLR() {
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_RESET);
 8006b40:	2200      	movs	r2, #0
 8006b42:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006b46:	4802      	ldr	r0, [pc, #8]	; (8006b50 <SSD1306_CS_CLR+0x14>)
 8006b48:	f7fb fd18 	bl	800257c <HAL_GPIO_WritePin>
}
 8006b4c:	bf00      	nop
 8006b4e:	bd80      	pop	{r7, pc}
 8006b50:	40021800 	.word	0x40021800

08006b54 <SSD1306_RES_SET>:

void SSD1306_RES_SET() {
 8006b54:	b580      	push	{r7, lr}
 8006b56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_SET);
 8006b58:	2201      	movs	r2, #1
 8006b5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006b5e:	4802      	ldr	r0, [pc, #8]	; (8006b68 <SSD1306_RES_SET+0x14>)
 8006b60:	f7fb fd0c 	bl	800257c <HAL_GPIO_WritePin>
}
 8006b64:	bf00      	nop
 8006b66:	bd80      	pop	{r7, pc}
 8006b68:	40021800 	.word	0x40021800

08006b6c <SSD1306_DC_SET>:

void SSD1306_RES_CLR() {
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_RESET);
}

void SSD1306_DC_SET() {
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_SET);
 8006b70:	2201      	movs	r2, #1
 8006b72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006b76:	4802      	ldr	r0, [pc, #8]	; (8006b80 <SSD1306_DC_SET+0x14>)
 8006b78:	f7fb fd00 	bl	800257c <HAL_GPIO_WritePin>
}
 8006b7c:	bf00      	nop
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	40021800 	.word	0x40021800

08006b84 <SSD1306_DC_CLR>:
void SSD1306_DC_CLR() {
 8006b84:	b580      	push	{r7, lr}
 8006b86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_RESET);
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006b8e:	4802      	ldr	r0, [pc, #8]	; (8006b98 <SSD1306_DC_CLR+0x14>)
 8006b90:	f7fb fcf4 	bl	800257c <HAL_GPIO_WritePin>
}
 8006b94:	bf00      	nop
 8006b96:	bd80      	pop	{r7, pc}
 8006b98:	40021800 	.word	0x40021800

08006b9c <SSD1306_WRITE_BYTE>:
}
void SSD1306_DIN_CLR() {
	HAL_GPIO_WritePin(SSD1306_DIN_GPIO, SSD1306_DIN_PIN, GPIO_PIN_RESET);
}

void SSD1306_WRITE_BYTE(uint8_t DATA) {
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b082      	sub	sp, #8
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi6, &DATA, 1, 1000);
 8006ba6:	1df9      	adds	r1, r7, #7
 8006ba8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006bac:	2201      	movs	r2, #1
 8006bae:	4803      	ldr	r0, [pc, #12]	; (8006bbc <SSD1306_WRITE_BYTE+0x20>)
 8006bb0:	f7fc f9d7 	bl	8002f62 <HAL_SPI_Transmit>

}
 8006bb4:	bf00      	nop
 8006bb6:	3708      	adds	r7, #8
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}
 8006bbc:	20000b80 	.word	0x20000b80

08006bc0 <ssd1306_hello_word>:
/*-------------------------------END OF FILE LIBRARY-------------------------------*/

/*-------------------------------USER INTERFACE-------------------------------*/

void ssd1306_hello_word() {
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b082      	sub	sp, #8
 8006bc4:	af02      	add	r7, sp, #8
	//ssd1306_draw_bitmap(30, 30, (uint8_t* )c_chBmp4016, 40, 16);

	ssd1306_display_string(0, 0, (uint8_t *) "System Init OK", 14, 0);
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	9300      	str	r3, [sp, #0]
 8006bca:	230e      	movs	r3, #14
 8006bcc:	4a18      	ldr	r2, [pc, #96]	; (8006c30 <ssd1306_hello_word+0x70>)
 8006bce:	2100      	movs	r1, #0
 8006bd0:	2000      	movs	r0, #0
 8006bd2:	f7ff fe97 	bl	8006904 <ssd1306_display_string>
	ssd1306_refresh_gram();
 8006bd6:	f7ff fcbd 	bl	8006554 <ssd1306_refresh_gram>
	HAL_Delay(1000);
 8006bda:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006bde:	f7fa fa3b 	bl	8001058 <HAL_Delay>
	ssd1306_display_string(0, 0, (uint8_t *) "Praca Magisterska", 14, 1);
 8006be2:	2301      	movs	r3, #1
 8006be4:	9300      	str	r3, [sp, #0]
 8006be6:	230e      	movs	r3, #14
 8006be8:	4a12      	ldr	r2, [pc, #72]	; (8006c34 <ssd1306_hello_word+0x74>)
 8006bea:	2100      	movs	r1, #0
 8006bec:	2000      	movs	r0, #0
 8006bee:	f7ff fe89 	bl	8006904 <ssd1306_display_string>
	ssd1306_display_string(10, 16, (uint8_t *) "Kamil Karpiak", 14, 1);
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	9300      	str	r3, [sp, #0]
 8006bf6:	230e      	movs	r3, #14
 8006bf8:	4a0f      	ldr	r2, [pc, #60]	; (8006c38 <ssd1306_hello_word+0x78>)
 8006bfa:	2110      	movs	r1, #16
 8006bfc:	200a      	movs	r0, #10
 8006bfe:	f7ff fe81 	bl	8006904 <ssd1306_display_string>
	ssd1306_refresh_gram();
 8006c02:	f7ff fca7 	bl	8006554 <ssd1306_refresh_gram>
	HAL_Delay(2000);
 8006c06:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006c0a:	f7fa fa25 	bl	8001058 <HAL_Delay>
	ssd1306_clear_screen(0x00);
 8006c0e:	2000      	movs	r0, #0
 8006c10:	f7ff fcd6 	bl	80065c0 <ssd1306_clear_screen>
	ssd1306_draw_bitmap(0, 0, (uint8_t *) troll_face114_64, 114, 64);
 8006c14:	2340      	movs	r3, #64	; 0x40
 8006c16:	9300      	str	r3, [sp, #0]
 8006c18:	2372      	movs	r3, #114	; 0x72
 8006c1a:	4a08      	ldr	r2, [pc, #32]	; (8006c3c <ssd1306_hello_word+0x7c>)
 8006c1c:	2100      	movs	r1, #0
 8006c1e:	2000      	movs	r0, #0
 8006c20:	f7ff feb2 	bl	8006988 <ssd1306_draw_bitmap>
	ssd1306_refresh_gram();
 8006c24:	f7ff fc96 	bl	8006554 <ssd1306_refresh_gram>
}
 8006c28:	bf00      	nop
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	0800aac8 	.word	0x0800aac8
 8006c34:	0800aad8 	.word	0x0800aad8
 8006c38:	0800aaec 	.word	0x0800aaec
 8006c3c:	0800b1ac 	.word	0x0800b1ac

08006c40 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8006c46:	463b      	mov	r3, r7
 8006c48:	2200      	movs	r2, #0
 8006c4a:	601a      	str	r2, [r3, #0]
 8006c4c:	605a      	str	r2, [r3, #4]
 8006c4e:	609a      	str	r2, [r3, #8]
 8006c50:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8006c52:	4b2f      	ldr	r3, [pc, #188]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006c54:	4a2f      	ldr	r2, [pc, #188]	; (8006d14 <MX_ADC1_Init+0xd4>)
 8006c56:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8006c58:	4b2d      	ldr	r3, [pc, #180]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006c5a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8006c5e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006c60:	4b2b      	ldr	r3, [pc, #172]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006c62:	2200      	movs	r2, #0
 8006c64:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8006c66:	4b2a      	ldr	r3, [pc, #168]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006c68:	2201      	movs	r2, #1
 8006c6a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006c6c:	4b28      	ldr	r3, [pc, #160]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006c6e:	2201      	movs	r2, #1
 8006c70:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006c72:	4b27      	ldr	r3, [pc, #156]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006c7a:	4b25      	ldr	r3, [pc, #148]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006c80:	4b23      	ldr	r3, [pc, #140]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006c82:	4a25      	ldr	r2, [pc, #148]	; (8006d18 <MX_ADC1_Init+0xd8>)
 8006c84:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006c86:	4b22      	ldr	r3, [pc, #136]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006c88:	2200      	movs	r2, #0
 8006c8a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8006c8c:	4b20      	ldr	r3, [pc, #128]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006c8e:	2203      	movs	r2, #3
 8006c90:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8006c92:	4b1f      	ldr	r3, [pc, #124]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8006c9a:	4b1d      	ldr	r3, [pc, #116]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006ca0:	481b      	ldr	r0, [pc, #108]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006ca2:	f7fa f9fb 	bl	800109c <HAL_ADC_Init>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d001      	beq.n	8006cb0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8006cac:	f001 f8c4 	bl	8007e38 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8006cb0:	2302      	movs	r3, #2
 8006cb2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8006cb8:	2307      	movs	r3, #7
 8006cba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006cbc:	463b      	mov	r3, r7
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	4813      	ldr	r0, [pc, #76]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006cc2:	f7fa fb3f 	bl	8001344 <HAL_ADC_ConfigChannel>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d001      	beq.n	8006cd0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8006ccc:	f001 f8b4 	bl	8007e38 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8006cd0:	4b12      	ldr	r3, [pc, #72]	; (8006d1c <MX_ADC1_Init+0xdc>)
 8006cd2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8006cd4:	2302      	movs	r3, #2
 8006cd6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006cd8:	463b      	mov	r3, r7
 8006cda:	4619      	mov	r1, r3
 8006cdc:	480c      	ldr	r0, [pc, #48]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006cde:	f7fa fb31 	bl	8001344 <HAL_ADC_ConfigChannel>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d001      	beq.n	8006cec <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8006ce8:	f001 f8a6 	bl	8007e38 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8006cec:	2311      	movs	r3, #17
 8006cee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006cf4:	463b      	mov	r3, r7
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	4805      	ldr	r0, [pc, #20]	; (8006d10 <MX_ADC1_Init+0xd0>)
 8006cfa:	f7fa fb23 	bl	8001344 <HAL_ADC_ConfigChannel>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d001      	beq.n	8006d08 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8006d04:	f001 f898 	bl	8007e38 <Error_Handler>
  }

}
 8006d08:	bf00      	nop
 8006d0a:	3710      	adds	r7, #16
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}
 8006d10:	20000548 	.word	0x20000548
 8006d14:	40012000 	.word	0x40012000
 8006d18:	0f000001 	.word	0x0f000001
 8006d1c:	10000012 	.word	0x10000012

08006d20 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b08a      	sub	sp, #40	; 0x28
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d28:	f107 0314 	add.w	r3, r7, #20
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	601a      	str	r2, [r3, #0]
 8006d30:	605a      	str	r2, [r3, #4]
 8006d32:	609a      	str	r2, [r3, #8]
 8006d34:	60da      	str	r2, [r3, #12]
 8006d36:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a2f      	ldr	r2, [pc, #188]	; (8006dfc <HAL_ADC_MspInit+0xdc>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d157      	bne.n	8006df2 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006d42:	2300      	movs	r3, #0
 8006d44:	613b      	str	r3, [r7, #16]
 8006d46:	4a2e      	ldr	r2, [pc, #184]	; (8006e00 <HAL_ADC_MspInit+0xe0>)
 8006d48:	4b2d      	ldr	r3, [pc, #180]	; (8006e00 <HAL_ADC_MspInit+0xe0>)
 8006d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d50:	6453      	str	r3, [r2, #68]	; 0x44
 8006d52:	4b2b      	ldr	r3, [pc, #172]	; (8006e00 <HAL_ADC_MspInit+0xe0>)
 8006d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d5a:	613b      	str	r3, [r7, #16]
 8006d5c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d5e:	2300      	movs	r3, #0
 8006d60:	60fb      	str	r3, [r7, #12]
 8006d62:	4a27      	ldr	r2, [pc, #156]	; (8006e00 <HAL_ADC_MspInit+0xe0>)
 8006d64:	4b26      	ldr	r3, [pc, #152]	; (8006e00 <HAL_ADC_MspInit+0xe0>)
 8006d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d68:	f043 0301 	orr.w	r3, r3, #1
 8006d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8006d6e:	4b24      	ldr	r3, [pc, #144]	; (8006e00 <HAL_ADC_MspInit+0xe0>)
 8006d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d72:	f003 0301 	and.w	r3, r3, #1
 8006d76:	60fb      	str	r3, [r7, #12]
 8006d78:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006d7a:	2304      	movs	r3, #4
 8006d7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006d7e:	2303      	movs	r3, #3
 8006d80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d82:	2300      	movs	r3, #0
 8006d84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d86:	f107 0314 	add.w	r3, r7, #20
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	481d      	ldr	r0, [pc, #116]	; (8006e04 <HAL_ADC_MspInit+0xe4>)
 8006d8e:	f7fb fa33 	bl	80021f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8006d92:	4b1d      	ldr	r3, [pc, #116]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006d94:	4a1d      	ldr	r2, [pc, #116]	; (8006e0c <HAL_ADC_MspInit+0xec>)
 8006d96:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8006d98:	4b1b      	ldr	r3, [pc, #108]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006d9e:	4b1a      	ldr	r3, [pc, #104]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006da0:	2200      	movs	r2, #0
 8006da2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006da4:	4b18      	ldr	r3, [pc, #96]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006da6:	2200      	movs	r2, #0
 8006da8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006daa:	4b17      	ldr	r3, [pc, #92]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006dac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006db0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006db2:	4b15      	ldr	r3, [pc, #84]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006db4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006db8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006dba:	4b13      	ldr	r3, [pc, #76]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006dbc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006dc0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006dc2:	4b11      	ldr	r3, [pc, #68]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006dc4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006dc8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006dca:	4b0f      	ldr	r3, [pc, #60]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006dcc:	2200      	movs	r2, #0
 8006dce:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006dd0:	4b0d      	ldr	r3, [pc, #52]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006dd6:	480c      	ldr	r0, [pc, #48]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006dd8:	f7fa fe76 	bl	8001ac8 <HAL_DMA_Init>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d001      	beq.n	8006de6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8006de2:	f001 f829 	bl	8007e38 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	4a07      	ldr	r2, [pc, #28]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006dea:	639a      	str	r2, [r3, #56]	; 0x38
 8006dec:	4a06      	ldr	r2, [pc, #24]	; (8006e08 <HAL_ADC_MspInit+0xe8>)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8006df2:	bf00      	nop
 8006df4:	3728      	adds	r7, #40	; 0x28
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	40012000 	.word	0x40012000
 8006e00:	40023800 	.word	0x40023800
 8006e04:	40020000 	.word	0x40020000
 8006e08:	20000590 	.word	0x20000590
 8006e0c:	40026410 	.word	0x40026410

08006e10 <pushItem>:
//	} else {
//
//	}
}

uint8_t pushItem(Stos_typeDef** top, uint8_t* card, uint8_t* sector) {
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b088      	sub	sp, #32
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	607a      	str	r2, [r7, #4]
	uint8_t counter =0 ;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	77fb      	strb	r3, [r7, #31]
	Stos_typeDef *nowy;
	    nowy = (Stos_typeDef *)malloc(sizeof(Stos_typeDef));
 8006e20:	2010      	movs	r0, #16
 8006e22:	f002 fc87 	bl	8009734 <malloc>
 8006e26:	4603      	mov	r3, r0
 8006e28:	617b      	str	r3, [r7, #20]
//	    nowy->key = liczba;
	    memcpy(nowy->object.CardID,card,4);
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	68ba      	ldr	r2, [r7, #8]
 8006e2e:	6812      	ldr	r2, [r2, #0]
 8006e30:	601a      	str	r2, [r3, #0]
	    memcpy(nowy->object.SectorID,sector,4);
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	3304      	adds	r3, #4
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	6812      	ldr	r2, [r2, #0]
 8006e3a:	601a      	str	r2, [r3, #0]
	    for (int i = 0; i <= 3; i++)
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	61bb      	str	r3, [r7, #24]
 8006e40:	e011      	b.n	8006e66 <pushItem+0x56>
	    			if ((*top)->object.SectorID[i] == sector[i])
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	4413      	add	r3, r2
 8006e4a:	3304      	adds	r3, #4
 8006e4c:	781a      	ldrb	r2, [r3, #0]
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	6879      	ldr	r1, [r7, #4]
 8006e52:	440b      	add	r3, r1
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d109      	bne.n	8006e6e <pushItem+0x5e>
	    				counter++;
 8006e5a:	7ffb      	ldrb	r3, [r7, #31]
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	77fb      	strb	r3, [r7, #31]
	    for (int i = 0; i <= 3; i++)
 8006e60:	69bb      	ldr	r3, [r7, #24]
 8006e62:	3301      	adds	r3, #1
 8006e64:	61bb      	str	r3, [r7, #24]
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	2b03      	cmp	r3, #3
 8006e6a:	ddea      	ble.n	8006e42 <pushItem+0x32>
 8006e6c:	e000      	b.n	8006e70 <pushItem+0x60>
	    			else break;
 8006e6e:	bf00      	nop
	    if(counter == 4)
 8006e70:	7ffb      	ldrb	r3, [r7, #31]
 8006e72:	2b04      	cmp	r3, #4
 8006e74:	d107      	bne.n	8006e86 <pushItem+0x76>
	    {
	    	  nowy->object.Iterator = (*top)->object.Iterator + 1;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	891b      	ldrh	r3, [r3, #8]
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	b29a      	uxth	r2, r3
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	811a      	strh	r2, [r3, #8]
 8006e84:	e002      	b.n	8006e8c <pushItem+0x7c>
	    }else{
	    	nowy->object.Iterator = 1;
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	811a      	strh	r2, [r3, #8]
	    }


	    nowy->previous=0;
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	60da      	str	r2, [r3, #12]
	    if(*top == 0)
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d103      	bne.n	8006ea2 <pushItem+0x92>
	    *top = nowy;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	697a      	ldr	r2, [r7, #20]
 8006e9e:	601a      	str	r2, [r3, #0]
 8006ea0:	e006      	b.n	8006eb0 <pushItem+0xa0>
	    else {
	    nowy->previous=*top;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681a      	ldr	r2, [r3, #0]
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	60da      	str	r2, [r3, #12]
	    *top = nowy;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	697a      	ldr	r2, [r7, #20]
 8006eae:	601a      	str	r2, [r3, #0]
	         }
	return 1;
 8006eb0:	2301      	movs	r3, #1
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3720      	adds	r7, #32
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
	...

08006ebc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b082      	sub	sp, #8
 8006ec0:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	607b      	str	r3, [r7, #4]
 8006ec6:	4a0c      	ldr	r2, [pc, #48]	; (8006ef8 <MX_DMA_Init+0x3c>)
 8006ec8:	4b0b      	ldr	r3, [pc, #44]	; (8006ef8 <MX_DMA_Init+0x3c>)
 8006eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ecc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8006ed2:	4b09      	ldr	r3, [pc, #36]	; (8006ef8 <MX_DMA_Init+0x3c>)
 8006ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006eda:	607b      	str	r3, [r7, #4]
 8006edc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8006ede:	2200      	movs	r2, #0
 8006ee0:	2100      	movs	r1, #0
 8006ee2:	2038      	movs	r0, #56	; 0x38
 8006ee4:	f7fa fdb9 	bl	8001a5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8006ee8:	2038      	movs	r0, #56	; 0x38
 8006eea:	f7fa fdd2 	bl	8001a92 <HAL_NVIC_EnableIRQ>

}
 8006eee:	bf00      	nop
 8006ef0:	3708      	adds	r7, #8
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}
 8006ef6:	bf00      	nop
 8006ef8:	40023800 	.word	0x40023800

08006efc <MX_GFXSIMULATOR_Init>:

/* USER CODE END 0 */

/* GFXSIMULATOR init function */
void MX_GFXSIMULATOR_Init(void)
{
 8006efc:	b480      	push	{r7}
 8006efe:	af00      	add	r7, sp, #0

}
 8006f00:	bf00      	nop
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr
	...

08006f0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b08e      	sub	sp, #56	; 0x38
 8006f10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006f16:	2200      	movs	r2, #0
 8006f18:	601a      	str	r2, [r3, #0]
 8006f1a:	605a      	str	r2, [r3, #4]
 8006f1c:	609a      	str	r2, [r3, #8]
 8006f1e:	60da      	str	r2, [r3, #12]
 8006f20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006f22:	2300      	movs	r3, #0
 8006f24:	623b      	str	r3, [r7, #32]
 8006f26:	4aa3      	ldr	r2, [pc, #652]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f28:	4ba2      	ldr	r3, [pc, #648]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f2c:	f043 0310 	orr.w	r3, r3, #16
 8006f30:	6313      	str	r3, [r2, #48]	; 0x30
 8006f32:	4ba0      	ldr	r3, [pc, #640]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f36:	f003 0310 	and.w	r3, r3, #16
 8006f3a:	623b      	str	r3, [r7, #32]
 8006f3c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8006f3e:	2300      	movs	r3, #0
 8006f40:	61fb      	str	r3, [r7, #28]
 8006f42:	4a9c      	ldr	r2, [pc, #624]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f44:	4b9b      	ldr	r3, [pc, #620]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f48:	f043 0320 	orr.w	r3, r3, #32
 8006f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8006f4e:	4b99      	ldr	r3, [pc, #612]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f52:	f003 0320 	and.w	r3, r3, #32
 8006f56:	61fb      	str	r3, [r7, #28]
 8006f58:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	61bb      	str	r3, [r7, #24]
 8006f5e:	4a95      	ldr	r2, [pc, #596]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f60:	4b94      	ldr	r3, [pc, #592]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f68:	6313      	str	r3, [r2, #48]	; 0x30
 8006f6a:	4b92      	ldr	r3, [pc, #584]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f72:	61bb      	str	r3, [r7, #24]
 8006f74:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f76:	2300      	movs	r3, #0
 8006f78:	617b      	str	r3, [r7, #20]
 8006f7a:	4a8e      	ldr	r2, [pc, #568]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f7c:	4b8d      	ldr	r3, [pc, #564]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f80:	f043 0304 	orr.w	r3, r3, #4
 8006f84:	6313      	str	r3, [r2, #48]	; 0x30
 8006f86:	4b8b      	ldr	r3, [pc, #556]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f8a:	f003 0304 	and.w	r3, r3, #4
 8006f8e:	617b      	str	r3, [r7, #20]
 8006f90:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f92:	2300      	movs	r3, #0
 8006f94:	613b      	str	r3, [r7, #16]
 8006f96:	4a87      	ldr	r2, [pc, #540]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f98:	4b86      	ldr	r3, [pc, #536]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f9c:	f043 0301 	orr.w	r3, r3, #1
 8006fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8006fa2:	4b84      	ldr	r3, [pc, #528]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa6:	f003 0301 	and.w	r3, r3, #1
 8006faa:	613b      	str	r3, [r7, #16]
 8006fac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8006fae:	2300      	movs	r3, #0
 8006fb0:	60fb      	str	r3, [r7, #12]
 8006fb2:	4a80      	ldr	r2, [pc, #512]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006fb4:	4b7f      	ldr	r3, [pc, #508]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8006fbe:	4b7d      	ldr	r3, [pc, #500]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fc6:	60fb      	str	r3, [r7, #12]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006fca:	2300      	movs	r3, #0
 8006fcc:	60bb      	str	r3, [r7, #8]
 8006fce:	4a79      	ldr	r2, [pc, #484]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006fd0:	4b78      	ldr	r3, [pc, #480]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fd4:	f043 0302 	orr.w	r3, r3, #2
 8006fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8006fda:	4b76      	ldr	r3, [pc, #472]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fde:	f003 0302 	and.w	r3, r3, #2
 8006fe2:	60bb      	str	r3, [r7, #8]
 8006fe4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	607b      	str	r3, [r7, #4]
 8006fea:	4a72      	ldr	r2, [pc, #456]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006fec:	4b71      	ldr	r3, [pc, #452]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ff0:	f043 0308 	orr.w	r3, r3, #8
 8006ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8006ff6:	4b6f      	ldr	r3, [pc, #444]	; (80071b4 <MX_GPIO_Init+0x2a8>)
 8006ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ffa:	f003 0308 	and.w	r3, r3, #8
 8006ffe:	607b      	str	r3, [r7, #4]
 8007000:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RFID1_CS_Pin|RFID1_RST_Pin, GPIO_PIN_RESET);
 8007002:	2200      	movs	r2, #0
 8007004:	2118      	movs	r1, #24
 8007006:	486c      	ldr	r0, [pc, #432]	; (80071b8 <MX_GPIO_Init+0x2ac>)
 8007008:	f7fb fab8 	bl	800257c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, RFID2_CS_Pin|RFID2_RST_Pin, GPIO_PIN_RESET);
 800700c:	2200      	movs	r2, #0
 800700e:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8007012:	486a      	ldr	r0, [pc, #424]	; (80071bc <MX_GPIO_Init+0x2b0>)
 8007014:	f7fb fab2 	bl	800257c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUZZER_Pin|INT4_Pin|INT3_Pin, GPIO_PIN_RESET);
 8007018:	2200      	movs	r2, #0
 800701a:	f240 3101 	movw	r1, #769	; 0x301
 800701e:	4868      	ldr	r0, [pc, #416]	; (80071c0 <MX_GPIO_Init+0x2b4>)
 8007020:	f7fb faac 	bl	800257c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, WIFI_RST_Pin|WIFI_CHPD_Pin|OLED_CS_Pin|OLED_DC_Pin 
 8007024:	2200      	movs	r2, #0
 8007026:	f641 4103 	movw	r1, #7171	; 0x1c03
 800702a:	4866      	ldr	r0, [pc, #408]	; (80071c4 <MX_GPIO_Init+0x2b8>)
 800702c:	f7fb faa6 	bl	800257c <HAL_GPIO_WritePin>
                          |OLED_RES_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 8007030:	2200      	movs	r2, #0
 8007032:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007036:	4864      	ldr	r0, [pc, #400]	; (80071c8 <MX_GPIO_Init+0x2bc>)
 8007038:	f7fb faa0 	bl	800257c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 800703c:	2200      	movs	r2, #0
 800703e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007042:	4862      	ldr	r0, [pc, #392]	; (80071cc <MX_GPIO_Init+0x2c0>)
 8007044:	f7fb fa9a 	bl	800257c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INT2_Pin|INT1_Pin, GPIO_PIN_RESET);
 8007048:	2200      	movs	r2, #0
 800704a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800704e:	4860      	ldr	r0, [pc, #384]	; (80071d0 <MX_GPIO_Init+0x2c4>)
 8007050:	f7fb fa94 	bl	800257c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = RFID1_CS_Pin|RFID1_RST_Pin;
 8007054:	2318      	movs	r3, #24
 8007056:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007058:	2301      	movs	r3, #1
 800705a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800705c:	2300      	movs	r3, #0
 800705e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007060:	2300      	movs	r3, #0
 8007062:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007064:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007068:	4619      	mov	r1, r3
 800706a:	4853      	ldr	r0, [pc, #332]	; (80071b8 <MX_GPIO_Init+0x2ac>)
 800706c:	f7fb f8c4 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = RFID2_CS_Pin|RFID2_RST_Pin;
 8007070:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8007074:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007076:	2301      	movs	r3, #1
 8007078:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800707a:	2300      	movs	r3, #0
 800707c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800707e:	2300      	movs	r3, #0
 8007080:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007082:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007086:	4619      	mov	r1, r3
 8007088:	484c      	ldr	r0, [pc, #304]	; (80071bc <MX_GPIO_Init+0x2b0>)
 800708a:	f7fb f8b5 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = BUZZER_Pin|INT4_Pin|INT3_Pin;
 800708e:	f240 3301 	movw	r3, #769	; 0x301
 8007092:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007094:	2301      	movs	r3, #1
 8007096:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007098:	2300      	movs	r3, #0
 800709a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800709c:	2300      	movs	r3, #0
 800709e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80070a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80070a4:	4619      	mov	r1, r3
 80070a6:	4846      	ldr	r0, [pc, #280]	; (80071c0 <MX_GPIO_Init+0x2b4>)
 80070a8:	f7fb f8a6 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin 
                           PGPin */
  GPIO_InitStruct.Pin = WIFI_RST_Pin|WIFI_CHPD_Pin|OLED_CS_Pin|OLED_DC_Pin 
 80070ac:	f641 4303 	movw	r3, #7171	; 0x1c03
 80070b0:	627b      	str	r3, [r7, #36]	; 0x24
                          |OLED_RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80070b2:	2301      	movs	r3, #1
 80070b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070b6:	2300      	movs	r3, #0
 80070b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070ba:	2300      	movs	r3, #0
 80070bc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80070be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80070c2:	4619      	mov	r1, r3
 80070c4:	483f      	ldr	r0, [pc, #252]	; (80071c4 <MX_GPIO_Init+0x2b8>)
 80070c6:	f7fb f897 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_CSN_Pin;
 80070ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80070ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80070d0:	2301      	movs	r3, #1
 80070d2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070d4:	2300      	movs	r3, #0
 80070d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070d8:	2300      	movs	r3, #0
 80070da:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(NRF_CSN_GPIO_Port, &GPIO_InitStruct);
 80070dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80070e0:	4619      	mov	r1, r3
 80070e2:	4839      	ldr	r0, [pc, #228]	; (80071c8 <MX_GPIO_Init+0x2bc>)
 80070e4:	f7fb f888 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_CE_Pin;
 80070e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80070ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80070ee:	2301      	movs	r3, #1
 80070f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070f2:	2300      	movs	r3, #0
 80070f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070f6:	2300      	movs	r3, #0
 80070f8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(NRF_CE_GPIO_Port, &GPIO_InitStruct);
 80070fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80070fe:	4619      	mov	r1, r3
 8007100:	4832      	ldr	r0, [pc, #200]	; (80071cc <MX_GPIO_Init+0x2c0>)
 8007102:	f7fb f879 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 8007106:	f44f 7300 	mov.w	r3, #512	; 0x200
 800710a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800710c:	2300      	movs	r3, #0
 800710e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007110:	2300      	movs	r3, #0
 8007112:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 8007114:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007118:	4619      	mov	r1, r3
 800711a:	482c      	ldr	r0, [pc, #176]	; (80071cc <MX_GPIO_Init+0x2c0>)
 800711c:	f7fb f86c 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG3 PGPin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|EXTI8_CloseCard_Pin;
 8007120:	f44f 7384 	mov.w	r3, #264	; 0x108
 8007124:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007126:	4b2b      	ldr	r3, [pc, #172]	; (80071d4 <MX_GPIO_Init+0x2c8>)
 8007128:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800712a:	2300      	movs	r3, #0
 800712c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800712e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007132:	4619      	mov	r1, r3
 8007134:	4823      	ldr	r0, [pc, #140]	; (80071c4 <MX_GPIO_Init+0x2b8>)
 8007136:	f7fb f85f 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INT2_Pin|INT1_Pin;
 800713a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800713e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007140:	2301      	movs	r3, #1
 8007142:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007144:	2300      	movs	r3, #0
 8007146:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007148:	2300      	movs	r3, #0
 800714a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800714c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007150:	4619      	mov	r1, r3
 8007152:	481f      	ldr	r0, [pc, #124]	; (80071d0 <MX_GPIO_Init+0x2c4>)
 8007154:	f7fb f850 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LEDS_OUT1_Pin|LEDS_OUT2_Pin|LEDS_OUT3_Pin;
 8007158:	f44f 7360 	mov.w	r3, #896	; 0x380
 800715c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800715e:	2300      	movs	r3, #0
 8007160:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007162:	2300      	movs	r3, #0
 8007164:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007166:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800716a:	4619      	mov	r1, r3
 800716c:	4816      	ldr	r0, [pc, #88]	; (80071c8 <MX_GPIO_Init+0x2bc>)
 800716e:	f7fb f843 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LEDS_OUT4_Pin|LEDS_OUT5_Pin;
 8007172:	2303      	movs	r3, #3
 8007174:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007176:	2300      	movs	r3, #0
 8007178:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800717a:	2300      	movs	r3, #0
 800717c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800717e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007182:	4619      	mov	r1, r3
 8007184:	480c      	ldr	r0, [pc, #48]	; (80071b8 <MX_GPIO_Init+0x2ac>)
 8007186:	f7fb f837 	bl	80021f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800718a:	2200      	movs	r2, #0
 800718c:	2100      	movs	r1, #0
 800718e:	2009      	movs	r0, #9
 8007190:	f7fa fc63 	bl	8001a5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8007194:	2009      	movs	r0, #9
 8007196:	f7fa fc7c 	bl	8001a92 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800719a:	2200      	movs	r2, #0
 800719c:	2100      	movs	r1, #0
 800719e:	2017      	movs	r0, #23
 80071a0:	f7fa fc5b 	bl	8001a5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80071a4:	2017      	movs	r0, #23
 80071a6:	f7fa fc74 	bl	8001a92 <HAL_NVIC_EnableIRQ>

}
 80071aa:	bf00      	nop
 80071ac:	3738      	adds	r7, #56	; 0x38
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop
 80071b4:	40023800 	.word	0x40023800
 80071b8:	40021000 	.word	0x40021000
 80071bc:	40021400 	.word	0x40021400
 80071c0:	40020800 	.word	0x40020800
 80071c4:	40021800 	.word	0x40021800
 80071c8:	40020400 	.word	0x40020400
 80071cc:	40020c00 	.word	0x40020c00
 80071d0:	40020000 	.word	0x40020000
 80071d4:	10110000 	.word	0x10110000

080071d8 <__NVIC_DisableIRQ>:
{
 80071d8:	b480      	push	{r7}
 80071da:	b083      	sub	sp, #12
 80071dc:	af00      	add	r7, sp, #0
 80071de:	4603      	mov	r3, r0
 80071e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	db10      	blt.n	800720c <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80071ea:	490b      	ldr	r1, [pc, #44]	; (8007218 <__NVIC_DisableIRQ+0x40>)
 80071ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071f0:	095b      	lsrs	r3, r3, #5
 80071f2:	79fa      	ldrb	r2, [r7, #7]
 80071f4:	f002 021f 	and.w	r2, r2, #31
 80071f8:	2001      	movs	r0, #1
 80071fa:	fa00 f202 	lsl.w	r2, r0, r2
 80071fe:	3320      	adds	r3, #32
 8007200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8007204:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007208:	f3bf 8f6f 	isb	sy
}
 800720c:	bf00      	nop
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr
 8007218:	e000e100 	.word	0xe000e100

0800721c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007224:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007228:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800722c:	f003 0301 	and.w	r3, r3, #1
 8007230:	2b00      	cmp	r3, #0
 8007232:	d013      	beq.n	800725c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8007234:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007238:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800723c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007240:	2b00      	cmp	r3, #0
 8007242:	d00b      	beq.n	800725c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8007244:	e000      	b.n	8007248 <ITM_SendChar+0x2c>
    {
      __NOP();
 8007246:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8007248:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d0f9      	beq.n	8007246 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8007252:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007256:	687a      	ldr	r2, [r7, #4]
 8007258:	b2d2      	uxtb	r2, r2
 800725a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800725c:	687b      	ldr	r3, [r7, #4]
}
 800725e:	4618      	mov	r0, r3
 8007260:	370c      	adds	r7, #12
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
	...

0800726c <HAL_UART_RxCpltCallback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

/* */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800726c:	b580      	push	{r7, lr}
 800726e:	b082      	sub	sp, #8
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
	if (UART7 == huart->Instance) {
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a0c      	ldr	r2, [pc, #48]	; (80072ac <HAL_UART_RxCpltCallback+0x40>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d111      	bne.n	80072a2 <HAL_UART_RxCpltCallback+0x36>
		ITM_SendChar(Received[0]);
 800727e:	4b0c      	ldr	r3, [pc, #48]	; (80072b0 <HAL_UART_RxCpltCallback+0x44>)
 8007280:	781b      	ldrb	r3, [r3, #0]
 8007282:	4618      	mov	r0, r3
 8007284:	f7ff ffca 	bl	800721c <ITM_SendChar>
		FIFO_PutByte(&FIFO_RX, *Received);
 8007288:	4b09      	ldr	r3, [pc, #36]	; (80072b0 <HAL_UART_RxCpltCallback+0x44>)
 800728a:	781b      	ldrb	r3, [r3, #0]
 800728c:	4619      	mov	r1, r3
 800728e:	4809      	ldr	r0, [pc, #36]	; (80072b4 <HAL_UART_RxCpltCallback+0x48>)
 8007290:	f7fd fe88 	bl	8004fa4 <FIFO_PutByte>
		if (FIFO_RX.length > 16) {
 8007294:	4b07      	ldr	r3, [pc, #28]	; (80072b4 <HAL_UART_RxCpltCallback+0x48>)
 8007296:	891b      	ldrh	r3, [r3, #8]
		}
		HAL_UART_Receive_IT(&huart7, Received, 1); // Ponowne wczenie nasuchiwania
 8007298:	2201      	movs	r2, #1
 800729a:	4905      	ldr	r1, [pc, #20]	; (80072b0 <HAL_UART_RxCpltCallback+0x44>)
 800729c:	4806      	ldr	r0, [pc, #24]	; (80072b8 <HAL_UART_RxCpltCallback+0x4c>)
 800729e:	f7fd f9f2 	bl	8004686 <HAL_UART_Receive_IT>
	}
}
 80072a2:	bf00      	nop
 80072a4:	3708      	adds	r7, #8
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	40007800 	.word	0x40007800
 80072b0:	200005f0 	.word	0x200005f0
 80072b4:	20000008 	.word	0x20000008
 80072b8:	20000d30 	.word	0x20000d30
 80072bc:	00000000 	.word	0x00000000

080072c0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80072c0:	b590      	push	{r4, r7, lr}
 80072c2:	b087      	sub	sp, #28
 80072c4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80072c6:	f7f9 fe55 	bl	8000f74 <HAL_Init>

	/* USER CODE BEGIN Init */
	Scan_falg = 1;
 80072ca:	4b88      	ldr	r3, [pc, #544]	; (80074ec <main+0x22c>)
 80072cc:	2201      	movs	r2, #1
 80072ce:	701a      	strb	r2, [r3, #0]
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80072d0:	f000 fca2 	bl	8007c18 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80072d4:	f7ff fe1a 	bl	8006f0c <MX_GPIO_Init>
	MX_DMA_Init();
 80072d8:	f7ff fdf0 	bl	8006ebc <MX_DMA_Init>
	MX_SPI4_Init();
 80072dc:	f001 fbd8 	bl	8008a90 <MX_SPI4_Init>
	MX_SPI5_Init();
 80072e0:	f001 fc0c 	bl	8008afc <MX_SPI5_Init>
	MX_SPI6_Init();
 80072e4:	f001 fc40 	bl	8008b68 <MX_SPI6_Init>
	MX_TIM2_Init();
 80072e8:	f001 fee0 	bl	80090ac <MX_TIM2_Init>
	MX_TIM3_Init();
 80072ec:	f001 ff32 	bl	8009154 <MX_TIM3_Init>
	MX_TIM8_Init();
 80072f0:	f001 ff84 	bl	80091fc <MX_TIM8_Init>
	MX_UART7_Init();
 80072f4:	f002 f950 	bl	8009598 <MX_UART7_Init>
	MX_GFXSIMULATOR_Init();
 80072f8:	f7ff fe00 	bl	8006efc <MX_GFXSIMULATOR_Init>
	MX_ADC1_Init();
 80072fc:	f7ff fca0 	bl	8006c40 <MX_ADC1_Init>
	MX_TIM12_Init();
 8007300:	f002 f80c 	bl	800931c <MX_TIM12_Init>
	MX_SPI2_Init();
 8007304:	f001 fb8e 	bl	8008a24 <MX_SPI2_Init>
	/* USER CODE BEGIN 2 */

	/* Set cs and reset in high state */
	HAL_GPIO_WritePin(RFID1_CS_GPIO_Port, RFID1_CS_Pin, SET);
 8007308:	2201      	movs	r2, #1
 800730a:	2108      	movs	r1, #8
 800730c:	4878      	ldr	r0, [pc, #480]	; (80074f0 <main+0x230>)
 800730e:	f7fb f935 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFID2_CS_GPIO_Port, RFID2_CS_Pin, SET);
 8007312:	2201      	movs	r2, #1
 8007314:	2140      	movs	r1, #64	; 0x40
 8007316:	4877      	ldr	r0, [pc, #476]	; (80074f4 <main+0x234>)
 8007318:	f7fb f930 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFID1_RST_GPIO_Port, RFID1_RST_Pin, SET);
 800731c:	2201      	movs	r2, #1
 800731e:	2110      	movs	r1, #16
 8007320:	4873      	ldr	r0, [pc, #460]	; (80074f0 <main+0x230>)
 8007322:	f7fb f92b 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFID2_RST_GPIO_Port, RFID2_RST_Pin, SET);
 8007326:	2201      	movs	r2, #1
 8007328:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800732c:	4871      	ldr	r0, [pc, #452]	; (80074f4 <main+0x234>)
 800732e:	f7fb f925 	bl	800257c <HAL_GPIO_WritePin>

	/* display initialization */
	ssd1306_init();
 8007332:	f7ff fb79 	bl	8006a28 <ssd1306_init>
	ssd1306_clear_screen(0x00);
 8007336:	2000      	movs	r0, #0
 8007338:	f7ff f942 	bl	80065c0 <ssd1306_clear_screen>
	ssd1306_hello_word();
 800733c:	f7ff fc40 	bl	8006bc0 <ssd1306_hello_word>

	/* MFRC522 initialization  */
	HAL_Delay(300);
 8007340:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007344:	f7f9 fe88 	bl	8001058 <HAL_Delay>
	MFRC552_preinit(&rfid1, &rfid2);
 8007348:	496b      	ldr	r1, [pc, #428]	; (80074f8 <main+0x238>)
 800734a:	486c      	ldr	r0, [pc, #432]	; (80074fc <main+0x23c>)
 800734c:	f7fe fde6 	bl	8005f1c <MFRC552_preinit>
	SPI_use_instance = &rfid2;  //	assigning an rfid instance
 8007350:	4b6b      	ldr	r3, [pc, #428]	; (8007500 <main+0x240>)
 8007352:	4a69      	ldr	r2, [pc, #420]	; (80074f8 <main+0x238>)
 8007354:	601a      	str	r2, [r3, #0]
	MFRC522_Init();
 8007356:	f7ff f883 	bl	8006460 <MFRC522_Init>
	SPI_use_instance = &rfid1;	//	assigning an rfid instance
 800735a:	4b69      	ldr	r3, [pc, #420]	; (8007500 <main+0x240>)
 800735c:	4a67      	ldr	r2, [pc, #412]	; (80074fc <main+0x23c>)
 800735e:	601a      	str	r2, [r3, #0]
	MFRC522_Init();
 8007360:	f7ff f87e 	bl	8006460 <MFRC522_Init>

	/* end of initialization, sound signal */
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
 8007364:	2201      	movs	r2, #1
 8007366:	2101      	movs	r1, #1
 8007368:	4866      	ldr	r0, [pc, #408]	; (8007504 <main+0x244>)
 800736a:	f7fb f907 	bl	800257c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800736e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007372:	f7f9 fe71 	bl	8001058 <HAL_Delay>
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, RESET);
 8007376:	2200      	movs	r2, #0
 8007378:	2101      	movs	r1, #1
 800737a:	4862      	ldr	r0, [pc, #392]	; (8007504 <main+0x244>)
 800737c:	f7fb f8fe 	bl	800257c <HAL_GPIO_WritePin>

	/* NRF24 initialization */
	nRF24_CE_H();
 8007380:	2201      	movs	r2, #1
 8007382:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007386:	4860      	ldr	r0, [pc, #384]	; (8007508 <main+0x248>)
 8007388:	f7fb f8f8 	bl	800257c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800738c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007390:	f7f9 fe62 	bl	8001058 <HAL_Delay>
	nRF24_CE_L();
 8007394:	2200      	movs	r2, #0
 8007396:	f44f 7180 	mov.w	r1, #256	; 0x100
 800739a:	485b      	ldr	r0, [pc, #364]	; (8007508 <main+0x248>)
 800739c:	f7fb f8ee 	bl	800257c <HAL_GPIO_WritePin>
	nRF24_Check();
 80073a0:	f000 fe62 	bl	8008068 <nRF24_Check>
	nRF24_Init();
 80073a4:	f000 fe0e 	bl	8007fc4 <nRF24_Init>
	HAL_Delay(200);
 80073a8:	20c8      	movs	r0, #200	; 0xc8
 80073aa:	f7f9 fe55 	bl	8001058 <HAL_Delay>
	nRF24_setConfiguration();
 80073ae:	f001 fac7 	bl	8008940 <nRF24_setConfiguration>
	HAL_Delay(200);
 80073b2:	20c8      	movs	r0, #200	; 0xc8
 80073b4:	f7f9 fe50 	bl	8001058 <HAL_Delay>
	nRF24_PrintSetting();
 80073b8:	f001 f8e6 	bl	8008588 <nRF24_PrintSetting>

	/* initialization of encoders and timer */
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80073bc:	2100      	movs	r1, #0
 80073be:	4853      	ldr	r0, [pc, #332]	; (800750c <main+0x24c>)
 80073c0:	f7fc f9a4 	bl	800370c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80073c4:	2104      	movs	r1, #4
 80073c6:	4851      	ldr	r0, [pc, #324]	; (800750c <main+0x24c>)
 80073c8:	f7fc f9a0 	bl	800370c <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80073cc:	213c      	movs	r1, #60	; 0x3c
 80073ce:	4850      	ldr	r0, [pc, #320]	; (8007510 <main+0x250>)
 80073d0:	f7fc fa6c 	bl	80038ac <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80073d4:	213c      	movs	r1, #60	; 0x3c
 80073d6:	484f      	ldr	r0, [pc, #316]	; (8007514 <main+0x254>)
 80073d8:	f7fc fa68 	bl	80038ac <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim12);				 // start system timer
 80073dc:	484e      	ldr	r0, [pc, #312]	; (8007518 <main+0x258>)
 80073de:	f7fc f945 	bl	800366c <HAL_TIM_Base_Start_IT>
	HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn); 	 // start of timer interrupts
 80073e2:	202b      	movs	r0, #43	; 0x2b
 80073e4:	f7fa fb55 	bl	8001a92 <HAL_NVIC_EnableIRQ>

	/* initialization led stript */
	vLedStrip_Init(&LedStrip);
 80073e8:	484c      	ldr	r0, [pc, #304]	; (800751c <main+0x25c>)
 80073ea:	f7fd ff26 	bl	800523a <vLedStrip_Init>

	/* Initialization motors and regulator PID */
	vMotor_init(&MotorLeft, &MotorRight);
 80073ee:	494c      	ldr	r1, [pc, #304]	; (8007520 <main+0x260>)
 80073f0:	484c      	ldr	r0, [pc, #304]	; (8007524 <main+0x264>)
 80073f2:	f7fe f973 	bl	80056dc <vMotor_init>
	vMotorPID_init(&MotorPID_Left, &MotorPID_Right);
 80073f6:	494c      	ldr	r1, [pc, #304]	; (8007528 <main+0x268>)
 80073f8:	484c      	ldr	r0, [pc, #304]	; (800752c <main+0x26c>)
 80073fa:	f7fe fa79 	bl	80058f0 <vMotorPID_init>

	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80073fe:	2017      	movs	r0, #23
 8007400:	f7fa fb47 	bl	8001a92 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8007404:	2009      	movs	r0, #9
 8007406:	f7fa fb44 	bl	8001a92 <HAL_NVIC_EnableIRQ>

	//TODO: delete this and implement application value task
	MotorPID_Left.ValueTask = 4;
 800740a:	4b48      	ldr	r3, [pc, #288]	; (800752c <main+0x26c>)
 800740c:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8007410:	61da      	str	r2, [r3, #28]
	MotorPID_Right.ValueTask = 4;
 8007412:	4b45      	ldr	r3, [pc, #276]	; (8007528 <main+0x268>)
 8007414:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8007418:	61da      	str	r2, [r3, #28]
//	HAL_StatusTypeDef status = HAL_ERROR;
//	HAL_UART_Receive_IT(&huart7, Received, 1);
//	FIFO_Clear(&FIFO_RX);
//	PROTOCOL_LinBuffClr(&LinearBuffer);
//
	HAL_ADC_Start_DMA(&hadc1, (uint32_t* )ADC_tab, 3);
 800741a:	2203      	movs	r2, #3
 800741c:	4944      	ldr	r1, [pc, #272]	; (8007530 <main+0x270>)
 800741e:	4845      	ldr	r0, [pc, #276]	; (8007534 <main+0x274>)
 8007420:	f7f9 fe80 	bl	8001124 <HAL_ADC_Start_DMA>
	printf("sytem init\n\r");
 8007424:	4844      	ldr	r0, [pc, #272]	; (8007538 <main+0x278>)
 8007426:	f002 fa4d 	bl	80098c4 <iprintf>
	ssd1306_clear_screen(0x00);
 800742a:	2000      	movs	r0, #0
 800742c:	f7ff f8c8 	bl	80065c0 <ssd1306_clear_screen>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		if (nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY) {
 8007430:	f000 ffeb 	bl	800840a <nRF24_GetStatus_RXFIFO>
 8007434:	4603      	mov	r3, r0
 8007436:	2b01      	cmp	r3, #1
 8007438:	f000 80ad 	beq.w	8007596 <main+0x2d6>
			// Get a payload from the transceiver

			pipe = nRF24_ReadPayload(nRF24_payloadRx, &payload_length);
 800743c:	493f      	ldr	r1, [pc, #252]	; (800753c <main+0x27c>)
 800743e:	4840      	ldr	r0, [pc, #256]	; (8007540 <main+0x280>)
 8007440:	f001 f824 	bl	800848c <nRF24_ReadPayload>
 8007444:	4603      	mov	r3, r0
 8007446:	461a      	mov	r2, r3
 8007448:	4b3e      	ldr	r3, [pc, #248]	; (8007544 <main+0x284>)
 800744a:	701a      	strb	r2, [r3, #0]

			// Clear all pending IRQ flags
			nRF24_ClearIRQFlags();
 800744c:	f000 fff8 	bl	8008440 <nRF24_ClearIRQFlags>

			printf("RCV PIPE%d", pipe);
 8007450:	4b3c      	ldr	r3, [pc, #240]	; (8007544 <main+0x284>)
 8007452:	781b      	ldrb	r3, [r3, #0]
 8007454:	4619      	mov	r1, r3
 8007456:	483c      	ldr	r0, [pc, #240]	; (8007548 <main+0x288>)
 8007458:	f002 fa34 	bl	80098c4 <iprintf>
			printf(" PAYLOAD:> ");
 800745c:	483b      	ldr	r0, [pc, #236]	; (800754c <main+0x28c>)
 800745e:	f002 fa31 	bl	80098c4 <iprintf>
			for (int i = 0; i < 32; i++)
 8007462:	2300      	movs	r3, #0
 8007464:	617b      	str	r3, [r7, #20]
 8007466:	e009      	b.n	800747c <main+0x1bc>
				printf("%c",nRF24_payloadRx[i]);
 8007468:	4a35      	ldr	r2, [pc, #212]	; (8007540 <main+0x280>)
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	4413      	add	r3, r2
 800746e:	781b      	ldrb	r3, [r3, #0]
 8007470:	4618      	mov	r0, r3
 8007472:	f002 fa3f 	bl	80098f4 <putchar>
			for (int i = 0; i < 32; i++)
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	3301      	adds	r3, #1
 800747a:	617b      	str	r3, [r7, #20]
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	2b1f      	cmp	r3, #31
 8007480:	ddf2      	ble.n	8007468 <main+0x1a8>

			printf("\r\n");
 8007482:	4833      	ldr	r0, [pc, #204]	; (8007550 <main+0x290>)
 8007484:	f002 faa6 	bl	80099d4 <puts>
			nRF24_SetOperationalMode(nRF24_MODE_TX);
 8007488:	2000      	movs	r0, #0
 800748a:	f000 fe3a 	bl	8008102 <nRF24_SetOperationalMode>
			uint8_t size;
			size = sprintf(nRF24_payloadTx, (uint8_t*) "OK -> ");
 800748e:	4b31      	ldr	r3, [pc, #196]	; (8007554 <main+0x294>)
 8007490:	4a31      	ldr	r2, [pc, #196]	; (8007558 <main+0x298>)
 8007492:	6810      	ldr	r0, [r2, #0]
 8007494:	6018      	str	r0, [r3, #0]
 8007496:	8891      	ldrh	r1, [r2, #4]
 8007498:	7992      	ldrb	r2, [r2, #6]
 800749a:	8099      	strh	r1, [r3, #4]
 800749c:	719a      	strb	r2, [r3, #6]
 800749e:	2306      	movs	r3, #6
 80074a0:	71fb      	strb	r3, [r7, #7]
			sprintf(nRF24_payloadTx + size,nRF24_payloadRx);
 80074a2:	79fb      	ldrb	r3, [r7, #7]
 80074a4:	4a2b      	ldr	r2, [pc, #172]	; (8007554 <main+0x294>)
 80074a6:	4413      	add	r3, r2
 80074a8:	4925      	ldr	r1, [pc, #148]	; (8007540 <main+0x280>)
 80074aa:	4618      	mov	r0, r3
 80074ac:	f002 faaa 	bl	8009a04 <siprintf>

			tx_res = nRF24_TransmitPacket((uint8_t*) nRF24_payloadTx, 32,
 80074b0:	4a2a      	ldr	r2, [pc, #168]	; (800755c <main+0x29c>)
 80074b2:	2120      	movs	r1, #32
 80074b4:	4827      	ldr	r0, [pc, #156]	; (8007554 <main+0x294>)
 80074b6:	f001 f81b 	bl	80084f0 <nRF24_TransmitPacket>
 80074ba:	4603      	mov	r3, r0
 80074bc:	461a      	mov	r2, r3
 80074be:	4b28      	ldr	r3, [pc, #160]	; (8007560 <main+0x2a0>)
 80074c0:	701a      	strb	r2, [r3, #0]
					nRF24_WAIT_TIMEOUT);

			switch (tx_res) {
 80074c2:	4b27      	ldr	r3, [pc, #156]	; (8007560 <main+0x2a0>)
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	2b02      	cmp	r3, #2
 80074c8:	d007      	beq.n	80074da <main+0x21a>
 80074ca:	2b03      	cmp	r3, #3
 80074cc:	d009      	beq.n	80074e2 <main+0x222>
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d14e      	bne.n	8007570 <main+0x2b0>
			case nRF24_TX_SUCCESS:
				printf("OK");
 80074d2:	4824      	ldr	r0, [pc, #144]	; (8007564 <main+0x2a4>)
 80074d4:	f002 f9f6 	bl	80098c4 <iprintf>
				break;
 80074d8:	e04e      	b.n	8007578 <main+0x2b8>
			case nRF24_TX_TIMEOUT:
				printf("TIMEOUT");
 80074da:	4823      	ldr	r0, [pc, #140]	; (8007568 <main+0x2a8>)
 80074dc:	f002 f9f2 	bl	80098c4 <iprintf>
				break;
 80074e0:	e04a      	b.n	8007578 <main+0x2b8>
			case nRF24_TX_MAXRT:
				printf("MAX RETRANSMIT");
 80074e2:	4822      	ldr	r0, [pc, #136]	; (800756c <main+0x2ac>)
 80074e4:	f002 f9ee 	bl	80098c4 <iprintf>
				break;
 80074e8:	e046      	b.n	8007578 <main+0x2b8>
 80074ea:	bf00      	nop
 80074ec:	200004ca 	.word	0x200004ca
 80074f0:	40021000 	.word	0x40021000
 80074f4:	40021400 	.word	0x40021400
 80074f8:	20000858 	.word	0x20000858
 80074fc:	200009b4 	.word	0x200009b4
 8007500:	20000544 	.word	0x20000544
 8007504:	40020800 	.word	0x40020800
 8007508:	40020c00 	.word	0x40020c00
 800750c:	20000c30 	.word	0x20000c30
 8007510:	20000cb0 	.word	0x20000cb0
 8007514:	20000c70 	.word	0x20000c70
 8007518:	20000cf0 	.word	0x20000cf0
 800751c:	200006b4 	.word	0x200006b4
 8007520:	200008c0 	.word	0x200008c0
 8007524:	20000a5c 	.word	0x20000a5c
 8007528:	200006c4 	.word	0x200006c4
 800752c:	200006e8 	.word	0x200006e8
 8007530:	2000053c 	.word	0x2000053c
 8007534:	20000548 	.word	0x20000548
 8007538:	0800aafc 	.word	0x0800aafc
 800753c:	20000657 	.word	0x20000657
 8007540:	200008f0 	.word	0x200008f0
 8007544:	2000080f 	.word	0x2000080f
 8007548:	0800ab0c 	.word	0x0800ab0c
 800754c:	0800ab18 	.word	0x0800ab18
 8007550:	0800ab24 	.word	0x0800ab24
 8007554:	20000910 	.word	0x20000910
 8007558:	0800ab28 	.word	0x0800ab28
 800755c:	000fffff 	.word	0x000fffff
 8007560:	20000656 	.word	0x20000656
 8007564:	0800ab30 	.word	0x0800ab30
 8007568:	0800ab34 	.word	0x0800ab34
 800756c:	0800ab3c 	.word	0x0800ab3c
			default:
				printf("ERROR");
 8007570:	48a5      	ldr	r0, [pc, #660]	; (8007808 <main+0x548>)
 8007572:	f002 f9a7 	bl	80098c4 <iprintf>
				break;
 8007576:	bf00      	nop
			}
			printf("\r\n");
 8007578:	48a4      	ldr	r0, [pc, #656]	; (800780c <main+0x54c>)
 800757a:	f002 fa2b 	bl	80099d4 <puts>

			nRF24_SetOperationalMode(nRF24_MODE_RX); // switch transceiver to the RX mode
 800757e:	2001      	movs	r0, #1
 8007580:	f000 fdbf 	bl	8008102 <nRF24_SetOperationalMode>
			nRF24_SetPowerMode(nRF24_PWR_UP); // wake-up transceiver (in case if it sleeping)
 8007584:	2002      	movs	r0, #2
 8007586:	f000 fd9d 	bl	80080c4 <nRF24_SetPowerMode>
			nRF24_CE_H();
 800758a:	2201      	movs	r2, #1
 800758c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007590:	489f      	ldr	r0, [pc, #636]	; (8007810 <main+0x550>)
 8007592:	f7fa fff3 	bl	800257c <HAL_GPIO_WritePin>

		}

		if (Start_charging) {
 8007596:	4b9f      	ldr	r3, [pc, #636]	; (8007814 <main+0x554>)
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	b2db      	uxtb	r3, r3
 800759c:	2b00      	cmp	r3, #0
 800759e:	d010      	beq.n	80075c2 <main+0x302>
			Home_flag = 0;
 80075a0:	4b9d      	ldr	r3, [pc, #628]	; (8007818 <main+0x558>)
 80075a2:	2200      	movs	r2, #0
 80075a4:	701a      	strb	r2, [r3, #0]
			vMotor_Control(&MotorLeft, BreakeSoft);
 80075a6:	2103      	movs	r1, #3
 80075a8:	489c      	ldr	r0, [pc, #624]	; (800781c <main+0x55c>)
 80075aa:	f7fe f8fb 	bl	80057a4 <vMotor_Control>
			vMotor_Control(&MotorRight, BreakeSoft);
 80075ae:	2103      	movs	r1, #3
 80075b0:	489b      	ldr	r0, [pc, #620]	; (8007820 <main+0x560>)
 80075b2:	f7fe f8f7 	bl	80057a4 <vMotor_Control>
			Charging = TRUE;
 80075b6:	4b9b      	ldr	r3, [pc, #620]	; (8007824 <main+0x564>)
 80075b8:	2201      	movs	r2, #1
 80075ba:	701a      	strb	r2, [r3, #0]
			Start_charging = FALSE;
 80075bc:	4b95      	ldr	r3, [pc, #596]	; (8007814 <main+0x554>)
 80075be:	2200      	movs	r2, #0
 80075c0:	701a      	strb	r2, [r3, #0]
		}
		if (Charging) {
 80075c2:	4b98      	ldr	r3, [pc, #608]	; (8007824 <main+0x564>)
 80075c4:	781b      	ldrb	r3, [r3, #0]
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d032      	beq.n	8007632 <main+0x372>
			if (BatteryVoltage > 11.8) {
 80075cc:	4b96      	ldr	r3, [pc, #600]	; (8007828 <main+0x568>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4618      	mov	r0, r3
 80075d2:	f7f8 ffc1 	bl	8000558 <__aeabi_f2d>
 80075d6:	a38a      	add	r3, pc, #552	; (adr r3, 8007800 <main+0x540>)
 80075d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075dc:	f7f9 faa0 	bl	8000b20 <__aeabi_dcmpgt>
 80075e0:	4603      	mov	r3, r0
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d025      	beq.n	8007632 <main+0x372>
				Charging = FALSE;
 80075e6:	4b8f      	ldr	r3, [pc, #572]	; (8007824 <main+0x564>)
 80075e8:	2200      	movs	r2, #0
 80075ea:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
 80075ec:	2201      	movs	r2, #1
 80075ee:	2101      	movs	r1, #1
 80075f0:	488e      	ldr	r0, [pc, #568]	; (800782c <main+0x56c>)
 80075f2:	f7fa ffc3 	bl	800257c <HAL_GPIO_WritePin>
				Charging = FALSE;
 80075f6:	4b8b      	ldr	r3, [pc, #556]	; (8007824 <main+0x564>)
 80075f8:	2200      	movs	r2, #0
 80075fa:	701a      	strb	r2, [r3, #0]
				vMotorPID_clear(&MotorPID_Left, &MotorPID_Right);
 80075fc:	498c      	ldr	r1, [pc, #560]	; (8007830 <main+0x570>)
 80075fe:	488d      	ldr	r0, [pc, #564]	; (8007834 <main+0x574>)
 8007600:	f7fe f9b8 	bl	8005974 <vMotorPID_clear>
				MotorPID_Left.ValueTask = 3;
 8007604:	4b8b      	ldr	r3, [pc, #556]	; (8007834 <main+0x574>)
 8007606:	4a8c      	ldr	r2, [pc, #560]	; (8007838 <main+0x578>)
 8007608:	61da      	str	r2, [r3, #28]
				MotorPID_Right.ValueTask = 3;
 800760a:	4b89      	ldr	r3, [pc, #548]	; (8007830 <main+0x570>)
 800760c:	4a8a      	ldr	r2, [pc, #552]	; (8007838 <main+0x578>)
 800760e:	61da      	str	r2, [r3, #28]
				MotorPID_Left.e_sum = 0;
 8007610:	4b88      	ldr	r3, [pc, #544]	; (8007834 <main+0x574>)
 8007612:	2200      	movs	r2, #0
 8007614:	829a      	strh	r2, [r3, #20]
				MotorPID_Right.e_sum = 0;
 8007616:	4b86      	ldr	r3, [pc, #536]	; (8007830 <main+0x570>)
 8007618:	2200      	movs	r2, #0
 800761a:	829a      	strh	r2, [r3, #20]
				vMotor_Control(&MotorLeft, Back);
 800761c:	2101      	movs	r1, #1
 800761e:	487f      	ldr	r0, [pc, #508]	; (800781c <main+0x55c>)
 8007620:	f7fe f8c0 	bl	80057a4 <vMotor_Control>
				vMotor_Control(&MotorRight, Back);
 8007624:	2101      	movs	r1, #1
 8007626:	487e      	ldr	r0, [pc, #504]	; (8007820 <main+0x560>)
 8007628:	f7fe f8bc 	bl	80057a4 <vMotor_Control>
				Semafor_BackHome = TRUE;
 800762c:	4b83      	ldr	r3, [pc, #524]	; (800783c <main+0x57c>)
 800762e:	2201      	movs	r2, #1
 8007630:	701a      	strb	r2, [r3, #0]
			}
		}

		if (Backwards_timerStop > 3000) {
 8007632:	4b83      	ldr	r3, [pc, #524]	; (8007840 <main+0x580>)
 8007634:	881b      	ldrh	r3, [r3, #0]
 8007636:	b29b      	uxth	r3, r3
 8007638:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800763c:	4293      	cmp	r3, r2
 800763e:	d912      	bls.n	8007666 <main+0x3a6>
			Backwards_timerStop = 0;
 8007640:	4b7f      	ldr	r3, [pc, #508]	; (8007840 <main+0x580>)
 8007642:	2200      	movs	r2, #0
 8007644:	801a      	strh	r2, [r3, #0]
			Semafor_BackHome = FALSE;
 8007646:	4b7d      	ldr	r3, [pc, #500]	; (800783c <main+0x57c>)
 8007648:	2200      	movs	r2, #0
 800764a:	701a      	strb	r2, [r3, #0]
			vMotor_Control(&MotorLeft, BreakeSoft);
 800764c:	2103      	movs	r1, #3
 800764e:	4873      	ldr	r0, [pc, #460]	; (800781c <main+0x55c>)
 8007650:	f7fe f8a8 	bl	80057a4 <vMotor_Control>
			vMotor_Control(&MotorRight, BreakeSoft);
 8007654:	2103      	movs	r1, #3
 8007656:	4872      	ldr	r0, [pc, #456]	; (8007820 <main+0x560>)
 8007658:	f7fe f8a4 	bl	80057a4 <vMotor_Control>
			HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, RESET);
 800765c:	2200      	movs	r2, #0
 800765e:	2101      	movs	r1, #1
 8007660:	4872      	ldr	r0, [pc, #456]	; (800782c <main+0x56c>)
 8007662:	f7fa ff8b 	bl	800257c <HAL_GPIO_WritePin>
		}

		if (Display_VT > 1000) {
 8007666:	4b77      	ldr	r3, [pc, #476]	; (8007844 <main+0x584>)
 8007668:	881b      	ldrh	r3, [r3, #0]
 800766a:	b29b      	uxth	r3, r3
 800766c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007670:	d90e      	bls.n	8007690 <main+0x3d0>
			Display_VT = 0;
 8007672:	4b74      	ldr	r3, [pc, #464]	; (8007844 <main+0x584>)
 8007674:	2200      	movs	r2, #0
 8007676:	801a      	strh	r2, [r3, #0]
			OLED_data.ADC_valueTemp = ADC_tab[1];
 8007678:	4b73      	ldr	r3, [pc, #460]	; (8007848 <main+0x588>)
 800767a:	885a      	ldrh	r2, [r3, #2]
 800767c:	4b73      	ldr	r3, [pc, #460]	; (800784c <main+0x58c>)
 800767e:	805a      	strh	r2, [r3, #2]
			OLED_data.ADC_valueVoltage = ADC_tab[0];
 8007680:	4b71      	ldr	r3, [pc, #452]	; (8007848 <main+0x588>)
 8007682:	881a      	ldrh	r2, [r3, #0]
 8007684:	4b71      	ldr	r3, [pc, #452]	; (800784c <main+0x58c>)
 8007686:	801a      	strh	r2, [r3, #0]
			OLED_GIU(&OLED_data, eDisplayVoltageAndTemp);
 8007688:	2101      	movs	r1, #1
 800768a:	4870      	ldr	r0, [pc, #448]	; (800784c <main+0x58c>)
 800768c:	f7fe fa90 	bl	8005bb0 <OLED_GIU>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		/* re-reading card reading support  */
		if (Flag_Close_RFID > 3000) {
 8007690:	4b6f      	ldr	r3, [pc, #444]	; (8007850 <main+0x590>)
 8007692:	881b      	ldrh	r3, [r3, #0]
 8007694:	b29b      	uxth	r3, r3
 8007696:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800769a:	4293      	cmp	r3, r2
 800769c:	d923      	bls.n	80076e6 <main+0x426>
			//TODO poprawic powielone zmienen + nie dzialajace przerwanie ponowienia
			if (Count_NoReadRFID > 2) {
 800769e:	4b6d      	ldr	r3, [pc, #436]	; (8007854 <main+0x594>)
 80076a0:	781b      	ldrb	r3, [r3, #0]
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	2b02      	cmp	r3, #2
 80076a6:	d90e      	bls.n	80076c6 <main+0x406>
				rfid_onRead = 0;
 80076a8:	4b6b      	ldr	r3, [pc, #428]	; (8007858 <main+0x598>)
 80076aa:	2200      	movs	r2, #0
 80076ac:	701a      	strb	r2, [r3, #0]
				Semaphor_CloseRFID = 0;
 80076ae:	4b6b      	ldr	r3, [pc, #428]	; (800785c <main+0x59c>)
 80076b0:	2200      	movs	r2, #0
 80076b2:	701a      	strb	r2, [r3, #0]
				Count_NoReadRFID = 0;
 80076b4:	4b67      	ldr	r3, [pc, #412]	; (8007854 <main+0x594>)
 80076b6:	2200      	movs	r2, #0
 80076b8:	701a      	strb	r2, [r3, #0]
				Semaphor_NoReadRFID = 0;
 80076ba:	4b69      	ldr	r3, [pc, #420]	; (8007860 <main+0x5a0>)
 80076bc:	2200      	movs	r2, #0
 80076be:	701a      	strb	r2, [r3, #0]
				Flag_Close_RFID = 0;
 80076c0:	4b63      	ldr	r3, [pc, #396]	; (8007850 <main+0x590>)
 80076c2:	2200      	movs	r2, #0
 80076c4:	801a      	strh	r2, [r3, #0]
			}

			Flag_Close_RFID = 0;
 80076c6:	4b62      	ldr	r3, [pc, #392]	; (8007850 <main+0x590>)
 80076c8:	2200      	movs	r2, #0
 80076ca:	801a      	strh	r2, [r3, #0]
			Semaphor_CloseRFID = 0;
 80076cc:	4b63      	ldr	r3, [pc, #396]	; (800785c <main+0x59c>)
 80076ce:	2200      	movs	r2, #0
 80076d0:	701a      	strb	r2, [r3, #0]
			Semaphor_NoReadRFID = 1;
 80076d2:	4b63      	ldr	r3, [pc, #396]	; (8007860 <main+0x5a0>)
 80076d4:	2201      	movs	r2, #1
 80076d6:	701a      	strb	r2, [r3, #0]
			Count_NoReadRFID++;
 80076d8:	4b5e      	ldr	r3, [pc, #376]	; (8007854 <main+0x594>)
 80076da:	781b      	ldrb	r3, [r3, #0]
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	3301      	adds	r3, #1
 80076e0:	b2da      	uxtb	r2, r3
 80076e2:	4b5c      	ldr	r3, [pc, #368]	; (8007854 <main+0x594>)
 80076e4:	701a      	strb	r2, [r3, #0]
//			ssd1306_display_string(0, 0, (uint8_t*) "brak proba -> ", 14, 1);
//			ssd1306_display_num(100, 0, Count_NoReadRFID, 3, 14);
//			ssd1306_refresh_gram();
		}

		if (Semaphor_CloseRFID && Flag_read_card > 250) { //TODO: wprowadzic enuma !!!, stworzyc funkcje switcha spi
 80076e6:	4b5d      	ldr	r3, [pc, #372]	; (800785c <main+0x59c>)
 80076e8:	781b      	ldrb	r3, [r3, #0]
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	f000 80dc 	beq.w	80078aa <main+0x5ea>
 80076f2:	4b5c      	ldr	r3, [pc, #368]	; (8007864 <main+0x5a4>)
 80076f4:	881b      	ldrh	r3, [r3, #0]
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	2bfa      	cmp	r3, #250	; 0xfa
 80076fa:	f240 80d6 	bls.w	80078aa <main+0x5ea>
			Flag_read_card = 0;
 80076fe:	4b59      	ldr	r3, [pc, #356]	; (8007864 <main+0x5a4>)
 8007700:	2200      	movs	r2, #0
 8007702:	801a      	strh	r2, [r3, #0]
 			if (rfid_id) {
 8007704:	4b58      	ldr	r3, [pc, #352]	; (8007868 <main+0x5a8>)
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d006      	beq.n	800771a <main+0x45a>
				SPI_use_instance = &rfid1;
 800770c:	4b57      	ldr	r3, [pc, #348]	; (800786c <main+0x5ac>)
 800770e:	4a58      	ldr	r2, [pc, #352]	; (8007870 <main+0x5b0>)
 8007710:	601a      	str	r2, [r3, #0]
				rfid_id = RFID1;
 8007712:	4b55      	ldr	r3, [pc, #340]	; (8007868 <main+0x5a8>)
 8007714:	2200      	movs	r2, #0
 8007716:	701a      	strb	r2, [r3, #0]
 8007718:	e005      	b.n	8007726 <main+0x466>
			} else {
				SPI_use_instance = &rfid2;
 800771a:	4b54      	ldr	r3, [pc, #336]	; (800786c <main+0x5ac>)
 800771c:	4a55      	ldr	r2, [pc, #340]	; (8007874 <main+0x5b4>)
 800771e:	601a      	str	r2, [r3, #0]
				rfid_id = RFID2;
 8007720:	4b51      	ldr	r3, [pc, #324]	; (8007868 <main+0x5a8>)
 8007722:	2201      	movs	r2, #1
 8007724:	701a      	strb	r2, [r3, #0]
			}
			if (MFRC522_Check(CardID) == MI_OK) {
 8007726:	4854      	ldr	r0, [pc, #336]	; (8007878 <main+0x5b8>)
 8007728:	f7fe fccf 	bl	80060ca <MFRC522_Check>
 800772c:	4603      	mov	r3, r0
 800772e:	2b00      	cmp	r3, #0
 8007730:	f040 80b8 	bne.w	80078a4 <main+0x5e4>
				OLED_refreshOn = 1;
 8007734:	4b51      	ldr	r3, [pc, #324]	; (800787c <main+0x5bc>)
 8007736:	2201      	movs	r2, #1
 8007738:	701a      	strb	r2, [r3, #0]
				rfid_onRead = 0;
 800773a:	4b47      	ldr	r3, [pc, #284]	; (8007858 <main+0x598>)
 800773c:	2200      	movs	r2, #0
 800773e:	701a      	strb	r2, [r3, #0]
				Semaphor_CloseRFID = 0;
 8007740:	4b46      	ldr	r3, [pc, #280]	; (800785c <main+0x59c>)
 8007742:	2200      	movs	r2, #0
 8007744:	701a      	strb	r2, [r3, #0]
				Count_NoReadRFID = 0;
 8007746:	4b43      	ldr	r3, [pc, #268]	; (8007854 <main+0x594>)
 8007748:	2200      	movs	r2, #0
 800774a:	701a      	strb	r2, [r3, #0]
				Semaphor_NoReadRFID = 0;
 800774c:	4b44      	ldr	r3, [pc, #272]	; (8007860 <main+0x5a0>)
 800774e:	2200      	movs	r2, #0
 8007750:	701a      	strb	r2, [r3, #0]
				Flag_Close_RFID = 0;
 8007752:	4b3f      	ldr	r3, [pc, #252]	; (8007850 <main+0x590>)
 8007754:	2200      	movs	r2, #0
 8007756:	801a      	strh	r2, [r3, #0]

				if (rfid_id) {
 8007758:	4b43      	ldr	r3, [pc, #268]	; (8007868 <main+0x5a8>)
 800775a:	781b      	ldrb	r3, [r3, #0]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d018      	beq.n	8007792 <main+0x4d2>
					for (int q = 0; q <= 3; q++)
 8007760:	2300      	movs	r3, #0
 8007762:	613b      	str	r3, [r7, #16]
 8007764:	e00c      	b.n	8007780 <main+0x4c0>
						OLED_data.LastCard[q] = CardID[q];
 8007766:	4a44      	ldr	r2, [pc, #272]	; (8007878 <main+0x5b8>)
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	4413      	add	r3, r2
 800776c:	7819      	ldrb	r1, [r3, #0]
 800776e:	4a37      	ldr	r2, [pc, #220]	; (800784c <main+0x58c>)
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	4413      	add	r3, r2
 8007774:	3304      	adds	r3, #4
 8007776:	460a      	mov	r2, r1
 8007778:	701a      	strb	r2, [r3, #0]
					for (int q = 0; q <= 3; q++)
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	3301      	adds	r3, #1
 800777e:	613b      	str	r3, [r7, #16]
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	2b03      	cmp	r3, #3
 8007784:	ddef      	ble.n	8007766 <main+0x4a6>
					pushItem(&STOS_CardSector, &LastCard, &LastSector);
 8007786:	4a3e      	ldr	r2, [pc, #248]	; (8007880 <main+0x5c0>)
 8007788:	493e      	ldr	r1, [pc, #248]	; (8007884 <main+0x5c4>)
 800778a:	483f      	ldr	r0, [pc, #252]	; (8007888 <main+0x5c8>)
 800778c:	f7ff fb40 	bl	8006e10 <pushItem>
 8007790:	e031      	b.n	80077f6 <main+0x536>
				} else {
					for (int q = 0; q <= 3; q++)
 8007792:	2300      	movs	r3, #0
 8007794:	60fb      	str	r3, [r7, #12]
 8007796:	e00c      	b.n	80077b2 <main+0x4f2>
						OLED_data.LastSector[q] = CardID[q];
 8007798:	4a37      	ldr	r2, [pc, #220]	; (8007878 <main+0x5b8>)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	4413      	add	r3, r2
 800779e:	7819      	ldrb	r1, [r3, #0]
 80077a0:	4a2a      	ldr	r2, [pc, #168]	; (800784c <main+0x58c>)
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	4413      	add	r3, r2
 80077a6:	3308      	adds	r3, #8
 80077a8:	460a      	mov	r2, r1
 80077aa:	701a      	strb	r2, [r3, #0]
					for (int q = 0; q <= 3; q++)
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	3301      	adds	r3, #1
 80077b0:	60fb      	str	r3, [r7, #12]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2b03      	cmp	r3, #3
 80077b6:	ddef      	ble.n	8007798 <main+0x4d8>
					if (Home_checkCard((uint8_t*) HomeCardID,
 80077b8:	492f      	ldr	r1, [pc, #188]	; (8007878 <main+0x5b8>)
 80077ba:	4834      	ldr	r0, [pc, #208]	; (800788c <main+0x5cc>)
 80077bc:	f7fd fc52 	bl	8005064 <Home_checkCard>
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d017      	beq.n	80077f6 <main+0x536>
							(uint8_t*) CardID)) {
						NVIC_DisableIRQ(EXTI9_5_IRQn);
 80077c6:	2017      	movs	r0, #23
 80077c8:	f7ff fd06 	bl	80071d8 <__NVIC_DisableIRQ>
						Scan_falg = FALSE;
 80077cc:	4b30      	ldr	r3, [pc, #192]	; (8007890 <main+0x5d0>)
 80077ce:	2200      	movs	r2, #0
 80077d0:	701a      	strb	r2, [r3, #0]
						HomeCard_enable = TRUE;
 80077d2:	4b30      	ldr	r3, [pc, #192]	; (8007894 <main+0x5d4>)
 80077d4:	2201      	movs	r2, #1
 80077d6:	701a      	strb	r2, [r3, #0]
						Rotate90_flag = TRUE;
 80077d8:	4b2f      	ldr	r3, [pc, #188]	; (8007898 <main+0x5d8>)
 80077da:	2201      	movs	r2, #1
 80077dc:	701a      	strb	r2, [r3, #0]
						Motor_Left_impulse = 0;
 80077de:	4b2f      	ldr	r3, [pc, #188]	; (800789c <main+0x5dc>)
 80077e0:	2200      	movs	r2, #0
 80077e2:	801a      	strh	r2, [r3, #0]
						Motor_Right_impulse = 0;
 80077e4:	4b2e      	ldr	r3, [pc, #184]	; (80078a0 <main+0x5e0>)
 80077e6:	2200      	movs	r2, #0
 80077e8:	801a      	strh	r2, [r3, #0]
						MotorPID_Left.e_sum = 0;
 80077ea:	4b12      	ldr	r3, [pc, #72]	; (8007834 <main+0x574>)
 80077ec:	2200      	movs	r2, #0
 80077ee:	829a      	strh	r2, [r3, #20]
						MotorPID_Right.e_sum = 0;
 80077f0:	4b0f      	ldr	r3, [pc, #60]	; (8007830 <main+0x570>)
 80077f2:	2200      	movs	r2, #0
 80077f4:	829a      	strh	r2, [r3, #20]
					}
				}
				OLED_GIU(&OLED_data, eDisplayCard);
 80077f6:	2100      	movs	r1, #0
 80077f8:	4814      	ldr	r0, [pc, #80]	; (800784c <main+0x58c>)
 80077fa:	f7fe f9d9 	bl	8005bb0 <OLED_GIU>
 80077fe:	e054      	b.n	80078aa <main+0x5ea>
 8007800:	9999999a 	.word	0x9999999a
 8007804:	40279999 	.word	0x40279999
 8007808:	0800ab4c 	.word	0x0800ab4c
 800780c:	0800ab24 	.word	0x0800ab24
 8007810:	40020c00 	.word	0x40020c00
 8007814:	20000530 	.word	0x20000530
 8007818:	200004ae 	.word	0x200004ae
 800781c:	20000a5c 	.word	0x20000a5c
 8007820:	200008c0 	.word	0x200008c0
 8007824:	20000539 	.word	0x20000539
 8007828:	2000052c 	.word	0x2000052c
 800782c:	40020800 	.word	0x40020800
 8007830:	200006c4 	.word	0x200006c4
 8007834:	200006e8 	.word	0x200006e8
 8007838:	40400000 	.word	0x40400000
 800783c:	20000532 	.word	0x20000532
 8007840:	20000ac0 	.word	0x20000ac0
 8007844:	20000536 	.word	0x20000536
 8007848:	2000053c 	.word	0x2000053c
 800784c:	20000a8c 	.word	0x20000a8c
 8007850:	20000520 	.word	0x20000520
 8007854:	200004c9 	.word	0x200004c9
 8007858:	200004ad 	.word	0x200004ad
 800785c:	20000533 	.word	0x20000533
 8007860:	20000524 	.word	0x20000524
 8007864:	20000654 	.word	0x20000654
 8007868:	200004ac 	.word	0x200004ac
 800786c:	20000544 	.word	0x20000544
 8007870:	200009b4 	.word	0x200009b4
 8007874:	20000858 	.word	0x20000858
 8007878:	20000abc 	.word	0x20000abc
 800787c:	2000066d 	.word	0x2000066d
 8007880:	20000854 	.word	0x20000854
 8007884:	200009b0 	.word	0x200009b0
 8007888:	200006b0 	.word	0x200006b0
 800788c:	20000014 	.word	0x20000014
 8007890:	200004ca 	.word	0x200004ca
 8007894:	20000523 	.word	0x20000523
 8007898:	20000538 	.word	0x20000538
 800789c:	200004b0 	.word	0x200004b0
 80078a0:	200004b2 	.word	0x200004b2
			} else {
				printf("Nie wykryto karty \r\n");
 80078a4:	4897      	ldr	r0, [pc, #604]	; (8007b04 <main+0x844>)
 80078a6:	f002 f895 	bl	80099d4 <puts>
			}

		}

		/* thread of the robot's movement rotate90 */
		if (Rotate90_flag && FlagRead_LedStrip > 10) {
 80078aa:	4b97      	ldr	r3, [pc, #604]	; (8007b08 <main+0x848>)
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d025      	beq.n	8007900 <main+0x640>
 80078b4:	4b95      	ldr	r3, [pc, #596]	; (8007b0c <main+0x84c>)
 80078b6:	781b      	ldrb	r3, [r3, #0]
 80078b8:	b2db      	uxtb	r3, r3
 80078ba:	2b0a      	cmp	r3, #10
 80078bc:	d920      	bls.n	8007900 <main+0x640>
			FlagRead_LedStrip = 0;
 80078be:	4b93      	ldr	r3, [pc, #588]	; (8007b0c <main+0x84c>)
 80078c0:	2200      	movs	r2, #0
 80078c2:	701a      	strb	r2, [r3, #0]
			Maneuver_StructInit maneuver;
			maneuver.finishImpulse = 900;
 80078c4:	f44f 7361 	mov.w	r3, #900	; 0x384
 80078c8:	803b      	strh	r3, [r7, #0]
			maneuver.leftFinsh = Motor_Left_impulse;
 80078ca:	4b91      	ldr	r3, [pc, #580]	; (8007b10 <main+0x850>)
 80078cc:	881b      	ldrh	r3, [r3, #0]
 80078ce:	807b      	strh	r3, [r7, #2]
			maneuver.rightFinsh = Motor_Right_impulse;
 80078d0:	4b90      	ldr	r3, [pc, #576]	; (8007b14 <main+0x854>)
 80078d2:	881b      	ldrh	r3, [r3, #0]
 80078d4:	80bb      	strh	r3, [r7, #4]
			MotorPID_Left.ValueTask = 3;
 80078d6:	4b90      	ldr	r3, [pc, #576]	; (8007b18 <main+0x858>)
 80078d8:	4a90      	ldr	r2, [pc, #576]	; (8007b1c <main+0x85c>)
 80078da:	61da      	str	r2, [r3, #28]
			MotorPID_Right.ValueTask = 3;
 80078dc:	4b90      	ldr	r3, [pc, #576]	; (8007b20 <main+0x860>)
 80078de:	4a8f      	ldr	r2, [pc, #572]	; (8007b1c <main+0x85c>)
 80078e0:	61da      	str	r2, [r3, #28]
//			vMotorAction_LedStrip(&MotorLeft, &MotorRight,
//								rotationInPlace_Left);
			if (Home_ManeuverRotate(&MotorLeft, &MotorRight, rotateLeft,
 80078e2:	463b      	mov	r3, r7
 80078e4:	2200      	movs	r2, #0
 80078e6:	498f      	ldr	r1, [pc, #572]	; (8007b24 <main+0x864>)
 80078e8:	488f      	ldr	r0, [pc, #572]	; (8007b28 <main+0x868>)
 80078ea:	f7fd fc5f 	bl	80051ac <Home_ManeuverRotate>
 80078ee:	4603      	mov	r3, r0
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d005      	beq.n	8007900 <main+0x640>
					&maneuver)) {
				Rotate90_flag = 0;
 80078f4:	4b84      	ldr	r3, [pc, #528]	; (8007b08 <main+0x848>)
 80078f6:	2200      	movs	r2, #0
 80078f8:	701a      	strb	r2, [r3, #0]
				Home_flag = 1;
 80078fa:	4b8c      	ldr	r3, [pc, #560]	; (8007b2c <main+0x86c>)
 80078fc:	2201      	movs	r2, #1
 80078fe:	701a      	strb	r2, [r3, #0]
//				NVIC_EnableIRQ(EXTI9_5_IRQn);
			}
		}

		/* thread of the robot's movement home support */
		if (Home_flag && FlagRead_LedStrip >= 10) {
 8007900:	4b8a      	ldr	r3, [pc, #552]	; (8007b2c <main+0x86c>)
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d05a      	beq.n	80079be <main+0x6fe>
 8007908:	4b80      	ldr	r3, [pc, #512]	; (8007b0c <main+0x84c>)
 800790a:	781b      	ldrb	r3, [r3, #0]
 800790c:	b2db      	uxtb	r3, r3
 800790e:	2b09      	cmp	r3, #9
 8007910:	d955      	bls.n	80079be <main+0x6fe>
			FlagRead_LedStrip = 0;
 8007912:	4b7e      	ldr	r3, [pc, #504]	; (8007b0c <main+0x84c>)
 8007914:	2200      	movs	r2, #0
 8007916:	701a      	strb	r2, [r3, #0]
			vLedStrip_ReadStatus(&LedStrip);
 8007918:	4885      	ldr	r0, [pc, #532]	; (8007b30 <main+0x870>)
 800791a:	f7fd fc9f 	bl	800525c <vLedStrip_ReadStatus>
			LedStrip_Speed = Home_motorControl(&LedStrip);
 800791e:	4884      	ldr	r0, [pc, #528]	; (8007b30 <main+0x870>)
 8007920:	f7fd fbce 	bl	80050c0 <Home_motorControl>
 8007924:	4602      	mov	r2, r0
 8007926:	4b83      	ldr	r3, [pc, #524]	; (8007b34 <main+0x874>)
 8007928:	4611      	mov	r1, r2
 800792a:	7019      	strb	r1, [r3, #0]
 800792c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8007930:	7059      	strb	r1, [r3, #1]
 8007932:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8007936:	709a      	strb	r2, [r3, #2]
			if ((speed + LedStrip_Speed.LeftSpeed) >= 0) {
 8007938:	4b7f      	ldr	r3, [pc, #508]	; (8007b38 <main+0x878>)
 800793a:	881b      	ldrh	r3, [r3, #0]
 800793c:	b21b      	sxth	r3, r3
 800793e:	461a      	mov	r2, r3
 8007940:	4b7c      	ldr	r3, [pc, #496]	; (8007b34 <main+0x874>)
 8007942:	f993 3000 	ldrsb.w	r3, [r3]
 8007946:	4413      	add	r3, r2
 8007948:	2b00      	cmp	r3, #0
 800794a:	db0f      	blt.n	800796c <main+0x6ac>
				MotorPID_Left.ValueTask = speed + LedStrip_Speed.LeftSpeed;
 800794c:	4b7a      	ldr	r3, [pc, #488]	; (8007b38 <main+0x878>)
 800794e:	881b      	ldrh	r3, [r3, #0]
 8007950:	b21b      	sxth	r3, r3
 8007952:	461a      	mov	r2, r3
 8007954:	4b77      	ldr	r3, [pc, #476]	; (8007b34 <main+0x874>)
 8007956:	f993 3000 	ldrsb.w	r3, [r3]
 800795a:	4413      	add	r3, r2
 800795c:	ee07 3a90 	vmov	s15, r3
 8007960:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007964:	4b6c      	ldr	r3, [pc, #432]	; (8007b18 <main+0x858>)
 8007966:	edc3 7a07 	vstr	s15, [r3, #28]
 800796a:	e003      	b.n	8007974 <main+0x6b4>
			} else {
				MotorPID_Left.ValueTask = 0;
 800796c:	4b6a      	ldr	r3, [pc, #424]	; (8007b18 <main+0x858>)
 800796e:	f04f 0200 	mov.w	r2, #0
 8007972:	61da      	str	r2, [r3, #28]
			}
			if ((speed + LedStrip_Speed.RightSpeed) >= 0) {
 8007974:	4b70      	ldr	r3, [pc, #448]	; (8007b38 <main+0x878>)
 8007976:	881b      	ldrh	r3, [r3, #0]
 8007978:	b21b      	sxth	r3, r3
 800797a:	461a      	mov	r2, r3
 800797c:	4b6d      	ldr	r3, [pc, #436]	; (8007b34 <main+0x874>)
 800797e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007982:	4413      	add	r3, r2
 8007984:	2b00      	cmp	r3, #0
 8007986:	db0f      	blt.n	80079a8 <main+0x6e8>
				MotorPID_Right.ValueTask = speed + LedStrip_Speed.RightSpeed;
 8007988:	4b6b      	ldr	r3, [pc, #428]	; (8007b38 <main+0x878>)
 800798a:	881b      	ldrh	r3, [r3, #0]
 800798c:	b21b      	sxth	r3, r3
 800798e:	461a      	mov	r2, r3
 8007990:	4b68      	ldr	r3, [pc, #416]	; (8007b34 <main+0x874>)
 8007992:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007996:	4413      	add	r3, r2
 8007998:	ee07 3a90 	vmov	s15, r3
 800799c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80079a0:	4b5f      	ldr	r3, [pc, #380]	; (8007b20 <main+0x860>)
 80079a2:	edc3 7a07 	vstr	s15, [r3, #28]
 80079a6:	e003      	b.n	80079b0 <main+0x6f0>
			} else {
				MotorPID_Right.ValueTask = 0;
 80079a8:	4b5d      	ldr	r3, [pc, #372]	; (8007b20 <main+0x860>)
 80079aa:	f04f 0200 	mov.w	r2, #0
 80079ae:	61da      	str	r2, [r3, #28]
			}
			vMotorAction_LedStrip(&MotorLeft, &MotorRight,
 80079b0:	4b60      	ldr	r3, [pc, #384]	; (8007b34 <main+0x874>)
 80079b2:	789b      	ldrb	r3, [r3, #2]
 80079b4:	461a      	mov	r2, r3
 80079b6:	495b      	ldr	r1, [pc, #364]	; (8007b24 <main+0x864>)
 80079b8:	485b      	ldr	r0, [pc, #364]	; (8007b28 <main+0x868>)
 80079ba:	f7fe f8a3 	bl	8005b04 <vMotorAction_LedStrip>
					LedStrip_Speed.Action);
		}

		/* thread of the robot's movement support */
		if (Scan_falg && FlagRead_LedStrip >= 10) {
 80079be:	4b5f      	ldr	r3, [pc, #380]	; (8007b3c <main+0x87c>)
 80079c0:	781b      	ldrb	r3, [r3, #0]
 80079c2:	b2db      	uxtb	r3, r3
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d05e      	beq.n	8007a86 <main+0x7c6>
 80079c8:	4b50      	ldr	r3, [pc, #320]	; (8007b0c <main+0x84c>)
 80079ca:	781b      	ldrb	r3, [r3, #0]
 80079cc:	b2db      	uxtb	r3, r3
 80079ce:	2b09      	cmp	r3, #9
 80079d0:	d959      	bls.n	8007a86 <main+0x7c6>
			FlagRead_LedStrip = 0;
 80079d2:	4b4e      	ldr	r3, [pc, #312]	; (8007b0c <main+0x84c>)
 80079d4:	2200      	movs	r2, #0
 80079d6:	701a      	strb	r2, [r3, #0]
			vLedStrip_ReadStatus(&LedStrip);
 80079d8:	4855      	ldr	r0, [pc, #340]	; (8007b30 <main+0x870>)
 80079da:	f7fd fc3f 	bl	800525c <vLedStrip_ReadStatus>
			LedStrip_Speed = vLed_control(&LedStrip, Semaphor_NoReadRFID);
 80079de:	4b58      	ldr	r3, [pc, #352]	; (8007b40 <main+0x880>)
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	b2db      	uxtb	r3, r3
 80079e4:	4619      	mov	r1, r3
 80079e6:	4852      	ldr	r0, [pc, #328]	; (8007b30 <main+0x870>)
 80079e8:	f7fd fca8 	bl	800533c <vLed_control>
 80079ec:	4602      	mov	r2, r0
 80079ee:	4b51      	ldr	r3, [pc, #324]	; (8007b34 <main+0x874>)
 80079f0:	4611      	mov	r1, r2
 80079f2:	7019      	strb	r1, [r3, #0]
 80079f4:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80079f8:	7059      	strb	r1, [r3, #1]
 80079fa:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80079fe:	709a      	strb	r2, [r3, #2]
			if ((speed + LedStrip_Speed.LeftSpeed) >= 0) {
 8007a00:	4b4d      	ldr	r3, [pc, #308]	; (8007b38 <main+0x878>)
 8007a02:	881b      	ldrh	r3, [r3, #0]
 8007a04:	b21b      	sxth	r3, r3
 8007a06:	461a      	mov	r2, r3
 8007a08:	4b4a      	ldr	r3, [pc, #296]	; (8007b34 <main+0x874>)
 8007a0a:	f993 3000 	ldrsb.w	r3, [r3]
 8007a0e:	4413      	add	r3, r2
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	db0f      	blt.n	8007a34 <main+0x774>
				MotorPID_Left.ValueTask = speed + LedStrip_Speed.LeftSpeed;
 8007a14:	4b48      	ldr	r3, [pc, #288]	; (8007b38 <main+0x878>)
 8007a16:	881b      	ldrh	r3, [r3, #0]
 8007a18:	b21b      	sxth	r3, r3
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	4b45      	ldr	r3, [pc, #276]	; (8007b34 <main+0x874>)
 8007a1e:	f993 3000 	ldrsb.w	r3, [r3]
 8007a22:	4413      	add	r3, r2
 8007a24:	ee07 3a90 	vmov	s15, r3
 8007a28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a2c:	4b3a      	ldr	r3, [pc, #232]	; (8007b18 <main+0x858>)
 8007a2e:	edc3 7a07 	vstr	s15, [r3, #28]
 8007a32:	e003      	b.n	8007a3c <main+0x77c>
			} else {
				MotorPID_Left.ValueTask = 0;
 8007a34:	4b38      	ldr	r3, [pc, #224]	; (8007b18 <main+0x858>)
 8007a36:	f04f 0200 	mov.w	r2, #0
 8007a3a:	61da      	str	r2, [r3, #28]
			}
			if ((speed + LedStrip_Speed.RightSpeed) >= 0) {
 8007a3c:	4b3e      	ldr	r3, [pc, #248]	; (8007b38 <main+0x878>)
 8007a3e:	881b      	ldrh	r3, [r3, #0]
 8007a40:	b21b      	sxth	r3, r3
 8007a42:	461a      	mov	r2, r3
 8007a44:	4b3b      	ldr	r3, [pc, #236]	; (8007b34 <main+0x874>)
 8007a46:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007a4a:	4413      	add	r3, r2
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	db0f      	blt.n	8007a70 <main+0x7b0>
				MotorPID_Right.ValueTask = speed + LedStrip_Speed.RightSpeed;
 8007a50:	4b39      	ldr	r3, [pc, #228]	; (8007b38 <main+0x878>)
 8007a52:	881b      	ldrh	r3, [r3, #0]
 8007a54:	b21b      	sxth	r3, r3
 8007a56:	461a      	mov	r2, r3
 8007a58:	4b36      	ldr	r3, [pc, #216]	; (8007b34 <main+0x874>)
 8007a5a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007a5e:	4413      	add	r3, r2
 8007a60:	ee07 3a90 	vmov	s15, r3
 8007a64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a68:	4b2d      	ldr	r3, [pc, #180]	; (8007b20 <main+0x860>)
 8007a6a:	edc3 7a07 	vstr	s15, [r3, #28]
 8007a6e:	e003      	b.n	8007a78 <main+0x7b8>
			} else {
				MotorPID_Right.ValueTask = 0;
 8007a70:	4b2b      	ldr	r3, [pc, #172]	; (8007b20 <main+0x860>)
 8007a72:	f04f 0200 	mov.w	r2, #0
 8007a76:	61da      	str	r2, [r3, #28]
			}
			vMotorAction_LedStrip(&MotorLeft, &MotorRight,
 8007a78:	4b2e      	ldr	r3, [pc, #184]	; (8007b34 <main+0x874>)
 8007a7a:	789b      	ldrb	r3, [r3, #2]
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	4929      	ldr	r1, [pc, #164]	; (8007b24 <main+0x864>)
 8007a80:	4829      	ldr	r0, [pc, #164]	; (8007b28 <main+0x868>)
 8007a82:	f7fe f83f 	bl	8005b04 <vMotorAction_LedStrip>
					LedStrip_Speed.Action);
		}

		/* the thread of the PID Controller */
		if (FlagPID >= 10) {
 8007a86:	4b2f      	ldr	r3, [pc, #188]	; (8007b44 <main+0x884>)
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	2b09      	cmp	r3, #9
 8007a8e:	f67f accf 	bls.w	8007430 <main+0x170>
			FlagPID = 0;
 8007a92:	4b2c      	ldr	r3, [pc, #176]	; (8007b44 <main+0x884>)
 8007a94:	2200      	movs	r2, #0
 8007a96:	701a      	strb	r2, [r3, #0]
			if (Rotate90_flag) {
 8007a98:	4b1b      	ldr	r3, [pc, #108]	; (8007b08 <main+0x848>)
 8007a9a:	781b      	ldrb	r3, [r3, #0]
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d05c      	beq.n	8007b5c <main+0x89c>
				uint16_t encoderCounterL = uGetCounterTim(
 8007aa2:	4b21      	ldr	r3, [pc, #132]	; (8007b28 <main+0x868>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f7fd fdf6 	bl	8005698 <uGetCounterTim>
 8007aac:	4603      	mov	r3, r0
 8007aae:	817b      	strh	r3, [r7, #10]
						MotorLeft.Tim_Encoder);
				uint16_t encoderCounterR = uGetCounterTim(
 8007ab0:	4b1c      	ldr	r3, [pc, #112]	; (8007b24 <main+0x864>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f7fd fdef 	bl	8005698 <uGetCounterTim>
 8007aba:	4603      	mov	r3, r0
 8007abc:	813b      	strh	r3, [r7, #8]
						MotorRight.Tim_Encoder);
				if (encoderCounterL < 500) {
 8007abe:	897b      	ldrh	r3, [r7, #10]
 8007ac0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007ac4:	d207      	bcs.n	8007ad6 <main+0x816>
					Motor_Left_impulse += encoderCounterL;
 8007ac6:	4b12      	ldr	r3, [pc, #72]	; (8007b10 <main+0x850>)
 8007ac8:	881a      	ldrh	r2, [r3, #0]
 8007aca:	897b      	ldrh	r3, [r7, #10]
 8007acc:	4413      	add	r3, r2
 8007ace:	b29a      	uxth	r2, r3
 8007ad0:	4b0f      	ldr	r3, [pc, #60]	; (8007b10 <main+0x850>)
 8007ad2:	801a      	strh	r2, [r3, #0]
 8007ad4:	e009      	b.n	8007aea <main+0x82a>
				} else {
					Motor_Left_impulse += (1000 - encoderCounterL);
 8007ad6:	4b0e      	ldr	r3, [pc, #56]	; (8007b10 <main+0x850>)
 8007ad8:	881a      	ldrh	r2, [r3, #0]
 8007ada:	897b      	ldrh	r3, [r7, #10]
 8007adc:	1ad3      	subs	r3, r2, r3
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8007ae4:	b29a      	uxth	r2, r3
 8007ae6:	4b0a      	ldr	r3, [pc, #40]	; (8007b10 <main+0x850>)
 8007ae8:	801a      	strh	r2, [r3, #0]
				}
				if (encoderCounterR < 500) {
 8007aea:	893b      	ldrh	r3, [r7, #8]
 8007aec:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007af0:	d22a      	bcs.n	8007b48 <main+0x888>
					Motor_Right_impulse += encoderCounterR;
 8007af2:	4b08      	ldr	r3, [pc, #32]	; (8007b14 <main+0x854>)
 8007af4:	881a      	ldrh	r2, [r3, #0]
 8007af6:	893b      	ldrh	r3, [r7, #8]
 8007af8:	4413      	add	r3, r2
 8007afa:	b29a      	uxth	r2, r3
 8007afc:	4b05      	ldr	r3, [pc, #20]	; (8007b14 <main+0x854>)
 8007afe:	801a      	strh	r2, [r3, #0]
 8007b00:	e02c      	b.n	8007b5c <main+0x89c>
 8007b02:	bf00      	nop
 8007b04:	0800ab54 	.word	0x0800ab54
 8007b08:	20000538 	.word	0x20000538
 8007b0c:	2000066c 	.word	0x2000066c
 8007b10:	200004b0 	.word	0x200004b0
 8007b14:	200004b2 	.word	0x200004b2
 8007b18:	200006e8 	.word	0x200006e8
 8007b1c:	40400000 	.word	0x40400000
 8007b20:	200006c4 	.word	0x200006c4
 8007b24:	200008c0 	.word	0x200008c0
 8007b28:	20000a5c 	.word	0x20000a5c
 8007b2c:	200004ae 	.word	0x200004ae
 8007b30:	200006b4 	.word	0x200006b4
 8007b34:	20000930 	.word	0x20000930
 8007b38:	20000018 	.word	0x20000018
 8007b3c:	200004ca 	.word	0x200004ca
 8007b40:	20000524 	.word	0x20000524
 8007b44:	200008ec 	.word	0x200008ec
				} else {
					Motor_Right_impulse += (1000 - encoderCounterR);
 8007b48:	4b29      	ldr	r3, [pc, #164]	; (8007bf0 <main+0x930>)
 8007b4a:	881a      	ldrh	r2, [r3, #0]
 8007b4c:	893b      	ldrh	r3, [r7, #8]
 8007b4e:	1ad3      	subs	r3, r2, r3
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8007b56:	b29a      	uxth	r2, r3
 8007b58:	4b25      	ldr	r3, [pc, #148]	; (8007bf0 <main+0x930>)
 8007b5a:	801a      	strh	r2, [r3, #0]
				}
			}
			vMotorPID_Control(&MotorPID_Left, &MotorLeft);
 8007b5c:	4925      	ldr	r1, [pc, #148]	; (8007bf4 <main+0x934>)
 8007b5e:	4826      	ldr	r0, [pc, #152]	; (8007bf8 <main+0x938>)
 8007b60:	f7fd ff31 	bl	80059c6 <vMotorPID_Control>
			vMotorPID_Control(&MotorPID_Right, &MotorRight);
 8007b64:	4925      	ldr	r1, [pc, #148]	; (8007bfc <main+0x93c>)
 8007b66:	4826      	ldr	r0, [pc, #152]	; (8007c00 <main+0x940>)
 8007b68:	f7fd ff2d 	bl	80059c6 <vMotorPID_Control>

			watek1 = TIM2->CNT;
 8007b6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b72:	b2da      	uxtb	r2, r3
 8007b74:	4b23      	ldr	r3, [pc, #140]	; (8007c04 <main+0x944>)
 8007b76:	701a      	strb	r2, [r3, #0]
			watek2 = TIM3->CNT;
 8007b78:	4b23      	ldr	r3, [pc, #140]	; (8007c08 <main+0x948>)
 8007b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7c:	b2da      	uxtb	r2, r3
 8007b7e:	4b23      	ldr	r3, [pc, #140]	; (8007c0c <main+0x94c>)
 8007b80:	701a      	strb	r2, [r3, #0]
			error1 = MotorPID_Left.ExecutionValue;
 8007b82:	4b1d      	ldr	r3, [pc, #116]	; (8007bf8 <main+0x938>)
 8007b84:	6a1b      	ldr	r3, [r3, #32]
 8007b86:	4618      	mov	r0, r3
 8007b88:	f7f8 fce6 	bl	8000558 <__aeabi_f2d>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	460c      	mov	r4, r1
 8007b90:	4a1f      	ldr	r2, [pc, #124]	; (8007c10 <main+0x950>)
 8007b92:	e882 0018 	stmia.w	r2, {r3, r4}
			error2 = MotorPID_Right.ExecutionValue;
 8007b96:	4b1a      	ldr	r3, [pc, #104]	; (8007c00 <main+0x940>)
 8007b98:	6a1b      	ldr	r3, [r3, #32]
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f7f8 fcdc 	bl	8000558 <__aeabi_f2d>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	460c      	mov	r4, r1
 8007ba4:	4a1b      	ldr	r2, [pc, #108]	; (8007c14 <main+0x954>)
 8007ba6:	e882 0018 	stmia.w	r2, {r3, r4}

			vMotor_SetPWM(&MotorLeft, error1);
 8007baa:	4b19      	ldr	r3, [pc, #100]	; (8007c10 <main+0x950>)
 8007bac:	cb18      	ldmia	r3, {r3, r4}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	4621      	mov	r1, r4
 8007bb2:	f7f8 ffe7 	bl	8000b84 <__aeabi_d2uiz>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	4619      	mov	r1, r3
 8007bbc:	480d      	ldr	r0, [pc, #52]	; (8007bf4 <main+0x934>)
 8007bbe:	f7fd fe63 	bl	8005888 <vMotor_SetPWM>
			vMotor_SetPWM(&MotorRight, error2);
 8007bc2:	4b14      	ldr	r3, [pc, #80]	; (8007c14 <main+0x954>)
 8007bc4:	cb18      	ldmia	r3, {r3, r4}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	4621      	mov	r1, r4
 8007bca:	f7f8 ffdb 	bl	8000b84 <__aeabi_d2uiz>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	b2db      	uxtb	r3, r3
 8007bd2:	4619      	mov	r1, r3
 8007bd4:	4809      	ldr	r0, [pc, #36]	; (8007bfc <main+0x93c>)
 8007bd6:	f7fd fe57 	bl	8005888 <vMotor_SetPWM>

			vClearCounter(MotorLeft.Tim_Encoder);
 8007bda:	4b06      	ldr	r3, [pc, #24]	; (8007bf4 <main+0x934>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4618      	mov	r0, r3
 8007be0:	f7fd fd67 	bl	80056b2 <vClearCounter>
			vClearCounter(MotorRight.Tim_Encoder);
 8007be4:	4b05      	ldr	r3, [pc, #20]	; (8007bfc <main+0x93c>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4618      	mov	r0, r3
 8007bea:	f7fd fd62 	bl	80056b2 <vClearCounter>
		if (nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY) {
 8007bee:	e41f      	b.n	8007430 <main+0x170>
 8007bf0:	200004b2 	.word	0x200004b2
 8007bf4:	20000a5c 	.word	0x20000a5c
 8007bf8:	200006e8 	.word	0x200006e8
 8007bfc:	200008c0 	.word	0x200008c0
 8007c00:	200006c4 	.word	0x200006c4
 8007c04:	20000811 	.word	0x20000811
 8007c08:	40000400 	.word	0x40000400
 8007c0c:	2000066e 	.word	0x2000066e
 8007c10:	200009a8 	.word	0x200009a8
 8007c14:	20000ac8 	.word	0x20000ac8

08007c18 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b094      	sub	sp, #80	; 0x50
 8007c1c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8007c1e:	f107 0320 	add.w	r3, r7, #32
 8007c22:	2230      	movs	r2, #48	; 0x30
 8007c24:	2100      	movs	r1, #0
 8007c26:	4618      	mov	r0, r3
 8007c28:	f001 fd97 	bl	800975a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8007c2c:	f107 030c 	add.w	r3, r7, #12
 8007c30:	2200      	movs	r2, #0
 8007c32:	601a      	str	r2, [r3, #0]
 8007c34:	605a      	str	r2, [r3, #4]
 8007c36:	609a      	str	r2, [r3, #8]
 8007c38:	60da      	str	r2, [r3, #12]
 8007c3a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	60bb      	str	r3, [r7, #8]
 8007c40:	4a2b      	ldr	r2, [pc, #172]	; (8007cf0 <SystemClock_Config+0xd8>)
 8007c42:	4b2b      	ldr	r3, [pc, #172]	; (8007cf0 <SystemClock_Config+0xd8>)
 8007c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c4a:	6413      	str	r3, [r2, #64]	; 0x40
 8007c4c:	4b28      	ldr	r3, [pc, #160]	; (8007cf0 <SystemClock_Config+0xd8>)
 8007c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c54:	60bb      	str	r3, [r7, #8]
 8007c56:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007c58:	2300      	movs	r3, #0
 8007c5a:	607b      	str	r3, [r7, #4]
 8007c5c:	4a25      	ldr	r2, [pc, #148]	; (8007cf4 <SystemClock_Config+0xdc>)
 8007c5e:	4b25      	ldr	r3, [pc, #148]	; (8007cf4 <SystemClock_Config+0xdc>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007c66:	6013      	str	r3, [r2, #0]
 8007c68:	4b22      	ldr	r3, [pc, #136]	; (8007cf4 <SystemClock_Config+0xdc>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007c70:	607b      	str	r3, [r7, #4]
 8007c72:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007c74:	2302      	movs	r3, #2
 8007c76:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007c7c:	2310      	movs	r3, #16
 8007c7e:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007c80:	2302      	movs	r3, #2
 8007c82:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007c84:	2300      	movs	r3, #0
 8007c86:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8007c88:	2308      	movs	r3, #8
 8007c8a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8007c8c:	23b4      	movs	r3, #180	; 0xb4
 8007c8e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007c90:	2302      	movs	r3, #2
 8007c92:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8007c94:	2304      	movs	r3, #4
 8007c96:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8007c98:	f107 0320 	add.w	r3, r7, #32
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f7fa fcef 	bl	8002680 <HAL_RCC_OscConfig>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d001      	beq.n	8007cac <SystemClock_Config+0x94>
		Error_Handler();
 8007ca8:	f000 f8c6 	bl	8007e38 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8007cac:	f7fa fc98 	bl	80025e0 <HAL_PWREx_EnableOverDrive>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d001      	beq.n	8007cba <SystemClock_Config+0xa2>
		Error_Handler();
 8007cb6:	f000 f8bf 	bl	8007e38 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8007cba:	230f      	movs	r3, #15
 8007cbc:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007cbe:	2302      	movs	r3, #2
 8007cc0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007cc6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007cca:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007ccc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007cd0:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8007cd2:	f107 030c 	add.w	r3, r7, #12
 8007cd6:	2105      	movs	r1, #5
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f7fa ff13 	bl	8002b04 <HAL_RCC_ClockConfig>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d001      	beq.n	8007ce8 <SystemClock_Config+0xd0>
		Error_Handler();
 8007ce4:	f000 f8a8 	bl	8007e38 <Error_Handler>
	}
}
 8007ce8:	bf00      	nop
 8007cea:	3750      	adds	r7, #80	; 0x50
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	40023800 	.word	0x40023800
 8007cf4:	40007000 	.word	0x40007000

08007cf8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
//###############
//##############
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM12)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a25      	ldr	r2, [pc, #148]	; (8007d9c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d106      	bne.n	8007d18 <HAL_TIM_PeriodElapsedCallback+0x20>
		Display_VT++;
 8007d0a:	4b25      	ldr	r3, [pc, #148]	; (8007da0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8007d0c:	881b      	ldrh	r3, [r3, #0]
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	3301      	adds	r3, #1
 8007d12:	b29a      	uxth	r2, r3
 8007d14:	4b22      	ldr	r3, [pc, #136]	; (8007da0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8007d16:	801a      	strh	r2, [r3, #0]
	Flag_read_card++;
 8007d18:	4b22      	ldr	r3, [pc, #136]	; (8007da4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8007d1a:	881b      	ldrh	r3, [r3, #0]
 8007d1c:	b29b      	uxth	r3, r3
 8007d1e:	3301      	adds	r3, #1
 8007d20:	b29a      	uxth	r2, r3
 8007d22:	4b20      	ldr	r3, [pc, #128]	; (8007da4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8007d24:	801a      	strh	r2, [r3, #0]
	FlagPID++;
 8007d26:	4b20      	ldr	r3, [pc, #128]	; (8007da8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	b2db      	uxtb	r3, r3
 8007d2c:	3301      	adds	r3, #1
 8007d2e:	b2da      	uxtb	r2, r3
 8007d30:	4b1d      	ldr	r3, [pc, #116]	; (8007da8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8007d32:	701a      	strb	r2, [r3, #0]
	FlagRead_LedStrip++;
 8007d34:	4b1d      	ldr	r3, [pc, #116]	; (8007dac <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8007d36:	781b      	ldrb	r3, [r3, #0]
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	b2da      	uxtb	r2, r3
 8007d3e:	4b1b      	ldr	r3, [pc, #108]	; (8007dac <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8007d40:	701a      	strb	r2, [r3, #0]
	ADC_flag++;
 8007d42:	4b1b      	ldr	r3, [pc, #108]	; (8007db0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	3301      	adds	r3, #1
 8007d4a:	b2da      	uxtb	r2, r3
 8007d4c:	4b18      	ldr	r3, [pc, #96]	; (8007db0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8007d4e:	701a      	strb	r2, [r3, #0]
	CheckStatus_flag++;
 8007d50:	4b18      	ldr	r3, [pc, #96]	; (8007db4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8007d52:	881b      	ldrh	r3, [r3, #0]
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	3301      	adds	r3, #1
 8007d58:	b29a      	uxth	r2, r3
 8007d5a:	4b16      	ldr	r3, [pc, #88]	; (8007db4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8007d5c:	801a      	strh	r2, [r3, #0]
	if (Semaphor_CloseRFID) {
 8007d5e:	4b16      	ldr	r3, [pc, #88]	; (8007db8 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8007d60:	781b      	ldrb	r3, [r3, #0]
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d006      	beq.n	8007d76 <HAL_TIM_PeriodElapsedCallback+0x7e>
		Flag_Close_RFID++;
 8007d68:	4b14      	ldr	r3, [pc, #80]	; (8007dbc <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8007d6a:	881b      	ldrh	r3, [r3, #0]
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	3301      	adds	r3, #1
 8007d70:	b29a      	uxth	r2, r3
 8007d72:	4b12      	ldr	r3, [pc, #72]	; (8007dbc <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8007d74:	801a      	strh	r2, [r3, #0]
	}
	if (Semafor_BackHome) {
 8007d76:	4b12      	ldr	r3, [pc, #72]	; (8007dc0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8007d78:	781b      	ldrb	r3, [r3, #0]
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d006      	beq.n	8007d8e <HAL_TIM_PeriodElapsedCallback+0x96>
		Backwards_timerStop++;
 8007d80:	4b10      	ldr	r3, [pc, #64]	; (8007dc4 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8007d82:	881b      	ldrh	r3, [r3, #0]
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	3301      	adds	r3, #1
 8007d88:	b29a      	uxth	r2, r3
 8007d8a:	4b0e      	ldr	r3, [pc, #56]	; (8007dc4 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8007d8c:	801a      	strh	r2, [r3, #0]
	}
}
 8007d8e:	bf00      	nop
 8007d90:	370c      	adds	r7, #12
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr
 8007d9a:	bf00      	nop
 8007d9c:	40001800 	.word	0x40001800
 8007da0:	20000536 	.word	0x20000536
 8007da4:	20000654 	.word	0x20000654
 8007da8:	200008ec 	.word	0x200008ec
 8007dac:	2000066c 	.word	0x2000066c
 8007db0:	20000658 	.word	0x20000658
 8007db4:	20000526 	.word	0x20000526
 8007db8:	20000533 	.word	0x20000533
 8007dbc:	20000520 	.word	0x20000520
 8007dc0:	20000532 	.word	0x20000532
 8007dc4:	20000ac0 	.word	0x20000ac0

08007dc8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8007dc8:	b480      	push	{r7}
 8007dca:	b083      	sub	sp, #12
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	4603      	mov	r3, r0
 8007dd0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == EXTI8_CloseCard_Pin) {
 8007dd2:	88fb      	ldrh	r3, [r7, #6]
 8007dd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dd8:	d10b      	bne.n	8007df2 <HAL_GPIO_EXTI_Callback+0x2a>
		OLED_refreshOn = 1;
 8007dda:	4b10      	ldr	r3, [pc, #64]	; (8007e1c <HAL_GPIO_EXTI_Callback+0x54>)
 8007ddc:	2201      	movs	r2, #1
 8007dde:	701a      	strb	r2, [r3, #0]
		Semaphor_NoReadRFID = 0;  //
 8007de0:	4b0f      	ldr	r3, [pc, #60]	; (8007e20 <HAL_GPIO_EXTI_Callback+0x58>)
 8007de2:	2200      	movs	r2, #0
 8007de4:	701a      	strb	r2, [r3, #0]
		Semaphor_CloseRFID = 1;
 8007de6:	4b0f      	ldr	r3, [pc, #60]	; (8007e24 <HAL_GPIO_EXTI_Callback+0x5c>)
 8007de8:	2201      	movs	r2, #1
 8007dea:	701a      	strb	r2, [r3, #0]
		rfid_onRead = 1;
 8007dec:	4b0e      	ldr	r3, [pc, #56]	; (8007e28 <HAL_GPIO_EXTI_Callback+0x60>)
 8007dee:	2201      	movs	r2, #1
 8007df0:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_3) {
 8007df2:	88fb      	ldrh	r3, [r7, #6]
 8007df4:	2b08      	cmp	r3, #8
 8007df6:	d10b      	bne.n	8007e10 <HAL_GPIO_EXTI_Callback+0x48>
		if (HomeCard_enable)
 8007df8:	4b0c      	ldr	r3, [pc, #48]	; (8007e2c <HAL_GPIO_EXTI_Callback+0x64>)
 8007dfa:	781b      	ldrb	r3, [r3, #0]
 8007dfc:	b2db      	uxtb	r3, r3
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d003      	beq.n	8007e0a <HAL_GPIO_EXTI_Callback+0x42>
			Start_charging = TRUE;
 8007e02:	4b0b      	ldr	r3, [pc, #44]	; (8007e30 <HAL_GPIO_EXTI_Callback+0x68>)
 8007e04:	2201      	movs	r2, #1
 8007e06:	701a      	strb	r2, [r3, #0]
		else
			Incident_flag = TRUE;
	}
}
 8007e08:	e002      	b.n	8007e10 <HAL_GPIO_EXTI_Callback+0x48>
			Incident_flag = TRUE;
 8007e0a:	4b0a      	ldr	r3, [pc, #40]	; (8007e34 <HAL_GPIO_EXTI_Callback+0x6c>)
 8007e0c:	2201      	movs	r2, #1
 8007e0e:	701a      	strb	r2, [r3, #0]
}
 8007e10:	bf00      	nop
 8007e12:	370c      	adds	r7, #12
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr
 8007e1c:	2000066d 	.word	0x2000066d
 8007e20:	20000524 	.word	0x20000524
 8007e24:	20000533 	.word	0x20000533
 8007e28:	200004ad 	.word	0x200004ad
 8007e2c:	20000523 	.word	0x20000523
 8007e30:	20000530 	.word	0x20000530
 8007e34:	20000531 	.word	0x20000531

08007e38 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8007e38:	b480      	push	{r7}
 8007e3a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8007e3c:	bf00      	nop
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e44:	4770      	bx	lr
	...

08007e48 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	4603      	mov	r3, r0
 8007e50:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8007e52:	2200      	movs	r2, #0
 8007e54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007e58:	480c      	ldr	r0, [pc, #48]	; (8007e8c <nRF24_ReadReg+0x44>)
 8007e5a:	f7fa fb8f 	bl	800257c <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 8007e5e:	79fb      	ldrb	r3, [r7, #7]
 8007e60:	f003 031f 	and.w	r3, r3, #31
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	4618      	mov	r0, r3
 8007e68:	f000 fdbe 	bl	80089e8 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8007e6c:	20ff      	movs	r0, #255	; 0xff
 8007e6e:	f000 fdbb 	bl	80089e8 <nRF24_LL_RW>
 8007e72:	4603      	mov	r3, r0
 8007e74:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8007e76:	2201      	movs	r2, #1
 8007e78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007e7c:	4803      	ldr	r0, [pc, #12]	; (8007e8c <nRF24_ReadReg+0x44>)
 8007e7e:	f7fa fb7d 	bl	800257c <HAL_GPIO_WritePin>

	return value;
 8007e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3710      	adds	r7, #16
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}
 8007e8c:	40020400 	.word	0x40020400

08007e90 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b082      	sub	sp, #8
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	4603      	mov	r3, r0
 8007e98:	460a      	mov	r2, r1
 8007e9a:	71fb      	strb	r3, [r7, #7]
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007ea6:	481a      	ldr	r0, [pc, #104]	; (8007f10 <nRF24_WriteReg+0x80>)
 8007ea8:	f7fa fb68 	bl	800257c <HAL_GPIO_WritePin>
	if (reg < nRF24_CMD_W_REGISTER) {
 8007eac:	79fb      	ldrb	r3, [r7, #7]
 8007eae:	2b1f      	cmp	r3, #31
 8007eb0:	d810      	bhi.n	8007ed4 <nRF24_WriteReg+0x44>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP ));
 8007eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007eb6:	f003 031f 	and.w	r3, r3, #31
 8007eba:	b25b      	sxtb	r3, r3
 8007ebc:	f043 0320 	orr.w	r3, r3, #32
 8007ec0:	b25b      	sxtb	r3, r3
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f000 fd8f 	bl	80089e8 <nRF24_LL_RW>
		nRF24_LL_RW(value);
 8007eca:	79bb      	ldrb	r3, [r7, #6]
 8007ecc:	4618      	mov	r0, r3
 8007ece:	f000 fd8b 	bl	80089e8 <nRF24_LL_RW>
 8007ed2:	e013      	b.n	8007efc <nRF24_WriteReg+0x6c>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 8007ed4:	79fb      	ldrb	r3, [r7, #7]
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f000 fd86 	bl	80089e8 <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX ) && (reg != nRF24_CMD_FLUSH_RX )
 8007edc:	79fb      	ldrb	r3, [r7, #7]
 8007ede:	2be1      	cmp	r3, #225	; 0xe1
 8007ee0:	d00c      	beq.n	8007efc <nRF24_WriteReg+0x6c>
 8007ee2:	79fb      	ldrb	r3, [r7, #7]
 8007ee4:	2be2      	cmp	r3, #226	; 0xe2
 8007ee6:	d009      	beq.n	8007efc <nRF24_WriteReg+0x6c>
				&& (reg != nRF24_CMD_REUSE_TX_PL ) && (reg != nRF24_CMD_NOP )) {
 8007ee8:	79fb      	ldrb	r3, [r7, #7]
 8007eea:	2be3      	cmp	r3, #227	; 0xe3
 8007eec:	d006      	beq.n	8007efc <nRF24_WriteReg+0x6c>
 8007eee:	79fb      	ldrb	r3, [r7, #7]
 8007ef0:	2bff      	cmp	r3, #255	; 0xff
 8007ef2:	d003      	beq.n	8007efc <nRF24_WriteReg+0x6c>
			// Send register value
			nRF24_LL_RW(value);
 8007ef4:	79bb      	ldrb	r3, [r7, #6]
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f000 fd76 	bl	80089e8 <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8007efc:	2201      	movs	r2, #1
 8007efe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007f02:	4803      	ldr	r0, [pc, #12]	; (8007f10 <nRF24_WriteReg+0x80>)
 8007f04:	f7fa fb3a 	bl	800257c <HAL_GPIO_WritePin>
}
 8007f08:	bf00      	nop
 8007f0a:	3708      	adds	r7, #8
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}
 8007f10:	40020400 	.word	0x40020400

08007f14 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8007f14:	b590      	push	{r4, r7, lr}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	6039      	str	r1, [r7, #0]
 8007f1e:	71fb      	strb	r3, [r7, #7]
 8007f20:	4613      	mov	r3, r2
 8007f22:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8007f24:	2200      	movs	r2, #0
 8007f26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007f2a:	480f      	ldr	r0, [pc, #60]	; (8007f68 <nRF24_ReadMBReg+0x54>)
 8007f2c:	f7fa fb26 	bl	800257c <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8007f30:	79fb      	ldrb	r3, [r7, #7]
 8007f32:	4618      	mov	r0, r3
 8007f34:	f000 fd58 	bl	80089e8 <nRF24_LL_RW>
	while (count--) {
 8007f38:	e007      	b.n	8007f4a <nRF24_ReadMBReg+0x36>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 8007f3a:	683c      	ldr	r4, [r7, #0]
 8007f3c:	1c63      	adds	r3, r4, #1
 8007f3e:	603b      	str	r3, [r7, #0]
 8007f40:	20ff      	movs	r0, #255	; 0xff
 8007f42:	f000 fd51 	bl	80089e8 <nRF24_LL_RW>
 8007f46:	4603      	mov	r3, r0
 8007f48:	7023      	strb	r3, [r4, #0]
	while (count--) {
 8007f4a:	79bb      	ldrb	r3, [r7, #6]
 8007f4c:	1e5a      	subs	r2, r3, #1
 8007f4e:	71ba      	strb	r2, [r7, #6]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d1f2      	bne.n	8007f3a <nRF24_ReadMBReg+0x26>
	}
	nRF24_CSN_H();
 8007f54:	2201      	movs	r2, #1
 8007f56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007f5a:	4803      	ldr	r0, [pc, #12]	; (8007f68 <nRF24_ReadMBReg+0x54>)
 8007f5c:	f7fa fb0e 	bl	800257c <HAL_GPIO_WritePin>
}
 8007f60:	bf00      	nop
 8007f62:	370c      	adds	r7, #12
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd90      	pop	{r4, r7, pc}
 8007f68:	40020400 	.word	0x40020400

08007f6c <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b082      	sub	sp, #8
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	4603      	mov	r3, r0
 8007f74:	6039      	str	r1, [r7, #0]
 8007f76:	71fb      	strb	r3, [r7, #7]
 8007f78:	4613      	mov	r3, r2
 8007f7a:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007f82:	480f      	ldr	r0, [pc, #60]	; (8007fc0 <nRF24_WriteMBReg+0x54>)
 8007f84:	f7fa fafa 	bl	800257c <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8007f88:	79fb      	ldrb	r3, [r7, #7]
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f000 fd2c 	bl	80089e8 <nRF24_LL_RW>
	while (count--) {
 8007f90:	e006      	b.n	8007fa0 <nRF24_WriteMBReg+0x34>
		nRF24_LL_RW(*pBuf++);
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	1c5a      	adds	r2, r3, #1
 8007f96:	603a      	str	r2, [r7, #0]
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f000 fd24 	bl	80089e8 <nRF24_LL_RW>
	while (count--) {
 8007fa0:	79bb      	ldrb	r3, [r7, #6]
 8007fa2:	1e5a      	subs	r2, r3, #1
 8007fa4:	71ba      	strb	r2, [r7, #6]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d1f3      	bne.n	8007f92 <nRF24_WriteMBReg+0x26>
	}
	nRF24_CSN_H();
 8007faa:	2201      	movs	r2, #1
 8007fac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007fb0:	4803      	ldr	r0, [pc, #12]	; (8007fc0 <nRF24_WriteMBReg+0x54>)
 8007fb2:	f7fa fae3 	bl	800257c <HAL_GPIO_WritePin>
}
 8007fb6:	bf00      	nop
 8007fb8:	3708      	adds	r7, #8
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
 8007fbe:	bf00      	nop
 8007fc0:	40020400 	.word	0x40020400

08007fc4 <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 8007fc8:	2108      	movs	r1, #8
 8007fca:	2000      	movs	r0, #0
 8007fcc:	f7ff ff60 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 8007fd0:	213f      	movs	r1, #63	; 0x3f
 8007fd2:	2001      	movs	r0, #1
 8007fd4:	f7ff ff5c 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 8007fd8:	2103      	movs	r1, #3
 8007fda:	2002      	movs	r0, #2
 8007fdc:	f7ff ff58 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 8007fe0:	2103      	movs	r1, #3
 8007fe2:	2003      	movs	r0, #3
 8007fe4:	f7ff ff54 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 8007fe8:	2103      	movs	r1, #3
 8007fea:	2004      	movs	r0, #4
 8007fec:	f7ff ff50 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 8007ff0:	2102      	movs	r1, #2
 8007ff2:	2005      	movs	r0, #5
 8007ff4:	f7ff ff4c 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 8007ff8:	210e      	movs	r1, #14
 8007ffa:	2006      	movs	r0, #6
 8007ffc:	f7ff ff48 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8008000:	2100      	movs	r1, #0
 8008002:	2007      	movs	r0, #7
 8008004:	f7ff ff44 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 8008008:	2100      	movs	r1, #0
 800800a:	2011      	movs	r0, #17
 800800c:	f7ff ff40 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8008010:	2100      	movs	r1, #0
 8008012:	2012      	movs	r0, #18
 8008014:	f7ff ff3c 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 8008018:	2100      	movs	r1, #0
 800801a:	2013      	movs	r0, #19
 800801c:	f7ff ff38 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8008020:	2100      	movs	r1, #0
 8008022:	2014      	movs	r0, #20
 8008024:	f7ff ff34 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 8008028:	2100      	movs	r1, #0
 800802a:	2015      	movs	r0, #21
 800802c:	f7ff ff30 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8008030:	2100      	movs	r1, #0
 8008032:	2016      	movs	r0, #22
 8008034:	f7ff ff2c 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 8008038:	2100      	movs	r1, #0
 800803a:	201c      	movs	r0, #28
 800803c:	f7ff ff28 	bl	8007e90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8008040:	2100      	movs	r1, #0
 8008042:	201d      	movs	r0, #29
 8008044:	f7ff ff24 	bl	8007e90 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 8008048:	f000 f9f2 	bl	8008430 <nRF24_FlushRX>
	nRF24_FlushTX();
 800804c:	f000 f9e8 	bl	8008420 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8008050:	f000 f9f6 	bl	8008440 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 8008054:	2201      	movs	r2, #1
 8008056:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800805a:	4802      	ldr	r0, [pc, #8]	; (8008064 <nRF24_Init+0xa0>)
 800805c:	f7fa fa8e 	bl	800257c <HAL_GPIO_WritePin>
}
 8008060:	bf00      	nop
 8008062:	bd80      	pop	{r7, pc}
 8008064:	40020400 	.word	0x40020400

08008068 <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8008068:	b580      	push	{r7, lr}
 800806a:	b084      	sub	sp, #16
 800806c:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *) nRF24_TEST_ADDR;
 800806e:	4b14      	ldr	r3, [pc, #80]	; (80080c0 <nRF24_Check+0x58>)
 8008070:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 8008072:	2205      	movs	r2, #5
 8008074:	68b9      	ldr	r1, [r7, #8]
 8008076:	2030      	movs	r0, #48	; 0x30
 8008078:	f7ff ff78 	bl	8007f6c <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 800807c:	463b      	mov	r3, r7
 800807e:	2205      	movs	r2, #5
 8008080:	4619      	mov	r1, r3
 8008082:	2010      	movs	r0, #16
 8008084:	f7ff ff46 	bl	8007f14 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8008088:	2300      	movs	r3, #0
 800808a:	73fb      	strb	r3, [r7, #15]
 800808c:	e010      	b.n	80080b0 <nRF24_Check+0x48>
		if (rxbuf[i] != *ptr++)
 800808e:	7bfb      	ldrb	r3, [r7, #15]
 8008090:	f107 0210 	add.w	r2, r7, #16
 8008094:	4413      	add	r3, r2
 8008096:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	1c59      	adds	r1, r3, #1
 800809e:	60b9      	str	r1, [r7, #8]
 80080a0:	781b      	ldrb	r3, [r3, #0]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d001      	beq.n	80080aa <nRF24_Check+0x42>
			return 0;
 80080a6:	2300      	movs	r3, #0
 80080a8:	e006      	b.n	80080b8 <nRF24_Check+0x50>
	for (i = 0; i < 5; i++) {
 80080aa:	7bfb      	ldrb	r3, [r7, #15]
 80080ac:	3301      	adds	r3, #1
 80080ae:	73fb      	strb	r3, [r7, #15]
 80080b0:	7bfb      	ldrb	r3, [r7, #15]
 80080b2:	2b04      	cmp	r3, #4
 80080b4:	d9eb      	bls.n	800808e <nRF24_Check+0x26>
	}

	return 1;
 80080b6:	2301      	movs	r3, #1
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	0800ab68 	.word	0x0800ab68

080080c4 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	4603      	mov	r3, r0
 80080cc:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 80080ce:	2000      	movs	r0, #0
 80080d0:	f7ff feba 	bl	8007e48 <nRF24_ReadReg>
 80080d4:	4603      	mov	r3, r0
 80080d6:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 80080d8:	79fb      	ldrb	r3, [r7, #7]
 80080da:	2b02      	cmp	r3, #2
 80080dc:	d104      	bne.n	80080e8 <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 80080de:	7bfb      	ldrb	r3, [r7, #15]
 80080e0:	f043 0302 	orr.w	r3, r3, #2
 80080e4:	73fb      	strb	r3, [r7, #15]
 80080e6:	e003      	b.n	80080f0 <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 80080e8:	7bfb      	ldrb	r3, [r7, #15]
 80080ea:	f023 0302 	bic.w	r3, r3, #2
 80080ee:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 80080f0:	7bfb      	ldrb	r3, [r7, #15]
 80080f2:	4619      	mov	r1, r3
 80080f4:	2000      	movs	r0, #0
 80080f6:	f7ff fecb 	bl	8007e90 <nRF24_WriteReg>
}
 80080fa:	bf00      	nop
 80080fc:	3710      	adds	r7, #16
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}

08008102 <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 8008102:	b580      	push	{r7, lr}
 8008104:	b084      	sub	sp, #16
 8008106:	af00      	add	r7, sp, #0
 8008108:	4603      	mov	r3, r0
 800810a:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 800810c:	2000      	movs	r0, #0
 800810e:	f7ff fe9b 	bl	8007e48 <nRF24_ReadReg>
 8008112:	4603      	mov	r3, r0
 8008114:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 8008116:	7bfb      	ldrb	r3, [r7, #15]
 8008118:	f023 0301 	bic.w	r3, r3, #1
 800811c:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX );
 800811e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008122:	f003 0301 	and.w	r3, r3, #1
 8008126:	b25a      	sxtb	r2, r3
 8008128:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800812c:	4313      	orrs	r3, r2
 800812e:	b25b      	sxtb	r3, r3
 8008130:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8008132:	7bfb      	ldrb	r3, [r7, #15]
 8008134:	4619      	mov	r1, r3
 8008136:	2000      	movs	r0, #0
 8008138:	f7ff feaa 	bl	8007e90 <nRF24_WriteReg>
}
 800813c:	bf00      	nop
 800813e:	3710      	adds	r7, #16
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}

08008144 <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 8008144:	b580      	push	{r7, lr}
 8008146:	b084      	sub	sp, #16
 8008148:	af00      	add	r7, sp, #0
 800814a:	4603      	mov	r3, r0
 800814c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 800814e:	2000      	movs	r0, #0
 8008150:	f7ff fe7a 	bl	8007e48 <nRF24_ReadReg>
 8008154:	4603      	mov	r3, r0
 8008156:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 8008158:	7bfb      	ldrb	r3, [r7, #15]
 800815a:	f023 030c 	bic.w	r3, r3, #12
 800815e:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC );
 8008160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008164:	f003 030c 	and.w	r3, r3, #12
 8008168:	b25a      	sxtb	r2, r3
 800816a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800816e:	4313      	orrs	r3, r2
 8008170:	b25b      	sxtb	r3, r3
 8008172:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8008174:	7bfb      	ldrb	r3, [r7, #15]
 8008176:	4619      	mov	r1, r3
 8008178:	2000      	movs	r0, #0
 800817a:	f7ff fe89 	bl	8007e90 <nRF24_WriteReg>
}
 800817e:	bf00      	nop
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}

08008186 <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 8008186:	b580      	push	{r7, lr}
 8008188:	b082      	sub	sp, #8
 800818a:	af00      	add	r7, sp, #0
 800818c:	4603      	mov	r3, r0
 800818e:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8008190:	79fb      	ldrb	r3, [r7, #7]
 8008192:	4619      	mov	r1, r3
 8008194:	2005      	movs	r0, #5
 8008196:	f7ff fe7b 	bl	8007e90 <nRF24_WriteReg>
}
 800819a:	bf00      	nop
 800819c:	3708      	adds	r7, #8
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <nRF24_SetAutoRetr>:
// Set automatic retransmission parameters
// input:
//   ard - auto retransmit delay, one of nRF24_ARD_xx values
//   arc - count of auto retransmits, value form 0 to 15
// note: zero arc value means that the automatic retransmission disabled
void nRF24_SetAutoRetr(uint8_t ard, uint8_t arc) {
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b082      	sub	sp, #8
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	4603      	mov	r3, r0
 80081aa:	460a      	mov	r2, r1
 80081ac:	71fb      	strb	r3, [r7, #7]
 80081ae:	4613      	mov	r3, r2
 80081b0:	71bb      	strb	r3, [r7, #6]
	// Set auto retransmit settings (SETUP_RETR register)
	nRF24_WriteReg(nRF24_REG_SETUP_RETR,
			(uint8_t) ((ard << 4) | (arc & nRF24_MASK_RETR_ARC )));
 80081b2:	79fb      	ldrb	r3, [r7, #7]
 80081b4:	011b      	lsls	r3, r3, #4
 80081b6:	b25a      	sxtb	r2, r3
 80081b8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80081bc:	f003 030f 	and.w	r3, r3, #15
 80081c0:	b25b      	sxtb	r3, r3
 80081c2:	4313      	orrs	r3, r2
 80081c4:	b25b      	sxtb	r3, r3
	nRF24_WriteReg(nRF24_REG_SETUP_RETR,
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	4619      	mov	r1, r3
 80081ca:	2004      	movs	r0, #4
 80081cc:	f7ff fe60 	bl	8007e90 <nRF24_WriteReg>
}
 80081d0:	bf00      	nop
 80081d2:	3708      	adds	r7, #8
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}

080081d8 <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
 80081de:	4603      	mov	r3, r0
 80081e0:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 80081e2:	79fb      	ldrb	r3, [r7, #7]
 80081e4:	3b02      	subs	r3, #2
 80081e6:	b2db      	uxtb	r3, r3
 80081e8:	4619      	mov	r1, r3
 80081ea:	2003      	movs	r0, #3
 80081ec:	f7ff fe50 	bl	8007e90 <nRF24_WriteReg>
}
 80081f0:	bf00      	nop
 80081f2:	3708      	adds	r7, #8
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}

080081f8 <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b084      	sub	sp, #16
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	4603      	mov	r3, r0
 8008200:	6039      	str	r1, [r7, #0]
 8008202:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 8008204:	79fb      	ldrb	r3, [r7, #7]
 8008206:	2b06      	cmp	r3, #6
 8008208:	d846      	bhi.n	8008298 <nRF24_SetAddr+0xa0>
 800820a:	a201      	add	r2, pc, #4	; (adr r2, 8008210 <nRF24_SetAddr+0x18>)
 800820c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008210:	0800822d 	.word	0x0800822d
 8008214:	0800822d 	.word	0x0800822d
 8008218:	08008285 	.word	0x08008285
 800821c:	08008285 	.word	0x08008285
 8008220:	08008285 	.word	0x08008285
 8008224:	08008285 	.word	0x08008285
 8008228:	0800822d 	.word	0x0800822d
	case nRF24_PIPETX:
	case nRF24_PIPE0:
	case nRF24_PIPE1:
		// Get address width
		addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 800822c:	2003      	movs	r0, #3
 800822e:	f7ff fe0b 	bl	8007e48 <nRF24_ReadReg>
 8008232:	4603      	mov	r3, r0
 8008234:	3301      	adds	r3, #1
 8008236:	73fb      	strb	r3, [r7, #15]
		// Write address in reverse order (LSByte first)
		addr += addr_width;
 8008238:	7bfb      	ldrb	r3, [r7, #15]
 800823a:	683a      	ldr	r2, [r7, #0]
 800823c:	4413      	add	r3, r2
 800823e:	603b      	str	r3, [r7, #0]
		nRF24_CSN_L();
 8008240:	2200      	movs	r2, #0
 8008242:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008246:	4817      	ldr	r0, [pc, #92]	; (80082a4 <nRF24_SetAddr+0xac>)
 8008248:	f7fa f998 	bl	800257c <HAL_GPIO_WritePin>
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 800824c:	79fb      	ldrb	r3, [r7, #7]
 800824e:	4a16      	ldr	r2, [pc, #88]	; (80082a8 <nRF24_SetAddr+0xb0>)
 8008250:	5cd3      	ldrb	r3, [r2, r3]
 8008252:	f043 0320 	orr.w	r3, r3, #32
 8008256:	b2db      	uxtb	r3, r3
 8008258:	4618      	mov	r0, r3
 800825a:	f000 fbc5 	bl	80089e8 <nRF24_LL_RW>
		do {
			nRF24_LL_RW(*addr--);
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	1e5a      	subs	r2, r3, #1
 8008262:	603a      	str	r2, [r7, #0]
 8008264:	781b      	ldrb	r3, [r3, #0]
 8008266:	4618      	mov	r0, r3
 8008268:	f000 fbbe 	bl	80089e8 <nRF24_LL_RW>
		} while (addr_width--);
 800826c:	7bfb      	ldrb	r3, [r7, #15]
 800826e:	1e5a      	subs	r2, r3, #1
 8008270:	73fa      	strb	r2, [r7, #15]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1f3      	bne.n	800825e <nRF24_SetAddr+0x66>
		nRF24_CSN_H();
 8008276:	2201      	movs	r2, #1
 8008278:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800827c:	4809      	ldr	r0, [pc, #36]	; (80082a4 <nRF24_SetAddr+0xac>)
 800827e:	f7fa f97d 	bl	800257c <HAL_GPIO_WritePin>
		break;
 8008282:	e00a      	b.n	800829a <nRF24_SetAddr+0xa2>
	case nRF24_PIPE2:
	case nRF24_PIPE3:
	case nRF24_PIPE4:
	case nRF24_PIPE5:
		// Write address LSBbyte (only first byte from the addr buffer)
		nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 8008284:	79fb      	ldrb	r3, [r7, #7]
 8008286:	4a08      	ldr	r2, [pc, #32]	; (80082a8 <nRF24_SetAddr+0xb0>)
 8008288:	5cd2      	ldrb	r2, [r2, r3]
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	781b      	ldrb	r3, [r3, #0]
 800828e:	4619      	mov	r1, r3
 8008290:	4610      	mov	r0, r2
 8008292:	f7ff fdfd 	bl	8007e90 <nRF24_WriteReg>
		break;
 8008296:	e000      	b.n	800829a <nRF24_SetAddr+0xa2>
	default:
		// Incorrect pipe number -> do nothing
		break;
 8008298:	bf00      	nop
	}
}
 800829a:	bf00      	nop
 800829c:	3710      	adds	r7, #16
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
 80082a2:	bf00      	nop
 80082a4:	40020400 	.word	0x40020400
 80082a8:	0800d898 	.word	0x0800d898

080082ac <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b084      	sub	sp, #16
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	4603      	mov	r3, r0
 80082b4:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 80082b6:	2006      	movs	r0, #6
 80082b8:	f7ff fdc6 	bl	8007e48 <nRF24_ReadReg>
 80082bc:	4603      	mov	r3, r0
 80082be:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 80082c0:	7bfb      	ldrb	r3, [r7, #15]
 80082c2:	f023 0306 	bic.w	r3, r3, #6
 80082c6:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 80082c8:	7bfa      	ldrb	r2, [r7, #15]
 80082ca:	79fb      	ldrb	r3, [r7, #7]
 80082cc:	4313      	orrs	r3, r2
 80082ce:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 80082d0:	7bfb      	ldrb	r3, [r7, #15]
 80082d2:	4619      	mov	r1, r3
 80082d4:	2006      	movs	r0, #6
 80082d6:	f7ff fddb 	bl	8007e90 <nRF24_WriteReg>
}
 80082da:	bf00      	nop
 80082dc:	3710      	adds	r7, #16
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}

080082e2 <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b084      	sub	sp, #16
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	4603      	mov	r3, r0
 80082ea:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 80082ec:	2006      	movs	r0, #6
 80082ee:	f7ff fdab 	bl	8007e48 <nRF24_ReadReg>
 80082f2:	4603      	mov	r3, r0
 80082f4:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 80082f6:	7bfb      	ldrb	r3, [r7, #15]
 80082f8:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80082fc:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 80082fe:	7bfa      	ldrb	r2, [r7, #15]
 8008300:	79fb      	ldrb	r3, [r7, #7]
 8008302:	4313      	orrs	r3, r2
 8008304:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8008306:	7bfb      	ldrb	r3, [r7, #15]
 8008308:	4619      	mov	r1, r3
 800830a:	2006      	movs	r0, #6
 800830c:	f7ff fdc0 	bl	8007e90 <nRF24_WriteReg>
}
 8008310:	bf00      	nop
 8008312:	3710      	adds	r7, #16
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	4603      	mov	r3, r0
 8008320:	71fb      	strb	r3, [r7, #7]
 8008322:	460b      	mov	r3, r1
 8008324:	71bb      	strb	r3, [r7, #6]
 8008326:	4613      	mov	r3, r2
 8008328:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 800832a:	2002      	movs	r0, #2
 800832c:	f7ff fd8c 	bl	8007e48 <nRF24_ReadReg>
 8008330:	4603      	mov	r3, r0
 8008332:	b25a      	sxtb	r2, r3
 8008334:	79fb      	ldrb	r3, [r7, #7]
 8008336:	2101      	movs	r1, #1
 8008338:	fa01 f303 	lsl.w	r3, r1, r3
 800833c:	b25b      	sxtb	r3, r3
 800833e:	4313      	orrs	r3, r2
 8008340:	b25b      	sxtb	r3, r3
 8008342:	b2db      	uxtb	r3, r3
 8008344:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008348:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 800834a:	7bfb      	ldrb	r3, [r7, #15]
 800834c:	4619      	mov	r1, r3
 800834e:	2002      	movs	r0, #2
 8008350:	f7ff fd9e 	bl	8007e90 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 8008354:	79fb      	ldrb	r3, [r7, #7]
 8008356:	4a19      	ldr	r2, [pc, #100]	; (80083bc <nRF24_SetRXPipe+0xa4>)
 8008358:	5cd2      	ldrb	r2, [r2, r3]
 800835a:	797b      	ldrb	r3, [r7, #5]
 800835c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008360:	b2db      	uxtb	r3, r3
 8008362:	4619      	mov	r1, r3
 8008364:	4610      	mov	r0, r2
 8008366:	f7ff fd93 	bl	8007e90 <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 800836a:	2001      	movs	r0, #1
 800836c:	f7ff fd6c 	bl	8007e48 <nRF24_ReadReg>
 8008370:	4603      	mov	r3, r0
 8008372:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 8008374:	79bb      	ldrb	r3, [r7, #6]
 8008376:	2b01      	cmp	r3, #1
 8008378:	d10a      	bne.n	8008390 <nRF24_SetRXPipe+0x78>
		reg |= (1 << pipe);
 800837a:	79fb      	ldrb	r3, [r7, #7]
 800837c:	2201      	movs	r2, #1
 800837e:	fa02 f303 	lsl.w	r3, r2, r3
 8008382:	b25a      	sxtb	r2, r3
 8008384:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008388:	4313      	orrs	r3, r2
 800838a:	b25b      	sxtb	r3, r3
 800838c:	73fb      	strb	r3, [r7, #15]
 800838e:	e00b      	b.n	80083a8 <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 8008390:	79fb      	ldrb	r3, [r7, #7]
 8008392:	2201      	movs	r2, #1
 8008394:	fa02 f303 	lsl.w	r3, r2, r3
 8008398:	b25b      	sxtb	r3, r3
 800839a:	43db      	mvns	r3, r3
 800839c:	b25a      	sxtb	r2, r3
 800839e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083a2:	4013      	ands	r3, r2
 80083a4:	b25b      	sxtb	r3, r3
 80083a6:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 80083a8:	7bfb      	ldrb	r3, [r7, #15]
 80083aa:	4619      	mov	r1, r3
 80083ac:	2001      	movs	r0, #1
 80083ae:	f7ff fd6f 	bl	8007e90 <nRF24_WriteReg>
}
 80083b2:	bf00      	nop
 80083b4:	3710      	adds	r7, #16
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	0800d890 	.word	0x0800d890

080083c0 <nRF24_EnableAA>:
}

// Enable the auto retransmit (a.k.a. enhanced ShockBurst) for the specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
void nRF24_EnableAA(uint8_t pipe) {
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	4603      	mov	r3, r0
 80083c8:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Set bit in EN_AA register
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 80083ca:	2001      	movs	r0, #1
 80083cc:	f7ff fd3c 	bl	8007e48 <nRF24_ReadReg>
 80083d0:	4603      	mov	r3, r0
 80083d2:	73fb      	strb	r3, [r7, #15]
	reg |= (1 << pipe);
 80083d4:	79fb      	ldrb	r3, [r7, #7]
 80083d6:	2201      	movs	r2, #1
 80083d8:	fa02 f303 	lsl.w	r3, r2, r3
 80083dc:	b25a      	sxtb	r2, r3
 80083de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	b25b      	sxtb	r3, r3
 80083e6:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 80083e8:	7bfb      	ldrb	r3, [r7, #15]
 80083ea:	4619      	mov	r1, r3
 80083ec:	2001      	movs	r0, #1
 80083ee:	f7ff fd4f 	bl	8007e90 <nRF24_WriteReg>
}
 80083f2:	bf00      	nop
 80083f4:	3710      	adds	r7, #16
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}

080083fa <nRF24_GetStatus>:
	}
}

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 80083fa:	b580      	push	{r7, lr}
 80083fc:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 80083fe:	2007      	movs	r0, #7
 8008400:	f7ff fd22 	bl	8007e48 <nRF24_ReadReg>
 8008404:	4603      	mov	r3, r0
}
 8008406:	4618      	mov	r0, r3
 8008408:	bd80      	pop	{r7, pc}

0800840a <nRF24_GetStatus_RXFIFO>:
	return (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_STATUS_IRQ );
}

// Get status of the RX FIFO
// return: one of the nRF24_STATUS_RXFIFO_xx values
uint8_t nRF24_GetStatus_RXFIFO(void) {
 800840a:	b580      	push	{r7, lr}
 800840c:	af00      	add	r7, sp, #0
	return (nRF24_ReadReg(nRF24_REG_FIFO_STATUS) & nRF24_MASK_RXFIFO );
 800840e:	2017      	movs	r0, #23
 8008410:	f7ff fd1a 	bl	8007e48 <nRF24_ReadReg>
 8008414:	4603      	mov	r3, r0
 8008416:	f003 0303 	and.w	r3, r3, #3
 800841a:	b2db      	uxtb	r3, r3
}
 800841c:	4618      	mov	r0, r3
 800841e:	bd80      	pop	{r7, pc}

08008420 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 8008420:	b580      	push	{r7, lr}
 8008422:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 8008424:	21ff      	movs	r1, #255	; 0xff
 8008426:	20e1      	movs	r0, #225	; 0xe1
 8008428:	f7ff fd32 	bl	8007e90 <nRF24_WriteReg>
}
 800842c:	bf00      	nop
 800842e:	bd80      	pop	{r7, pc}

08008430 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 8008430:	b580      	push	{r7, lr}
 8008432:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 8008434:	21ff      	movs	r1, #255	; 0xff
 8008436:	20e2      	movs	r0, #226	; 0xe2
 8008438:	f7ff fd2a 	bl	8007e90 <nRF24_WriteReg>
}
 800843c:	bf00      	nop
 800843e:	bd80      	pop	{r7, pc}

08008440 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg = nRF24_ReadReg(nRF24_REG_STATUS);
 8008446:	2007      	movs	r0, #7
 8008448:	f7ff fcfe 	bl	8007e48 <nRF24_ReadReg>
 800844c:	4603      	mov	r3, r0
 800844e:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8008450:	79fb      	ldrb	r3, [r7, #7]
 8008452:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8008456:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8008458:	79fb      	ldrb	r3, [r7, #7]
 800845a:	4619      	mov	r1, r3
 800845c:	2007      	movs	r0, #7
 800845e:	f7ff fd17 	bl	8007e90 <nRF24_WriteReg>
}
 8008462:	bf00      	nop
 8008464:	3708      	adds	r7, #8
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}

0800846a <nRF24_WritePayload>:

// Write TX payload
// input:
//   pBuf - pointer to the buffer with payload data
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 800846a:	b580      	push	{r7, lr}
 800846c:	b082      	sub	sp, #8
 800846e:	af00      	add	r7, sp, #0
 8008470:	6078      	str	r0, [r7, #4]
 8008472:	460b      	mov	r3, r1
 8008474:	70fb      	strb	r3, [r7, #3]
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 8008476:	78fb      	ldrb	r3, [r7, #3]
 8008478:	461a      	mov	r2, r3
 800847a:	6879      	ldr	r1, [r7, #4]
 800847c:	20a0      	movs	r0, #160	; 0xa0
 800847e:	f7ff fd75 	bl	8007f6c <nRF24_WriteMBReg>
}
 8008482:	bf00      	nop
 8008484:	3708      	adds	r7, #8
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
	...

0800848c <nRF24_ReadPayload>:
//   pBuf - pointer to the buffer to store a payload data
//   length - pointer to variable to store a payload length
// return: one of nRF24_RX_xx values
//   nRF24_RX_PIPEX - packet has been received from the pipe number X
//   nRF24_RX_EMPTY - the RX FIFO is empty
nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length) {
 800848c:	b580      	push	{r7, lr}
 800848e:	b084      	sub	sp, #16
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
	uint8_t pipe;

	// Extract a payload pipe number from the STATUS register
	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO ) >> 1;
 8008496:	2007      	movs	r0, #7
 8008498:	f7ff fcd6 	bl	8007e48 <nRF24_ReadReg>
 800849c:	4603      	mov	r3, r0
 800849e:	105b      	asrs	r3, r3, #1
 80084a0:	b2db      	uxtb	r3, r3
 80084a2:	f003 0307 	and.w	r3, r3, #7
 80084a6:	73fb      	strb	r3, [r7, #15]

	// RX FIFO empty?
	if (pipe < 6) {
 80084a8:	7bfb      	ldrb	r3, [r7, #15]
 80084aa:	2b05      	cmp	r3, #5
 80084ac:	d816      	bhi.n	80084dc <nRF24_ReadPayload+0x50>
		// Get payload length
		*length = nRF24_ReadReg(nRF24_RX_PW_PIPE[pipe]);
 80084ae:	7bfb      	ldrb	r3, [r7, #15]
 80084b0:	4a0e      	ldr	r2, [pc, #56]	; (80084ec <nRF24_ReadPayload+0x60>)
 80084b2:	5cd3      	ldrb	r3, [r2, r3]
 80084b4:	4618      	mov	r0, r3
 80084b6:	f7ff fcc7 	bl	8007e48 <nRF24_ReadReg>
 80084ba:	4603      	mov	r3, r0
 80084bc:	461a      	mov	r2, r3
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	701a      	strb	r2, [r3, #0]

		// Read a payload from the RX FIFO
		if (*length) {
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	781b      	ldrb	r3, [r3, #0]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d006      	beq.n	80084d8 <nRF24_ReadPayload+0x4c>
			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	461a      	mov	r2, r3
 80084d0:	6879      	ldr	r1, [r7, #4]
 80084d2:	2061      	movs	r0, #97	; 0x61
 80084d4:	f7ff fd1e 	bl	8007f14 <nRF24_ReadMBReg>
		}

		return ((nRF24_RXResult) pipe);
 80084d8:	7bfb      	ldrb	r3, [r7, #15]
 80084da:	e003      	b.n	80084e4 <nRF24_ReadPayload+0x58>
	}

	// The RX FIFO is empty
	*length = 0;
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	2200      	movs	r2, #0
 80084e0:	701a      	strb	r2, [r3, #0]

	return nRF24_RX_EMPTY;
 80084e2:	23ff      	movs	r3, #255	; 0xff
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3710      	adds	r7, #16
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}
 80084ec:	0800d890 	.word	0x0800d890

080084f0 <nRF24_TransmitPacket>:

nRF24_TXResult nRF24_TransmitPacket(uint8_t *pBuf, uint8_t length,
		uint32_t wait) {
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b086      	sub	sp, #24
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	60f8      	str	r0, [r7, #12]
 80084f8:	460b      	mov	r3, r1
 80084fa:	607a      	str	r2, [r7, #4]
 80084fc:	72fb      	strb	r3, [r7, #11]

	uint8_t status;

	// Deassert the CE pin (in case if it still high)
	nRF24_CE_L();
 80084fe:	2200      	movs	r2, #0
 8008500:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008504:	481f      	ldr	r0, [pc, #124]	; (8008584 <nRF24_TransmitPacket+0x94>)
 8008506:	f7fa f839 	bl	800257c <HAL_GPIO_WritePin>

	// Transfer a data from the specified buffer to the TX FIFO
	nRF24_WritePayload(pBuf, length);
 800850a:	7afb      	ldrb	r3, [r7, #11]
 800850c:	4619      	mov	r1, r3
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f7ff ffab 	bl	800846a <nRF24_WritePayload>

	// Start a transmission by asserting CE pin (must be held at least 10us)
	nRF24_CE_H();
 8008514:	2201      	movs	r2, #1
 8008516:	f44f 7180 	mov.w	r1, #256	; 0x100
 800851a:	481a      	ldr	r0, [pc, #104]	; (8008584 <nRF24_TransmitPacket+0x94>)
 800851c:	f7fa f82e 	bl	800257c <HAL_GPIO_WritePin>
	// Poll the transceiver status register until one of the following flags will be set:
	//   TX_DS  - means the packet has been transmitted
	//   MAX_RT - means the maximum number of TX retransmits happened
	// note: this solution is far from perfect, better to use IRQ instead of polling the status
	do {
		status = nRF24_GetStatus();
 8008520:	f7ff ff6b 	bl	80083fa <nRF24_GetStatus>
 8008524:	4603      	mov	r3, r0
 8008526:	75fb      	strb	r3, [r7, #23]
		if (status & (nRF24_FLAG_TX_DS | nRF24_FLAG_MAX_RT )) {
 8008528:	7dfb      	ldrb	r3, [r7, #23]
 800852a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800852e:	2b00      	cmp	r3, #0
 8008530:	d105      	bne.n	800853e <nRF24_TransmitPacket+0x4e>
			break;
		}
	} while (wait--);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	1e5a      	subs	r2, r3, #1
 8008536:	607a      	str	r2, [r7, #4]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d1f1      	bne.n	8008520 <nRF24_TransmitPacket+0x30>
 800853c:	e000      	b.n	8008540 <nRF24_TransmitPacket+0x50>
			break;
 800853e:	bf00      	nop

	// Deassert the CE pin (Standby-II --> Standby-I)
	nRF24_CE_L();
 8008540:	2200      	movs	r2, #0
 8008542:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008546:	480f      	ldr	r0, [pc, #60]	; (8008584 <nRF24_TransmitPacket+0x94>)
 8008548:	f7fa f818 	bl	800257c <HAL_GPIO_WritePin>

	if (!wait) {
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d101      	bne.n	8008556 <nRF24_TransmitPacket+0x66>
		// Timeout
		return nRF24_TX_TIMEOUT;
 8008552:	2302      	movs	r3, #2
 8008554:	e012      	b.n	800857c <nRF24_TransmitPacket+0x8c>
	}

	// Check the flags in STATUS register

	// Clear pending IRQ flags
	nRF24_ClearIRQFlags();
 8008556:	f7ff ff73 	bl	8008440 <nRF24_ClearIRQFlags>

	if (status & nRF24_FLAG_MAX_RT) {
 800855a:	7dfb      	ldrb	r3, [r7, #23]
 800855c:	f003 0310 	and.w	r3, r3, #16
 8008560:	2b00      	cmp	r3, #0
 8008562:	d001      	beq.n	8008568 <nRF24_TransmitPacket+0x78>
		// Auto retransmit counter exceeds the programmed maximum limit (FIFO is not removed)
		return nRF24_TX_MAXRT;
 8008564:	2303      	movs	r3, #3
 8008566:	e009      	b.n	800857c <nRF24_TransmitPacket+0x8c>
	}

	if (status & nRF24_FLAG_TX_DS) {
 8008568:	7dfb      	ldrb	r3, [r7, #23]
 800856a:	f003 0320 	and.w	r3, r3, #32
 800856e:	2b00      	cmp	r3, #0
 8008570:	d001      	beq.n	8008576 <nRF24_TransmitPacket+0x86>
		// Successful transmission
		return nRF24_TX_SUCCESS;
 8008572:	2301      	movs	r3, #1
 8008574:	e002      	b.n	800857c <nRF24_TransmitPacket+0x8c>
	}

	// Some banana happens, a payload remains in the TX FIFO, flush it
	nRF24_FlushTX();
 8008576:	f7ff ff53 	bl	8008420 <nRF24_FlushTX>

	return nRF24_TX_ERROR;
 800857a:	2300      	movs	r3, #0
}
 800857c:	4618      	mov	r0, r3
 800857e:	3718      	adds	r7, #24
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}
 8008584:	40020c00 	.word	0x40020c00

08008588 <nRF24_PrintSetting>:
			nRF24_REG_FEATURE, i);
	HAL_UART_Transmit(&huart1, (uint8_t*) buffor, size, 100);
}


void nRF24_PrintSetting(){
 8008588:	b5b0      	push	{r4, r5, r7, lr}
 800858a:	b08a      	sub	sp, #40	; 0x28
 800858c:	af04      	add	r7, sp, #16
	uint8_t i;
	uint8_t buf[2][5];

	printf("================ NRF Configuration ================\r\n");
 800858e:	48c4      	ldr	r0, [pc, #784]	; (80088a0 <nRF24_PrintSetting+0x318>)
 8008590:	f001 fa20 	bl	80099d4 <puts>

	i = nRF24_ReadReg(nRF24_REG_CONFIG);
 8008594:	2000      	movs	r0, #0
 8008596:	f7ff fc57 	bl	8007e48 <nRF24_ReadReg>
 800859a:	4603      	mov	r3, r0
 800859c:	72fb      	strb	r3, [r7, #11]
	printf("STATUS    =  0x%02X RX_DR=%d TX_DS=%d MAX_RT=%d RX_P_NO=%d TX_FULL=%d\r\n", i , i & (1<<6), i & (1<<5), i & (1<<4),i & (3<<1),i & (1<<0) );
 800859e:	7af8      	ldrb	r0, [r7, #11]
 80085a0:	7afb      	ldrb	r3, [r7, #11]
 80085a2:	f003 0440 	and.w	r4, r3, #64	; 0x40
 80085a6:	7afb      	ldrb	r3, [r7, #11]
 80085a8:	f003 0520 	and.w	r5, r3, #32
 80085ac:	7afb      	ldrb	r3, [r7, #11]
 80085ae:	f003 0310 	and.w	r3, r3, #16
 80085b2:	7afa      	ldrb	r2, [r7, #11]
 80085b4:	f002 0206 	and.w	r2, r2, #6
 80085b8:	7af9      	ldrb	r1, [r7, #11]
 80085ba:	f001 0101 	and.w	r1, r1, #1
 80085be:	9102      	str	r1, [sp, #8]
 80085c0:	9201      	str	r2, [sp, #4]
 80085c2:	9300      	str	r3, [sp, #0]
 80085c4:	462b      	mov	r3, r5
 80085c6:	4622      	mov	r2, r4
 80085c8:	4601      	mov	r1, r0
 80085ca:	48b6      	ldr	r0, [pc, #728]	; (80088a4 <nRF24_PrintSetting+0x31c>)
 80085cc:	f001 f97a 	bl	80098c4 <iprintf>

	nRF24_ReadMBReg(nRF24_REG_RX_ADDR_P0, buf[0], 5);
 80085d0:	463b      	mov	r3, r7
 80085d2:	2205      	movs	r2, #5
 80085d4:	4619      	mov	r1, r3
 80085d6:	200a      	movs	r0, #10
 80085d8:	f7ff fc9c 	bl	8007f14 <nRF24_ReadMBReg>
	nRF24_ReadMBReg(nRF24_REG_RX_ADDR_P1, buf[1], 5);
 80085dc:	463b      	mov	r3, r7
 80085de:	3305      	adds	r3, #5
 80085e0:	2205      	movs	r2, #5
 80085e2:	4619      	mov	r1, r3
 80085e4:	200b      	movs	r0, #11
 80085e6:	f7ff fc95 	bl	8007f14 <nRF24_ReadMBReg>
	printf("RX_ADDR_P0-1	 = ");
 80085ea:	48af      	ldr	r0, [pc, #700]	; (80088a8 <nRF24_PrintSetting+0x320>)
 80085ec:	f001 f96a 	bl	80098c4 <iprintf>
	printf("0x");
 80085f0:	48ae      	ldr	r0, [pc, #696]	; (80088ac <nRF24_PrintSetting+0x324>)
 80085f2:	f001 f967 	bl	80098c4 <iprintf>
	for(int i = 0 ; i < 5; i++) printf("%02X",buf[0][i]);
 80085f6:	2300      	movs	r3, #0
 80085f8:	617b      	str	r3, [r7, #20]
 80085fa:	e00a      	b.n	8008612 <nRF24_PrintSetting+0x8a>
 80085fc:	463a      	mov	r2, r7
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	4413      	add	r3, r2
 8008602:	781b      	ldrb	r3, [r3, #0]
 8008604:	4619      	mov	r1, r3
 8008606:	48aa      	ldr	r0, [pc, #680]	; (80088b0 <nRF24_PrintSetting+0x328>)
 8008608:	f001 f95c 	bl	80098c4 <iprintf>
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	3301      	adds	r3, #1
 8008610:	617b      	str	r3, [r7, #20]
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	2b04      	cmp	r3, #4
 8008616:	ddf1      	ble.n	80085fc <nRF24_PrintSetting+0x74>
	printf("  0x");
 8008618:	48a6      	ldr	r0, [pc, #664]	; (80088b4 <nRF24_PrintSetting+0x32c>)
 800861a:	f001 f953 	bl	80098c4 <iprintf>
	for(int i = 0 ; i < 5; i++) printf("%02X",buf[1][i]);
 800861e:	2300      	movs	r3, #0
 8008620:	613b      	str	r3, [r7, #16]
 8008622:	e00a      	b.n	800863a <nRF24_PrintSetting+0xb2>
 8008624:	1d7a      	adds	r2, r7, #5
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	4413      	add	r3, r2
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	4619      	mov	r1, r3
 800862e:	48a0      	ldr	r0, [pc, #640]	; (80088b0 <nRF24_PrintSetting+0x328>)
 8008630:	f001 f948 	bl	80098c4 <iprintf>
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	3301      	adds	r3, #1
 8008638:	613b      	str	r3, [r7, #16]
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	2b04      	cmp	r3, #4
 800863e:	ddf1      	ble.n	8008624 <nRF24_PrintSetting+0x9c>
	printf("\r\n");
 8008640:	489d      	ldr	r0, [pc, #628]	; (80088b8 <nRF24_PrintSetting+0x330>)
 8008642:	f001 f9c7 	bl	80099d4 <puts>

	buf[0][0] = nRF24_ReadReg(nRF24_REG_RX_ADDR_P2);
 8008646:	200c      	movs	r0, #12
 8008648:	f7ff fbfe 	bl	8007e48 <nRF24_ReadReg>
 800864c:	4603      	mov	r3, r0
 800864e:	703b      	strb	r3, [r7, #0]
	buf[0][1] = nRF24_ReadReg(nRF24_REG_RX_ADDR_P3);
 8008650:	200d      	movs	r0, #13
 8008652:	f7ff fbf9 	bl	8007e48 <nRF24_ReadReg>
 8008656:	4603      	mov	r3, r0
 8008658:	707b      	strb	r3, [r7, #1]
	buf[0][2] = nRF24_ReadReg(nRF24_REG_RX_ADDR_P4);
 800865a:	200e      	movs	r0, #14
 800865c:	f7ff fbf4 	bl	8007e48 <nRF24_ReadReg>
 8008660:	4603      	mov	r3, r0
 8008662:	70bb      	strb	r3, [r7, #2]
	buf[0][3] = nRF24_ReadReg(nRF24_REG_RX_ADDR_P5);
 8008664:	200f      	movs	r0, #15
 8008666:	f7ff fbef 	bl	8007e48 <nRF24_ReadReg>
 800866a:	4603      	mov	r3, r0
 800866c:	70fb      	strb	r3, [r7, #3]
	printf("RX_ADDR_P2-5	 = 0x%02x 0x%02x 0x%02x 0x%02x",buf[0][0],buf[0][1],buf[0][2],buf[0][3]);
 800866e:	783b      	ldrb	r3, [r7, #0]
 8008670:	4619      	mov	r1, r3
 8008672:	787b      	ldrb	r3, [r7, #1]
 8008674:	461a      	mov	r2, r3
 8008676:	78bb      	ldrb	r3, [r7, #2]
 8008678:	4618      	mov	r0, r3
 800867a:	78fb      	ldrb	r3, [r7, #3]
 800867c:	9300      	str	r3, [sp, #0]
 800867e:	4603      	mov	r3, r0
 8008680:	488e      	ldr	r0, [pc, #568]	; (80088bc <nRF24_PrintSetting+0x334>)
 8008682:	f001 f91f 	bl	80098c4 <iprintf>
	printf("\r\n");
 8008686:	488c      	ldr	r0, [pc, #560]	; (80088b8 <nRF24_PrintSetting+0x330>)
 8008688:	f001 f9a4 	bl	80099d4 <puts>

	nRF24_ReadMBReg(nRF24_REG_TX_ADDR, buf[0], 5);
 800868c:	463b      	mov	r3, r7
 800868e:	2205      	movs	r2, #5
 8008690:	4619      	mov	r1, r3
 8008692:	2010      	movs	r0, #16
 8008694:	f7ff fc3e 	bl	8007f14 <nRF24_ReadMBReg>
	printf("TX_ADDR	 = ");
 8008698:	4889      	ldr	r0, [pc, #548]	; (80088c0 <nRF24_PrintSetting+0x338>)
 800869a:	f001 f913 	bl	80098c4 <iprintf>
	printf("0x");
 800869e:	4883      	ldr	r0, [pc, #524]	; (80088ac <nRF24_PrintSetting+0x324>)
 80086a0:	f001 f910 	bl	80098c4 <iprintf>
	for(int i = 0 ; i < 5; i++) printf("%02X",buf[0][i]);
 80086a4:	2300      	movs	r3, #0
 80086a6:	60fb      	str	r3, [r7, #12]
 80086a8:	e00a      	b.n	80086c0 <nRF24_PrintSetting+0x138>
 80086aa:	463a      	mov	r2, r7
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	4413      	add	r3, r2
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	4619      	mov	r1, r3
 80086b4:	487e      	ldr	r0, [pc, #504]	; (80088b0 <nRF24_PrintSetting+0x328>)
 80086b6:	f001 f905 	bl	80098c4 <iprintf>
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	3301      	adds	r3, #1
 80086be:	60fb      	str	r3, [r7, #12]
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2b04      	cmp	r3, #4
 80086c4:	ddf1      	ble.n	80086aa <nRF24_PrintSetting+0x122>
	printf("\r\n");
 80086c6:	487c      	ldr	r0, [pc, #496]	; (80088b8 <nRF24_PrintSetting+0x330>)
 80086c8:	f001 f984 	bl	80099d4 <puts>


	i = nRF24_ReadReg(nRF24_REG_RX_PW_P0);
 80086cc:	2011      	movs	r0, #17
 80086ce:	f7ff fbbb 	bl	8007e48 <nRF24_ReadReg>
 80086d2:	4603      	mov	r3, r0
 80086d4:	72fb      	strb	r3, [r7, #11]
	printf("RX_PW_P0-5	 = 0x%02X ",i);
 80086d6:	7afb      	ldrb	r3, [r7, #11]
 80086d8:	4619      	mov	r1, r3
 80086da:	487a      	ldr	r0, [pc, #488]	; (80088c4 <nRF24_PrintSetting+0x33c>)
 80086dc:	f001 f8f2 	bl	80098c4 <iprintf>
	i = nRF24_ReadReg(nRF24_REG_RX_PW_P1);
 80086e0:	2012      	movs	r0, #18
 80086e2:	f7ff fbb1 	bl	8007e48 <nRF24_ReadReg>
 80086e6:	4603      	mov	r3, r0
 80086e8:	72fb      	strb	r3, [r7, #11]
	printf("0x%02X ",i);
 80086ea:	7afb      	ldrb	r3, [r7, #11]
 80086ec:	4619      	mov	r1, r3
 80086ee:	4876      	ldr	r0, [pc, #472]	; (80088c8 <nRF24_PrintSetting+0x340>)
 80086f0:	f001 f8e8 	bl	80098c4 <iprintf>
	i = nRF24_ReadReg(nRF24_REG_RX_PW_P2);
 80086f4:	2013      	movs	r0, #19
 80086f6:	f7ff fba7 	bl	8007e48 <nRF24_ReadReg>
 80086fa:	4603      	mov	r3, r0
 80086fc:	72fb      	strb	r3, [r7, #11]
	printf("0x%02X ",i);
 80086fe:	7afb      	ldrb	r3, [r7, #11]
 8008700:	4619      	mov	r1, r3
 8008702:	4871      	ldr	r0, [pc, #452]	; (80088c8 <nRF24_PrintSetting+0x340>)
 8008704:	f001 f8de 	bl	80098c4 <iprintf>
	i = nRF24_ReadReg(nRF24_REG_RX_PW_P3);
 8008708:	2014      	movs	r0, #20
 800870a:	f7ff fb9d 	bl	8007e48 <nRF24_ReadReg>
 800870e:	4603      	mov	r3, r0
 8008710:	72fb      	strb	r3, [r7, #11]
	printf("0x%02X ",i);
 8008712:	7afb      	ldrb	r3, [r7, #11]
 8008714:	4619      	mov	r1, r3
 8008716:	486c      	ldr	r0, [pc, #432]	; (80088c8 <nRF24_PrintSetting+0x340>)
 8008718:	f001 f8d4 	bl	80098c4 <iprintf>
	i = nRF24_ReadReg(nRF24_REG_RX_PW_P4);
 800871c:	2015      	movs	r0, #21
 800871e:	f7ff fb93 	bl	8007e48 <nRF24_ReadReg>
 8008722:	4603      	mov	r3, r0
 8008724:	72fb      	strb	r3, [r7, #11]
	printf("0x%02X ",i);
 8008726:	7afb      	ldrb	r3, [r7, #11]
 8008728:	4619      	mov	r1, r3
 800872a:	4867      	ldr	r0, [pc, #412]	; (80088c8 <nRF24_PrintSetting+0x340>)
 800872c:	f001 f8ca 	bl	80098c4 <iprintf>
	i = nRF24_ReadReg(nRF24_REG_RX_PW_P5);
 8008730:	2016      	movs	r0, #22
 8008732:	f7ff fb89 	bl	8007e48 <nRF24_ReadReg>
 8008736:	4603      	mov	r3, r0
 8008738:	72fb      	strb	r3, [r7, #11]
	printf("0x%02X ",i);
 800873a:	7afb      	ldrb	r3, [r7, #11]
 800873c:	4619      	mov	r1, r3
 800873e:	4862      	ldr	r0, [pc, #392]	; (80088c8 <nRF24_PrintSetting+0x340>)
 8008740:	f001 f8c0 	bl	80098c4 <iprintf>
	printf("\r\n");
 8008744:	485c      	ldr	r0, [pc, #368]	; (80088b8 <nRF24_PrintSetting+0x330>)
 8008746:	f001 f945 	bl	80099d4 <puts>

	i = nRF24_ReadReg(nRF24_REG_EN_AA);
 800874a:	2001      	movs	r0, #1
 800874c:	f7ff fb7c 	bl	8007e48 <nRF24_ReadReg>
 8008750:	4603      	mov	r3, r0
 8008752:	72fb      	strb	r3, [r7, #11]
	printf("EN_AA       =  0x%02X", i );
 8008754:	7afb      	ldrb	r3, [r7, #11]
 8008756:	4619      	mov	r1, r3
 8008758:	485c      	ldr	r0, [pc, #368]	; (80088cc <nRF24_PrintSetting+0x344>)
 800875a:	f001 f8b3 	bl	80098c4 <iprintf>
	printf("\r\n");
 800875e:	4856      	ldr	r0, [pc, #344]	; (80088b8 <nRF24_PrintSetting+0x330>)
 8008760:	f001 f938 	bl	80099d4 <puts>

	i = nRF24_ReadReg(nRF24_REG_EN_RXADDR);
 8008764:	2002      	movs	r0, #2
 8008766:	f7ff fb6f 	bl	8007e48 <nRF24_ReadReg>
 800876a:	4603      	mov	r3, r0
 800876c:	72fb      	strb	r3, [r7, #11]
	printf("EN_RXADDR	 = 0x%02X", i );
 800876e:	7afb      	ldrb	r3, [r7, #11]
 8008770:	4619      	mov	r1, r3
 8008772:	4857      	ldr	r0, [pc, #348]	; (80088d0 <nRF24_PrintSetting+0x348>)
 8008774:	f001 f8a6 	bl	80098c4 <iprintf>
	printf("\r\n");
 8008778:	484f      	ldr	r0, [pc, #316]	; (80088b8 <nRF24_PrintSetting+0x330>)
 800877a:	f001 f92b 	bl	80099d4 <puts>

	i = nRF24_ReadReg(nRF24_REG_RF_CH);
 800877e:	2005      	movs	r0, #5
 8008780:	f7ff fb62 	bl	8007e48 <nRF24_ReadReg>
 8008784:	4603      	mov	r3, r0
 8008786:	72fb      	strb	r3, [r7, #11]
	printf("RF_CH		 = 0x%02X", i );
 8008788:	7afb      	ldrb	r3, [r7, #11]
 800878a:	4619      	mov	r1, r3
 800878c:	4851      	ldr	r0, [pc, #324]	; (80088d4 <nRF24_PrintSetting+0x34c>)
 800878e:	f001 f899 	bl	80098c4 <iprintf>
	printf("\r\n");
 8008792:	4849      	ldr	r0, [pc, #292]	; (80088b8 <nRF24_PrintSetting+0x330>)
 8008794:	f001 f91e 	bl	80099d4 <puts>

	i = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8008798:	2006      	movs	r0, #6
 800879a:	f7ff fb55 	bl	8007e48 <nRF24_ReadReg>
 800879e:	4603      	mov	r3, r0
 80087a0:	72fb      	strb	r3, [r7, #11]
	printf("RF_SETUP	 = 0x%02X", i );
 80087a2:	7afb      	ldrb	r3, [r7, #11]
 80087a4:	4619      	mov	r1, r3
 80087a6:	484c      	ldr	r0, [pc, #304]	; (80088d8 <nRF24_PrintSetting+0x350>)
 80087a8:	f001 f88c 	bl	80098c4 <iprintf>
	printf("\r\n");
 80087ac:	4842      	ldr	r0, [pc, #264]	; (80088b8 <nRF24_PrintSetting+0x330>)
 80087ae:	f001 f911 	bl	80099d4 <puts>

	i = nRF24_ReadReg(nRF24_REG_CONFIG);
 80087b2:	2000      	movs	r0, #0
 80087b4:	f7ff fb48 	bl	8007e48 <nRF24_ReadReg>
 80087b8:	4603      	mov	r3, r0
 80087ba:	72fb      	strb	r3, [r7, #11]
	printf("CONFIG		 = 0x%02X", i );
 80087bc:	7afb      	ldrb	r3, [r7, #11]
 80087be:	4619      	mov	r1, r3
 80087c0:	4846      	ldr	r0, [pc, #280]	; (80088dc <nRF24_PrintSetting+0x354>)
 80087c2:	f001 f87f 	bl	80098c4 <iprintf>
	printf("\r\n");
 80087c6:	483c      	ldr	r0, [pc, #240]	; (80088b8 <nRF24_PrintSetting+0x330>)
 80087c8:	f001 f904 	bl	80099d4 <puts>

	buf[0][0] = nRF24_ReadReg(nRF24_REG_DYNPD);
 80087cc:	201c      	movs	r0, #28
 80087ce:	f7ff fb3b 	bl	8007e48 <nRF24_ReadReg>
 80087d2:	4603      	mov	r3, r0
 80087d4:	703b      	strb	r3, [r7, #0]
	buf[0][1] = nRF24_ReadReg(nRF24_REG_FEATURE);
 80087d6:	201d      	movs	r0, #29
 80087d8:	f7ff fb36 	bl	8007e48 <nRF24_ReadReg>
 80087dc:	4603      	mov	r3, r0
 80087de:	707b      	strb	r3, [r7, #1]
	printf("DYNPD/FEATURE	 = 0x%02X 0x%02X", buf[0][0],buf[0][1]);
 80087e0:	783b      	ldrb	r3, [r7, #0]
 80087e2:	4619      	mov	r1, r3
 80087e4:	787b      	ldrb	r3, [r7, #1]
 80087e6:	461a      	mov	r2, r3
 80087e8:	483d      	ldr	r0, [pc, #244]	; (80088e0 <nRF24_PrintSetting+0x358>)
 80087ea:	f001 f86b 	bl	80098c4 <iprintf>
	printf("\r\n");
 80087ee:	4832      	ldr	r0, [pc, #200]	; (80088b8 <nRF24_PrintSetting+0x330>)
 80087f0:	f001 f8f0 	bl	80099d4 <puts>

	i = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 80087f4:	2006      	movs	r0, #6
 80087f6:	f7ff fb27 	bl	8007e48 <nRF24_ReadReg>
 80087fa:	4603      	mov	r3, r0
 80087fc:	72fb      	strb	r3, [r7, #11]
	printf("Data Rate	 = ");
 80087fe:	4839      	ldr	r0, [pc, #228]	; (80088e4 <nRF24_PrintSetting+0x35c>)
 8008800:	f001 f860 	bl	80098c4 <iprintf>
	switch ((i & 0x28) ) {
 8008804:	7afb      	ldrb	r3, [r7, #11]
 8008806:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800880a:	2b08      	cmp	r3, #8
 800880c:	d007      	beq.n	800881e <nRF24_PrintSetting+0x296>
 800880e:	2b20      	cmp	r3, #32
 8008810:	d009      	beq.n	8008826 <nRF24_PrintSetting+0x29e>
 8008812:	2b00      	cmp	r3, #0
 8008814:	d10b      	bne.n	800882e <nRF24_PrintSetting+0x2a6>
		case 0x00:
			printf("1Mbps");
 8008816:	4834      	ldr	r0, [pc, #208]	; (80088e8 <nRF24_PrintSetting+0x360>)
 8008818:	f001 f854 	bl	80098c4 <iprintf>
			break;
 800881c:	e00b      	b.n	8008836 <nRF24_PrintSetting+0x2ae>
		case 0x08:
			printf("2Mbps");
 800881e:	4833      	ldr	r0, [pc, #204]	; (80088ec <nRF24_PrintSetting+0x364>)
 8008820:	f001 f850 	bl	80098c4 <iprintf>
			break;
 8008824:	e007      	b.n	8008836 <nRF24_PrintSetting+0x2ae>
		case 0x20:
			printf("250kbps");
 8008826:	4832      	ldr	r0, [pc, #200]	; (80088f0 <nRF24_PrintSetting+0x368>)
 8008828:	f001 f84c 	bl	80098c4 <iprintf>
			break;
 800882c:	e003      	b.n	8008836 <nRF24_PrintSetting+0x2ae>
		default:
			printf("???");
 800882e:	4831      	ldr	r0, [pc, #196]	; (80088f4 <nRF24_PrintSetting+0x36c>)
 8008830:	f001 f848 	bl	80098c4 <iprintf>
			break;
 8008834:	bf00      	nop
	}
	printf("\r\n");
 8008836:	4820      	ldr	r0, [pc, #128]	; (80088b8 <nRF24_PrintSetting+0x330>)
 8008838:	f001 f8cc 	bl	80099d4 <puts>

	i = nRF24_ReadReg(nRF24_REG_CONFIG);
 800883c:	2000      	movs	r0, #0
 800883e:	f7ff fb03 	bl	8007e48 <nRF24_ReadReg>
 8008842:	4603      	mov	r3, r0
 8008844:	72fb      	strb	r3, [r7, #11]
	if(i & (1<<2)) printf("CRC Length	 = 16bit");
 8008846:	7afb      	ldrb	r3, [r7, #11]
 8008848:	f003 0304 	and.w	r3, r3, #4
 800884c:	2b00      	cmp	r3, #0
 800884e:	d003      	beq.n	8008858 <nRF24_PrintSetting+0x2d0>
 8008850:	4829      	ldr	r0, [pc, #164]	; (80088f8 <nRF24_PrintSetting+0x370>)
 8008852:	f001 f837 	bl	80098c4 <iprintf>
 8008856:	e002      	b.n	800885e <nRF24_PrintSetting+0x2d6>
	else printf("CRC Length	 = 8bit");
 8008858:	4828      	ldr	r0, [pc, #160]	; (80088fc <nRF24_PrintSetting+0x374>)
 800885a:	f001 f833 	bl	80098c4 <iprintf>
	printf("\r\n");
 800885e:	4816      	ldr	r0, [pc, #88]	; (80088b8 <nRF24_PrintSetting+0x330>)
 8008860:	f001 f8b8 	bl	80099d4 <puts>

	i = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8008864:	2006      	movs	r0, #6
 8008866:	f7ff faef 	bl	8007e48 <nRF24_ReadReg>
 800886a:	4603      	mov	r3, r0
 800886c:	72fb      	strb	r3, [r7, #11]
	switch ((i & 0x06) >> 1) {
 800886e:	7afb      	ldrb	r3, [r7, #11]
 8008870:	105b      	asrs	r3, r3, #1
 8008872:	f003 0303 	and.w	r3, r3, #3
 8008876:	2b03      	cmp	r3, #3
 8008878:	d84e      	bhi.n	8008918 <nRF24_PrintSetting+0x390>
 800887a:	a201      	add	r2, pc, #4	; (adr r2, 8008880 <nRF24_PrintSetting+0x2f8>)
 800887c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008880:	08008891 	.word	0x08008891
 8008884:	08008899 	.word	0x08008899
 8008888:	08008909 	.word	0x08008909
 800888c:	08008911 	.word	0x08008911
		case 0x00:
			printf("PA Power	 = -18dBm");
 8008890:	481b      	ldr	r0, [pc, #108]	; (8008900 <nRF24_PrintSetting+0x378>)
 8008892:	f001 f817 	bl	80098c4 <iprintf>
			break;
 8008896:	e043      	b.n	8008920 <nRF24_PrintSetting+0x398>
		case 0x01:
			printf("PA Power	 = -12dBm");
 8008898:	481a      	ldr	r0, [pc, #104]	; (8008904 <nRF24_PrintSetting+0x37c>)
 800889a:	f001 f813 	bl	80098c4 <iprintf>
			break;
 800889e:	e03f      	b.n	8008920 <nRF24_PrintSetting+0x398>
 80088a0:	0800af5c 	.word	0x0800af5c
 80088a4:	0800af94 	.word	0x0800af94
 80088a8:	0800afdc 	.word	0x0800afdc
 80088ac:	0800aff0 	.word	0x0800aff0
 80088b0:	0800adfc 	.word	0x0800adfc
 80088b4:	0800aff4 	.word	0x0800aff4
 80088b8:	0800affc 	.word	0x0800affc
 80088bc:	0800b000 	.word	0x0800b000
 80088c0:	0800b02c 	.word	0x0800b02c
 80088c4:	0800b038 	.word	0x0800b038
 80088c8:	0800b050 	.word	0x0800b050
 80088cc:	0800b058 	.word	0x0800b058
 80088d0:	0800b070 	.word	0x0800b070
 80088d4:	0800b084 	.word	0x0800b084
 80088d8:	0800b098 	.word	0x0800b098
 80088dc:	0800b0ac 	.word	0x0800b0ac
 80088e0:	0800b0c0 	.word	0x0800b0c0
 80088e4:	0800b0e0 	.word	0x0800b0e0
 80088e8:	0800b0f0 	.word	0x0800b0f0
 80088ec:	0800b0f8 	.word	0x0800b0f8
 80088f0:	0800b100 	.word	0x0800b100
 80088f4:	0800b108 	.word	0x0800b108
 80088f8:	0800b10c 	.word	0x0800b10c
 80088fc:	0800b120 	.word	0x0800b120
 8008900:	0800b134 	.word	0x0800b134
 8008904:	0800b148 	.word	0x0800b148
		case 0x02:
			printf("PA Power	 = -6dBm");
 8008908:	4809      	ldr	r0, [pc, #36]	; (8008930 <nRF24_PrintSetting+0x3a8>)
 800890a:	f000 ffdb 	bl	80098c4 <iprintf>
			break;
 800890e:	e007      	b.n	8008920 <nRF24_PrintSetting+0x398>
		case 0x03:
			printf("PA Power	 = 0dBm");
 8008910:	4808      	ldr	r0, [pc, #32]	; (8008934 <nRF24_PrintSetting+0x3ac>)
 8008912:	f000 ffd7 	bl	80098c4 <iprintf>
			break;
 8008916:	e003      	b.n	8008920 <nRF24_PrintSetting+0x398>
		default:
			printf("PA Power	 = ??");
 8008918:	4807      	ldr	r0, [pc, #28]	; (8008938 <nRF24_PrintSetting+0x3b0>)
 800891a:	f000 ffd3 	bl	80098c4 <iprintf>
			break;
 800891e:	bf00      	nop
		}
	printf("\r\n");
 8008920:	4806      	ldr	r0, [pc, #24]	; (800893c <nRF24_PrintSetting+0x3b4>)
 8008922:	f001 f857 	bl	80099d4 <puts>

}
 8008926:	bf00      	nop
 8008928:	3718      	adds	r7, #24
 800892a:	46bd      	mov	sp, r7
 800892c:	bdb0      	pop	{r4, r5, r7, pc}
 800892e:	bf00      	nop
 8008930:	0800b15c 	.word	0x0800b15c
 8008934:	0800b170 	.word	0x0800b170
 8008938:	0800b184 	.word	0x0800b184
 800893c:	0800affc 	.word	0x0800affc

08008940 <nRF24_setConfiguration>:

void nRF24_setConfiguration()
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b084      	sub	sp, #16
 8008944:	af00      	add	r7, sp, #0
	uint8_t ADDR1[] ={0x01,0x01,0x01,0x01,0x01}; // the TX address
 8008946:	4a25      	ldr	r2, [pc, #148]	; (80089dc <nRF24_setConfiguration+0x9c>)
 8008948:	f107 0308 	add.w	r3, r7, #8
 800894c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008950:	6018      	str	r0, [r3, #0]
 8008952:	3304      	adds	r3, #4
 8008954:	7019      	strb	r1, [r3, #0]
		uint8_t ADDR2[] ={0xc2,0xc2,0xc2,0xc2,0xc2};
 8008956:	4a22      	ldr	r2, [pc, #136]	; (80089e0 <nRF24_setConfiguration+0xa0>)
 8008958:	463b      	mov	r3, r7
 800895a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800895e:	6018      	str	r0, [r3, #0]
 8008960:	3304      	adds	r3, #4
 8008962:	7019      	strb	r1, [r3, #0]
		nRF24_EnableAA(0x3f); // disable ShockBurst
 8008964:	203f      	movs	r0, #63	; 0x3f
 8008966:	f7ff fd2b 	bl	80083c0 <nRF24_EnableAA>
		nRF24_SetRFChannel(0x4c); // set RF channel to 2490MHz
 800896a:	204c      	movs	r0, #76	; 0x4c
 800896c:	f7ff fc0b 	bl	8008186 <nRF24_SetRFChannel>
		nRF24_SetAddrWidth(5); // address width is 5 bytes
 8008970:	2005      	movs	r0, #5
 8008972:	f7ff fc31 	bl	80081d8 <nRF24_SetAddrWidth>
		nRF24_SetDataRate(nRF24_DR_250kbps); // 2Mbit/s data rate
 8008976:	2020      	movs	r0, #32
 8008978:	f7ff fcb3 	bl	80082e2 <nRF24_SetDataRate>
		nRF24_SetCRCScheme(nRF24_CRC_2byte); // 1-byte CRC scheme
 800897c:	200c      	movs	r0, #12
 800897e:	f7ff fbe1 	bl	8008144 <nRF24_SetCRCScheme>
		nRF24_SetTXPower(nRF24_TXPWR_0dBm); // configure TX power
 8008982:	2006      	movs	r0, #6
 8008984:	f7ff fc92 	bl	80082ac <nRF24_SetTXPower>
		nRF24_SetAutoRetr(nRF24_ARD_4000us, 15); // configure auto retransmit: 15 retransmissions with pause of 2500s in between
 8008988:	210f      	movs	r1, #15
 800898a:	200f      	movs	r0, #15
 800898c:	f7ff fc09 	bl	80081a2 <nRF24_SetAutoRetr>

		nRF24_SetAddr(nRF24_PIPETX, ADDR1); // program TX address
 8008990:	f107 0308 	add.w	r3, r7, #8
 8008994:	4619      	mov	r1, r3
 8008996:	2006      	movs	r0, #6
 8008998:	f7ff fc2e 	bl	80081f8 <nRF24_SetAddr>
		nRF24_SetAddr(nRF24_PIPE0, ADDR1); // program pipe#0 RX address, must be same as TX (for ACK packets)
 800899c:	f107 0308 	add.w	r3, r7, #8
 80089a0:	4619      	mov	r1, r3
 80089a2:	2000      	movs	r0, #0
 80089a4:	f7ff fc28 	bl	80081f8 <nRF24_SetAddr>

		nRF24_SetAddr(nRF24_PIPE2, ADDR2); // program pipe address
 80089a8:	463b      	mov	r3, r7
 80089aa:	4619      	mov	r1, r3
 80089ac:	2002      	movs	r0, #2
 80089ae:	f7ff fc23 	bl	80081f8 <nRF24_SetAddr>
		nRF24_SetRXPipe(nRF24_PIPE2, nRF24_AA_ON, 32); // enable RX pipe#1 with Auto-ACK: enabled, payload length: 10 bytes
 80089b2:	2220      	movs	r2, #32
 80089b4:	2101      	movs	r1, #1
 80089b6:	2002      	movs	r0, #2
 80089b8:	f7ff fcae 	bl	8008318 <nRF24_SetRXPipe>

		nRF24_SetOperationalMode(nRF24_MODE_RX); // switch transceiver to the TX mode
 80089bc:	2001      	movs	r0, #1
 80089be:	f7ff fba0 	bl	8008102 <nRF24_SetOperationalMode>
		nRF24_SetPowerMode(nRF24_PWR_UP); // wake-up transceiver (in case if it sleeping)
 80089c2:	2002      	movs	r0, #2
 80089c4:	f7ff fb7e 	bl	80080c4 <nRF24_SetPowerMode>
		nRF24_CE_H();
 80089c8:	2201      	movs	r2, #1
 80089ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80089ce:	4805      	ldr	r0, [pc, #20]	; (80089e4 <nRF24_setConfiguration+0xa4>)
 80089d0:	f7f9 fdd4 	bl	800257c <HAL_GPIO_WritePin>
}
 80089d4:	bf00      	nop
 80089d6:	3710      	adds	r7, #16
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}
 80089dc:	0800b194 	.word	0x0800b194
 80089e0:	0800b19c 	.word	0x0800b19c
 80089e4:	40020c00 	.word	0x40020c00

080089e8 <nRF24_LL_RW>:
// input:
//   data - value to transmit via SPI
// return: value received from SPI
extern SPI_HandleTypeDef hspi2;

uint8_t nRF24_LL_RW(uint8_t data) {
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b086      	sub	sp, #24
 80089ec:	af02      	add	r7, sp, #8
 80089ee:	4603      	mov	r3, r0
 80089f0:	71fb      	strb	r3, [r7, #7]
	uint8_t dataRX ;
	 // Wait until TX buffer is empty
//	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_TXE) == RESET);
	 while (RESET == ((READ_REG(hspi2.Instance->SR) & SPI_FLAG_TXE)));
 80089f2:	bf00      	nop
 80089f4:	4b0a      	ldr	r3, [pc, #40]	; (8008a20 <nRF24_LL_RW+0x38>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	f003 0302 	and.w	r3, r3, #2
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d0f8      	beq.n	80089f4 <nRF24_LL_RW+0xc>
	 HAL_SPI_TransmitReceive(&hspi2,&data,&dataRX,1,100);
 8008a02:	f107 020f 	add.w	r2, r7, #15
 8008a06:	1df9      	adds	r1, r7, #7
 8008a08:	2364      	movs	r3, #100	; 0x64
 8008a0a:	9300      	str	r3, [sp, #0]
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	4804      	ldr	r0, [pc, #16]	; (8008a20 <nRF24_LL_RW+0x38>)
 8008a10:	f7fa fbd9 	bl	80031c6 <HAL_SPI_TransmitReceive>
	// Wait while receive buffer is empty
//	 while (RESET == ((READ_REG(hspi1.Instance->SR) & SPI_FLAG_RXNE)));
	// Return received byte
//	HAL_SPI_Receive(&hspi1,(uint8_t* )dataReciver,1,100);
	//return (uint8_t)SPI_I2S_ReceiveData(nRF24_SPI_PORT);
	return (uint8_t)dataRX;
 8008a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3710      	adds	r7, #16
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop
 8008a20:	20000ad0 	.word	0x20000ad0

08008a24 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi5;
SPI_HandleTypeDef hspi6;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8008a28:	4b17      	ldr	r3, [pc, #92]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a2a:	4a18      	ldr	r2, [pc, #96]	; (8008a8c <MX_SPI2_Init+0x68>)
 8008a2c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8008a2e:	4b16      	ldr	r3, [pc, #88]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008a34:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8008a36:	4b14      	ldr	r3, [pc, #80]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a38:	2200      	movs	r2, #0
 8008a3a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8008a3c:	4b12      	ldr	r3, [pc, #72]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a3e:	2200      	movs	r2, #0
 8008a40:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008a42:	4b11      	ldr	r3, [pc, #68]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a44:	2200      	movs	r2, #0
 8008a46:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008a48:	4b0f      	ldr	r3, [pc, #60]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8008a4e:	4b0e      	ldr	r3, [pc, #56]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008a54:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8008a56:	4b0c      	ldr	r3, [pc, #48]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a58:	2228      	movs	r2, #40	; 0x28
 8008a5a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008a5c:	4b0a      	ldr	r3, [pc, #40]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a5e:	2200      	movs	r2, #0
 8008a60:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8008a62:	4b09      	ldr	r3, [pc, #36]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a64:	2200      	movs	r2, #0
 8008a66:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a68:	4b07      	ldr	r3, [pc, #28]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8008a6e:	4b06      	ldr	r3, [pc, #24]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a70:	220a      	movs	r2, #10
 8008a72:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8008a74:	4804      	ldr	r0, [pc, #16]	; (8008a88 <MX_SPI2_Init+0x64>)
 8008a76:	f7fa fa11 	bl	8002e9c <HAL_SPI_Init>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d001      	beq.n	8008a84 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8008a80:	f7ff f9da 	bl	8007e38 <Error_Handler>
  }

}
 8008a84:	bf00      	nop
 8008a86:	bd80      	pop	{r7, pc}
 8008a88:	20000ad0 	.word	0x20000ad0
 8008a8c:	40003800 	.word	0x40003800

08008a90 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	af00      	add	r7, sp, #0

  hspi4.Instance = SPI4;
 8008a94:	4b17      	ldr	r3, [pc, #92]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008a96:	4a18      	ldr	r2, [pc, #96]	; (8008af8 <MX_SPI4_Init+0x68>)
 8008a98:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8008a9a:	4b16      	ldr	r3, [pc, #88]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008a9c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008aa0:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8008aa2:	4b14      	ldr	r3, [pc, #80]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8008aa8:	4b12      	ldr	r3, [pc, #72]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008aaa:	2200      	movs	r2, #0
 8008aac:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008aae:	4b11      	ldr	r3, [pc, #68]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008ab4:	4b0f      	ldr	r3, [pc, #60]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8008aba:	4b0e      	ldr	r3, [pc, #56]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008abc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ac0:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8008ac2:	4b0c      	ldr	r3, [pc, #48]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008ac4:	2228      	movs	r2, #40	; 0x28
 8008ac6:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008ac8:	4b0a      	ldr	r3, [pc, #40]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008aca:	2200      	movs	r2, #0
 8008acc:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8008ace:	4b09      	ldr	r3, [pc, #36]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ad4:	4b07      	ldr	r3, [pc, #28]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8008ada:	4b06      	ldr	r3, [pc, #24]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008adc:	220a      	movs	r2, #10
 8008ade:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8008ae0:	4804      	ldr	r0, [pc, #16]	; (8008af4 <MX_SPI4_Init+0x64>)
 8008ae2:	f7fa f9db 	bl	8002e9c <HAL_SPI_Init>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d001      	beq.n	8008af0 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8008aec:	f7ff f9a4 	bl	8007e38 <Error_Handler>
  }

}
 8008af0:	bf00      	nop
 8008af2:	bd80      	pop	{r7, pc}
 8008af4:	20000bd8 	.word	0x20000bd8
 8008af8:	40013400 	.word	0x40013400

08008afc <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8008b00:	4b17      	ldr	r3, [pc, #92]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b02:	4a18      	ldr	r2, [pc, #96]	; (8008b64 <MX_SPI5_Init+0x68>)
 8008b04:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8008b06:	4b16      	ldr	r3, [pc, #88]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008b0c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8008b0e:	4b14      	ldr	r3, [pc, #80]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b10:	2200      	movs	r2, #0
 8008b12:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8008b14:	4b12      	ldr	r3, [pc, #72]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b16:	2200      	movs	r2, #0
 8008b18:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008b1a:	4b11      	ldr	r3, [pc, #68]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008b20:	4b0f      	ldr	r3, [pc, #60]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b22:	2200      	movs	r2, #0
 8008b24:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8008b26:	4b0e      	ldr	r3, [pc, #56]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b2c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8008b2e:	4b0c      	ldr	r3, [pc, #48]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b30:	2228      	movs	r2, #40	; 0x28
 8008b32:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008b34:	4b0a      	ldr	r3, [pc, #40]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b36:	2200      	movs	r2, #0
 8008b38:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8008b3a:	4b09      	ldr	r3, [pc, #36]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008b40:	4b07      	ldr	r3, [pc, #28]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b42:	2200      	movs	r2, #0
 8008b44:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8008b46:	4b06      	ldr	r3, [pc, #24]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b48:	220a      	movs	r2, #10
 8008b4a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8008b4c:	4804      	ldr	r0, [pc, #16]	; (8008b60 <MX_SPI5_Init+0x64>)
 8008b4e:	f7fa f9a5 	bl	8002e9c <HAL_SPI_Init>
 8008b52:	4603      	mov	r3, r0
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d001      	beq.n	8008b5c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8008b58:	f7ff f96e 	bl	8007e38 <Error_Handler>
  }

}
 8008b5c:	bf00      	nop
 8008b5e:	bd80      	pop	{r7, pc}
 8008b60:	20000b28 	.word	0x20000b28
 8008b64:	40015000 	.word	0x40015000

08008b68 <MX_SPI6_Init>:
/* SPI6 init function */
void MX_SPI6_Init(void)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	af00      	add	r7, sp, #0

  hspi6.Instance = SPI6;
 8008b6c:	4b18      	ldr	r3, [pc, #96]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008b6e:	4a19      	ldr	r2, [pc, #100]	; (8008bd4 <MX_SPI6_Init+0x6c>)
 8008b70:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 8008b72:	4b17      	ldr	r3, [pc, #92]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008b74:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008b78:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_1LINE;
 8008b7a:	4b15      	ldr	r3, [pc, #84]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008b7c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008b80:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 8008b82:	4b13      	ldr	r3, [pc, #76]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008b84:	2200      	movs	r2, #0
 8008b86:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008b88:	4b11      	ldr	r3, [pc, #68]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008b8e:	4b10      	ldr	r3, [pc, #64]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008b90:	2200      	movs	r2, #0
 8008b92:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8008b94:	4b0e      	ldr	r3, [pc, #56]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008b96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b9a:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8008b9c:	4b0c      	ldr	r3, [pc, #48]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008b9e:	2220      	movs	r2, #32
 8008ba0:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008ba2:	4b0b      	ldr	r3, [pc, #44]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8008ba8:	4b09      	ldr	r3, [pc, #36]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008baa:	2200      	movs	r2, #0
 8008bac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008bae:	4b08      	ldr	r3, [pc, #32]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi6.Init.CRCPolynomial = 10;
 8008bb4:	4b06      	ldr	r3, [pc, #24]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008bb6:	220a      	movs	r2, #10
 8008bb8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8008bba:	4805      	ldr	r0, [pc, #20]	; (8008bd0 <MX_SPI6_Init+0x68>)
 8008bbc:	f7fa f96e 	bl	8002e9c <HAL_SPI_Init>
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d001      	beq.n	8008bca <MX_SPI6_Init+0x62>
  {
    Error_Handler();
 8008bc6:	f7ff f937 	bl	8007e38 <Error_Handler>
  }

}
 8008bca:	bf00      	nop
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	20000b80 	.word	0x20000b80
 8008bd4:	40015400 	.word	0x40015400

08008bd8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b090      	sub	sp, #64	; 0x40
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008be0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008be4:	2200      	movs	r2, #0
 8008be6:	601a      	str	r2, [r3, #0]
 8008be8:	605a      	str	r2, [r3, #4]
 8008bea:	609a      	str	r2, [r3, #8]
 8008bec:	60da      	str	r2, [r3, #12]
 8008bee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4a65      	ldr	r2, [pc, #404]	; (8008d8c <HAL_SPI_MspInit+0x1b4>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d12d      	bne.n	8008c56 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8008bfe:	4a64      	ldr	r2, [pc, #400]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008c00:	4b63      	ldr	r3, [pc, #396]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008c08:	6413      	str	r3, [r2, #64]	; 0x40
 8008c0a:	4b61      	ldr	r3, [pc, #388]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c12:	62bb      	str	r3, [r7, #40]	; 0x28
 8008c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008c16:	2300      	movs	r3, #0
 8008c18:	627b      	str	r3, [r7, #36]	; 0x24
 8008c1a:	4a5d      	ldr	r2, [pc, #372]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008c1c:	4b5c      	ldr	r3, [pc, #368]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c20:	f043 0302 	orr.w	r3, r3, #2
 8008c24:	6313      	str	r3, [r2, #48]	; 0x30
 8008c26:	4b5a      	ldr	r3, [pc, #360]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c2a:	f003 0302 	and.w	r3, r3, #2
 8008c2e:	627b      	str	r3, [r7, #36]	; 0x24
 8008c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8008c32:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8008c36:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c38:	2302      	movs	r3, #2
 8008c3a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008c40:	2303      	movs	r3, #3
 8008c42:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8008c44:	2305      	movs	r3, #5
 8008c46:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008c48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	4851      	ldr	r0, [pc, #324]	; (8008d94 <HAL_SPI_MspInit+0x1bc>)
 8008c50:	f7f9 fad2 	bl	80021f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI6_MspInit 1 */

  /* USER CODE END SPI6_MspInit 1 */
  }
}
 8008c54:	e096      	b.n	8008d84 <HAL_SPI_MspInit+0x1ac>
  else if(spiHandle->Instance==SPI4)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4a4f      	ldr	r2, [pc, #316]	; (8008d98 <HAL_SPI_MspInit+0x1c0>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d12c      	bne.n	8008cba <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8008c60:	2300      	movs	r3, #0
 8008c62:	623b      	str	r3, [r7, #32]
 8008c64:	4a4a      	ldr	r2, [pc, #296]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008c66:	4b4a      	ldr	r3, [pc, #296]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c6a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008c6e:	6453      	str	r3, [r2, #68]	; 0x44
 8008c70:	4b47      	ldr	r3, [pc, #284]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008c78:	623b      	str	r3, [r7, #32]
 8008c7a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	61fb      	str	r3, [r7, #28]
 8008c80:	4a43      	ldr	r2, [pc, #268]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008c82:	4b43      	ldr	r3, [pc, #268]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c86:	f043 0310 	orr.w	r3, r3, #16
 8008c8a:	6313      	str	r3, [r2, #48]	; 0x30
 8008c8c:	4b40      	ldr	r3, [pc, #256]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c90:	f003 0310 	and.w	r3, r3, #16
 8008c94:	61fb      	str	r3, [r7, #28]
 8008c96:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8008c98:	2364      	movs	r3, #100	; 0x64
 8008c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c9c:	2302      	movs	r3, #2
 8008c9e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008ca4:	2303      	movs	r3, #3
 8008ca6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8008ca8:	2305      	movs	r3, #5
 8008caa:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008cac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008cb0:	4619      	mov	r1, r3
 8008cb2:	483a      	ldr	r0, [pc, #232]	; (8008d9c <HAL_SPI_MspInit+0x1c4>)
 8008cb4:	f7f9 faa0 	bl	80021f8 <HAL_GPIO_Init>
}
 8008cb8:	e064      	b.n	8008d84 <HAL_SPI_MspInit+0x1ac>
  else if(spiHandle->Instance==SPI5)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4a38      	ldr	r2, [pc, #224]	; (8008da0 <HAL_SPI_MspInit+0x1c8>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d12d      	bne.n	8008d20 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	61bb      	str	r3, [r7, #24]
 8008cc8:	4a31      	ldr	r2, [pc, #196]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008cca:	4b31      	ldr	r3, [pc, #196]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008cd2:	6453      	str	r3, [r2, #68]	; 0x44
 8008cd4:	4b2e      	ldr	r3, [pc, #184]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cd8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008cdc:	61bb      	str	r3, [r7, #24]
 8008cde:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	617b      	str	r3, [r7, #20]
 8008ce4:	4a2a      	ldr	r2, [pc, #168]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008ce6:	4b2a      	ldr	r3, [pc, #168]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cea:	f043 0320 	orr.w	r3, r3, #32
 8008cee:	6313      	str	r3, [r2, #48]	; 0x30
 8008cf0:	4b27      	ldr	r3, [pc, #156]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cf4:	f003 0320 	and.w	r3, r3, #32
 8008cf8:	617b      	str	r3, [r7, #20]
 8008cfa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8008cfc:	f44f 7360 	mov.w	r3, #896	; 0x380
 8008d00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d02:	2302      	movs	r3, #2
 8008d04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d06:	2300      	movs	r3, #0
 8008d08:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008d0a:	2303      	movs	r3, #3
 8008d0c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8008d0e:	2305      	movs	r3, #5
 8008d10:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008d12:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008d16:	4619      	mov	r1, r3
 8008d18:	4822      	ldr	r0, [pc, #136]	; (8008da4 <HAL_SPI_MspInit+0x1cc>)
 8008d1a:	f7f9 fa6d 	bl	80021f8 <HAL_GPIO_Init>
}
 8008d1e:	e031      	b.n	8008d84 <HAL_SPI_MspInit+0x1ac>
  else if(spiHandle->Instance==SPI6)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4a20      	ldr	r2, [pc, #128]	; (8008da8 <HAL_SPI_MspInit+0x1d0>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d12c      	bne.n	8008d84 <HAL_SPI_MspInit+0x1ac>
    __HAL_RCC_SPI6_CLK_ENABLE();
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	613b      	str	r3, [r7, #16]
 8008d2e:	4a18      	ldr	r2, [pc, #96]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008d30:	4b17      	ldr	r3, [pc, #92]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008d38:	6453      	str	r3, [r2, #68]	; 0x44
 8008d3a:	4b15      	ldr	r3, [pc, #84]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d42:	613b      	str	r3, [r7, #16]
 8008d44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8008d46:	2300      	movs	r3, #0
 8008d48:	60fb      	str	r3, [r7, #12]
 8008d4a:	4a11      	ldr	r2, [pc, #68]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008d4c:	4b10      	ldr	r3, [pc, #64]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d54:	6313      	str	r3, [r2, #48]	; 0x30
 8008d56:	4b0e      	ldr	r3, [pc, #56]	; (8008d90 <HAL_SPI_MspInit+0x1b8>)
 8008d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d5e:	60fb      	str	r3, [r7, #12]
 8008d60:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8008d62:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8008d66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d68:	2302      	movs	r3, #2
 8008d6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008d70:	2303      	movs	r3, #3
 8008d72:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8008d74:	2305      	movs	r3, #5
 8008d76:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008d78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	480b      	ldr	r0, [pc, #44]	; (8008dac <HAL_SPI_MspInit+0x1d4>)
 8008d80:	f7f9 fa3a 	bl	80021f8 <HAL_GPIO_Init>
}
 8008d84:	bf00      	nop
 8008d86:	3740      	adds	r7, #64	; 0x40
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}
 8008d8c:	40003800 	.word	0x40003800
 8008d90:	40023800 	.word	0x40023800
 8008d94:	40020400 	.word	0x40020400
 8008d98:	40013400 	.word	0x40013400
 8008d9c:	40021000 	.word	0x40021000
 8008da0:	40015000 	.word	0x40015000
 8008da4:	40021400 	.word	0x40021400
 8008da8:	40015400 	.word	0x40015400
 8008dac:	40021800 	.word	0x40021800

08008db0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b083      	sub	sp, #12
 8008db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008db6:	2300      	movs	r3, #0
 8008db8:	607b      	str	r3, [r7, #4]
 8008dba:	4a10      	ldr	r2, [pc, #64]	; (8008dfc <HAL_MspInit+0x4c>)
 8008dbc:	4b0f      	ldr	r3, [pc, #60]	; (8008dfc <HAL_MspInit+0x4c>)
 8008dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008dc4:	6453      	str	r3, [r2, #68]	; 0x44
 8008dc6:	4b0d      	ldr	r3, [pc, #52]	; (8008dfc <HAL_MspInit+0x4c>)
 8008dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008dce:	607b      	str	r3, [r7, #4]
 8008dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	603b      	str	r3, [r7, #0]
 8008dd6:	4a09      	ldr	r2, [pc, #36]	; (8008dfc <HAL_MspInit+0x4c>)
 8008dd8:	4b08      	ldr	r3, [pc, #32]	; (8008dfc <HAL_MspInit+0x4c>)
 8008dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ddc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008de0:	6413      	str	r3, [r2, #64]	; 0x40
 8008de2:	4b06      	ldr	r3, [pc, #24]	; (8008dfc <HAL_MspInit+0x4c>)
 8008de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008dea:	603b      	str	r3, [r7, #0]
 8008dec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008dee:	bf00      	nop
 8008df0:	370c      	adds	r7, #12
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	40023800 	.word	0x40023800

08008e00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008e00:	b480      	push	{r7}
 8008e02:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008e04:	bf00      	nop
 8008e06:	46bd      	mov	sp, r7
 8008e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0c:	4770      	bx	lr

08008e0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008e0e:	b480      	push	{r7}
 8008e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008e12:	e7fe      	b.n	8008e12 <HardFault_Handler+0x4>

08008e14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008e14:	b480      	push	{r7}
 8008e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008e18:	e7fe      	b.n	8008e18 <MemManage_Handler+0x4>

08008e1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008e1a:	b480      	push	{r7}
 8008e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008e1e:	e7fe      	b.n	8008e1e <BusFault_Handler+0x4>

08008e20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008e20:	b480      	push	{r7}
 8008e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008e24:	e7fe      	b.n	8008e24 <UsageFault_Handler+0x4>

08008e26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008e26:	b480      	push	{r7}
 8008e28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008e2a:	bf00      	nop
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008e34:	b480      	push	{r7}
 8008e36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008e38:	bf00      	nop
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr

08008e42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008e42:	b480      	push	{r7}
 8008e44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008e46:	bf00      	nop
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr

08008e50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008e54:	f7f8 f8e0 	bl	8001018 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008e58:	bf00      	nop
 8008e5a:	bd80      	pop	{r7, pc}

08008e5c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8008e60:	2008      	movs	r0, #8
 8008e62:	f7f9 fba5 	bl	80025b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8008e66:	bf00      	nop
 8008e68:	bd80      	pop	{r7, pc}

08008e6a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8008e6a:	b580      	push	{r7, lr}
 8008e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8008e6e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8008e72:	f7f9 fb9d 	bl	80025b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8008e76:	bf00      	nop
 8008e78:	bd80      	pop	{r7, pc}
	...

08008e7c <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8008e80:	4803      	ldr	r0, [pc, #12]	; (8008e90 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8008e82:	f7fa fd4a 	bl	800391a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8008e86:	4803      	ldr	r0, [pc, #12]	; (8008e94 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8008e88:	f7fa fd47 	bl	800391a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8008e8c:	bf00      	nop
 8008e8e:	bd80      	pop	{r7, pc}
 8008e90:	20000c30 	.word	0x20000c30
 8008e94:	20000cf0 	.word	0x20000cf0

08008e98 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8008e9c:	4802      	ldr	r0, [pc, #8]	; (8008ea8 <DMA2_Stream0_IRQHandler+0x10>)
 8008e9e:	f7f8 ff43 	bl	8001d28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8008ea2:	bf00      	nop
 8008ea4:	bd80      	pop	{r7, pc}
 8008ea6:	bf00      	nop
 8008ea8:	20000590 	.word	0x20000590

08008eac <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8008eb0:	4802      	ldr	r0, [pc, #8]	; (8008ebc <UART7_IRQHandler+0x10>)
 8008eb2:	f7fb fc3d 	bl	8004730 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8008eb6:	bf00      	nop
 8008eb8:	bd80      	pop	{r7, pc}
 8008eba:	bf00      	nop
 8008ebc:	20000d30 	.word	0x20000d30

08008ec0 <ITM_SendChar>:
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b083      	sub	sp, #12
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8008ec8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008ecc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8008ed0:	f003 0301 	and.w	r3, r3, #1
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d013      	beq.n	8008f00 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8008ed8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008edc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8008ee0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d00b      	beq.n	8008f00 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 8008ee8:	e000      	b.n	8008eec <ITM_SendChar+0x2c>
      __NOP();
 8008eea:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8008eec:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d0f9      	beq.n	8008eea <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8008ef6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008efa:	687a      	ldr	r2, [r7, #4]
 8008efc:	b2d2      	uxtb	r2, r2
 8008efe:	701a      	strb	r2, [r3, #0]
  return (ch);
 8008f00:	687b      	ldr	r3, [r7, #4]
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	370c      	adds	r7, #12
 8008f06:	46bd      	mov	sp, r7
 8008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0c:	4770      	bx	lr

08008f0e <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008f0e:	b590      	push	{r4, r7, lr}
 8008f10:	b087      	sub	sp, #28
 8008f12:	af00      	add	r7, sp, #0
 8008f14:	60f8      	str	r0, [r7, #12]
 8008f16:	60b9      	str	r1, [r7, #8]
 8008f18:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	617b      	str	r3, [r7, #20]
 8008f1e:	e00a      	b.n	8008f36 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008f20:	68bc      	ldr	r4, [r7, #8]
 8008f22:	1c63      	adds	r3, r4, #1
 8008f24:	60bb      	str	r3, [r7, #8]
 8008f26:	f3af 8000 	nop.w
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	b2db      	uxtb	r3, r3
 8008f2e:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	3301      	adds	r3, #1
 8008f34:	617b      	str	r3, [r7, #20]
 8008f36:	697a      	ldr	r2, [r7, #20]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	dbf0      	blt.n	8008f20 <_read+0x12>
	}

return len;
 8008f3e:	687b      	ldr	r3, [r7, #4]
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	371c      	adds	r7, #28
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd90      	pop	{r4, r7, pc}

08008f48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b086      	sub	sp, #24
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	60b9      	str	r1, [r7, #8]
 8008f52:	607a      	str	r2, [r7, #4]
	int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008f54:	2300      	movs	r3, #0
 8008f56:	617b      	str	r3, [r7, #20]
 8008f58:	e009      	b.n	8008f6e <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	1c5a      	adds	r2, r3, #1
 8008f5e:	60ba      	str	r2, [r7, #8]
 8008f60:	781b      	ldrb	r3, [r3, #0]
 8008f62:	4618      	mov	r0, r3
 8008f64:	f7ff ffac 	bl	8008ec0 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	617b      	str	r3, [r7, #20]
 8008f6e:	697a      	ldr	r2, [r7, #20]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	429a      	cmp	r2, r3
 8008f74:	dbf1      	blt.n	8008f5a <_write+0x12>
		}
		return len;
 8008f76:	687b      	ldr	r3, [r7, #4]
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3718      	adds	r7, #24
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008f88:	4b11      	ldr	r3, [pc, #68]	; (8008fd0 <_sbrk+0x50>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d102      	bne.n	8008f96 <_sbrk+0x16>
		heap_end = &end;
 8008f90:	4b0f      	ldr	r3, [pc, #60]	; (8008fd0 <_sbrk+0x50>)
 8008f92:	4a10      	ldr	r2, [pc, #64]	; (8008fd4 <_sbrk+0x54>)
 8008f94:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8008f96:	4b0e      	ldr	r3, [pc, #56]	; (8008fd0 <_sbrk+0x50>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008f9c:	4b0c      	ldr	r3, [pc, #48]	; (8008fd0 <_sbrk+0x50>)
 8008f9e:	681a      	ldr	r2, [r3, #0]
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	4413      	add	r3, r2
 8008fa4:	466a      	mov	r2, sp
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d907      	bls.n	8008fba <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8008faa:	f000 fb99 	bl	80096e0 <__errno>
 8008fae:	4602      	mov	r2, r0
 8008fb0:	230c      	movs	r3, #12
 8008fb2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8008fb8:	e006      	b.n	8008fc8 <_sbrk+0x48>
	}

	heap_end += incr;
 8008fba:	4b05      	ldr	r3, [pc, #20]	; (8008fd0 <_sbrk+0x50>)
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4413      	add	r3, r2
 8008fc2:	4a03      	ldr	r2, [pc, #12]	; (8008fd0 <_sbrk+0x50>)
 8008fc4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3710      	adds	r7, #16
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	200004b4 	.word	0x200004b4
 8008fd4:	20000d74 	.word	0x20000d74

08008fd8 <_close>:

int _close(int file)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b083      	sub	sp, #12
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
	return -1;
 8008fe0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009000:	605a      	str	r2, [r3, #4]
	return 0;
 8009002:	2300      	movs	r3, #0
}
 8009004:	4618      	mov	r0, r3
 8009006:	370c      	adds	r7, #12
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr

08009010 <_isatty>:

int _isatty(int file)
{
 8009010:	b480      	push	{r7}
 8009012:	b083      	sub	sp, #12
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
	return 1;
 8009018:	2301      	movs	r3, #1
}
 800901a:	4618      	mov	r0, r3
 800901c:	370c      	adds	r7, #12
 800901e:	46bd      	mov	sp, r7
 8009020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009024:	4770      	bx	lr

08009026 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009026:	b480      	push	{r7}
 8009028:	b085      	sub	sp, #20
 800902a:	af00      	add	r7, sp, #0
 800902c:	60f8      	str	r0, [r7, #12]
 800902e:	60b9      	str	r1, [r7, #8]
 8009030:	607a      	str	r2, [r7, #4]
	return 0;
 8009032:	2300      	movs	r3, #0
}
 8009034:	4618      	mov	r0, r3
 8009036:	3714      	adds	r7, #20
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr

08009040 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009040:	b480      	push	{r7}
 8009042:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009044:	4a16      	ldr	r2, [pc, #88]	; (80090a0 <SystemInit+0x60>)
 8009046:	4b16      	ldr	r3, [pc, #88]	; (80090a0 <SystemInit+0x60>)
 8009048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800904c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009050:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8009054:	4a13      	ldr	r2, [pc, #76]	; (80090a4 <SystemInit+0x64>)
 8009056:	4b13      	ldr	r3, [pc, #76]	; (80090a4 <SystemInit+0x64>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f043 0301 	orr.w	r3, r3, #1
 800905e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8009060:	4b10      	ldr	r3, [pc, #64]	; (80090a4 <SystemInit+0x64>)
 8009062:	2200      	movs	r2, #0
 8009064:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8009066:	4a0f      	ldr	r2, [pc, #60]	; (80090a4 <SystemInit+0x64>)
 8009068:	4b0e      	ldr	r3, [pc, #56]	; (80090a4 <SystemInit+0x64>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8009070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009074:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8009076:	4b0b      	ldr	r3, [pc, #44]	; (80090a4 <SystemInit+0x64>)
 8009078:	4a0b      	ldr	r2, [pc, #44]	; (80090a8 <SystemInit+0x68>)
 800907a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800907c:	4a09      	ldr	r2, [pc, #36]	; (80090a4 <SystemInit+0x64>)
 800907e:	4b09      	ldr	r3, [pc, #36]	; (80090a4 <SystemInit+0x64>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009086:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8009088:	4b06      	ldr	r3, [pc, #24]	; (80090a4 <SystemInit+0x64>)
 800908a:	2200      	movs	r2, #0
 800908c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800908e:	4b04      	ldr	r3, [pc, #16]	; (80090a0 <SystemInit+0x60>)
 8009090:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009094:	609a      	str	r2, [r3, #8]
#endif
}
 8009096:	bf00      	nop
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr
 80090a0:	e000ed00 	.word	0xe000ed00
 80090a4:	40023800 	.word	0x40023800
 80090a8:	24003010 	.word	0x24003010

080090ac <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim12;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b08c      	sub	sp, #48	; 0x30
 80090b0:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80090b2:	f107 030c 	add.w	r3, r7, #12
 80090b6:	2224      	movs	r2, #36	; 0x24
 80090b8:	2100      	movs	r1, #0
 80090ba:	4618      	mov	r0, r3
 80090bc:	f000 fb4d 	bl	800975a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80090c0:	1d3b      	adds	r3, r7, #4
 80090c2:	2200      	movs	r2, #0
 80090c4:	601a      	str	r2, [r3, #0]
 80090c6:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80090c8:	4b21      	ldr	r3, [pc, #132]	; (8009150 <MX_TIM2_Init+0xa4>)
 80090ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80090ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80090d0:	4b1f      	ldr	r3, [pc, #124]	; (8009150 <MX_TIM2_Init+0xa4>)
 80090d2:	2200      	movs	r2, #0
 80090d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80090d6:	4b1e      	ldr	r3, [pc, #120]	; (8009150 <MX_TIM2_Init+0xa4>)
 80090d8:	2200      	movs	r2, #0
 80090da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80090dc:	4b1c      	ldr	r3, [pc, #112]	; (8009150 <MX_TIM2_Init+0xa4>)
 80090de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80090e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80090e4:	4b1a      	ldr	r3, [pc, #104]	; (8009150 <MX_TIM2_Init+0xa4>)
 80090e6:	2200      	movs	r2, #0
 80090e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80090ea:	4b19      	ldr	r3, [pc, #100]	; (8009150 <MX_TIM2_Init+0xa4>)
 80090ec:	2200      	movs	r2, #0
 80090ee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80090f0:	2303      	movs	r3, #3
 80090f2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80090f4:	2300      	movs	r3, #0
 80090f6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80090f8:	2301      	movs	r3, #1
 80090fa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80090fc:	2300      	movs	r3, #0
 80090fe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8009100:	230f      	movs	r3, #15
 8009102:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009104:	2300      	movs	r3, #0
 8009106:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009108:	2301      	movs	r3, #1
 800910a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800910c:	2300      	movs	r3, #0
 800910e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8009110:	230f      	movs	r3, #15
 8009112:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8009114:	f107 030c 	add.w	r3, r7, #12
 8009118:	4619      	mov	r1, r3
 800911a:	480d      	ldr	r0, [pc, #52]	; (8009150 <MX_TIM2_Init+0xa4>)
 800911c:	f7fa fb34 	bl	8003788 <HAL_TIM_Encoder_Init>
 8009120:	4603      	mov	r3, r0
 8009122:	2b00      	cmp	r3, #0
 8009124:	d001      	beq.n	800912a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8009126:	f7fe fe87 	bl	8007e38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800912a:	2300      	movs	r3, #0
 800912c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800912e:	2300      	movs	r3, #0
 8009130:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009132:	1d3b      	adds	r3, r7, #4
 8009134:	4619      	mov	r1, r3
 8009136:	4806      	ldr	r0, [pc, #24]	; (8009150 <MX_TIM2_Init+0xa4>)
 8009138:	f7fb f9ad 	bl	8004496 <HAL_TIMEx_MasterConfigSynchronization>
 800913c:	4603      	mov	r3, r0
 800913e:	2b00      	cmp	r3, #0
 8009140:	d001      	beq.n	8009146 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8009142:	f7fe fe79 	bl	8007e38 <Error_Handler>
  }

}
 8009146:	bf00      	nop
 8009148:	3730      	adds	r7, #48	; 0x30
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}
 800914e:	bf00      	nop
 8009150:	20000cb0 	.word	0x20000cb0

08009154 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b08c      	sub	sp, #48	; 0x30
 8009158:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800915a:	f107 030c 	add.w	r3, r7, #12
 800915e:	2224      	movs	r2, #36	; 0x24
 8009160:	2100      	movs	r1, #0
 8009162:	4618      	mov	r0, r3
 8009164:	f000 faf9 	bl	800975a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009168:	1d3b      	adds	r3, r7, #4
 800916a:	2200      	movs	r2, #0
 800916c:	601a      	str	r2, [r3, #0]
 800916e:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8009170:	4b20      	ldr	r3, [pc, #128]	; (80091f4 <MX_TIM3_Init+0xa0>)
 8009172:	4a21      	ldr	r2, [pc, #132]	; (80091f8 <MX_TIM3_Init+0xa4>)
 8009174:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8009176:	4b1f      	ldr	r3, [pc, #124]	; (80091f4 <MX_TIM3_Init+0xa0>)
 8009178:	2200      	movs	r2, #0
 800917a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800917c:	4b1d      	ldr	r3, [pc, #116]	; (80091f4 <MX_TIM3_Init+0xa0>)
 800917e:	2200      	movs	r2, #0
 8009180:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8009182:	4b1c      	ldr	r3, [pc, #112]	; (80091f4 <MX_TIM3_Init+0xa0>)
 8009184:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009188:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800918a:	4b1a      	ldr	r3, [pc, #104]	; (80091f4 <MX_TIM3_Init+0xa0>)
 800918c:	2200      	movs	r2, #0
 800918e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009190:	4b18      	ldr	r3, [pc, #96]	; (80091f4 <MX_TIM3_Init+0xa0>)
 8009192:	2200      	movs	r2, #0
 8009194:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009196:	2303      	movs	r3, #3
 8009198:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800919a:	2300      	movs	r3, #0
 800919c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800919e:	2301      	movs	r3, #1
 80091a0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80091a2:	2300      	movs	r3, #0
 80091a4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80091a6:	230f      	movs	r3, #15
 80091a8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80091aa:	2300      	movs	r3, #0
 80091ac:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80091ae:	2301      	movs	r3, #1
 80091b0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80091b2:	2300      	movs	r3, #0
 80091b4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80091b6:	230f      	movs	r3, #15
 80091b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80091ba:	f107 030c 	add.w	r3, r7, #12
 80091be:	4619      	mov	r1, r3
 80091c0:	480c      	ldr	r0, [pc, #48]	; (80091f4 <MX_TIM3_Init+0xa0>)
 80091c2:	f7fa fae1 	bl	8003788 <HAL_TIM_Encoder_Init>
 80091c6:	4603      	mov	r3, r0
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d001      	beq.n	80091d0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80091cc:	f7fe fe34 	bl	8007e38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80091d0:	2300      	movs	r3, #0
 80091d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80091d4:	2300      	movs	r3, #0
 80091d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80091d8:	1d3b      	adds	r3, r7, #4
 80091da:	4619      	mov	r1, r3
 80091dc:	4805      	ldr	r0, [pc, #20]	; (80091f4 <MX_TIM3_Init+0xa0>)
 80091de:	f7fb f95a 	bl	8004496 <HAL_TIMEx_MasterConfigSynchronization>
 80091e2:	4603      	mov	r3, r0
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d001      	beq.n	80091ec <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80091e8:	f7fe fe26 	bl	8007e38 <Error_Handler>
  }

}
 80091ec:	bf00      	nop
 80091ee:	3730      	adds	r7, #48	; 0x30
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}
 80091f4:	20000c70 	.word	0x20000c70
 80091f8:	40000400 	.word	0x40000400

080091fc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b092      	sub	sp, #72	; 0x48
 8009200:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009202:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009206:	2200      	movs	r2, #0
 8009208:	601a      	str	r2, [r3, #0]
 800920a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800920c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009210:	2200      	movs	r2, #0
 8009212:	601a      	str	r2, [r3, #0]
 8009214:	605a      	str	r2, [r3, #4]
 8009216:	609a      	str	r2, [r3, #8]
 8009218:	60da      	str	r2, [r3, #12]
 800921a:	611a      	str	r2, [r3, #16]
 800921c:	615a      	str	r2, [r3, #20]
 800921e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009220:	1d3b      	adds	r3, r7, #4
 8009222:	2220      	movs	r2, #32
 8009224:	2100      	movs	r1, #0
 8009226:	4618      	mov	r0, r3
 8009228:	f000 fa97 	bl	800975a <memset>

  htim8.Instance = TIM8;
 800922c:	4b39      	ldr	r3, [pc, #228]	; (8009314 <MX_TIM8_Init+0x118>)
 800922e:	4a3a      	ldr	r2, [pc, #232]	; (8009318 <MX_TIM8_Init+0x11c>)
 8009230:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 9000-1;
 8009232:	4b38      	ldr	r3, [pc, #224]	; (8009314 <MX_TIM8_Init+0x118>)
 8009234:	f242 3227 	movw	r2, #8999	; 0x2327
 8009238:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800923a:	4b36      	ldr	r3, [pc, #216]	; (8009314 <MX_TIM8_Init+0x118>)
 800923c:	2200      	movs	r2, #0
 800923e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 8009240:	4b34      	ldr	r3, [pc, #208]	; (8009314 <MX_TIM8_Init+0x118>)
 8009242:	2264      	movs	r2, #100	; 0x64
 8009244:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8009246:	4b33      	ldr	r3, [pc, #204]	; (8009314 <MX_TIM8_Init+0x118>)
 8009248:	f44f 7200 	mov.w	r2, #512	; 0x200
 800924c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800924e:	4b31      	ldr	r3, [pc, #196]	; (8009314 <MX_TIM8_Init+0x118>)
 8009250:	2200      	movs	r2, #0
 8009252:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8009254:	4b2f      	ldr	r3, [pc, #188]	; (8009314 <MX_TIM8_Init+0x118>)
 8009256:	2280      	movs	r2, #128	; 0x80
 8009258:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800925a:	482e      	ldr	r0, [pc, #184]	; (8009314 <MX_TIM8_Init+0x118>)
 800925c:	f7fa fa2a 	bl	80036b4 <HAL_TIM_PWM_Init>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d001      	beq.n	800926a <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8009266:	f7fe fde7 	bl	8007e38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800926a:	2300      	movs	r3, #0
 800926c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800926e:	2300      	movs	r3, #0
 8009270:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009272:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009276:	4619      	mov	r1, r3
 8009278:	4826      	ldr	r0, [pc, #152]	; (8009314 <MX_TIM8_Init+0x118>)
 800927a:	f7fb f90c 	bl	8004496 <HAL_TIMEx_MasterConfigSynchronization>
 800927e:	4603      	mov	r3, r0
 8009280:	2b00      	cmp	r3, #0
 8009282:	d001      	beq.n	8009288 <MX_TIM8_Init+0x8c>
  {
    Error_Handler();
 8009284:	f7fe fdd8 	bl	8007e38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009288:	2360      	movs	r3, #96	; 0x60
 800928a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 80;
 800928c:	2350      	movs	r3, #80	; 0x50
 800928e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009290:	2300      	movs	r3, #0
 8009292:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009294:	2300      	movs	r3, #0
 8009296:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009298:	2300      	movs	r3, #0
 800929a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800929c:	2300      	movs	r3, #0
 800929e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80092a0:	2300      	movs	r3, #0
 80092a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80092a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80092a8:	2200      	movs	r2, #0
 80092aa:	4619      	mov	r1, r3
 80092ac:	4819      	ldr	r0, [pc, #100]	; (8009314 <MX_TIM8_Init+0x118>)
 80092ae:	f7fa fc3d 	bl	8003b2c <HAL_TIM_PWM_ConfigChannel>
 80092b2:	4603      	mov	r3, r0
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d001      	beq.n	80092bc <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 80092b8:	f7fe fdbe 	bl	8007e38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80092bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80092c0:	2204      	movs	r2, #4
 80092c2:	4619      	mov	r1, r3
 80092c4:	4813      	ldr	r0, [pc, #76]	; (8009314 <MX_TIM8_Init+0x118>)
 80092c6:	f7fa fc31 	bl	8003b2c <HAL_TIM_PWM_ConfigChannel>
 80092ca:	4603      	mov	r3, r0
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d001      	beq.n	80092d4 <MX_TIM8_Init+0xd8>
  {
    Error_Handler();
 80092d0:	f7fe fdb2 	bl	8007e38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80092d4:	2300      	movs	r3, #0
 80092d6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80092d8:	2300      	movs	r3, #0
 80092da:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80092dc:	2300      	movs	r3, #0
 80092de:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80092e0:	2300      	movs	r3, #0
 80092e2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80092e4:	2300      	movs	r3, #0
 80092e6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80092e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80092ec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80092ee:	2300      	movs	r3, #0
 80092f0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80092f2:	1d3b      	adds	r3, r7, #4
 80092f4:	4619      	mov	r1, r3
 80092f6:	4807      	ldr	r0, [pc, #28]	; (8009314 <MX_TIM8_Init+0x118>)
 80092f8:	f7fb f912 	bl	8004520 <HAL_TIMEx_ConfigBreakDeadTime>
 80092fc:	4603      	mov	r3, r0
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d001      	beq.n	8009306 <MX_TIM8_Init+0x10a>
  {
    Error_Handler();
 8009302:	f7fe fd99 	bl	8007e38 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8009306:	4803      	ldr	r0, [pc, #12]	; (8009314 <MX_TIM8_Init+0x118>)
 8009308:	f000 f90c 	bl	8009524 <HAL_TIM_MspPostInit>

}
 800930c:	bf00      	nop
 800930e:	3748      	adds	r7, #72	; 0x48
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}
 8009314:	20000c30 	.word	0x20000c30
 8009318:	40010400 	.word	0x40010400

0800931c <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b084      	sub	sp, #16
 8009320:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009322:	463b      	mov	r3, r7
 8009324:	2200      	movs	r2, #0
 8009326:	601a      	str	r2, [r3, #0]
 8009328:	605a      	str	r2, [r3, #4]
 800932a:	609a      	str	r2, [r3, #8]
 800932c:	60da      	str	r2, [r3, #12]

  htim12.Instance = TIM12;
 800932e:	4b16      	ldr	r3, [pc, #88]	; (8009388 <MX_TIM12_Init+0x6c>)
 8009330:	4a16      	ldr	r2, [pc, #88]	; (800938c <MX_TIM12_Init+0x70>)
 8009332:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 40000-1;
 8009334:	4b14      	ldr	r3, [pc, #80]	; (8009388 <MX_TIM12_Init+0x6c>)
 8009336:	f649 423f 	movw	r2, #39999	; 0x9c3f
 800933a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800933c:	4b12      	ldr	r3, [pc, #72]	; (8009388 <MX_TIM12_Init+0x6c>)
 800933e:	2200      	movs	r2, #0
 8009340:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1;
 8009342:	4b11      	ldr	r3, [pc, #68]	; (8009388 <MX_TIM12_Init+0x6c>)
 8009344:	2201      	movs	r2, #1
 8009346:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8009348:	4b0f      	ldr	r3, [pc, #60]	; (8009388 <MX_TIM12_Init+0x6c>)
 800934a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800934e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8009350:	4b0d      	ldr	r3, [pc, #52]	; (8009388 <MX_TIM12_Init+0x6c>)
 8009352:	2280      	movs	r2, #128	; 0x80
 8009354:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8009356:	480c      	ldr	r0, [pc, #48]	; (8009388 <MX_TIM12_Init+0x6c>)
 8009358:	f7fa f95d 	bl	8003616 <HAL_TIM_Base_Init>
 800935c:	4603      	mov	r3, r0
 800935e:	2b00      	cmp	r3, #0
 8009360:	d001      	beq.n	8009366 <MX_TIM12_Init+0x4a>
  {
    Error_Handler();
 8009362:	f7fe fd69 	bl	8007e38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009366:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800936a:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800936c:	463b      	mov	r3, r7
 800936e:	4619      	mov	r1, r3
 8009370:	4805      	ldr	r0, [pc, #20]	; (8009388 <MX_TIM12_Init+0x6c>)
 8009372:	f7fa fca1 	bl	8003cb8 <HAL_TIM_ConfigClockSource>
 8009376:	4603      	mov	r3, r0
 8009378:	2b00      	cmp	r3, #0
 800937a:	d001      	beq.n	8009380 <MX_TIM12_Init+0x64>
  {
    Error_Handler();
 800937c:	f7fe fd5c 	bl	8007e38 <Error_Handler>
  }

}
 8009380:	bf00      	nop
 8009382:	3710      	adds	r7, #16
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}
 8009388:	20000cf0 	.word	0x20000cf0
 800938c:	40001800 	.word	0x40001800

08009390 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b08c      	sub	sp, #48	; 0x30
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009398:	f107 031c 	add.w	r3, r7, #28
 800939c:	2200      	movs	r2, #0
 800939e:	601a      	str	r2, [r3, #0]
 80093a0:	605a      	str	r2, [r3, #4]
 80093a2:	609a      	str	r2, [r3, #8]
 80093a4:	60da      	str	r2, [r3, #12]
 80093a6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093b0:	d12c      	bne.n	800940c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80093b2:	2300      	movs	r3, #0
 80093b4:	61bb      	str	r3, [r7, #24]
 80093b6:	4a30      	ldr	r2, [pc, #192]	; (8009478 <HAL_TIM_Encoder_MspInit+0xe8>)
 80093b8:	4b2f      	ldr	r3, [pc, #188]	; (8009478 <HAL_TIM_Encoder_MspInit+0xe8>)
 80093ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093bc:	f043 0301 	orr.w	r3, r3, #1
 80093c0:	6413      	str	r3, [r2, #64]	; 0x40
 80093c2:	4b2d      	ldr	r3, [pc, #180]	; (8009478 <HAL_TIM_Encoder_MspInit+0xe8>)
 80093c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093c6:	f003 0301 	and.w	r3, r3, #1
 80093ca:	61bb      	str	r3, [r7, #24]
 80093cc:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80093ce:	2300      	movs	r3, #0
 80093d0:	617b      	str	r3, [r7, #20]
 80093d2:	4a29      	ldr	r2, [pc, #164]	; (8009478 <HAL_TIM_Encoder_MspInit+0xe8>)
 80093d4:	4b28      	ldr	r3, [pc, #160]	; (8009478 <HAL_TIM_Encoder_MspInit+0xe8>)
 80093d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093d8:	f043 0301 	orr.w	r3, r3, #1
 80093dc:	6313      	str	r3, [r2, #48]	; 0x30
 80093de:	4b26      	ldr	r3, [pc, #152]	; (8009478 <HAL_TIM_Encoder_MspInit+0xe8>)
 80093e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093e2:	f003 0301 	and.w	r3, r3, #1
 80093e6:	617b      	str	r3, [r7, #20]
 80093e8:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80093ea:	2303      	movs	r3, #3
 80093ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093ee:	2302      	movs	r3, #2
 80093f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093f2:	2300      	movs	r3, #0
 80093f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80093f6:	2300      	movs	r3, #0
 80093f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80093fa:	2301      	movs	r3, #1
 80093fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80093fe:	f107 031c 	add.w	r3, r7, #28
 8009402:	4619      	mov	r1, r3
 8009404:	481d      	ldr	r0, [pc, #116]	; (800947c <HAL_TIM_Encoder_MspInit+0xec>)
 8009406:	f7f8 fef7 	bl	80021f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800940a:	e030      	b.n	800946e <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM3)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a1b      	ldr	r2, [pc, #108]	; (8009480 <HAL_TIM_Encoder_MspInit+0xf0>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d12b      	bne.n	800946e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8009416:	2300      	movs	r3, #0
 8009418:	613b      	str	r3, [r7, #16]
 800941a:	4a17      	ldr	r2, [pc, #92]	; (8009478 <HAL_TIM_Encoder_MspInit+0xe8>)
 800941c:	4b16      	ldr	r3, [pc, #88]	; (8009478 <HAL_TIM_Encoder_MspInit+0xe8>)
 800941e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009420:	f043 0302 	orr.w	r3, r3, #2
 8009424:	6413      	str	r3, [r2, #64]	; 0x40
 8009426:	4b14      	ldr	r3, [pc, #80]	; (8009478 <HAL_TIM_Encoder_MspInit+0xe8>)
 8009428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800942a:	f003 0302 	and.w	r3, r3, #2
 800942e:	613b      	str	r3, [r7, #16]
 8009430:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009432:	2300      	movs	r3, #0
 8009434:	60fb      	str	r3, [r7, #12]
 8009436:	4a10      	ldr	r2, [pc, #64]	; (8009478 <HAL_TIM_Encoder_MspInit+0xe8>)
 8009438:	4b0f      	ldr	r3, [pc, #60]	; (8009478 <HAL_TIM_Encoder_MspInit+0xe8>)
 800943a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800943c:	f043 0301 	orr.w	r3, r3, #1
 8009440:	6313      	str	r3, [r2, #48]	; 0x30
 8009442:	4b0d      	ldr	r3, [pc, #52]	; (8009478 <HAL_TIM_Encoder_MspInit+0xe8>)
 8009444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009446:	f003 0301 	and.w	r3, r3, #1
 800944a:	60fb      	str	r3, [r7, #12]
 800944c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800944e:	23c0      	movs	r3, #192	; 0xc0
 8009450:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009452:	2302      	movs	r3, #2
 8009454:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009456:	2300      	movs	r3, #0
 8009458:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800945a:	2300      	movs	r3, #0
 800945c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800945e:	2302      	movs	r3, #2
 8009460:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009462:	f107 031c 	add.w	r3, r7, #28
 8009466:	4619      	mov	r1, r3
 8009468:	4804      	ldr	r0, [pc, #16]	; (800947c <HAL_TIM_Encoder_MspInit+0xec>)
 800946a:	f7f8 fec5 	bl	80021f8 <HAL_GPIO_Init>
}
 800946e:	bf00      	nop
 8009470:	3730      	adds	r7, #48	; 0x30
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
 8009476:	bf00      	nop
 8009478:	40023800 	.word	0x40023800
 800947c:	40020000 	.word	0x40020000
 8009480:	40000400 	.word	0x40000400

08009484 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a0e      	ldr	r2, [pc, #56]	; (80094cc <HAL_TIM_PWM_MspInit+0x48>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d115      	bne.n	80094c2 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8009496:	2300      	movs	r3, #0
 8009498:	60fb      	str	r3, [r7, #12]
 800949a:	4a0d      	ldr	r2, [pc, #52]	; (80094d0 <HAL_TIM_PWM_MspInit+0x4c>)
 800949c:	4b0c      	ldr	r3, [pc, #48]	; (80094d0 <HAL_TIM_PWM_MspInit+0x4c>)
 800949e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094a0:	f043 0302 	orr.w	r3, r3, #2
 80094a4:	6453      	str	r3, [r2, #68]	; 0x44
 80094a6:	4b0a      	ldr	r3, [pc, #40]	; (80094d0 <HAL_TIM_PWM_MspInit+0x4c>)
 80094a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094aa:	f003 0302 	and.w	r3, r3, #2
 80094ae:	60fb      	str	r3, [r7, #12]
 80094b0:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 80094b2:	2200      	movs	r2, #0
 80094b4:	2100      	movs	r1, #0
 80094b6:	202b      	movs	r0, #43	; 0x2b
 80094b8:	f7f8 facf 	bl	8001a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80094bc:	202b      	movs	r0, #43	; 0x2b
 80094be:	f7f8 fae8 	bl	8001a92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80094c2:	bf00      	nop
 80094c4:	3710      	adds	r7, #16
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	bf00      	nop
 80094cc:	40010400 	.word	0x40010400
 80094d0:	40023800 	.word	0x40023800

080094d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b084      	sub	sp, #16
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM12)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4a0e      	ldr	r2, [pc, #56]	; (800951c <HAL_TIM_Base_MspInit+0x48>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d115      	bne.n	8009512 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80094e6:	2300      	movs	r3, #0
 80094e8:	60fb      	str	r3, [r7, #12]
 80094ea:	4a0d      	ldr	r2, [pc, #52]	; (8009520 <HAL_TIM_Base_MspInit+0x4c>)
 80094ec:	4b0c      	ldr	r3, [pc, #48]	; (8009520 <HAL_TIM_Base_MspInit+0x4c>)
 80094ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094f4:	6413      	str	r3, [r2, #64]	; 0x40
 80094f6:	4b0a      	ldr	r3, [pc, #40]	; (8009520 <HAL_TIM_Base_MspInit+0x4c>)
 80094f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094fe:	60fb      	str	r3, [r7, #12]
 8009500:	68fb      	ldr	r3, [r7, #12]

    /* TIM12 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8009502:	2200      	movs	r2, #0
 8009504:	2100      	movs	r1, #0
 8009506:	202b      	movs	r0, #43	; 0x2b
 8009508:	f7f8 faa7 	bl	8001a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800950c:	202b      	movs	r0, #43	; 0x2b
 800950e:	f7f8 fac0 	bl	8001a92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8009512:	bf00      	nop
 8009514:	3710      	adds	r7, #16
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
 800951a:	bf00      	nop
 800951c:	40001800 	.word	0x40001800
 8009520:	40023800 	.word	0x40023800

08009524 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8009524:	b580      	push	{r7, lr}
 8009526:	b088      	sub	sp, #32
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800952c:	f107 030c 	add.w	r3, r7, #12
 8009530:	2200      	movs	r2, #0
 8009532:	601a      	str	r2, [r3, #0]
 8009534:	605a      	str	r2, [r3, #4]
 8009536:	609a      	str	r2, [r3, #8]
 8009538:	60da      	str	r2, [r3, #12]
 800953a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a12      	ldr	r2, [pc, #72]	; (800958c <HAL_TIM_MspPostInit+0x68>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d11d      	bne.n	8009582 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009546:	2300      	movs	r3, #0
 8009548:	60bb      	str	r3, [r7, #8]
 800954a:	4a11      	ldr	r2, [pc, #68]	; (8009590 <HAL_TIM_MspPostInit+0x6c>)
 800954c:	4b10      	ldr	r3, [pc, #64]	; (8009590 <HAL_TIM_MspPostInit+0x6c>)
 800954e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009550:	f043 0304 	orr.w	r3, r3, #4
 8009554:	6313      	str	r3, [r2, #48]	; 0x30
 8009556:	4b0e      	ldr	r3, [pc, #56]	; (8009590 <HAL_TIM_MspPostInit+0x6c>)
 8009558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800955a:	f003 0304 	and.w	r3, r3, #4
 800955e:	60bb      	str	r3, [r7, #8]
 8009560:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration    
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8009562:	23c0      	movs	r3, #192	; 0xc0
 8009564:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009566:	2302      	movs	r3, #2
 8009568:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800956a:	2300      	movs	r3, #0
 800956c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800956e:	2300      	movs	r3, #0
 8009570:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8009572:	2303      	movs	r3, #3
 8009574:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009576:	f107 030c 	add.w	r3, r7, #12
 800957a:	4619      	mov	r1, r3
 800957c:	4805      	ldr	r0, [pc, #20]	; (8009594 <HAL_TIM_MspPostInit+0x70>)
 800957e:	f7f8 fe3b 	bl	80021f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8009582:	bf00      	nop
 8009584:	3720      	adds	r7, #32
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}
 800958a:	bf00      	nop
 800958c:	40010400 	.word	0x40010400
 8009590:	40023800 	.word	0x40023800
 8009594:	40020800 	.word	0x40020800

08009598 <MX_UART7_Init>:

UART_HandleTypeDef huart7;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 800959c:	4b11      	ldr	r3, [pc, #68]	; (80095e4 <MX_UART7_Init+0x4c>)
 800959e:	4a12      	ldr	r2, [pc, #72]	; (80095e8 <MX_UART7_Init+0x50>)
 80095a0:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 80095a2:	4b10      	ldr	r3, [pc, #64]	; (80095e4 <MX_UART7_Init+0x4c>)
 80095a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80095a8:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80095aa:	4b0e      	ldr	r3, [pc, #56]	; (80095e4 <MX_UART7_Init+0x4c>)
 80095ac:	2200      	movs	r2, #0
 80095ae:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80095b0:	4b0c      	ldr	r3, [pc, #48]	; (80095e4 <MX_UART7_Init+0x4c>)
 80095b2:	2200      	movs	r2, #0
 80095b4:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80095b6:	4b0b      	ldr	r3, [pc, #44]	; (80095e4 <MX_UART7_Init+0x4c>)
 80095b8:	2200      	movs	r2, #0
 80095ba:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80095bc:	4b09      	ldr	r3, [pc, #36]	; (80095e4 <MX_UART7_Init+0x4c>)
 80095be:	220c      	movs	r2, #12
 80095c0:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80095c2:	4b08      	ldr	r3, [pc, #32]	; (80095e4 <MX_UART7_Init+0x4c>)
 80095c4:	2200      	movs	r2, #0
 80095c6:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80095c8:	4b06      	ldr	r3, [pc, #24]	; (80095e4 <MX_UART7_Init+0x4c>)
 80095ca:	2200      	movs	r2, #0
 80095cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80095ce:	4805      	ldr	r0, [pc, #20]	; (80095e4 <MX_UART7_Init+0x4c>)
 80095d0:	f7fb f80c 	bl	80045ec <HAL_UART_Init>
 80095d4:	4603      	mov	r3, r0
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d001      	beq.n	80095de <MX_UART7_Init+0x46>
  {
    Error_Handler();
 80095da:	f7fe fc2d 	bl	8007e38 <Error_Handler>
  }

}
 80095de:	bf00      	nop
 80095e0:	bd80      	pop	{r7, pc}
 80095e2:	bf00      	nop
 80095e4:	20000d30 	.word	0x20000d30
 80095e8:	40007800 	.word	0x40007800

080095ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b08a      	sub	sp, #40	; 0x28
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80095f4:	f107 0314 	add.w	r3, r7, #20
 80095f8:	2200      	movs	r2, #0
 80095fa:	601a      	str	r2, [r3, #0]
 80095fc:	605a      	str	r2, [r3, #4]
 80095fe:	609a      	str	r2, [r3, #8]
 8009600:	60da      	str	r2, [r3, #12]
 8009602:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a1d      	ldr	r2, [pc, #116]	; (8009680 <HAL_UART_MspInit+0x94>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d134      	bne.n	8009678 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 800960e:	2300      	movs	r3, #0
 8009610:	613b      	str	r3, [r7, #16]
 8009612:	4a1c      	ldr	r2, [pc, #112]	; (8009684 <HAL_UART_MspInit+0x98>)
 8009614:	4b1b      	ldr	r3, [pc, #108]	; (8009684 <HAL_UART_MspInit+0x98>)
 8009616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009618:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800961c:	6413      	str	r3, [r2, #64]	; 0x40
 800961e:	4b19      	ldr	r3, [pc, #100]	; (8009684 <HAL_UART_MspInit+0x98>)
 8009620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009622:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009626:	613b      	str	r3, [r7, #16]
 8009628:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800962a:	2300      	movs	r3, #0
 800962c:	60fb      	str	r3, [r7, #12]
 800962e:	4a15      	ldr	r2, [pc, #84]	; (8009684 <HAL_UART_MspInit+0x98>)
 8009630:	4b14      	ldr	r3, [pc, #80]	; (8009684 <HAL_UART_MspInit+0x98>)
 8009632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009634:	f043 0310 	orr.w	r3, r3, #16
 8009638:	6313      	str	r3, [r2, #48]	; 0x30
 800963a:	4b12      	ldr	r3, [pc, #72]	; (8009684 <HAL_UART_MspInit+0x98>)
 800963c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800963e:	f003 0310 	and.w	r3, r3, #16
 8009642:	60fb      	str	r3, [r7, #12]
 8009644:	68fb      	ldr	r3, [r7, #12]
    /**UART7 GPIO Configuration    
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8009646:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800964a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800964c:	2302      	movs	r3, #2
 800964e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009650:	2301      	movs	r3, #1
 8009652:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009654:	2303      	movs	r3, #3
 8009656:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8009658:	2308      	movs	r3, #8
 800965a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800965c:	f107 0314 	add.w	r3, r7, #20
 8009660:	4619      	mov	r1, r3
 8009662:	4809      	ldr	r0, [pc, #36]	; (8009688 <HAL_UART_MspInit+0x9c>)
 8009664:	f7f8 fdc8 	bl	80021f8 <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8009668:	2200      	movs	r2, #0
 800966a:	2100      	movs	r1, #0
 800966c:	2052      	movs	r0, #82	; 0x52
 800966e:	f7f8 f9f4 	bl	8001a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8009672:	2052      	movs	r0, #82	; 0x52
 8009674:	f7f8 fa0d 	bl	8001a92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
}
 8009678:	bf00      	nop
 800967a:	3728      	adds	r7, #40	; 0x28
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}
 8009680:	40007800 	.word	0x40007800
 8009684:	40023800 	.word	0x40023800
 8009688:	40021000 	.word	0x40021000

0800968c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800968c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80096c4 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009690:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009692:	e003      	b.n	800969c <LoopCopyDataInit>

08009694 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009694:	4b0c      	ldr	r3, [pc, #48]	; (80096c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009696:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009698:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800969a:	3104      	adds	r1, #4

0800969c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800969c:	480b      	ldr	r0, [pc, #44]	; (80096cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800969e:	4b0c      	ldr	r3, [pc, #48]	; (80096d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80096a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80096a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80096a4:	d3f6      	bcc.n	8009694 <CopyDataInit>
  ldr  r2, =_sbss
 80096a6:	4a0b      	ldr	r2, [pc, #44]	; (80096d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80096a8:	e002      	b.n	80096b0 <LoopFillZerobss>

080096aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80096aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80096ac:	f842 3b04 	str.w	r3, [r2], #4

080096b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80096b0:	4b09      	ldr	r3, [pc, #36]	; (80096d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80096b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80096b4:	d3f9      	bcc.n	80096aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80096b6:	f7ff fcc3 	bl	8009040 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80096ba:	f000 f817 	bl	80096ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80096be:	f7fd fdff 	bl	80072c0 <main>
  bx  lr    
 80096c2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80096c4:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80096c8:	0800d960 	.word	0x0800d960
  ldr  r0, =_sdata
 80096cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80096d0:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 80096d4:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 80096d8:	20000d74 	.word	0x20000d74

080096dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80096dc:	e7fe      	b.n	80096dc <ADC_IRQHandler>
	...

080096e0 <__errno>:
 80096e0:	4b01      	ldr	r3, [pc, #4]	; (80096e8 <__errno+0x8>)
 80096e2:	6818      	ldr	r0, [r3, #0]
 80096e4:	4770      	bx	lr
 80096e6:	bf00      	nop
 80096e8:	20000020 	.word	0x20000020

080096ec <__libc_init_array>:
 80096ec:	b570      	push	{r4, r5, r6, lr}
 80096ee:	4e0d      	ldr	r6, [pc, #52]	; (8009724 <__libc_init_array+0x38>)
 80096f0:	4c0d      	ldr	r4, [pc, #52]	; (8009728 <__libc_init_array+0x3c>)
 80096f2:	1ba4      	subs	r4, r4, r6
 80096f4:	10a4      	asrs	r4, r4, #2
 80096f6:	2500      	movs	r5, #0
 80096f8:	42a5      	cmp	r5, r4
 80096fa:	d109      	bne.n	8009710 <__libc_init_array+0x24>
 80096fc:	4e0b      	ldr	r6, [pc, #44]	; (800972c <__libc_init_array+0x40>)
 80096fe:	4c0c      	ldr	r4, [pc, #48]	; (8009730 <__libc_init_array+0x44>)
 8009700:	f001 f9ce 	bl	800aaa0 <_init>
 8009704:	1ba4      	subs	r4, r4, r6
 8009706:	10a4      	asrs	r4, r4, #2
 8009708:	2500      	movs	r5, #0
 800970a:	42a5      	cmp	r5, r4
 800970c:	d105      	bne.n	800971a <__libc_init_array+0x2e>
 800970e:	bd70      	pop	{r4, r5, r6, pc}
 8009710:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009714:	4798      	blx	r3
 8009716:	3501      	adds	r5, #1
 8009718:	e7ee      	b.n	80096f8 <__libc_init_array+0xc>
 800971a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800971e:	4798      	blx	r3
 8009720:	3501      	adds	r5, #1
 8009722:	e7f2      	b.n	800970a <__libc_init_array+0x1e>
 8009724:	0800d958 	.word	0x0800d958
 8009728:	0800d958 	.word	0x0800d958
 800972c:	0800d958 	.word	0x0800d958
 8009730:	0800d95c 	.word	0x0800d95c

08009734 <malloc>:
 8009734:	4b02      	ldr	r3, [pc, #8]	; (8009740 <malloc+0xc>)
 8009736:	4601      	mov	r1, r0
 8009738:	6818      	ldr	r0, [r3, #0]
 800973a:	f000 b865 	b.w	8009808 <_malloc_r>
 800973e:	bf00      	nop
 8009740:	20000020 	.word	0x20000020

08009744 <memcpy>:
 8009744:	b510      	push	{r4, lr}
 8009746:	1e43      	subs	r3, r0, #1
 8009748:	440a      	add	r2, r1
 800974a:	4291      	cmp	r1, r2
 800974c:	d100      	bne.n	8009750 <memcpy+0xc>
 800974e:	bd10      	pop	{r4, pc}
 8009750:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009754:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009758:	e7f7      	b.n	800974a <memcpy+0x6>

0800975a <memset>:
 800975a:	4402      	add	r2, r0
 800975c:	4603      	mov	r3, r0
 800975e:	4293      	cmp	r3, r2
 8009760:	d100      	bne.n	8009764 <memset+0xa>
 8009762:	4770      	bx	lr
 8009764:	f803 1b01 	strb.w	r1, [r3], #1
 8009768:	e7f9      	b.n	800975e <memset+0x4>
	...

0800976c <_free_r>:
 800976c:	b538      	push	{r3, r4, r5, lr}
 800976e:	4605      	mov	r5, r0
 8009770:	2900      	cmp	r1, #0
 8009772:	d045      	beq.n	8009800 <_free_r+0x94>
 8009774:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009778:	1f0c      	subs	r4, r1, #4
 800977a:	2b00      	cmp	r3, #0
 800977c:	bfb8      	it	lt
 800977e:	18e4      	addlt	r4, r4, r3
 8009780:	f000 fc04 	bl	8009f8c <__malloc_lock>
 8009784:	4a1f      	ldr	r2, [pc, #124]	; (8009804 <_free_r+0x98>)
 8009786:	6813      	ldr	r3, [r2, #0]
 8009788:	4610      	mov	r0, r2
 800978a:	b933      	cbnz	r3, 800979a <_free_r+0x2e>
 800978c:	6063      	str	r3, [r4, #4]
 800978e:	6014      	str	r4, [r2, #0]
 8009790:	4628      	mov	r0, r5
 8009792:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009796:	f000 bbfa 	b.w	8009f8e <__malloc_unlock>
 800979a:	42a3      	cmp	r3, r4
 800979c:	d90c      	bls.n	80097b8 <_free_r+0x4c>
 800979e:	6821      	ldr	r1, [r4, #0]
 80097a0:	1862      	adds	r2, r4, r1
 80097a2:	4293      	cmp	r3, r2
 80097a4:	bf04      	itt	eq
 80097a6:	681a      	ldreq	r2, [r3, #0]
 80097a8:	685b      	ldreq	r3, [r3, #4]
 80097aa:	6063      	str	r3, [r4, #4]
 80097ac:	bf04      	itt	eq
 80097ae:	1852      	addeq	r2, r2, r1
 80097b0:	6022      	streq	r2, [r4, #0]
 80097b2:	6004      	str	r4, [r0, #0]
 80097b4:	e7ec      	b.n	8009790 <_free_r+0x24>
 80097b6:	4613      	mov	r3, r2
 80097b8:	685a      	ldr	r2, [r3, #4]
 80097ba:	b10a      	cbz	r2, 80097c0 <_free_r+0x54>
 80097bc:	42a2      	cmp	r2, r4
 80097be:	d9fa      	bls.n	80097b6 <_free_r+0x4a>
 80097c0:	6819      	ldr	r1, [r3, #0]
 80097c2:	1858      	adds	r0, r3, r1
 80097c4:	42a0      	cmp	r0, r4
 80097c6:	d10b      	bne.n	80097e0 <_free_r+0x74>
 80097c8:	6820      	ldr	r0, [r4, #0]
 80097ca:	4401      	add	r1, r0
 80097cc:	1858      	adds	r0, r3, r1
 80097ce:	4282      	cmp	r2, r0
 80097d0:	6019      	str	r1, [r3, #0]
 80097d2:	d1dd      	bne.n	8009790 <_free_r+0x24>
 80097d4:	6810      	ldr	r0, [r2, #0]
 80097d6:	6852      	ldr	r2, [r2, #4]
 80097d8:	605a      	str	r2, [r3, #4]
 80097da:	4401      	add	r1, r0
 80097dc:	6019      	str	r1, [r3, #0]
 80097de:	e7d7      	b.n	8009790 <_free_r+0x24>
 80097e0:	d902      	bls.n	80097e8 <_free_r+0x7c>
 80097e2:	230c      	movs	r3, #12
 80097e4:	602b      	str	r3, [r5, #0]
 80097e6:	e7d3      	b.n	8009790 <_free_r+0x24>
 80097e8:	6820      	ldr	r0, [r4, #0]
 80097ea:	1821      	adds	r1, r4, r0
 80097ec:	428a      	cmp	r2, r1
 80097ee:	bf04      	itt	eq
 80097f0:	6811      	ldreq	r1, [r2, #0]
 80097f2:	6852      	ldreq	r2, [r2, #4]
 80097f4:	6062      	str	r2, [r4, #4]
 80097f6:	bf04      	itt	eq
 80097f8:	1809      	addeq	r1, r1, r0
 80097fa:	6021      	streq	r1, [r4, #0]
 80097fc:	605c      	str	r4, [r3, #4]
 80097fe:	e7c7      	b.n	8009790 <_free_r+0x24>
 8009800:	bd38      	pop	{r3, r4, r5, pc}
 8009802:	bf00      	nop
 8009804:	200004b8 	.word	0x200004b8

08009808 <_malloc_r>:
 8009808:	b570      	push	{r4, r5, r6, lr}
 800980a:	1ccd      	adds	r5, r1, #3
 800980c:	f025 0503 	bic.w	r5, r5, #3
 8009810:	3508      	adds	r5, #8
 8009812:	2d0c      	cmp	r5, #12
 8009814:	bf38      	it	cc
 8009816:	250c      	movcc	r5, #12
 8009818:	2d00      	cmp	r5, #0
 800981a:	4606      	mov	r6, r0
 800981c:	db01      	blt.n	8009822 <_malloc_r+0x1a>
 800981e:	42a9      	cmp	r1, r5
 8009820:	d903      	bls.n	800982a <_malloc_r+0x22>
 8009822:	230c      	movs	r3, #12
 8009824:	6033      	str	r3, [r6, #0]
 8009826:	2000      	movs	r0, #0
 8009828:	bd70      	pop	{r4, r5, r6, pc}
 800982a:	f000 fbaf 	bl	8009f8c <__malloc_lock>
 800982e:	4a23      	ldr	r2, [pc, #140]	; (80098bc <_malloc_r+0xb4>)
 8009830:	6814      	ldr	r4, [r2, #0]
 8009832:	4621      	mov	r1, r4
 8009834:	b991      	cbnz	r1, 800985c <_malloc_r+0x54>
 8009836:	4c22      	ldr	r4, [pc, #136]	; (80098c0 <_malloc_r+0xb8>)
 8009838:	6823      	ldr	r3, [r4, #0]
 800983a:	b91b      	cbnz	r3, 8009844 <_malloc_r+0x3c>
 800983c:	4630      	mov	r0, r6
 800983e:	f000 f8d1 	bl	80099e4 <_sbrk_r>
 8009842:	6020      	str	r0, [r4, #0]
 8009844:	4629      	mov	r1, r5
 8009846:	4630      	mov	r0, r6
 8009848:	f000 f8cc 	bl	80099e4 <_sbrk_r>
 800984c:	1c43      	adds	r3, r0, #1
 800984e:	d126      	bne.n	800989e <_malloc_r+0x96>
 8009850:	230c      	movs	r3, #12
 8009852:	6033      	str	r3, [r6, #0]
 8009854:	4630      	mov	r0, r6
 8009856:	f000 fb9a 	bl	8009f8e <__malloc_unlock>
 800985a:	e7e4      	b.n	8009826 <_malloc_r+0x1e>
 800985c:	680b      	ldr	r3, [r1, #0]
 800985e:	1b5b      	subs	r3, r3, r5
 8009860:	d41a      	bmi.n	8009898 <_malloc_r+0x90>
 8009862:	2b0b      	cmp	r3, #11
 8009864:	d90f      	bls.n	8009886 <_malloc_r+0x7e>
 8009866:	600b      	str	r3, [r1, #0]
 8009868:	50cd      	str	r5, [r1, r3]
 800986a:	18cc      	adds	r4, r1, r3
 800986c:	4630      	mov	r0, r6
 800986e:	f000 fb8e 	bl	8009f8e <__malloc_unlock>
 8009872:	f104 000b 	add.w	r0, r4, #11
 8009876:	1d23      	adds	r3, r4, #4
 8009878:	f020 0007 	bic.w	r0, r0, #7
 800987c:	1ac3      	subs	r3, r0, r3
 800987e:	d01b      	beq.n	80098b8 <_malloc_r+0xb0>
 8009880:	425a      	negs	r2, r3
 8009882:	50e2      	str	r2, [r4, r3]
 8009884:	bd70      	pop	{r4, r5, r6, pc}
 8009886:	428c      	cmp	r4, r1
 8009888:	bf0d      	iteet	eq
 800988a:	6863      	ldreq	r3, [r4, #4]
 800988c:	684b      	ldrne	r3, [r1, #4]
 800988e:	6063      	strne	r3, [r4, #4]
 8009890:	6013      	streq	r3, [r2, #0]
 8009892:	bf18      	it	ne
 8009894:	460c      	movne	r4, r1
 8009896:	e7e9      	b.n	800986c <_malloc_r+0x64>
 8009898:	460c      	mov	r4, r1
 800989a:	6849      	ldr	r1, [r1, #4]
 800989c:	e7ca      	b.n	8009834 <_malloc_r+0x2c>
 800989e:	1cc4      	adds	r4, r0, #3
 80098a0:	f024 0403 	bic.w	r4, r4, #3
 80098a4:	42a0      	cmp	r0, r4
 80098a6:	d005      	beq.n	80098b4 <_malloc_r+0xac>
 80098a8:	1a21      	subs	r1, r4, r0
 80098aa:	4630      	mov	r0, r6
 80098ac:	f000 f89a 	bl	80099e4 <_sbrk_r>
 80098b0:	3001      	adds	r0, #1
 80098b2:	d0cd      	beq.n	8009850 <_malloc_r+0x48>
 80098b4:	6025      	str	r5, [r4, #0]
 80098b6:	e7d9      	b.n	800986c <_malloc_r+0x64>
 80098b8:	bd70      	pop	{r4, r5, r6, pc}
 80098ba:	bf00      	nop
 80098bc:	200004b8 	.word	0x200004b8
 80098c0:	200004bc 	.word	0x200004bc

080098c4 <iprintf>:
 80098c4:	b40f      	push	{r0, r1, r2, r3}
 80098c6:	4b0a      	ldr	r3, [pc, #40]	; (80098f0 <iprintf+0x2c>)
 80098c8:	b513      	push	{r0, r1, r4, lr}
 80098ca:	681c      	ldr	r4, [r3, #0]
 80098cc:	b124      	cbz	r4, 80098d8 <iprintf+0x14>
 80098ce:	69a3      	ldr	r3, [r4, #24]
 80098d0:	b913      	cbnz	r3, 80098d8 <iprintf+0x14>
 80098d2:	4620      	mov	r0, r4
 80098d4:	f000 fa6c 	bl	8009db0 <__sinit>
 80098d8:	ab05      	add	r3, sp, #20
 80098da:	9a04      	ldr	r2, [sp, #16]
 80098dc:	68a1      	ldr	r1, [r4, #8]
 80098de:	9301      	str	r3, [sp, #4]
 80098e0:	4620      	mov	r0, r4
 80098e2:	f000 fccf 	bl	800a284 <_vfiprintf_r>
 80098e6:	b002      	add	sp, #8
 80098e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098ec:	b004      	add	sp, #16
 80098ee:	4770      	bx	lr
 80098f0:	20000020 	.word	0x20000020

080098f4 <putchar>:
 80098f4:	b538      	push	{r3, r4, r5, lr}
 80098f6:	4b08      	ldr	r3, [pc, #32]	; (8009918 <putchar+0x24>)
 80098f8:	681c      	ldr	r4, [r3, #0]
 80098fa:	4605      	mov	r5, r0
 80098fc:	b124      	cbz	r4, 8009908 <putchar+0x14>
 80098fe:	69a3      	ldr	r3, [r4, #24]
 8009900:	b913      	cbnz	r3, 8009908 <putchar+0x14>
 8009902:	4620      	mov	r0, r4
 8009904:	f000 fa54 	bl	8009db0 <__sinit>
 8009908:	68a2      	ldr	r2, [r4, #8]
 800990a:	4629      	mov	r1, r5
 800990c:	4620      	mov	r0, r4
 800990e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009912:	f000 bf63 	b.w	800a7dc <_putc_r>
 8009916:	bf00      	nop
 8009918:	20000020 	.word	0x20000020

0800991c <_puts_r>:
 800991c:	b570      	push	{r4, r5, r6, lr}
 800991e:	460e      	mov	r6, r1
 8009920:	4605      	mov	r5, r0
 8009922:	b118      	cbz	r0, 800992c <_puts_r+0x10>
 8009924:	6983      	ldr	r3, [r0, #24]
 8009926:	b90b      	cbnz	r3, 800992c <_puts_r+0x10>
 8009928:	f000 fa42 	bl	8009db0 <__sinit>
 800992c:	69ab      	ldr	r3, [r5, #24]
 800992e:	68ac      	ldr	r4, [r5, #8]
 8009930:	b913      	cbnz	r3, 8009938 <_puts_r+0x1c>
 8009932:	4628      	mov	r0, r5
 8009934:	f000 fa3c 	bl	8009db0 <__sinit>
 8009938:	4b23      	ldr	r3, [pc, #140]	; (80099c8 <_puts_r+0xac>)
 800993a:	429c      	cmp	r4, r3
 800993c:	d117      	bne.n	800996e <_puts_r+0x52>
 800993e:	686c      	ldr	r4, [r5, #4]
 8009940:	89a3      	ldrh	r3, [r4, #12]
 8009942:	071b      	lsls	r3, r3, #28
 8009944:	d51d      	bpl.n	8009982 <_puts_r+0x66>
 8009946:	6923      	ldr	r3, [r4, #16]
 8009948:	b1db      	cbz	r3, 8009982 <_puts_r+0x66>
 800994a:	3e01      	subs	r6, #1
 800994c:	68a3      	ldr	r3, [r4, #8]
 800994e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009952:	3b01      	subs	r3, #1
 8009954:	60a3      	str	r3, [r4, #8]
 8009956:	b9e9      	cbnz	r1, 8009994 <_puts_r+0x78>
 8009958:	2b00      	cmp	r3, #0
 800995a:	da2e      	bge.n	80099ba <_puts_r+0x9e>
 800995c:	4622      	mov	r2, r4
 800995e:	210a      	movs	r1, #10
 8009960:	4628      	mov	r0, r5
 8009962:	f000 f873 	bl	8009a4c <__swbuf_r>
 8009966:	3001      	adds	r0, #1
 8009968:	d011      	beq.n	800998e <_puts_r+0x72>
 800996a:	200a      	movs	r0, #10
 800996c:	bd70      	pop	{r4, r5, r6, pc}
 800996e:	4b17      	ldr	r3, [pc, #92]	; (80099cc <_puts_r+0xb0>)
 8009970:	429c      	cmp	r4, r3
 8009972:	d101      	bne.n	8009978 <_puts_r+0x5c>
 8009974:	68ac      	ldr	r4, [r5, #8]
 8009976:	e7e3      	b.n	8009940 <_puts_r+0x24>
 8009978:	4b15      	ldr	r3, [pc, #84]	; (80099d0 <_puts_r+0xb4>)
 800997a:	429c      	cmp	r4, r3
 800997c:	bf08      	it	eq
 800997e:	68ec      	ldreq	r4, [r5, #12]
 8009980:	e7de      	b.n	8009940 <_puts_r+0x24>
 8009982:	4621      	mov	r1, r4
 8009984:	4628      	mov	r0, r5
 8009986:	f000 f8b3 	bl	8009af0 <__swsetup_r>
 800998a:	2800      	cmp	r0, #0
 800998c:	d0dd      	beq.n	800994a <_puts_r+0x2e>
 800998e:	f04f 30ff 	mov.w	r0, #4294967295
 8009992:	bd70      	pop	{r4, r5, r6, pc}
 8009994:	2b00      	cmp	r3, #0
 8009996:	da04      	bge.n	80099a2 <_puts_r+0x86>
 8009998:	69a2      	ldr	r2, [r4, #24]
 800999a:	4293      	cmp	r3, r2
 800999c:	db06      	blt.n	80099ac <_puts_r+0x90>
 800999e:	290a      	cmp	r1, #10
 80099a0:	d004      	beq.n	80099ac <_puts_r+0x90>
 80099a2:	6823      	ldr	r3, [r4, #0]
 80099a4:	1c5a      	adds	r2, r3, #1
 80099a6:	6022      	str	r2, [r4, #0]
 80099a8:	7019      	strb	r1, [r3, #0]
 80099aa:	e7cf      	b.n	800994c <_puts_r+0x30>
 80099ac:	4622      	mov	r2, r4
 80099ae:	4628      	mov	r0, r5
 80099b0:	f000 f84c 	bl	8009a4c <__swbuf_r>
 80099b4:	3001      	adds	r0, #1
 80099b6:	d1c9      	bne.n	800994c <_puts_r+0x30>
 80099b8:	e7e9      	b.n	800998e <_puts_r+0x72>
 80099ba:	6823      	ldr	r3, [r4, #0]
 80099bc:	200a      	movs	r0, #10
 80099be:	1c5a      	adds	r2, r3, #1
 80099c0:	6022      	str	r2, [r4, #0]
 80099c2:	7018      	strb	r0, [r3, #0]
 80099c4:	bd70      	pop	{r4, r5, r6, pc}
 80099c6:	bf00      	nop
 80099c8:	0800d8dc 	.word	0x0800d8dc
 80099cc:	0800d8fc 	.word	0x0800d8fc
 80099d0:	0800d8bc 	.word	0x0800d8bc

080099d4 <puts>:
 80099d4:	4b02      	ldr	r3, [pc, #8]	; (80099e0 <puts+0xc>)
 80099d6:	4601      	mov	r1, r0
 80099d8:	6818      	ldr	r0, [r3, #0]
 80099da:	f7ff bf9f 	b.w	800991c <_puts_r>
 80099de:	bf00      	nop
 80099e0:	20000020 	.word	0x20000020

080099e4 <_sbrk_r>:
 80099e4:	b538      	push	{r3, r4, r5, lr}
 80099e6:	4c06      	ldr	r4, [pc, #24]	; (8009a00 <_sbrk_r+0x1c>)
 80099e8:	2300      	movs	r3, #0
 80099ea:	4605      	mov	r5, r0
 80099ec:	4608      	mov	r0, r1
 80099ee:	6023      	str	r3, [r4, #0]
 80099f0:	f7ff fac6 	bl	8008f80 <_sbrk>
 80099f4:	1c43      	adds	r3, r0, #1
 80099f6:	d102      	bne.n	80099fe <_sbrk_r+0x1a>
 80099f8:	6823      	ldr	r3, [r4, #0]
 80099fa:	b103      	cbz	r3, 80099fe <_sbrk_r+0x1a>
 80099fc:	602b      	str	r3, [r5, #0]
 80099fe:	bd38      	pop	{r3, r4, r5, pc}
 8009a00:	20000d70 	.word	0x20000d70

08009a04 <siprintf>:
 8009a04:	b40e      	push	{r1, r2, r3}
 8009a06:	b500      	push	{lr}
 8009a08:	b09c      	sub	sp, #112	; 0x70
 8009a0a:	f44f 7102 	mov.w	r1, #520	; 0x208
 8009a0e:	ab1d      	add	r3, sp, #116	; 0x74
 8009a10:	f8ad 1014 	strh.w	r1, [sp, #20]
 8009a14:	9002      	str	r0, [sp, #8]
 8009a16:	9006      	str	r0, [sp, #24]
 8009a18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009a1c:	480a      	ldr	r0, [pc, #40]	; (8009a48 <siprintf+0x44>)
 8009a1e:	9104      	str	r1, [sp, #16]
 8009a20:	9107      	str	r1, [sp, #28]
 8009a22:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009a26:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a2a:	f8ad 1016 	strh.w	r1, [sp, #22]
 8009a2e:	6800      	ldr	r0, [r0, #0]
 8009a30:	9301      	str	r3, [sp, #4]
 8009a32:	a902      	add	r1, sp, #8
 8009a34:	f000 fb08 	bl	800a048 <_svfiprintf_r>
 8009a38:	9b02      	ldr	r3, [sp, #8]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	701a      	strb	r2, [r3, #0]
 8009a3e:	b01c      	add	sp, #112	; 0x70
 8009a40:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a44:	b003      	add	sp, #12
 8009a46:	4770      	bx	lr
 8009a48:	20000020 	.word	0x20000020

08009a4c <__swbuf_r>:
 8009a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a4e:	460e      	mov	r6, r1
 8009a50:	4614      	mov	r4, r2
 8009a52:	4605      	mov	r5, r0
 8009a54:	b118      	cbz	r0, 8009a5e <__swbuf_r+0x12>
 8009a56:	6983      	ldr	r3, [r0, #24]
 8009a58:	b90b      	cbnz	r3, 8009a5e <__swbuf_r+0x12>
 8009a5a:	f000 f9a9 	bl	8009db0 <__sinit>
 8009a5e:	4b21      	ldr	r3, [pc, #132]	; (8009ae4 <__swbuf_r+0x98>)
 8009a60:	429c      	cmp	r4, r3
 8009a62:	d12a      	bne.n	8009aba <__swbuf_r+0x6e>
 8009a64:	686c      	ldr	r4, [r5, #4]
 8009a66:	69a3      	ldr	r3, [r4, #24]
 8009a68:	60a3      	str	r3, [r4, #8]
 8009a6a:	89a3      	ldrh	r3, [r4, #12]
 8009a6c:	071a      	lsls	r2, r3, #28
 8009a6e:	d52e      	bpl.n	8009ace <__swbuf_r+0x82>
 8009a70:	6923      	ldr	r3, [r4, #16]
 8009a72:	b363      	cbz	r3, 8009ace <__swbuf_r+0x82>
 8009a74:	6923      	ldr	r3, [r4, #16]
 8009a76:	6820      	ldr	r0, [r4, #0]
 8009a78:	1ac0      	subs	r0, r0, r3
 8009a7a:	6963      	ldr	r3, [r4, #20]
 8009a7c:	b2f6      	uxtb	r6, r6
 8009a7e:	4298      	cmp	r0, r3
 8009a80:	4637      	mov	r7, r6
 8009a82:	db04      	blt.n	8009a8e <__swbuf_r+0x42>
 8009a84:	4621      	mov	r1, r4
 8009a86:	4628      	mov	r0, r5
 8009a88:	f000 f928 	bl	8009cdc <_fflush_r>
 8009a8c:	bb28      	cbnz	r0, 8009ada <__swbuf_r+0x8e>
 8009a8e:	68a3      	ldr	r3, [r4, #8]
 8009a90:	3b01      	subs	r3, #1
 8009a92:	60a3      	str	r3, [r4, #8]
 8009a94:	6823      	ldr	r3, [r4, #0]
 8009a96:	1c5a      	adds	r2, r3, #1
 8009a98:	6022      	str	r2, [r4, #0]
 8009a9a:	701e      	strb	r6, [r3, #0]
 8009a9c:	6963      	ldr	r3, [r4, #20]
 8009a9e:	3001      	adds	r0, #1
 8009aa0:	4298      	cmp	r0, r3
 8009aa2:	d004      	beq.n	8009aae <__swbuf_r+0x62>
 8009aa4:	89a3      	ldrh	r3, [r4, #12]
 8009aa6:	07db      	lsls	r3, r3, #31
 8009aa8:	d519      	bpl.n	8009ade <__swbuf_r+0x92>
 8009aaa:	2e0a      	cmp	r6, #10
 8009aac:	d117      	bne.n	8009ade <__swbuf_r+0x92>
 8009aae:	4621      	mov	r1, r4
 8009ab0:	4628      	mov	r0, r5
 8009ab2:	f000 f913 	bl	8009cdc <_fflush_r>
 8009ab6:	b190      	cbz	r0, 8009ade <__swbuf_r+0x92>
 8009ab8:	e00f      	b.n	8009ada <__swbuf_r+0x8e>
 8009aba:	4b0b      	ldr	r3, [pc, #44]	; (8009ae8 <__swbuf_r+0x9c>)
 8009abc:	429c      	cmp	r4, r3
 8009abe:	d101      	bne.n	8009ac4 <__swbuf_r+0x78>
 8009ac0:	68ac      	ldr	r4, [r5, #8]
 8009ac2:	e7d0      	b.n	8009a66 <__swbuf_r+0x1a>
 8009ac4:	4b09      	ldr	r3, [pc, #36]	; (8009aec <__swbuf_r+0xa0>)
 8009ac6:	429c      	cmp	r4, r3
 8009ac8:	bf08      	it	eq
 8009aca:	68ec      	ldreq	r4, [r5, #12]
 8009acc:	e7cb      	b.n	8009a66 <__swbuf_r+0x1a>
 8009ace:	4621      	mov	r1, r4
 8009ad0:	4628      	mov	r0, r5
 8009ad2:	f000 f80d 	bl	8009af0 <__swsetup_r>
 8009ad6:	2800      	cmp	r0, #0
 8009ad8:	d0cc      	beq.n	8009a74 <__swbuf_r+0x28>
 8009ada:	f04f 37ff 	mov.w	r7, #4294967295
 8009ade:	4638      	mov	r0, r7
 8009ae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	0800d8dc 	.word	0x0800d8dc
 8009ae8:	0800d8fc 	.word	0x0800d8fc
 8009aec:	0800d8bc 	.word	0x0800d8bc

08009af0 <__swsetup_r>:
 8009af0:	4b32      	ldr	r3, [pc, #200]	; (8009bbc <__swsetup_r+0xcc>)
 8009af2:	b570      	push	{r4, r5, r6, lr}
 8009af4:	681d      	ldr	r5, [r3, #0]
 8009af6:	4606      	mov	r6, r0
 8009af8:	460c      	mov	r4, r1
 8009afa:	b125      	cbz	r5, 8009b06 <__swsetup_r+0x16>
 8009afc:	69ab      	ldr	r3, [r5, #24]
 8009afe:	b913      	cbnz	r3, 8009b06 <__swsetup_r+0x16>
 8009b00:	4628      	mov	r0, r5
 8009b02:	f000 f955 	bl	8009db0 <__sinit>
 8009b06:	4b2e      	ldr	r3, [pc, #184]	; (8009bc0 <__swsetup_r+0xd0>)
 8009b08:	429c      	cmp	r4, r3
 8009b0a:	d10f      	bne.n	8009b2c <__swsetup_r+0x3c>
 8009b0c:	686c      	ldr	r4, [r5, #4]
 8009b0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b12:	b29a      	uxth	r2, r3
 8009b14:	0715      	lsls	r5, r2, #28
 8009b16:	d42c      	bmi.n	8009b72 <__swsetup_r+0x82>
 8009b18:	06d0      	lsls	r0, r2, #27
 8009b1a:	d411      	bmi.n	8009b40 <__swsetup_r+0x50>
 8009b1c:	2209      	movs	r2, #9
 8009b1e:	6032      	str	r2, [r6, #0]
 8009b20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b24:	81a3      	strh	r3, [r4, #12]
 8009b26:	f04f 30ff 	mov.w	r0, #4294967295
 8009b2a:	bd70      	pop	{r4, r5, r6, pc}
 8009b2c:	4b25      	ldr	r3, [pc, #148]	; (8009bc4 <__swsetup_r+0xd4>)
 8009b2e:	429c      	cmp	r4, r3
 8009b30:	d101      	bne.n	8009b36 <__swsetup_r+0x46>
 8009b32:	68ac      	ldr	r4, [r5, #8]
 8009b34:	e7eb      	b.n	8009b0e <__swsetup_r+0x1e>
 8009b36:	4b24      	ldr	r3, [pc, #144]	; (8009bc8 <__swsetup_r+0xd8>)
 8009b38:	429c      	cmp	r4, r3
 8009b3a:	bf08      	it	eq
 8009b3c:	68ec      	ldreq	r4, [r5, #12]
 8009b3e:	e7e6      	b.n	8009b0e <__swsetup_r+0x1e>
 8009b40:	0751      	lsls	r1, r2, #29
 8009b42:	d512      	bpl.n	8009b6a <__swsetup_r+0x7a>
 8009b44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b46:	b141      	cbz	r1, 8009b5a <__swsetup_r+0x6a>
 8009b48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b4c:	4299      	cmp	r1, r3
 8009b4e:	d002      	beq.n	8009b56 <__swsetup_r+0x66>
 8009b50:	4630      	mov	r0, r6
 8009b52:	f7ff fe0b 	bl	800976c <_free_r>
 8009b56:	2300      	movs	r3, #0
 8009b58:	6363      	str	r3, [r4, #52]	; 0x34
 8009b5a:	89a3      	ldrh	r3, [r4, #12]
 8009b5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009b60:	81a3      	strh	r3, [r4, #12]
 8009b62:	2300      	movs	r3, #0
 8009b64:	6063      	str	r3, [r4, #4]
 8009b66:	6923      	ldr	r3, [r4, #16]
 8009b68:	6023      	str	r3, [r4, #0]
 8009b6a:	89a3      	ldrh	r3, [r4, #12]
 8009b6c:	f043 0308 	orr.w	r3, r3, #8
 8009b70:	81a3      	strh	r3, [r4, #12]
 8009b72:	6923      	ldr	r3, [r4, #16]
 8009b74:	b94b      	cbnz	r3, 8009b8a <__swsetup_r+0x9a>
 8009b76:	89a3      	ldrh	r3, [r4, #12]
 8009b78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009b7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b80:	d003      	beq.n	8009b8a <__swsetup_r+0x9a>
 8009b82:	4621      	mov	r1, r4
 8009b84:	4630      	mov	r0, r6
 8009b86:	f000 f9c1 	bl	8009f0c <__smakebuf_r>
 8009b8a:	89a2      	ldrh	r2, [r4, #12]
 8009b8c:	f012 0301 	ands.w	r3, r2, #1
 8009b90:	d00c      	beq.n	8009bac <__swsetup_r+0xbc>
 8009b92:	2300      	movs	r3, #0
 8009b94:	60a3      	str	r3, [r4, #8]
 8009b96:	6963      	ldr	r3, [r4, #20]
 8009b98:	425b      	negs	r3, r3
 8009b9a:	61a3      	str	r3, [r4, #24]
 8009b9c:	6923      	ldr	r3, [r4, #16]
 8009b9e:	b953      	cbnz	r3, 8009bb6 <__swsetup_r+0xc6>
 8009ba0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ba4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009ba8:	d1ba      	bne.n	8009b20 <__swsetup_r+0x30>
 8009baa:	bd70      	pop	{r4, r5, r6, pc}
 8009bac:	0792      	lsls	r2, r2, #30
 8009bae:	bf58      	it	pl
 8009bb0:	6963      	ldrpl	r3, [r4, #20]
 8009bb2:	60a3      	str	r3, [r4, #8]
 8009bb4:	e7f2      	b.n	8009b9c <__swsetup_r+0xac>
 8009bb6:	2000      	movs	r0, #0
 8009bb8:	e7f7      	b.n	8009baa <__swsetup_r+0xba>
 8009bba:	bf00      	nop
 8009bbc:	20000020 	.word	0x20000020
 8009bc0:	0800d8dc 	.word	0x0800d8dc
 8009bc4:	0800d8fc 	.word	0x0800d8fc
 8009bc8:	0800d8bc 	.word	0x0800d8bc

08009bcc <__sflush_r>:
 8009bcc:	898a      	ldrh	r2, [r1, #12]
 8009bce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd2:	4605      	mov	r5, r0
 8009bd4:	0710      	lsls	r0, r2, #28
 8009bd6:	460c      	mov	r4, r1
 8009bd8:	d45a      	bmi.n	8009c90 <__sflush_r+0xc4>
 8009bda:	684b      	ldr	r3, [r1, #4]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	dc05      	bgt.n	8009bec <__sflush_r+0x20>
 8009be0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	dc02      	bgt.n	8009bec <__sflush_r+0x20>
 8009be6:	2000      	movs	r0, #0
 8009be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009bee:	2e00      	cmp	r6, #0
 8009bf0:	d0f9      	beq.n	8009be6 <__sflush_r+0x1a>
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009bf8:	682f      	ldr	r7, [r5, #0]
 8009bfa:	602b      	str	r3, [r5, #0]
 8009bfc:	d033      	beq.n	8009c66 <__sflush_r+0x9a>
 8009bfe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009c00:	89a3      	ldrh	r3, [r4, #12]
 8009c02:	075a      	lsls	r2, r3, #29
 8009c04:	d505      	bpl.n	8009c12 <__sflush_r+0x46>
 8009c06:	6863      	ldr	r3, [r4, #4]
 8009c08:	1ac0      	subs	r0, r0, r3
 8009c0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009c0c:	b10b      	cbz	r3, 8009c12 <__sflush_r+0x46>
 8009c0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c10:	1ac0      	subs	r0, r0, r3
 8009c12:	2300      	movs	r3, #0
 8009c14:	4602      	mov	r2, r0
 8009c16:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c18:	6a21      	ldr	r1, [r4, #32]
 8009c1a:	4628      	mov	r0, r5
 8009c1c:	47b0      	blx	r6
 8009c1e:	1c43      	adds	r3, r0, #1
 8009c20:	89a3      	ldrh	r3, [r4, #12]
 8009c22:	d106      	bne.n	8009c32 <__sflush_r+0x66>
 8009c24:	6829      	ldr	r1, [r5, #0]
 8009c26:	291d      	cmp	r1, #29
 8009c28:	d84b      	bhi.n	8009cc2 <__sflush_r+0xf6>
 8009c2a:	4a2b      	ldr	r2, [pc, #172]	; (8009cd8 <__sflush_r+0x10c>)
 8009c2c:	40ca      	lsrs	r2, r1
 8009c2e:	07d6      	lsls	r6, r2, #31
 8009c30:	d547      	bpl.n	8009cc2 <__sflush_r+0xf6>
 8009c32:	2200      	movs	r2, #0
 8009c34:	6062      	str	r2, [r4, #4]
 8009c36:	04d9      	lsls	r1, r3, #19
 8009c38:	6922      	ldr	r2, [r4, #16]
 8009c3a:	6022      	str	r2, [r4, #0]
 8009c3c:	d504      	bpl.n	8009c48 <__sflush_r+0x7c>
 8009c3e:	1c42      	adds	r2, r0, #1
 8009c40:	d101      	bne.n	8009c46 <__sflush_r+0x7a>
 8009c42:	682b      	ldr	r3, [r5, #0]
 8009c44:	b903      	cbnz	r3, 8009c48 <__sflush_r+0x7c>
 8009c46:	6560      	str	r0, [r4, #84]	; 0x54
 8009c48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c4a:	602f      	str	r7, [r5, #0]
 8009c4c:	2900      	cmp	r1, #0
 8009c4e:	d0ca      	beq.n	8009be6 <__sflush_r+0x1a>
 8009c50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c54:	4299      	cmp	r1, r3
 8009c56:	d002      	beq.n	8009c5e <__sflush_r+0x92>
 8009c58:	4628      	mov	r0, r5
 8009c5a:	f7ff fd87 	bl	800976c <_free_r>
 8009c5e:	2000      	movs	r0, #0
 8009c60:	6360      	str	r0, [r4, #52]	; 0x34
 8009c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c66:	6a21      	ldr	r1, [r4, #32]
 8009c68:	2301      	movs	r3, #1
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	47b0      	blx	r6
 8009c6e:	1c41      	adds	r1, r0, #1
 8009c70:	d1c6      	bne.n	8009c00 <__sflush_r+0x34>
 8009c72:	682b      	ldr	r3, [r5, #0]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d0c3      	beq.n	8009c00 <__sflush_r+0x34>
 8009c78:	2b1d      	cmp	r3, #29
 8009c7a:	d001      	beq.n	8009c80 <__sflush_r+0xb4>
 8009c7c:	2b16      	cmp	r3, #22
 8009c7e:	d101      	bne.n	8009c84 <__sflush_r+0xb8>
 8009c80:	602f      	str	r7, [r5, #0]
 8009c82:	e7b0      	b.n	8009be6 <__sflush_r+0x1a>
 8009c84:	89a3      	ldrh	r3, [r4, #12]
 8009c86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c8a:	81a3      	strh	r3, [r4, #12]
 8009c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c90:	690f      	ldr	r7, [r1, #16]
 8009c92:	2f00      	cmp	r7, #0
 8009c94:	d0a7      	beq.n	8009be6 <__sflush_r+0x1a>
 8009c96:	0793      	lsls	r3, r2, #30
 8009c98:	680e      	ldr	r6, [r1, #0]
 8009c9a:	bf08      	it	eq
 8009c9c:	694b      	ldreq	r3, [r1, #20]
 8009c9e:	600f      	str	r7, [r1, #0]
 8009ca0:	bf18      	it	ne
 8009ca2:	2300      	movne	r3, #0
 8009ca4:	eba6 0807 	sub.w	r8, r6, r7
 8009ca8:	608b      	str	r3, [r1, #8]
 8009caa:	f1b8 0f00 	cmp.w	r8, #0
 8009cae:	dd9a      	ble.n	8009be6 <__sflush_r+0x1a>
 8009cb0:	4643      	mov	r3, r8
 8009cb2:	463a      	mov	r2, r7
 8009cb4:	6a21      	ldr	r1, [r4, #32]
 8009cb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009cb8:	4628      	mov	r0, r5
 8009cba:	47b0      	blx	r6
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	dc07      	bgt.n	8009cd0 <__sflush_r+0x104>
 8009cc0:	89a3      	ldrh	r3, [r4, #12]
 8009cc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cc6:	81a3      	strh	r3, [r4, #12]
 8009cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8009ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cd0:	4407      	add	r7, r0
 8009cd2:	eba8 0800 	sub.w	r8, r8, r0
 8009cd6:	e7e8      	b.n	8009caa <__sflush_r+0xde>
 8009cd8:	20400001 	.word	0x20400001

08009cdc <_fflush_r>:
 8009cdc:	b538      	push	{r3, r4, r5, lr}
 8009cde:	690b      	ldr	r3, [r1, #16]
 8009ce0:	4605      	mov	r5, r0
 8009ce2:	460c      	mov	r4, r1
 8009ce4:	b1db      	cbz	r3, 8009d1e <_fflush_r+0x42>
 8009ce6:	b118      	cbz	r0, 8009cf0 <_fflush_r+0x14>
 8009ce8:	6983      	ldr	r3, [r0, #24]
 8009cea:	b90b      	cbnz	r3, 8009cf0 <_fflush_r+0x14>
 8009cec:	f000 f860 	bl	8009db0 <__sinit>
 8009cf0:	4b0c      	ldr	r3, [pc, #48]	; (8009d24 <_fflush_r+0x48>)
 8009cf2:	429c      	cmp	r4, r3
 8009cf4:	d109      	bne.n	8009d0a <_fflush_r+0x2e>
 8009cf6:	686c      	ldr	r4, [r5, #4]
 8009cf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cfc:	b17b      	cbz	r3, 8009d1e <_fflush_r+0x42>
 8009cfe:	4621      	mov	r1, r4
 8009d00:	4628      	mov	r0, r5
 8009d02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d06:	f7ff bf61 	b.w	8009bcc <__sflush_r>
 8009d0a:	4b07      	ldr	r3, [pc, #28]	; (8009d28 <_fflush_r+0x4c>)
 8009d0c:	429c      	cmp	r4, r3
 8009d0e:	d101      	bne.n	8009d14 <_fflush_r+0x38>
 8009d10:	68ac      	ldr	r4, [r5, #8]
 8009d12:	e7f1      	b.n	8009cf8 <_fflush_r+0x1c>
 8009d14:	4b05      	ldr	r3, [pc, #20]	; (8009d2c <_fflush_r+0x50>)
 8009d16:	429c      	cmp	r4, r3
 8009d18:	bf08      	it	eq
 8009d1a:	68ec      	ldreq	r4, [r5, #12]
 8009d1c:	e7ec      	b.n	8009cf8 <_fflush_r+0x1c>
 8009d1e:	2000      	movs	r0, #0
 8009d20:	bd38      	pop	{r3, r4, r5, pc}
 8009d22:	bf00      	nop
 8009d24:	0800d8dc 	.word	0x0800d8dc
 8009d28:	0800d8fc 	.word	0x0800d8fc
 8009d2c:	0800d8bc 	.word	0x0800d8bc

08009d30 <_cleanup_r>:
 8009d30:	4901      	ldr	r1, [pc, #4]	; (8009d38 <_cleanup_r+0x8>)
 8009d32:	f000 b8a9 	b.w	8009e88 <_fwalk_reent>
 8009d36:	bf00      	nop
 8009d38:	08009cdd 	.word	0x08009cdd

08009d3c <std.isra.0>:
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	b510      	push	{r4, lr}
 8009d40:	4604      	mov	r4, r0
 8009d42:	6003      	str	r3, [r0, #0]
 8009d44:	6043      	str	r3, [r0, #4]
 8009d46:	6083      	str	r3, [r0, #8]
 8009d48:	8181      	strh	r1, [r0, #12]
 8009d4a:	6643      	str	r3, [r0, #100]	; 0x64
 8009d4c:	81c2      	strh	r2, [r0, #14]
 8009d4e:	6103      	str	r3, [r0, #16]
 8009d50:	6143      	str	r3, [r0, #20]
 8009d52:	6183      	str	r3, [r0, #24]
 8009d54:	4619      	mov	r1, r3
 8009d56:	2208      	movs	r2, #8
 8009d58:	305c      	adds	r0, #92	; 0x5c
 8009d5a:	f7ff fcfe 	bl	800975a <memset>
 8009d5e:	4b05      	ldr	r3, [pc, #20]	; (8009d74 <std.isra.0+0x38>)
 8009d60:	6263      	str	r3, [r4, #36]	; 0x24
 8009d62:	4b05      	ldr	r3, [pc, #20]	; (8009d78 <std.isra.0+0x3c>)
 8009d64:	62a3      	str	r3, [r4, #40]	; 0x28
 8009d66:	4b05      	ldr	r3, [pc, #20]	; (8009d7c <std.isra.0+0x40>)
 8009d68:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009d6a:	4b05      	ldr	r3, [pc, #20]	; (8009d80 <std.isra.0+0x44>)
 8009d6c:	6224      	str	r4, [r4, #32]
 8009d6e:	6323      	str	r3, [r4, #48]	; 0x30
 8009d70:	bd10      	pop	{r4, pc}
 8009d72:	bf00      	nop
 8009d74:	0800a849 	.word	0x0800a849
 8009d78:	0800a86b 	.word	0x0800a86b
 8009d7c:	0800a8a3 	.word	0x0800a8a3
 8009d80:	0800a8c7 	.word	0x0800a8c7

08009d84 <__sfmoreglue>:
 8009d84:	b570      	push	{r4, r5, r6, lr}
 8009d86:	1e4a      	subs	r2, r1, #1
 8009d88:	2568      	movs	r5, #104	; 0x68
 8009d8a:	4355      	muls	r5, r2
 8009d8c:	460e      	mov	r6, r1
 8009d8e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009d92:	f7ff fd39 	bl	8009808 <_malloc_r>
 8009d96:	4604      	mov	r4, r0
 8009d98:	b140      	cbz	r0, 8009dac <__sfmoreglue+0x28>
 8009d9a:	2100      	movs	r1, #0
 8009d9c:	e880 0042 	stmia.w	r0, {r1, r6}
 8009da0:	300c      	adds	r0, #12
 8009da2:	60a0      	str	r0, [r4, #8]
 8009da4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009da8:	f7ff fcd7 	bl	800975a <memset>
 8009dac:	4620      	mov	r0, r4
 8009dae:	bd70      	pop	{r4, r5, r6, pc}

08009db0 <__sinit>:
 8009db0:	6983      	ldr	r3, [r0, #24]
 8009db2:	b510      	push	{r4, lr}
 8009db4:	4604      	mov	r4, r0
 8009db6:	bb33      	cbnz	r3, 8009e06 <__sinit+0x56>
 8009db8:	6483      	str	r3, [r0, #72]	; 0x48
 8009dba:	64c3      	str	r3, [r0, #76]	; 0x4c
 8009dbc:	6503      	str	r3, [r0, #80]	; 0x50
 8009dbe:	4b12      	ldr	r3, [pc, #72]	; (8009e08 <__sinit+0x58>)
 8009dc0:	4a12      	ldr	r2, [pc, #72]	; (8009e0c <__sinit+0x5c>)
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	6282      	str	r2, [r0, #40]	; 0x28
 8009dc6:	4298      	cmp	r0, r3
 8009dc8:	bf04      	itt	eq
 8009dca:	2301      	moveq	r3, #1
 8009dcc:	6183      	streq	r3, [r0, #24]
 8009dce:	f000 f81f 	bl	8009e10 <__sfp>
 8009dd2:	6060      	str	r0, [r4, #4]
 8009dd4:	4620      	mov	r0, r4
 8009dd6:	f000 f81b 	bl	8009e10 <__sfp>
 8009dda:	60a0      	str	r0, [r4, #8]
 8009ddc:	4620      	mov	r0, r4
 8009dde:	f000 f817 	bl	8009e10 <__sfp>
 8009de2:	2200      	movs	r2, #0
 8009de4:	60e0      	str	r0, [r4, #12]
 8009de6:	2104      	movs	r1, #4
 8009de8:	6860      	ldr	r0, [r4, #4]
 8009dea:	f7ff ffa7 	bl	8009d3c <std.isra.0>
 8009dee:	2201      	movs	r2, #1
 8009df0:	2109      	movs	r1, #9
 8009df2:	68a0      	ldr	r0, [r4, #8]
 8009df4:	f7ff ffa2 	bl	8009d3c <std.isra.0>
 8009df8:	2202      	movs	r2, #2
 8009dfa:	2112      	movs	r1, #18
 8009dfc:	68e0      	ldr	r0, [r4, #12]
 8009dfe:	f7ff ff9d 	bl	8009d3c <std.isra.0>
 8009e02:	2301      	movs	r3, #1
 8009e04:	61a3      	str	r3, [r4, #24]
 8009e06:	bd10      	pop	{r4, pc}
 8009e08:	0800d8b8 	.word	0x0800d8b8
 8009e0c:	08009d31 	.word	0x08009d31

08009e10 <__sfp>:
 8009e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e12:	4b1c      	ldr	r3, [pc, #112]	; (8009e84 <__sfp+0x74>)
 8009e14:	681e      	ldr	r6, [r3, #0]
 8009e16:	69b3      	ldr	r3, [r6, #24]
 8009e18:	4607      	mov	r7, r0
 8009e1a:	b913      	cbnz	r3, 8009e22 <__sfp+0x12>
 8009e1c:	4630      	mov	r0, r6
 8009e1e:	f7ff ffc7 	bl	8009db0 <__sinit>
 8009e22:	3648      	adds	r6, #72	; 0x48
 8009e24:	68b4      	ldr	r4, [r6, #8]
 8009e26:	6873      	ldr	r3, [r6, #4]
 8009e28:	3b01      	subs	r3, #1
 8009e2a:	d503      	bpl.n	8009e34 <__sfp+0x24>
 8009e2c:	6833      	ldr	r3, [r6, #0]
 8009e2e:	b133      	cbz	r3, 8009e3e <__sfp+0x2e>
 8009e30:	6836      	ldr	r6, [r6, #0]
 8009e32:	e7f7      	b.n	8009e24 <__sfp+0x14>
 8009e34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009e38:	b16d      	cbz	r5, 8009e56 <__sfp+0x46>
 8009e3a:	3468      	adds	r4, #104	; 0x68
 8009e3c:	e7f4      	b.n	8009e28 <__sfp+0x18>
 8009e3e:	2104      	movs	r1, #4
 8009e40:	4638      	mov	r0, r7
 8009e42:	f7ff ff9f 	bl	8009d84 <__sfmoreglue>
 8009e46:	6030      	str	r0, [r6, #0]
 8009e48:	2800      	cmp	r0, #0
 8009e4a:	d1f1      	bne.n	8009e30 <__sfp+0x20>
 8009e4c:	230c      	movs	r3, #12
 8009e4e:	603b      	str	r3, [r7, #0]
 8009e50:	4604      	mov	r4, r0
 8009e52:	4620      	mov	r0, r4
 8009e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009e5a:	81e3      	strh	r3, [r4, #14]
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	81a3      	strh	r3, [r4, #12]
 8009e60:	6665      	str	r5, [r4, #100]	; 0x64
 8009e62:	6025      	str	r5, [r4, #0]
 8009e64:	60a5      	str	r5, [r4, #8]
 8009e66:	6065      	str	r5, [r4, #4]
 8009e68:	6125      	str	r5, [r4, #16]
 8009e6a:	6165      	str	r5, [r4, #20]
 8009e6c:	61a5      	str	r5, [r4, #24]
 8009e6e:	2208      	movs	r2, #8
 8009e70:	4629      	mov	r1, r5
 8009e72:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009e76:	f7ff fc70 	bl	800975a <memset>
 8009e7a:	6365      	str	r5, [r4, #52]	; 0x34
 8009e7c:	63a5      	str	r5, [r4, #56]	; 0x38
 8009e7e:	64a5      	str	r5, [r4, #72]	; 0x48
 8009e80:	64e5      	str	r5, [r4, #76]	; 0x4c
 8009e82:	e7e6      	b.n	8009e52 <__sfp+0x42>
 8009e84:	0800d8b8 	.word	0x0800d8b8

08009e88 <_fwalk_reent>:
 8009e88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e8c:	4680      	mov	r8, r0
 8009e8e:	4689      	mov	r9, r1
 8009e90:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009e94:	2600      	movs	r6, #0
 8009e96:	b914      	cbnz	r4, 8009e9e <_fwalk_reent+0x16>
 8009e98:	4630      	mov	r0, r6
 8009e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e9e:	68a5      	ldr	r5, [r4, #8]
 8009ea0:	6867      	ldr	r7, [r4, #4]
 8009ea2:	3f01      	subs	r7, #1
 8009ea4:	d501      	bpl.n	8009eaa <_fwalk_reent+0x22>
 8009ea6:	6824      	ldr	r4, [r4, #0]
 8009ea8:	e7f5      	b.n	8009e96 <_fwalk_reent+0xe>
 8009eaa:	89ab      	ldrh	r3, [r5, #12]
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d907      	bls.n	8009ec0 <_fwalk_reent+0x38>
 8009eb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009eb4:	3301      	adds	r3, #1
 8009eb6:	d003      	beq.n	8009ec0 <_fwalk_reent+0x38>
 8009eb8:	4629      	mov	r1, r5
 8009eba:	4640      	mov	r0, r8
 8009ebc:	47c8      	blx	r9
 8009ebe:	4306      	orrs	r6, r0
 8009ec0:	3568      	adds	r5, #104	; 0x68
 8009ec2:	e7ee      	b.n	8009ea2 <_fwalk_reent+0x1a>

08009ec4 <__swhatbuf_r>:
 8009ec4:	b570      	push	{r4, r5, r6, lr}
 8009ec6:	460e      	mov	r6, r1
 8009ec8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ecc:	2900      	cmp	r1, #0
 8009ece:	b090      	sub	sp, #64	; 0x40
 8009ed0:	4614      	mov	r4, r2
 8009ed2:	461d      	mov	r5, r3
 8009ed4:	da07      	bge.n	8009ee6 <__swhatbuf_r+0x22>
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	602b      	str	r3, [r5, #0]
 8009eda:	89b3      	ldrh	r3, [r6, #12]
 8009edc:	061a      	lsls	r2, r3, #24
 8009ede:	d410      	bmi.n	8009f02 <__swhatbuf_r+0x3e>
 8009ee0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ee4:	e00e      	b.n	8009f04 <__swhatbuf_r+0x40>
 8009ee6:	aa01      	add	r2, sp, #4
 8009ee8:	f000 fd14 	bl	800a914 <_fstat_r>
 8009eec:	2800      	cmp	r0, #0
 8009eee:	dbf2      	blt.n	8009ed6 <__swhatbuf_r+0x12>
 8009ef0:	9a02      	ldr	r2, [sp, #8]
 8009ef2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009ef6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009efa:	425a      	negs	r2, r3
 8009efc:	415a      	adcs	r2, r3
 8009efe:	602a      	str	r2, [r5, #0]
 8009f00:	e7ee      	b.n	8009ee0 <__swhatbuf_r+0x1c>
 8009f02:	2340      	movs	r3, #64	; 0x40
 8009f04:	2000      	movs	r0, #0
 8009f06:	6023      	str	r3, [r4, #0]
 8009f08:	b010      	add	sp, #64	; 0x40
 8009f0a:	bd70      	pop	{r4, r5, r6, pc}

08009f0c <__smakebuf_r>:
 8009f0c:	898b      	ldrh	r3, [r1, #12]
 8009f0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f10:	079d      	lsls	r5, r3, #30
 8009f12:	4606      	mov	r6, r0
 8009f14:	460c      	mov	r4, r1
 8009f16:	d507      	bpl.n	8009f28 <__smakebuf_r+0x1c>
 8009f18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009f1c:	6023      	str	r3, [r4, #0]
 8009f1e:	6123      	str	r3, [r4, #16]
 8009f20:	2301      	movs	r3, #1
 8009f22:	6163      	str	r3, [r4, #20]
 8009f24:	b002      	add	sp, #8
 8009f26:	bd70      	pop	{r4, r5, r6, pc}
 8009f28:	ab01      	add	r3, sp, #4
 8009f2a:	466a      	mov	r2, sp
 8009f2c:	f7ff ffca 	bl	8009ec4 <__swhatbuf_r>
 8009f30:	9900      	ldr	r1, [sp, #0]
 8009f32:	4605      	mov	r5, r0
 8009f34:	4630      	mov	r0, r6
 8009f36:	f7ff fc67 	bl	8009808 <_malloc_r>
 8009f3a:	b948      	cbnz	r0, 8009f50 <__smakebuf_r+0x44>
 8009f3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f40:	059a      	lsls	r2, r3, #22
 8009f42:	d4ef      	bmi.n	8009f24 <__smakebuf_r+0x18>
 8009f44:	f023 0303 	bic.w	r3, r3, #3
 8009f48:	f043 0302 	orr.w	r3, r3, #2
 8009f4c:	81a3      	strh	r3, [r4, #12]
 8009f4e:	e7e3      	b.n	8009f18 <__smakebuf_r+0xc>
 8009f50:	4b0d      	ldr	r3, [pc, #52]	; (8009f88 <__smakebuf_r+0x7c>)
 8009f52:	62b3      	str	r3, [r6, #40]	; 0x28
 8009f54:	89a3      	ldrh	r3, [r4, #12]
 8009f56:	6020      	str	r0, [r4, #0]
 8009f58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f5c:	81a3      	strh	r3, [r4, #12]
 8009f5e:	9b00      	ldr	r3, [sp, #0]
 8009f60:	6163      	str	r3, [r4, #20]
 8009f62:	9b01      	ldr	r3, [sp, #4]
 8009f64:	6120      	str	r0, [r4, #16]
 8009f66:	b15b      	cbz	r3, 8009f80 <__smakebuf_r+0x74>
 8009f68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f6c:	4630      	mov	r0, r6
 8009f6e:	f000 fce3 	bl	800a938 <_isatty_r>
 8009f72:	b128      	cbz	r0, 8009f80 <__smakebuf_r+0x74>
 8009f74:	89a3      	ldrh	r3, [r4, #12]
 8009f76:	f023 0303 	bic.w	r3, r3, #3
 8009f7a:	f043 0301 	orr.w	r3, r3, #1
 8009f7e:	81a3      	strh	r3, [r4, #12]
 8009f80:	89a3      	ldrh	r3, [r4, #12]
 8009f82:	431d      	orrs	r5, r3
 8009f84:	81a5      	strh	r5, [r4, #12]
 8009f86:	e7cd      	b.n	8009f24 <__smakebuf_r+0x18>
 8009f88:	08009d31 	.word	0x08009d31

08009f8c <__malloc_lock>:
 8009f8c:	4770      	bx	lr

08009f8e <__malloc_unlock>:
 8009f8e:	4770      	bx	lr

08009f90 <__ssputs_r>:
 8009f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f94:	688e      	ldr	r6, [r1, #8]
 8009f96:	429e      	cmp	r6, r3
 8009f98:	4682      	mov	sl, r0
 8009f9a:	460c      	mov	r4, r1
 8009f9c:	4691      	mov	r9, r2
 8009f9e:	4698      	mov	r8, r3
 8009fa0:	d835      	bhi.n	800a00e <__ssputs_r+0x7e>
 8009fa2:	898a      	ldrh	r2, [r1, #12]
 8009fa4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009fa8:	d031      	beq.n	800a00e <__ssputs_r+0x7e>
 8009faa:	6825      	ldr	r5, [r4, #0]
 8009fac:	6909      	ldr	r1, [r1, #16]
 8009fae:	1a6f      	subs	r7, r5, r1
 8009fb0:	6965      	ldr	r5, [r4, #20]
 8009fb2:	2302      	movs	r3, #2
 8009fb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009fb8:	fb95 f5f3 	sdiv	r5, r5, r3
 8009fbc:	f108 0301 	add.w	r3, r8, #1
 8009fc0:	443b      	add	r3, r7
 8009fc2:	429d      	cmp	r5, r3
 8009fc4:	bf38      	it	cc
 8009fc6:	461d      	movcc	r5, r3
 8009fc8:	0553      	lsls	r3, r2, #21
 8009fca:	d531      	bpl.n	800a030 <__ssputs_r+0xa0>
 8009fcc:	4629      	mov	r1, r5
 8009fce:	f7ff fc1b 	bl	8009808 <_malloc_r>
 8009fd2:	4606      	mov	r6, r0
 8009fd4:	b950      	cbnz	r0, 8009fec <__ssputs_r+0x5c>
 8009fd6:	230c      	movs	r3, #12
 8009fd8:	f8ca 3000 	str.w	r3, [sl]
 8009fdc:	89a3      	ldrh	r3, [r4, #12]
 8009fde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fe2:	81a3      	strh	r3, [r4, #12]
 8009fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8009fe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fec:	463a      	mov	r2, r7
 8009fee:	6921      	ldr	r1, [r4, #16]
 8009ff0:	f7ff fba8 	bl	8009744 <memcpy>
 8009ff4:	89a3      	ldrh	r3, [r4, #12]
 8009ff6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009ffa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ffe:	81a3      	strh	r3, [r4, #12]
 800a000:	6126      	str	r6, [r4, #16]
 800a002:	6165      	str	r5, [r4, #20]
 800a004:	443e      	add	r6, r7
 800a006:	1bed      	subs	r5, r5, r7
 800a008:	6026      	str	r6, [r4, #0]
 800a00a:	60a5      	str	r5, [r4, #8]
 800a00c:	4646      	mov	r6, r8
 800a00e:	4546      	cmp	r6, r8
 800a010:	bf28      	it	cs
 800a012:	4646      	movcs	r6, r8
 800a014:	4632      	mov	r2, r6
 800a016:	4649      	mov	r1, r9
 800a018:	6820      	ldr	r0, [r4, #0]
 800a01a:	f000 fcaf 	bl	800a97c <memmove>
 800a01e:	68a3      	ldr	r3, [r4, #8]
 800a020:	1b9b      	subs	r3, r3, r6
 800a022:	60a3      	str	r3, [r4, #8]
 800a024:	6823      	ldr	r3, [r4, #0]
 800a026:	441e      	add	r6, r3
 800a028:	6026      	str	r6, [r4, #0]
 800a02a:	2000      	movs	r0, #0
 800a02c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a030:	462a      	mov	r2, r5
 800a032:	f000 fcbd 	bl	800a9b0 <_realloc_r>
 800a036:	4606      	mov	r6, r0
 800a038:	2800      	cmp	r0, #0
 800a03a:	d1e1      	bne.n	800a000 <__ssputs_r+0x70>
 800a03c:	6921      	ldr	r1, [r4, #16]
 800a03e:	4650      	mov	r0, sl
 800a040:	f7ff fb94 	bl	800976c <_free_r>
 800a044:	e7c7      	b.n	8009fd6 <__ssputs_r+0x46>
	...

0800a048 <_svfiprintf_r>:
 800a048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a04c:	b09d      	sub	sp, #116	; 0x74
 800a04e:	4680      	mov	r8, r0
 800a050:	9303      	str	r3, [sp, #12]
 800a052:	898b      	ldrh	r3, [r1, #12]
 800a054:	061c      	lsls	r4, r3, #24
 800a056:	460d      	mov	r5, r1
 800a058:	4616      	mov	r6, r2
 800a05a:	d50f      	bpl.n	800a07c <_svfiprintf_r+0x34>
 800a05c:	690b      	ldr	r3, [r1, #16]
 800a05e:	b96b      	cbnz	r3, 800a07c <_svfiprintf_r+0x34>
 800a060:	2140      	movs	r1, #64	; 0x40
 800a062:	f7ff fbd1 	bl	8009808 <_malloc_r>
 800a066:	6028      	str	r0, [r5, #0]
 800a068:	6128      	str	r0, [r5, #16]
 800a06a:	b928      	cbnz	r0, 800a078 <_svfiprintf_r+0x30>
 800a06c:	230c      	movs	r3, #12
 800a06e:	f8c8 3000 	str.w	r3, [r8]
 800a072:	f04f 30ff 	mov.w	r0, #4294967295
 800a076:	e0c5      	b.n	800a204 <_svfiprintf_r+0x1bc>
 800a078:	2340      	movs	r3, #64	; 0x40
 800a07a:	616b      	str	r3, [r5, #20]
 800a07c:	2300      	movs	r3, #0
 800a07e:	9309      	str	r3, [sp, #36]	; 0x24
 800a080:	2320      	movs	r3, #32
 800a082:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a086:	2330      	movs	r3, #48	; 0x30
 800a088:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a08c:	f04f 0b01 	mov.w	fp, #1
 800a090:	4637      	mov	r7, r6
 800a092:	463c      	mov	r4, r7
 800a094:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d13c      	bne.n	800a116 <_svfiprintf_r+0xce>
 800a09c:	ebb7 0a06 	subs.w	sl, r7, r6
 800a0a0:	d00b      	beq.n	800a0ba <_svfiprintf_r+0x72>
 800a0a2:	4653      	mov	r3, sl
 800a0a4:	4632      	mov	r2, r6
 800a0a6:	4629      	mov	r1, r5
 800a0a8:	4640      	mov	r0, r8
 800a0aa:	f7ff ff71 	bl	8009f90 <__ssputs_r>
 800a0ae:	3001      	adds	r0, #1
 800a0b0:	f000 80a3 	beq.w	800a1fa <_svfiprintf_r+0x1b2>
 800a0b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0b6:	4453      	add	r3, sl
 800a0b8:	9309      	str	r3, [sp, #36]	; 0x24
 800a0ba:	783b      	ldrb	r3, [r7, #0]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	f000 809c 	beq.w	800a1fa <_svfiprintf_r+0x1b2>
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	f04f 32ff 	mov.w	r2, #4294967295
 800a0c8:	9304      	str	r3, [sp, #16]
 800a0ca:	9307      	str	r3, [sp, #28]
 800a0cc:	9205      	str	r2, [sp, #20]
 800a0ce:	9306      	str	r3, [sp, #24]
 800a0d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a0d4:	931a      	str	r3, [sp, #104]	; 0x68
 800a0d6:	2205      	movs	r2, #5
 800a0d8:	7821      	ldrb	r1, [r4, #0]
 800a0da:	4850      	ldr	r0, [pc, #320]	; (800a21c <_svfiprintf_r+0x1d4>)
 800a0dc:	f7f6 f888 	bl	80001f0 <memchr>
 800a0e0:	1c67      	adds	r7, r4, #1
 800a0e2:	9b04      	ldr	r3, [sp, #16]
 800a0e4:	b9d8      	cbnz	r0, 800a11e <_svfiprintf_r+0xd6>
 800a0e6:	06d9      	lsls	r1, r3, #27
 800a0e8:	bf44      	itt	mi
 800a0ea:	2220      	movmi	r2, #32
 800a0ec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a0f0:	071a      	lsls	r2, r3, #28
 800a0f2:	bf44      	itt	mi
 800a0f4:	222b      	movmi	r2, #43	; 0x2b
 800a0f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a0fa:	7822      	ldrb	r2, [r4, #0]
 800a0fc:	2a2a      	cmp	r2, #42	; 0x2a
 800a0fe:	d016      	beq.n	800a12e <_svfiprintf_r+0xe6>
 800a100:	9a07      	ldr	r2, [sp, #28]
 800a102:	2100      	movs	r1, #0
 800a104:	200a      	movs	r0, #10
 800a106:	4627      	mov	r7, r4
 800a108:	3401      	adds	r4, #1
 800a10a:	783b      	ldrb	r3, [r7, #0]
 800a10c:	3b30      	subs	r3, #48	; 0x30
 800a10e:	2b09      	cmp	r3, #9
 800a110:	d951      	bls.n	800a1b6 <_svfiprintf_r+0x16e>
 800a112:	b1c9      	cbz	r1, 800a148 <_svfiprintf_r+0x100>
 800a114:	e011      	b.n	800a13a <_svfiprintf_r+0xf2>
 800a116:	2b25      	cmp	r3, #37	; 0x25
 800a118:	d0c0      	beq.n	800a09c <_svfiprintf_r+0x54>
 800a11a:	4627      	mov	r7, r4
 800a11c:	e7b9      	b.n	800a092 <_svfiprintf_r+0x4a>
 800a11e:	4a3f      	ldr	r2, [pc, #252]	; (800a21c <_svfiprintf_r+0x1d4>)
 800a120:	1a80      	subs	r0, r0, r2
 800a122:	fa0b f000 	lsl.w	r0, fp, r0
 800a126:	4318      	orrs	r0, r3
 800a128:	9004      	str	r0, [sp, #16]
 800a12a:	463c      	mov	r4, r7
 800a12c:	e7d3      	b.n	800a0d6 <_svfiprintf_r+0x8e>
 800a12e:	9a03      	ldr	r2, [sp, #12]
 800a130:	1d11      	adds	r1, r2, #4
 800a132:	6812      	ldr	r2, [r2, #0]
 800a134:	9103      	str	r1, [sp, #12]
 800a136:	2a00      	cmp	r2, #0
 800a138:	db01      	blt.n	800a13e <_svfiprintf_r+0xf6>
 800a13a:	9207      	str	r2, [sp, #28]
 800a13c:	e004      	b.n	800a148 <_svfiprintf_r+0x100>
 800a13e:	4252      	negs	r2, r2
 800a140:	f043 0302 	orr.w	r3, r3, #2
 800a144:	9207      	str	r2, [sp, #28]
 800a146:	9304      	str	r3, [sp, #16]
 800a148:	783b      	ldrb	r3, [r7, #0]
 800a14a:	2b2e      	cmp	r3, #46	; 0x2e
 800a14c:	d10e      	bne.n	800a16c <_svfiprintf_r+0x124>
 800a14e:	787b      	ldrb	r3, [r7, #1]
 800a150:	2b2a      	cmp	r3, #42	; 0x2a
 800a152:	f107 0101 	add.w	r1, r7, #1
 800a156:	d132      	bne.n	800a1be <_svfiprintf_r+0x176>
 800a158:	9b03      	ldr	r3, [sp, #12]
 800a15a:	1d1a      	adds	r2, r3, #4
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	9203      	str	r2, [sp, #12]
 800a160:	2b00      	cmp	r3, #0
 800a162:	bfb8      	it	lt
 800a164:	f04f 33ff 	movlt.w	r3, #4294967295
 800a168:	3702      	adds	r7, #2
 800a16a:	9305      	str	r3, [sp, #20]
 800a16c:	4c2c      	ldr	r4, [pc, #176]	; (800a220 <_svfiprintf_r+0x1d8>)
 800a16e:	7839      	ldrb	r1, [r7, #0]
 800a170:	2203      	movs	r2, #3
 800a172:	4620      	mov	r0, r4
 800a174:	f7f6 f83c 	bl	80001f0 <memchr>
 800a178:	b138      	cbz	r0, 800a18a <_svfiprintf_r+0x142>
 800a17a:	2340      	movs	r3, #64	; 0x40
 800a17c:	1b00      	subs	r0, r0, r4
 800a17e:	fa03 f000 	lsl.w	r0, r3, r0
 800a182:	9b04      	ldr	r3, [sp, #16]
 800a184:	4303      	orrs	r3, r0
 800a186:	9304      	str	r3, [sp, #16]
 800a188:	3701      	adds	r7, #1
 800a18a:	7839      	ldrb	r1, [r7, #0]
 800a18c:	4825      	ldr	r0, [pc, #148]	; (800a224 <_svfiprintf_r+0x1dc>)
 800a18e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a192:	2206      	movs	r2, #6
 800a194:	1c7e      	adds	r6, r7, #1
 800a196:	f7f6 f82b 	bl	80001f0 <memchr>
 800a19a:	2800      	cmp	r0, #0
 800a19c:	d035      	beq.n	800a20a <_svfiprintf_r+0x1c2>
 800a19e:	4b22      	ldr	r3, [pc, #136]	; (800a228 <_svfiprintf_r+0x1e0>)
 800a1a0:	b9fb      	cbnz	r3, 800a1e2 <_svfiprintf_r+0x19a>
 800a1a2:	9b03      	ldr	r3, [sp, #12]
 800a1a4:	3307      	adds	r3, #7
 800a1a6:	f023 0307 	bic.w	r3, r3, #7
 800a1aa:	3308      	adds	r3, #8
 800a1ac:	9303      	str	r3, [sp, #12]
 800a1ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1b0:	444b      	add	r3, r9
 800a1b2:	9309      	str	r3, [sp, #36]	; 0x24
 800a1b4:	e76c      	b.n	800a090 <_svfiprintf_r+0x48>
 800a1b6:	fb00 3202 	mla	r2, r0, r2, r3
 800a1ba:	2101      	movs	r1, #1
 800a1bc:	e7a3      	b.n	800a106 <_svfiprintf_r+0xbe>
 800a1be:	2300      	movs	r3, #0
 800a1c0:	9305      	str	r3, [sp, #20]
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	240a      	movs	r4, #10
 800a1c6:	460f      	mov	r7, r1
 800a1c8:	3101      	adds	r1, #1
 800a1ca:	783a      	ldrb	r2, [r7, #0]
 800a1cc:	3a30      	subs	r2, #48	; 0x30
 800a1ce:	2a09      	cmp	r2, #9
 800a1d0:	d903      	bls.n	800a1da <_svfiprintf_r+0x192>
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d0ca      	beq.n	800a16c <_svfiprintf_r+0x124>
 800a1d6:	9005      	str	r0, [sp, #20]
 800a1d8:	e7c8      	b.n	800a16c <_svfiprintf_r+0x124>
 800a1da:	fb04 2000 	mla	r0, r4, r0, r2
 800a1de:	2301      	movs	r3, #1
 800a1e0:	e7f1      	b.n	800a1c6 <_svfiprintf_r+0x17e>
 800a1e2:	ab03      	add	r3, sp, #12
 800a1e4:	9300      	str	r3, [sp, #0]
 800a1e6:	462a      	mov	r2, r5
 800a1e8:	4b10      	ldr	r3, [pc, #64]	; (800a22c <_svfiprintf_r+0x1e4>)
 800a1ea:	a904      	add	r1, sp, #16
 800a1ec:	4640      	mov	r0, r8
 800a1ee:	f3af 8000 	nop.w
 800a1f2:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a1f6:	4681      	mov	r9, r0
 800a1f8:	d1d9      	bne.n	800a1ae <_svfiprintf_r+0x166>
 800a1fa:	89ab      	ldrh	r3, [r5, #12]
 800a1fc:	065b      	lsls	r3, r3, #25
 800a1fe:	f53f af38 	bmi.w	800a072 <_svfiprintf_r+0x2a>
 800a202:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a204:	b01d      	add	sp, #116	; 0x74
 800a206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a20a:	ab03      	add	r3, sp, #12
 800a20c:	9300      	str	r3, [sp, #0]
 800a20e:	462a      	mov	r2, r5
 800a210:	4b06      	ldr	r3, [pc, #24]	; (800a22c <_svfiprintf_r+0x1e4>)
 800a212:	a904      	add	r1, sp, #16
 800a214:	4640      	mov	r0, r8
 800a216:	f000 f9c1 	bl	800a59c <_printf_i>
 800a21a:	e7ea      	b.n	800a1f2 <_svfiprintf_r+0x1aa>
 800a21c:	0800d91c 	.word	0x0800d91c
 800a220:	0800d922 	.word	0x0800d922
 800a224:	0800d926 	.word	0x0800d926
 800a228:	00000000 	.word	0x00000000
 800a22c:	08009f91 	.word	0x08009f91

0800a230 <__sfputc_r>:
 800a230:	6893      	ldr	r3, [r2, #8]
 800a232:	3b01      	subs	r3, #1
 800a234:	2b00      	cmp	r3, #0
 800a236:	b410      	push	{r4}
 800a238:	6093      	str	r3, [r2, #8]
 800a23a:	da09      	bge.n	800a250 <__sfputc_r+0x20>
 800a23c:	6994      	ldr	r4, [r2, #24]
 800a23e:	42a3      	cmp	r3, r4
 800a240:	db02      	blt.n	800a248 <__sfputc_r+0x18>
 800a242:	b2cb      	uxtb	r3, r1
 800a244:	2b0a      	cmp	r3, #10
 800a246:	d103      	bne.n	800a250 <__sfputc_r+0x20>
 800a248:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a24c:	f7ff bbfe 	b.w	8009a4c <__swbuf_r>
 800a250:	6813      	ldr	r3, [r2, #0]
 800a252:	1c58      	adds	r0, r3, #1
 800a254:	6010      	str	r0, [r2, #0]
 800a256:	7019      	strb	r1, [r3, #0]
 800a258:	b2c8      	uxtb	r0, r1
 800a25a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <__sfputs_r>:
 800a260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a262:	4606      	mov	r6, r0
 800a264:	460f      	mov	r7, r1
 800a266:	4614      	mov	r4, r2
 800a268:	18d5      	adds	r5, r2, r3
 800a26a:	42ac      	cmp	r4, r5
 800a26c:	d101      	bne.n	800a272 <__sfputs_r+0x12>
 800a26e:	2000      	movs	r0, #0
 800a270:	e007      	b.n	800a282 <__sfputs_r+0x22>
 800a272:	463a      	mov	r2, r7
 800a274:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a278:	4630      	mov	r0, r6
 800a27a:	f7ff ffd9 	bl	800a230 <__sfputc_r>
 800a27e:	1c43      	adds	r3, r0, #1
 800a280:	d1f3      	bne.n	800a26a <__sfputs_r+0xa>
 800a282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a284 <_vfiprintf_r>:
 800a284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a288:	b09d      	sub	sp, #116	; 0x74
 800a28a:	460c      	mov	r4, r1
 800a28c:	4617      	mov	r7, r2
 800a28e:	9303      	str	r3, [sp, #12]
 800a290:	4606      	mov	r6, r0
 800a292:	b118      	cbz	r0, 800a29c <_vfiprintf_r+0x18>
 800a294:	6983      	ldr	r3, [r0, #24]
 800a296:	b90b      	cbnz	r3, 800a29c <_vfiprintf_r+0x18>
 800a298:	f7ff fd8a 	bl	8009db0 <__sinit>
 800a29c:	4b7c      	ldr	r3, [pc, #496]	; (800a490 <_vfiprintf_r+0x20c>)
 800a29e:	429c      	cmp	r4, r3
 800a2a0:	d157      	bne.n	800a352 <_vfiprintf_r+0xce>
 800a2a2:	6874      	ldr	r4, [r6, #4]
 800a2a4:	89a3      	ldrh	r3, [r4, #12]
 800a2a6:	0718      	lsls	r0, r3, #28
 800a2a8:	d55d      	bpl.n	800a366 <_vfiprintf_r+0xe2>
 800a2aa:	6923      	ldr	r3, [r4, #16]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d05a      	beq.n	800a366 <_vfiprintf_r+0xe2>
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	9309      	str	r3, [sp, #36]	; 0x24
 800a2b4:	2320      	movs	r3, #32
 800a2b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a2ba:	2330      	movs	r3, #48	; 0x30
 800a2bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2c0:	f04f 0b01 	mov.w	fp, #1
 800a2c4:	46b8      	mov	r8, r7
 800a2c6:	4645      	mov	r5, r8
 800a2c8:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d155      	bne.n	800a37c <_vfiprintf_r+0xf8>
 800a2d0:	ebb8 0a07 	subs.w	sl, r8, r7
 800a2d4:	d00b      	beq.n	800a2ee <_vfiprintf_r+0x6a>
 800a2d6:	4653      	mov	r3, sl
 800a2d8:	463a      	mov	r2, r7
 800a2da:	4621      	mov	r1, r4
 800a2dc:	4630      	mov	r0, r6
 800a2de:	f7ff ffbf 	bl	800a260 <__sfputs_r>
 800a2e2:	3001      	adds	r0, #1
 800a2e4:	f000 80c4 	beq.w	800a470 <_vfiprintf_r+0x1ec>
 800a2e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2ea:	4453      	add	r3, sl
 800a2ec:	9309      	str	r3, [sp, #36]	; 0x24
 800a2ee:	f898 3000 	ldrb.w	r3, [r8]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	f000 80bc 	beq.w	800a470 <_vfiprintf_r+0x1ec>
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a2fe:	9304      	str	r3, [sp, #16]
 800a300:	9307      	str	r3, [sp, #28]
 800a302:	9205      	str	r2, [sp, #20]
 800a304:	9306      	str	r3, [sp, #24]
 800a306:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a30a:	931a      	str	r3, [sp, #104]	; 0x68
 800a30c:	2205      	movs	r2, #5
 800a30e:	7829      	ldrb	r1, [r5, #0]
 800a310:	4860      	ldr	r0, [pc, #384]	; (800a494 <_vfiprintf_r+0x210>)
 800a312:	f7f5 ff6d 	bl	80001f0 <memchr>
 800a316:	f105 0801 	add.w	r8, r5, #1
 800a31a:	9b04      	ldr	r3, [sp, #16]
 800a31c:	2800      	cmp	r0, #0
 800a31e:	d131      	bne.n	800a384 <_vfiprintf_r+0x100>
 800a320:	06d9      	lsls	r1, r3, #27
 800a322:	bf44      	itt	mi
 800a324:	2220      	movmi	r2, #32
 800a326:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a32a:	071a      	lsls	r2, r3, #28
 800a32c:	bf44      	itt	mi
 800a32e:	222b      	movmi	r2, #43	; 0x2b
 800a330:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a334:	782a      	ldrb	r2, [r5, #0]
 800a336:	2a2a      	cmp	r2, #42	; 0x2a
 800a338:	d02c      	beq.n	800a394 <_vfiprintf_r+0x110>
 800a33a:	9a07      	ldr	r2, [sp, #28]
 800a33c:	2100      	movs	r1, #0
 800a33e:	200a      	movs	r0, #10
 800a340:	46a8      	mov	r8, r5
 800a342:	3501      	adds	r5, #1
 800a344:	f898 3000 	ldrb.w	r3, [r8]
 800a348:	3b30      	subs	r3, #48	; 0x30
 800a34a:	2b09      	cmp	r3, #9
 800a34c:	d96d      	bls.n	800a42a <_vfiprintf_r+0x1a6>
 800a34e:	b371      	cbz	r1, 800a3ae <_vfiprintf_r+0x12a>
 800a350:	e026      	b.n	800a3a0 <_vfiprintf_r+0x11c>
 800a352:	4b51      	ldr	r3, [pc, #324]	; (800a498 <_vfiprintf_r+0x214>)
 800a354:	429c      	cmp	r4, r3
 800a356:	d101      	bne.n	800a35c <_vfiprintf_r+0xd8>
 800a358:	68b4      	ldr	r4, [r6, #8]
 800a35a:	e7a3      	b.n	800a2a4 <_vfiprintf_r+0x20>
 800a35c:	4b4f      	ldr	r3, [pc, #316]	; (800a49c <_vfiprintf_r+0x218>)
 800a35e:	429c      	cmp	r4, r3
 800a360:	bf08      	it	eq
 800a362:	68f4      	ldreq	r4, [r6, #12]
 800a364:	e79e      	b.n	800a2a4 <_vfiprintf_r+0x20>
 800a366:	4621      	mov	r1, r4
 800a368:	4630      	mov	r0, r6
 800a36a:	f7ff fbc1 	bl	8009af0 <__swsetup_r>
 800a36e:	2800      	cmp	r0, #0
 800a370:	d09e      	beq.n	800a2b0 <_vfiprintf_r+0x2c>
 800a372:	f04f 30ff 	mov.w	r0, #4294967295
 800a376:	b01d      	add	sp, #116	; 0x74
 800a378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a37c:	2b25      	cmp	r3, #37	; 0x25
 800a37e:	d0a7      	beq.n	800a2d0 <_vfiprintf_r+0x4c>
 800a380:	46a8      	mov	r8, r5
 800a382:	e7a0      	b.n	800a2c6 <_vfiprintf_r+0x42>
 800a384:	4a43      	ldr	r2, [pc, #268]	; (800a494 <_vfiprintf_r+0x210>)
 800a386:	1a80      	subs	r0, r0, r2
 800a388:	fa0b f000 	lsl.w	r0, fp, r0
 800a38c:	4318      	orrs	r0, r3
 800a38e:	9004      	str	r0, [sp, #16]
 800a390:	4645      	mov	r5, r8
 800a392:	e7bb      	b.n	800a30c <_vfiprintf_r+0x88>
 800a394:	9a03      	ldr	r2, [sp, #12]
 800a396:	1d11      	adds	r1, r2, #4
 800a398:	6812      	ldr	r2, [r2, #0]
 800a39a:	9103      	str	r1, [sp, #12]
 800a39c:	2a00      	cmp	r2, #0
 800a39e:	db01      	blt.n	800a3a4 <_vfiprintf_r+0x120>
 800a3a0:	9207      	str	r2, [sp, #28]
 800a3a2:	e004      	b.n	800a3ae <_vfiprintf_r+0x12a>
 800a3a4:	4252      	negs	r2, r2
 800a3a6:	f043 0302 	orr.w	r3, r3, #2
 800a3aa:	9207      	str	r2, [sp, #28]
 800a3ac:	9304      	str	r3, [sp, #16]
 800a3ae:	f898 3000 	ldrb.w	r3, [r8]
 800a3b2:	2b2e      	cmp	r3, #46	; 0x2e
 800a3b4:	d110      	bne.n	800a3d8 <_vfiprintf_r+0x154>
 800a3b6:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a3ba:	2b2a      	cmp	r3, #42	; 0x2a
 800a3bc:	f108 0101 	add.w	r1, r8, #1
 800a3c0:	d137      	bne.n	800a432 <_vfiprintf_r+0x1ae>
 800a3c2:	9b03      	ldr	r3, [sp, #12]
 800a3c4:	1d1a      	adds	r2, r3, #4
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	9203      	str	r2, [sp, #12]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	bfb8      	it	lt
 800a3ce:	f04f 33ff 	movlt.w	r3, #4294967295
 800a3d2:	f108 0802 	add.w	r8, r8, #2
 800a3d6:	9305      	str	r3, [sp, #20]
 800a3d8:	4d31      	ldr	r5, [pc, #196]	; (800a4a0 <_vfiprintf_r+0x21c>)
 800a3da:	f898 1000 	ldrb.w	r1, [r8]
 800a3de:	2203      	movs	r2, #3
 800a3e0:	4628      	mov	r0, r5
 800a3e2:	f7f5 ff05 	bl	80001f0 <memchr>
 800a3e6:	b140      	cbz	r0, 800a3fa <_vfiprintf_r+0x176>
 800a3e8:	2340      	movs	r3, #64	; 0x40
 800a3ea:	1b40      	subs	r0, r0, r5
 800a3ec:	fa03 f000 	lsl.w	r0, r3, r0
 800a3f0:	9b04      	ldr	r3, [sp, #16]
 800a3f2:	4303      	orrs	r3, r0
 800a3f4:	9304      	str	r3, [sp, #16]
 800a3f6:	f108 0801 	add.w	r8, r8, #1
 800a3fa:	f898 1000 	ldrb.w	r1, [r8]
 800a3fe:	4829      	ldr	r0, [pc, #164]	; (800a4a4 <_vfiprintf_r+0x220>)
 800a400:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a404:	2206      	movs	r2, #6
 800a406:	f108 0701 	add.w	r7, r8, #1
 800a40a:	f7f5 fef1 	bl	80001f0 <memchr>
 800a40e:	2800      	cmp	r0, #0
 800a410:	d034      	beq.n	800a47c <_vfiprintf_r+0x1f8>
 800a412:	4b25      	ldr	r3, [pc, #148]	; (800a4a8 <_vfiprintf_r+0x224>)
 800a414:	bb03      	cbnz	r3, 800a458 <_vfiprintf_r+0x1d4>
 800a416:	9b03      	ldr	r3, [sp, #12]
 800a418:	3307      	adds	r3, #7
 800a41a:	f023 0307 	bic.w	r3, r3, #7
 800a41e:	3308      	adds	r3, #8
 800a420:	9303      	str	r3, [sp, #12]
 800a422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a424:	444b      	add	r3, r9
 800a426:	9309      	str	r3, [sp, #36]	; 0x24
 800a428:	e74c      	b.n	800a2c4 <_vfiprintf_r+0x40>
 800a42a:	fb00 3202 	mla	r2, r0, r2, r3
 800a42e:	2101      	movs	r1, #1
 800a430:	e786      	b.n	800a340 <_vfiprintf_r+0xbc>
 800a432:	2300      	movs	r3, #0
 800a434:	9305      	str	r3, [sp, #20]
 800a436:	4618      	mov	r0, r3
 800a438:	250a      	movs	r5, #10
 800a43a:	4688      	mov	r8, r1
 800a43c:	3101      	adds	r1, #1
 800a43e:	f898 2000 	ldrb.w	r2, [r8]
 800a442:	3a30      	subs	r2, #48	; 0x30
 800a444:	2a09      	cmp	r2, #9
 800a446:	d903      	bls.n	800a450 <_vfiprintf_r+0x1cc>
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d0c5      	beq.n	800a3d8 <_vfiprintf_r+0x154>
 800a44c:	9005      	str	r0, [sp, #20]
 800a44e:	e7c3      	b.n	800a3d8 <_vfiprintf_r+0x154>
 800a450:	fb05 2000 	mla	r0, r5, r0, r2
 800a454:	2301      	movs	r3, #1
 800a456:	e7f0      	b.n	800a43a <_vfiprintf_r+0x1b6>
 800a458:	ab03      	add	r3, sp, #12
 800a45a:	9300      	str	r3, [sp, #0]
 800a45c:	4622      	mov	r2, r4
 800a45e:	4b13      	ldr	r3, [pc, #76]	; (800a4ac <_vfiprintf_r+0x228>)
 800a460:	a904      	add	r1, sp, #16
 800a462:	4630      	mov	r0, r6
 800a464:	f3af 8000 	nop.w
 800a468:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a46c:	4681      	mov	r9, r0
 800a46e:	d1d8      	bne.n	800a422 <_vfiprintf_r+0x19e>
 800a470:	89a3      	ldrh	r3, [r4, #12]
 800a472:	065b      	lsls	r3, r3, #25
 800a474:	f53f af7d 	bmi.w	800a372 <_vfiprintf_r+0xee>
 800a478:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a47a:	e77c      	b.n	800a376 <_vfiprintf_r+0xf2>
 800a47c:	ab03      	add	r3, sp, #12
 800a47e:	9300      	str	r3, [sp, #0]
 800a480:	4622      	mov	r2, r4
 800a482:	4b0a      	ldr	r3, [pc, #40]	; (800a4ac <_vfiprintf_r+0x228>)
 800a484:	a904      	add	r1, sp, #16
 800a486:	4630      	mov	r0, r6
 800a488:	f000 f888 	bl	800a59c <_printf_i>
 800a48c:	e7ec      	b.n	800a468 <_vfiprintf_r+0x1e4>
 800a48e:	bf00      	nop
 800a490:	0800d8dc 	.word	0x0800d8dc
 800a494:	0800d91c 	.word	0x0800d91c
 800a498:	0800d8fc 	.word	0x0800d8fc
 800a49c:	0800d8bc 	.word	0x0800d8bc
 800a4a0:	0800d922 	.word	0x0800d922
 800a4a4:	0800d926 	.word	0x0800d926
 800a4a8:	00000000 	.word	0x00000000
 800a4ac:	0800a261 	.word	0x0800a261

0800a4b0 <_printf_common>:
 800a4b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4b4:	4691      	mov	r9, r2
 800a4b6:	461f      	mov	r7, r3
 800a4b8:	688a      	ldr	r2, [r1, #8]
 800a4ba:	690b      	ldr	r3, [r1, #16]
 800a4bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	bfb8      	it	lt
 800a4c4:	4613      	movlt	r3, r2
 800a4c6:	f8c9 3000 	str.w	r3, [r9]
 800a4ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a4ce:	4606      	mov	r6, r0
 800a4d0:	460c      	mov	r4, r1
 800a4d2:	b112      	cbz	r2, 800a4da <_printf_common+0x2a>
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	f8c9 3000 	str.w	r3, [r9]
 800a4da:	6823      	ldr	r3, [r4, #0]
 800a4dc:	0699      	lsls	r1, r3, #26
 800a4de:	bf42      	ittt	mi
 800a4e0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a4e4:	3302      	addmi	r3, #2
 800a4e6:	f8c9 3000 	strmi.w	r3, [r9]
 800a4ea:	6825      	ldr	r5, [r4, #0]
 800a4ec:	f015 0506 	ands.w	r5, r5, #6
 800a4f0:	d107      	bne.n	800a502 <_printf_common+0x52>
 800a4f2:	f104 0a19 	add.w	sl, r4, #25
 800a4f6:	68e3      	ldr	r3, [r4, #12]
 800a4f8:	f8d9 2000 	ldr.w	r2, [r9]
 800a4fc:	1a9b      	subs	r3, r3, r2
 800a4fe:	429d      	cmp	r5, r3
 800a500:	db29      	blt.n	800a556 <_printf_common+0xa6>
 800a502:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a506:	6822      	ldr	r2, [r4, #0]
 800a508:	3300      	adds	r3, #0
 800a50a:	bf18      	it	ne
 800a50c:	2301      	movne	r3, #1
 800a50e:	0692      	lsls	r2, r2, #26
 800a510:	d42e      	bmi.n	800a570 <_printf_common+0xc0>
 800a512:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a516:	4639      	mov	r1, r7
 800a518:	4630      	mov	r0, r6
 800a51a:	47c0      	blx	r8
 800a51c:	3001      	adds	r0, #1
 800a51e:	d021      	beq.n	800a564 <_printf_common+0xb4>
 800a520:	6823      	ldr	r3, [r4, #0]
 800a522:	68e5      	ldr	r5, [r4, #12]
 800a524:	f8d9 2000 	ldr.w	r2, [r9]
 800a528:	f003 0306 	and.w	r3, r3, #6
 800a52c:	2b04      	cmp	r3, #4
 800a52e:	bf08      	it	eq
 800a530:	1aad      	subeq	r5, r5, r2
 800a532:	68a3      	ldr	r3, [r4, #8]
 800a534:	6922      	ldr	r2, [r4, #16]
 800a536:	bf0c      	ite	eq
 800a538:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a53c:	2500      	movne	r5, #0
 800a53e:	4293      	cmp	r3, r2
 800a540:	bfc4      	itt	gt
 800a542:	1a9b      	subgt	r3, r3, r2
 800a544:	18ed      	addgt	r5, r5, r3
 800a546:	f04f 0900 	mov.w	r9, #0
 800a54a:	341a      	adds	r4, #26
 800a54c:	454d      	cmp	r5, r9
 800a54e:	d11b      	bne.n	800a588 <_printf_common+0xd8>
 800a550:	2000      	movs	r0, #0
 800a552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a556:	2301      	movs	r3, #1
 800a558:	4652      	mov	r2, sl
 800a55a:	4639      	mov	r1, r7
 800a55c:	4630      	mov	r0, r6
 800a55e:	47c0      	blx	r8
 800a560:	3001      	adds	r0, #1
 800a562:	d103      	bne.n	800a56c <_printf_common+0xbc>
 800a564:	f04f 30ff 	mov.w	r0, #4294967295
 800a568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a56c:	3501      	adds	r5, #1
 800a56e:	e7c2      	b.n	800a4f6 <_printf_common+0x46>
 800a570:	18e1      	adds	r1, r4, r3
 800a572:	1c5a      	adds	r2, r3, #1
 800a574:	2030      	movs	r0, #48	; 0x30
 800a576:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a57a:	4422      	add	r2, r4
 800a57c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a580:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a584:	3302      	adds	r3, #2
 800a586:	e7c4      	b.n	800a512 <_printf_common+0x62>
 800a588:	2301      	movs	r3, #1
 800a58a:	4622      	mov	r2, r4
 800a58c:	4639      	mov	r1, r7
 800a58e:	4630      	mov	r0, r6
 800a590:	47c0      	blx	r8
 800a592:	3001      	adds	r0, #1
 800a594:	d0e6      	beq.n	800a564 <_printf_common+0xb4>
 800a596:	f109 0901 	add.w	r9, r9, #1
 800a59a:	e7d7      	b.n	800a54c <_printf_common+0x9c>

0800a59c <_printf_i>:
 800a59c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a5a0:	4617      	mov	r7, r2
 800a5a2:	7e0a      	ldrb	r2, [r1, #24]
 800a5a4:	b085      	sub	sp, #20
 800a5a6:	2a6e      	cmp	r2, #110	; 0x6e
 800a5a8:	4698      	mov	r8, r3
 800a5aa:	4606      	mov	r6, r0
 800a5ac:	460c      	mov	r4, r1
 800a5ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5b0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800a5b4:	f000 80bc 	beq.w	800a730 <_printf_i+0x194>
 800a5b8:	d81a      	bhi.n	800a5f0 <_printf_i+0x54>
 800a5ba:	2a63      	cmp	r2, #99	; 0x63
 800a5bc:	d02e      	beq.n	800a61c <_printf_i+0x80>
 800a5be:	d80a      	bhi.n	800a5d6 <_printf_i+0x3a>
 800a5c0:	2a00      	cmp	r2, #0
 800a5c2:	f000 80c8 	beq.w	800a756 <_printf_i+0x1ba>
 800a5c6:	2a58      	cmp	r2, #88	; 0x58
 800a5c8:	f000 808a 	beq.w	800a6e0 <_printf_i+0x144>
 800a5cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a5d0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800a5d4:	e02a      	b.n	800a62c <_printf_i+0x90>
 800a5d6:	2a64      	cmp	r2, #100	; 0x64
 800a5d8:	d001      	beq.n	800a5de <_printf_i+0x42>
 800a5da:	2a69      	cmp	r2, #105	; 0x69
 800a5dc:	d1f6      	bne.n	800a5cc <_printf_i+0x30>
 800a5de:	6821      	ldr	r1, [r4, #0]
 800a5e0:	681a      	ldr	r2, [r3, #0]
 800a5e2:	f011 0f80 	tst.w	r1, #128	; 0x80
 800a5e6:	d023      	beq.n	800a630 <_printf_i+0x94>
 800a5e8:	1d11      	adds	r1, r2, #4
 800a5ea:	6019      	str	r1, [r3, #0]
 800a5ec:	6813      	ldr	r3, [r2, #0]
 800a5ee:	e027      	b.n	800a640 <_printf_i+0xa4>
 800a5f0:	2a73      	cmp	r2, #115	; 0x73
 800a5f2:	f000 80b4 	beq.w	800a75e <_printf_i+0x1c2>
 800a5f6:	d808      	bhi.n	800a60a <_printf_i+0x6e>
 800a5f8:	2a6f      	cmp	r2, #111	; 0x6f
 800a5fa:	d02a      	beq.n	800a652 <_printf_i+0xb6>
 800a5fc:	2a70      	cmp	r2, #112	; 0x70
 800a5fe:	d1e5      	bne.n	800a5cc <_printf_i+0x30>
 800a600:	680a      	ldr	r2, [r1, #0]
 800a602:	f042 0220 	orr.w	r2, r2, #32
 800a606:	600a      	str	r2, [r1, #0]
 800a608:	e003      	b.n	800a612 <_printf_i+0x76>
 800a60a:	2a75      	cmp	r2, #117	; 0x75
 800a60c:	d021      	beq.n	800a652 <_printf_i+0xb6>
 800a60e:	2a78      	cmp	r2, #120	; 0x78
 800a610:	d1dc      	bne.n	800a5cc <_printf_i+0x30>
 800a612:	2278      	movs	r2, #120	; 0x78
 800a614:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800a618:	496e      	ldr	r1, [pc, #440]	; (800a7d4 <_printf_i+0x238>)
 800a61a:	e064      	b.n	800a6e6 <_printf_i+0x14a>
 800a61c:	681a      	ldr	r2, [r3, #0]
 800a61e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800a622:	1d11      	adds	r1, r2, #4
 800a624:	6019      	str	r1, [r3, #0]
 800a626:	6813      	ldr	r3, [r2, #0]
 800a628:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a62c:	2301      	movs	r3, #1
 800a62e:	e0a3      	b.n	800a778 <_printf_i+0x1dc>
 800a630:	f011 0f40 	tst.w	r1, #64	; 0x40
 800a634:	f102 0104 	add.w	r1, r2, #4
 800a638:	6019      	str	r1, [r3, #0]
 800a63a:	d0d7      	beq.n	800a5ec <_printf_i+0x50>
 800a63c:	f9b2 3000 	ldrsh.w	r3, [r2]
 800a640:	2b00      	cmp	r3, #0
 800a642:	da03      	bge.n	800a64c <_printf_i+0xb0>
 800a644:	222d      	movs	r2, #45	; 0x2d
 800a646:	425b      	negs	r3, r3
 800a648:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a64c:	4962      	ldr	r1, [pc, #392]	; (800a7d8 <_printf_i+0x23c>)
 800a64e:	220a      	movs	r2, #10
 800a650:	e017      	b.n	800a682 <_printf_i+0xe6>
 800a652:	6820      	ldr	r0, [r4, #0]
 800a654:	6819      	ldr	r1, [r3, #0]
 800a656:	f010 0f80 	tst.w	r0, #128	; 0x80
 800a65a:	d003      	beq.n	800a664 <_printf_i+0xc8>
 800a65c:	1d08      	adds	r0, r1, #4
 800a65e:	6018      	str	r0, [r3, #0]
 800a660:	680b      	ldr	r3, [r1, #0]
 800a662:	e006      	b.n	800a672 <_printf_i+0xd6>
 800a664:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a668:	f101 0004 	add.w	r0, r1, #4
 800a66c:	6018      	str	r0, [r3, #0]
 800a66e:	d0f7      	beq.n	800a660 <_printf_i+0xc4>
 800a670:	880b      	ldrh	r3, [r1, #0]
 800a672:	4959      	ldr	r1, [pc, #356]	; (800a7d8 <_printf_i+0x23c>)
 800a674:	2a6f      	cmp	r2, #111	; 0x6f
 800a676:	bf14      	ite	ne
 800a678:	220a      	movne	r2, #10
 800a67a:	2208      	moveq	r2, #8
 800a67c:	2000      	movs	r0, #0
 800a67e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800a682:	6865      	ldr	r5, [r4, #4]
 800a684:	60a5      	str	r5, [r4, #8]
 800a686:	2d00      	cmp	r5, #0
 800a688:	f2c0 809c 	blt.w	800a7c4 <_printf_i+0x228>
 800a68c:	6820      	ldr	r0, [r4, #0]
 800a68e:	f020 0004 	bic.w	r0, r0, #4
 800a692:	6020      	str	r0, [r4, #0]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d13f      	bne.n	800a718 <_printf_i+0x17c>
 800a698:	2d00      	cmp	r5, #0
 800a69a:	f040 8095 	bne.w	800a7c8 <_printf_i+0x22c>
 800a69e:	4675      	mov	r5, lr
 800a6a0:	2a08      	cmp	r2, #8
 800a6a2:	d10b      	bne.n	800a6bc <_printf_i+0x120>
 800a6a4:	6823      	ldr	r3, [r4, #0]
 800a6a6:	07da      	lsls	r2, r3, #31
 800a6a8:	d508      	bpl.n	800a6bc <_printf_i+0x120>
 800a6aa:	6923      	ldr	r3, [r4, #16]
 800a6ac:	6862      	ldr	r2, [r4, #4]
 800a6ae:	429a      	cmp	r2, r3
 800a6b0:	bfde      	ittt	le
 800a6b2:	2330      	movle	r3, #48	; 0x30
 800a6b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a6b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a6bc:	ebae 0305 	sub.w	r3, lr, r5
 800a6c0:	6123      	str	r3, [r4, #16]
 800a6c2:	f8cd 8000 	str.w	r8, [sp]
 800a6c6:	463b      	mov	r3, r7
 800a6c8:	aa03      	add	r2, sp, #12
 800a6ca:	4621      	mov	r1, r4
 800a6cc:	4630      	mov	r0, r6
 800a6ce:	f7ff feef 	bl	800a4b0 <_printf_common>
 800a6d2:	3001      	adds	r0, #1
 800a6d4:	d155      	bne.n	800a782 <_printf_i+0x1e6>
 800a6d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a6da:	b005      	add	sp, #20
 800a6dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a6e0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800a6e4:	493c      	ldr	r1, [pc, #240]	; (800a7d8 <_printf_i+0x23c>)
 800a6e6:	6822      	ldr	r2, [r4, #0]
 800a6e8:	6818      	ldr	r0, [r3, #0]
 800a6ea:	f012 0f80 	tst.w	r2, #128	; 0x80
 800a6ee:	f100 0504 	add.w	r5, r0, #4
 800a6f2:	601d      	str	r5, [r3, #0]
 800a6f4:	d001      	beq.n	800a6fa <_printf_i+0x15e>
 800a6f6:	6803      	ldr	r3, [r0, #0]
 800a6f8:	e002      	b.n	800a700 <_printf_i+0x164>
 800a6fa:	0655      	lsls	r5, r2, #25
 800a6fc:	d5fb      	bpl.n	800a6f6 <_printf_i+0x15a>
 800a6fe:	8803      	ldrh	r3, [r0, #0]
 800a700:	07d0      	lsls	r0, r2, #31
 800a702:	bf44      	itt	mi
 800a704:	f042 0220 	orrmi.w	r2, r2, #32
 800a708:	6022      	strmi	r2, [r4, #0]
 800a70a:	b91b      	cbnz	r3, 800a714 <_printf_i+0x178>
 800a70c:	6822      	ldr	r2, [r4, #0]
 800a70e:	f022 0220 	bic.w	r2, r2, #32
 800a712:	6022      	str	r2, [r4, #0]
 800a714:	2210      	movs	r2, #16
 800a716:	e7b1      	b.n	800a67c <_printf_i+0xe0>
 800a718:	4675      	mov	r5, lr
 800a71a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a71e:	fb02 3310 	mls	r3, r2, r0, r3
 800a722:	5ccb      	ldrb	r3, [r1, r3]
 800a724:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a728:	4603      	mov	r3, r0
 800a72a:	2800      	cmp	r0, #0
 800a72c:	d1f5      	bne.n	800a71a <_printf_i+0x17e>
 800a72e:	e7b7      	b.n	800a6a0 <_printf_i+0x104>
 800a730:	6808      	ldr	r0, [r1, #0]
 800a732:	681a      	ldr	r2, [r3, #0]
 800a734:	6949      	ldr	r1, [r1, #20]
 800a736:	f010 0f80 	tst.w	r0, #128	; 0x80
 800a73a:	d004      	beq.n	800a746 <_printf_i+0x1aa>
 800a73c:	1d10      	adds	r0, r2, #4
 800a73e:	6018      	str	r0, [r3, #0]
 800a740:	6813      	ldr	r3, [r2, #0]
 800a742:	6019      	str	r1, [r3, #0]
 800a744:	e007      	b.n	800a756 <_printf_i+0x1ba>
 800a746:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a74a:	f102 0004 	add.w	r0, r2, #4
 800a74e:	6018      	str	r0, [r3, #0]
 800a750:	6813      	ldr	r3, [r2, #0]
 800a752:	d0f6      	beq.n	800a742 <_printf_i+0x1a6>
 800a754:	8019      	strh	r1, [r3, #0]
 800a756:	2300      	movs	r3, #0
 800a758:	6123      	str	r3, [r4, #16]
 800a75a:	4675      	mov	r5, lr
 800a75c:	e7b1      	b.n	800a6c2 <_printf_i+0x126>
 800a75e:	681a      	ldr	r2, [r3, #0]
 800a760:	1d11      	adds	r1, r2, #4
 800a762:	6019      	str	r1, [r3, #0]
 800a764:	6815      	ldr	r5, [r2, #0]
 800a766:	6862      	ldr	r2, [r4, #4]
 800a768:	2100      	movs	r1, #0
 800a76a:	4628      	mov	r0, r5
 800a76c:	f7f5 fd40 	bl	80001f0 <memchr>
 800a770:	b108      	cbz	r0, 800a776 <_printf_i+0x1da>
 800a772:	1b40      	subs	r0, r0, r5
 800a774:	6060      	str	r0, [r4, #4]
 800a776:	6863      	ldr	r3, [r4, #4]
 800a778:	6123      	str	r3, [r4, #16]
 800a77a:	2300      	movs	r3, #0
 800a77c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a780:	e79f      	b.n	800a6c2 <_printf_i+0x126>
 800a782:	6923      	ldr	r3, [r4, #16]
 800a784:	462a      	mov	r2, r5
 800a786:	4639      	mov	r1, r7
 800a788:	4630      	mov	r0, r6
 800a78a:	47c0      	blx	r8
 800a78c:	3001      	adds	r0, #1
 800a78e:	d0a2      	beq.n	800a6d6 <_printf_i+0x13a>
 800a790:	6823      	ldr	r3, [r4, #0]
 800a792:	079b      	lsls	r3, r3, #30
 800a794:	d507      	bpl.n	800a7a6 <_printf_i+0x20a>
 800a796:	2500      	movs	r5, #0
 800a798:	f104 0919 	add.w	r9, r4, #25
 800a79c:	68e3      	ldr	r3, [r4, #12]
 800a79e:	9a03      	ldr	r2, [sp, #12]
 800a7a0:	1a9b      	subs	r3, r3, r2
 800a7a2:	429d      	cmp	r5, r3
 800a7a4:	db05      	blt.n	800a7b2 <_printf_i+0x216>
 800a7a6:	68e0      	ldr	r0, [r4, #12]
 800a7a8:	9b03      	ldr	r3, [sp, #12]
 800a7aa:	4298      	cmp	r0, r3
 800a7ac:	bfb8      	it	lt
 800a7ae:	4618      	movlt	r0, r3
 800a7b0:	e793      	b.n	800a6da <_printf_i+0x13e>
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	464a      	mov	r2, r9
 800a7b6:	4639      	mov	r1, r7
 800a7b8:	4630      	mov	r0, r6
 800a7ba:	47c0      	blx	r8
 800a7bc:	3001      	adds	r0, #1
 800a7be:	d08a      	beq.n	800a6d6 <_printf_i+0x13a>
 800a7c0:	3501      	adds	r5, #1
 800a7c2:	e7eb      	b.n	800a79c <_printf_i+0x200>
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d1a7      	bne.n	800a718 <_printf_i+0x17c>
 800a7c8:	780b      	ldrb	r3, [r1, #0]
 800a7ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a7ce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a7d2:	e765      	b.n	800a6a0 <_printf_i+0x104>
 800a7d4:	0800d93e 	.word	0x0800d93e
 800a7d8:	0800d92d 	.word	0x0800d92d

0800a7dc <_putc_r>:
 800a7dc:	b570      	push	{r4, r5, r6, lr}
 800a7de:	460d      	mov	r5, r1
 800a7e0:	4614      	mov	r4, r2
 800a7e2:	4606      	mov	r6, r0
 800a7e4:	b118      	cbz	r0, 800a7ee <_putc_r+0x12>
 800a7e6:	6983      	ldr	r3, [r0, #24]
 800a7e8:	b90b      	cbnz	r3, 800a7ee <_putc_r+0x12>
 800a7ea:	f7ff fae1 	bl	8009db0 <__sinit>
 800a7ee:	4b13      	ldr	r3, [pc, #76]	; (800a83c <_putc_r+0x60>)
 800a7f0:	429c      	cmp	r4, r3
 800a7f2:	d112      	bne.n	800a81a <_putc_r+0x3e>
 800a7f4:	6874      	ldr	r4, [r6, #4]
 800a7f6:	68a3      	ldr	r3, [r4, #8]
 800a7f8:	3b01      	subs	r3, #1
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	60a3      	str	r3, [r4, #8]
 800a7fe:	da16      	bge.n	800a82e <_putc_r+0x52>
 800a800:	69a2      	ldr	r2, [r4, #24]
 800a802:	4293      	cmp	r3, r2
 800a804:	db02      	blt.n	800a80c <_putc_r+0x30>
 800a806:	b2eb      	uxtb	r3, r5
 800a808:	2b0a      	cmp	r3, #10
 800a80a:	d110      	bne.n	800a82e <_putc_r+0x52>
 800a80c:	4622      	mov	r2, r4
 800a80e:	4629      	mov	r1, r5
 800a810:	4630      	mov	r0, r6
 800a812:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a816:	f7ff b919 	b.w	8009a4c <__swbuf_r>
 800a81a:	4b09      	ldr	r3, [pc, #36]	; (800a840 <_putc_r+0x64>)
 800a81c:	429c      	cmp	r4, r3
 800a81e:	d101      	bne.n	800a824 <_putc_r+0x48>
 800a820:	68b4      	ldr	r4, [r6, #8]
 800a822:	e7e8      	b.n	800a7f6 <_putc_r+0x1a>
 800a824:	4b07      	ldr	r3, [pc, #28]	; (800a844 <_putc_r+0x68>)
 800a826:	429c      	cmp	r4, r3
 800a828:	bf08      	it	eq
 800a82a:	68f4      	ldreq	r4, [r6, #12]
 800a82c:	e7e3      	b.n	800a7f6 <_putc_r+0x1a>
 800a82e:	6823      	ldr	r3, [r4, #0]
 800a830:	1c5a      	adds	r2, r3, #1
 800a832:	6022      	str	r2, [r4, #0]
 800a834:	701d      	strb	r5, [r3, #0]
 800a836:	b2e8      	uxtb	r0, r5
 800a838:	bd70      	pop	{r4, r5, r6, pc}
 800a83a:	bf00      	nop
 800a83c:	0800d8dc 	.word	0x0800d8dc
 800a840:	0800d8fc 	.word	0x0800d8fc
 800a844:	0800d8bc 	.word	0x0800d8bc

0800a848 <__sread>:
 800a848:	b510      	push	{r4, lr}
 800a84a:	460c      	mov	r4, r1
 800a84c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a850:	f000 f8d4 	bl	800a9fc <_read_r>
 800a854:	2800      	cmp	r0, #0
 800a856:	bfab      	itete	ge
 800a858:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a85a:	89a3      	ldrhlt	r3, [r4, #12]
 800a85c:	181b      	addge	r3, r3, r0
 800a85e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a862:	bfac      	ite	ge
 800a864:	6563      	strge	r3, [r4, #84]	; 0x54
 800a866:	81a3      	strhlt	r3, [r4, #12]
 800a868:	bd10      	pop	{r4, pc}

0800a86a <__swrite>:
 800a86a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a86e:	461f      	mov	r7, r3
 800a870:	898b      	ldrh	r3, [r1, #12]
 800a872:	05db      	lsls	r3, r3, #23
 800a874:	4605      	mov	r5, r0
 800a876:	460c      	mov	r4, r1
 800a878:	4616      	mov	r6, r2
 800a87a:	d505      	bpl.n	800a888 <__swrite+0x1e>
 800a87c:	2302      	movs	r3, #2
 800a87e:	2200      	movs	r2, #0
 800a880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a884:	f000 f868 	bl	800a958 <_lseek_r>
 800a888:	89a3      	ldrh	r3, [r4, #12]
 800a88a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a88e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a892:	81a3      	strh	r3, [r4, #12]
 800a894:	4632      	mov	r2, r6
 800a896:	463b      	mov	r3, r7
 800a898:	4628      	mov	r0, r5
 800a89a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a89e:	f000 b817 	b.w	800a8d0 <_write_r>

0800a8a2 <__sseek>:
 800a8a2:	b510      	push	{r4, lr}
 800a8a4:	460c      	mov	r4, r1
 800a8a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8aa:	f000 f855 	bl	800a958 <_lseek_r>
 800a8ae:	1c43      	adds	r3, r0, #1
 800a8b0:	89a3      	ldrh	r3, [r4, #12]
 800a8b2:	bf15      	itete	ne
 800a8b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a8b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a8ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a8be:	81a3      	strheq	r3, [r4, #12]
 800a8c0:	bf18      	it	ne
 800a8c2:	81a3      	strhne	r3, [r4, #12]
 800a8c4:	bd10      	pop	{r4, pc}

0800a8c6 <__sclose>:
 800a8c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8ca:	f000 b813 	b.w	800a8f4 <_close_r>
	...

0800a8d0 <_write_r>:
 800a8d0:	b538      	push	{r3, r4, r5, lr}
 800a8d2:	4c07      	ldr	r4, [pc, #28]	; (800a8f0 <_write_r+0x20>)
 800a8d4:	4605      	mov	r5, r0
 800a8d6:	4608      	mov	r0, r1
 800a8d8:	4611      	mov	r1, r2
 800a8da:	2200      	movs	r2, #0
 800a8dc:	6022      	str	r2, [r4, #0]
 800a8de:	461a      	mov	r2, r3
 800a8e0:	f7fe fb32 	bl	8008f48 <_write>
 800a8e4:	1c43      	adds	r3, r0, #1
 800a8e6:	d102      	bne.n	800a8ee <_write_r+0x1e>
 800a8e8:	6823      	ldr	r3, [r4, #0]
 800a8ea:	b103      	cbz	r3, 800a8ee <_write_r+0x1e>
 800a8ec:	602b      	str	r3, [r5, #0]
 800a8ee:	bd38      	pop	{r3, r4, r5, pc}
 800a8f0:	20000d70 	.word	0x20000d70

0800a8f4 <_close_r>:
 800a8f4:	b538      	push	{r3, r4, r5, lr}
 800a8f6:	4c06      	ldr	r4, [pc, #24]	; (800a910 <_close_r+0x1c>)
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	4605      	mov	r5, r0
 800a8fc:	4608      	mov	r0, r1
 800a8fe:	6023      	str	r3, [r4, #0]
 800a900:	f7fe fb6a 	bl	8008fd8 <_close>
 800a904:	1c43      	adds	r3, r0, #1
 800a906:	d102      	bne.n	800a90e <_close_r+0x1a>
 800a908:	6823      	ldr	r3, [r4, #0]
 800a90a:	b103      	cbz	r3, 800a90e <_close_r+0x1a>
 800a90c:	602b      	str	r3, [r5, #0]
 800a90e:	bd38      	pop	{r3, r4, r5, pc}
 800a910:	20000d70 	.word	0x20000d70

0800a914 <_fstat_r>:
 800a914:	b538      	push	{r3, r4, r5, lr}
 800a916:	4c07      	ldr	r4, [pc, #28]	; (800a934 <_fstat_r+0x20>)
 800a918:	2300      	movs	r3, #0
 800a91a:	4605      	mov	r5, r0
 800a91c:	4608      	mov	r0, r1
 800a91e:	4611      	mov	r1, r2
 800a920:	6023      	str	r3, [r4, #0]
 800a922:	f7fe fb65 	bl	8008ff0 <_fstat>
 800a926:	1c43      	adds	r3, r0, #1
 800a928:	d102      	bne.n	800a930 <_fstat_r+0x1c>
 800a92a:	6823      	ldr	r3, [r4, #0]
 800a92c:	b103      	cbz	r3, 800a930 <_fstat_r+0x1c>
 800a92e:	602b      	str	r3, [r5, #0]
 800a930:	bd38      	pop	{r3, r4, r5, pc}
 800a932:	bf00      	nop
 800a934:	20000d70 	.word	0x20000d70

0800a938 <_isatty_r>:
 800a938:	b538      	push	{r3, r4, r5, lr}
 800a93a:	4c06      	ldr	r4, [pc, #24]	; (800a954 <_isatty_r+0x1c>)
 800a93c:	2300      	movs	r3, #0
 800a93e:	4605      	mov	r5, r0
 800a940:	4608      	mov	r0, r1
 800a942:	6023      	str	r3, [r4, #0]
 800a944:	f7fe fb64 	bl	8009010 <_isatty>
 800a948:	1c43      	adds	r3, r0, #1
 800a94a:	d102      	bne.n	800a952 <_isatty_r+0x1a>
 800a94c:	6823      	ldr	r3, [r4, #0]
 800a94e:	b103      	cbz	r3, 800a952 <_isatty_r+0x1a>
 800a950:	602b      	str	r3, [r5, #0]
 800a952:	bd38      	pop	{r3, r4, r5, pc}
 800a954:	20000d70 	.word	0x20000d70

0800a958 <_lseek_r>:
 800a958:	b538      	push	{r3, r4, r5, lr}
 800a95a:	4c07      	ldr	r4, [pc, #28]	; (800a978 <_lseek_r+0x20>)
 800a95c:	4605      	mov	r5, r0
 800a95e:	4608      	mov	r0, r1
 800a960:	4611      	mov	r1, r2
 800a962:	2200      	movs	r2, #0
 800a964:	6022      	str	r2, [r4, #0]
 800a966:	461a      	mov	r2, r3
 800a968:	f7fe fb5d 	bl	8009026 <_lseek>
 800a96c:	1c43      	adds	r3, r0, #1
 800a96e:	d102      	bne.n	800a976 <_lseek_r+0x1e>
 800a970:	6823      	ldr	r3, [r4, #0]
 800a972:	b103      	cbz	r3, 800a976 <_lseek_r+0x1e>
 800a974:	602b      	str	r3, [r5, #0]
 800a976:	bd38      	pop	{r3, r4, r5, pc}
 800a978:	20000d70 	.word	0x20000d70

0800a97c <memmove>:
 800a97c:	4288      	cmp	r0, r1
 800a97e:	b510      	push	{r4, lr}
 800a980:	eb01 0302 	add.w	r3, r1, r2
 800a984:	d803      	bhi.n	800a98e <memmove+0x12>
 800a986:	1e42      	subs	r2, r0, #1
 800a988:	4299      	cmp	r1, r3
 800a98a:	d10c      	bne.n	800a9a6 <memmove+0x2a>
 800a98c:	bd10      	pop	{r4, pc}
 800a98e:	4298      	cmp	r0, r3
 800a990:	d2f9      	bcs.n	800a986 <memmove+0xa>
 800a992:	1881      	adds	r1, r0, r2
 800a994:	1ad2      	subs	r2, r2, r3
 800a996:	42d3      	cmn	r3, r2
 800a998:	d100      	bne.n	800a99c <memmove+0x20>
 800a99a:	bd10      	pop	{r4, pc}
 800a99c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a9a0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a9a4:	e7f7      	b.n	800a996 <memmove+0x1a>
 800a9a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9aa:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a9ae:	e7eb      	b.n	800a988 <memmove+0xc>

0800a9b0 <_realloc_r>:
 800a9b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9b2:	4607      	mov	r7, r0
 800a9b4:	4614      	mov	r4, r2
 800a9b6:	460e      	mov	r6, r1
 800a9b8:	b921      	cbnz	r1, 800a9c4 <_realloc_r+0x14>
 800a9ba:	4611      	mov	r1, r2
 800a9bc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a9c0:	f7fe bf22 	b.w	8009808 <_malloc_r>
 800a9c4:	b922      	cbnz	r2, 800a9d0 <_realloc_r+0x20>
 800a9c6:	f7fe fed1 	bl	800976c <_free_r>
 800a9ca:	4625      	mov	r5, r4
 800a9cc:	4628      	mov	r0, r5
 800a9ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a9d0:	f000 f826 	bl	800aa20 <_malloc_usable_size_r>
 800a9d4:	4284      	cmp	r4, r0
 800a9d6:	d90f      	bls.n	800a9f8 <_realloc_r+0x48>
 800a9d8:	4621      	mov	r1, r4
 800a9da:	4638      	mov	r0, r7
 800a9dc:	f7fe ff14 	bl	8009808 <_malloc_r>
 800a9e0:	4605      	mov	r5, r0
 800a9e2:	2800      	cmp	r0, #0
 800a9e4:	d0f2      	beq.n	800a9cc <_realloc_r+0x1c>
 800a9e6:	4631      	mov	r1, r6
 800a9e8:	4622      	mov	r2, r4
 800a9ea:	f7fe feab 	bl	8009744 <memcpy>
 800a9ee:	4631      	mov	r1, r6
 800a9f0:	4638      	mov	r0, r7
 800a9f2:	f7fe febb 	bl	800976c <_free_r>
 800a9f6:	e7e9      	b.n	800a9cc <_realloc_r+0x1c>
 800a9f8:	4635      	mov	r5, r6
 800a9fa:	e7e7      	b.n	800a9cc <_realloc_r+0x1c>

0800a9fc <_read_r>:
 800a9fc:	b538      	push	{r3, r4, r5, lr}
 800a9fe:	4c07      	ldr	r4, [pc, #28]	; (800aa1c <_read_r+0x20>)
 800aa00:	4605      	mov	r5, r0
 800aa02:	4608      	mov	r0, r1
 800aa04:	4611      	mov	r1, r2
 800aa06:	2200      	movs	r2, #0
 800aa08:	6022      	str	r2, [r4, #0]
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	f7fe fa7f 	bl	8008f0e <_read>
 800aa10:	1c43      	adds	r3, r0, #1
 800aa12:	d102      	bne.n	800aa1a <_read_r+0x1e>
 800aa14:	6823      	ldr	r3, [r4, #0]
 800aa16:	b103      	cbz	r3, 800aa1a <_read_r+0x1e>
 800aa18:	602b      	str	r3, [r5, #0]
 800aa1a:	bd38      	pop	{r3, r4, r5, pc}
 800aa1c:	20000d70 	.word	0x20000d70

0800aa20 <_malloc_usable_size_r>:
 800aa20:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800aa24:	2800      	cmp	r0, #0
 800aa26:	f1a0 0004 	sub.w	r0, r0, #4
 800aa2a:	bfbc      	itt	lt
 800aa2c:	580b      	ldrlt	r3, [r1, r0]
 800aa2e:	18c0      	addlt	r0, r0, r3
 800aa30:	4770      	bx	lr
	...

0800aa34 <trunc>:
 800aa34:	b538      	push	{r3, r4, r5, lr}
 800aa36:	ec53 2b10 	vmov	r2, r3, d0
 800aa3a:	f3c3 500a 	ubfx	r0, r3, #20, #11
 800aa3e:	f2a0 31ff 	subw	r1, r0, #1023	; 0x3ff
 800aa42:	2913      	cmp	r1, #19
 800aa44:	ee10 5a10 	vmov	r5, s0
 800aa48:	461c      	mov	r4, r3
 800aa4a:	dc10      	bgt.n	800aa6e <trunc+0x3a>
 800aa4c:	2900      	cmp	r1, #0
 800aa4e:	bfa5      	ittet	ge
 800aa50:	4b12      	ldrge	r3, [pc, #72]	; (800aa9c <trunc+0x68>)
 800aa52:	fa43 f101 	asrge.w	r1, r3, r1
 800aa56:	2300      	movlt	r3, #0
 800aa58:	2300      	movge	r3, #0
 800aa5a:	bfb9      	ittee	lt
 800aa5c:	2200      	movlt	r2, #0
 800aa5e:	f004 4300 	andlt.w	r3, r4, #2147483648	; 0x80000000
 800aa62:	2200      	movge	r2, #0
 800aa64:	ea24 0301 	bicge.w	r3, r4, r1
 800aa68:	ec43 2b10 	vmov	d0, r2, r3
 800aa6c:	bd38      	pop	{r3, r4, r5, pc}
 800aa6e:	2933      	cmp	r1, #51	; 0x33
 800aa70:	dd0a      	ble.n	800aa88 <trunc+0x54>
 800aa72:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800aa76:	d1f7      	bne.n	800aa68 <trunc+0x34>
 800aa78:	4619      	mov	r1, r3
 800aa7a:	ee10 0a10 	vmov	r0, s0
 800aa7e:	f7f5 fc0d 	bl	800029c <__adddf3>
 800aa82:	4602      	mov	r2, r0
 800aa84:	460b      	mov	r3, r1
 800aa86:	e7ef      	b.n	800aa68 <trunc+0x34>
 800aa88:	f2a0 4013 	subw	r0, r0, #1043	; 0x413
 800aa8c:	f04f 31ff 	mov.w	r1, #4294967295
 800aa90:	fa21 f000 	lsr.w	r0, r1, r0
 800aa94:	4623      	mov	r3, r4
 800aa96:	ea25 0200 	bic.w	r2, r5, r0
 800aa9a:	e7e5      	b.n	800aa68 <trunc+0x34>
 800aa9c:	000fffff 	.word	0x000fffff

0800aaa0 <_init>:
 800aaa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaa2:	bf00      	nop
 800aaa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaa6:	bc08      	pop	{r3}
 800aaa8:	469e      	mov	lr, r3
 800aaaa:	4770      	bx	lr

0800aaac <_fini>:
 800aaac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaae:	bf00      	nop
 800aab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aab2:	bc08      	pop	{r3}
 800aab4:	469e      	mov	lr, r3
 800aab6:	4770      	bx	lr
