{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415860277695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415860277695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 01:31:17 2014 " "Processing started: Thu Nov 13 01:31:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415860277695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415860277695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgb2vga -c rgb2vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415860277695 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415860278214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/altera/projects/vhdl/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278712 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/altera/projects/vhdl/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgaout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgaout-behavioral " "Found design unit 1: vgaout-behavioral" {  } { { "vgaout.vhd" "" { Text "C:/altera/projects/vhdl/vgaout.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278718 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgaout " "Found entity 1: vgaout" {  } { { "vgaout.vhd" "" { Text "C:/altera/projects/vhdl/vgaout.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genlock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genlock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genlock-behavioral " "Found design unit 1: genlock-behavioral" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/vhdl/genlock.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278724 ""} { "Info" "ISGN_ENTITY_NAME" "1 genlock " "Found entity 1: genlock" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/vhdl/genlock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/altera/projects/vhdl/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278729 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/altera/projects/vhdl/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-rtl " "Found design unit 1: sdram-rtl" {  } { { "sdram.vhd" "" { Text "C:/altera/projects/vhdl/sdram.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278735 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.vhd" "" { Text "C:/altera/projects/vhdl/sdram.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altiobuf.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altiobuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altiobuf_iobuf_in_k0j-RTL " "Found design unit 1: altiobuf_iobuf_in_k0j-RTL" {  } { { "altiobuf.vhd" "" { Text "C:/altera/projects/vhdl/altiobuf.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altiobuf-RTL " "Found design unit 2: altiobuf-RTL" {  } { { "altiobuf.vhd" "" { Text "C:/altera/projects/vhdl/altiobuf.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278792 ""} { "Info" "ISGN_ENTITY_NAME" "1 altiobuf_iobuf_in_k0j " "Found entity 1: altiobuf_iobuf_in_k0j" {  } { { "altiobuf.vhd" "" { Text "C:/altera/projects/vhdl/altiobuf.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278792 ""} { "Info" "ISGN_ENTITY_NAME" "2 altiobuf " "Found entity 2: altiobuf" {  } { { "altiobuf.vhd" "" { Text "C:/altera/projects/vhdl/altiobuf.vhd" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_generic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_generic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_generic " "Found entity 1: top_generic" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genlock_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genlock_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genlock_generic-behavioral " "Found design unit 1: genlock_generic-behavioral" {  } { { "genlock_generic.vhd" "" { Text "C:/altera/projects/vhdl/genlock_generic.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278804 ""} { "Info" "ISGN_ENTITY_NAME" "1 genlock_generic " "Found entity 1: genlock_generic" {  } { { "genlock_generic.vhd" "" { Text "C:/altera/projects/vhdl/genlock_generic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_generic-rtl " "Found design unit 1: sdram_generic-rtl" {  } { { "sdram_generic.vhd" "" { Text "C:/altera/projects/vhdl/sdram_generic.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278810 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_generic " "Found entity 1: sdram_generic" {  } { { "sdram_generic.vhd" "" { Text "C:/altera/projects/vhdl/sdram_generic.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_coco3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_coco3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_coco3 " "Found entity 1: top_coco3" {  } { { "top_coco3.bdf" "" { Schematic "C:/altera/projects/vhdl/top_coco3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genlock_coco3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genlock_coco3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genlock_coco3-behavioral " "Found design unit 1: genlock_coco3-behavioral" {  } { { "genlock_coco3.vhd" "" { Text "C:/altera/projects/vhdl/genlock_coco3.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278822 ""} { "Info" "ISGN_ENTITY_NAME" "1 genlock_coco3 " "Found entity 1: genlock_coco3" {  } { { "genlock_coco3.vhd" "" { Text "C:/altera/projects/vhdl/genlock_coco3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaout_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgaout_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgaout_generic-behavioral " "Found design unit 1: vgaout_generic-behavioral" {  } { { "vgaout_generic.vhd" "" { Text "C:/altera/projects/vhdl/vgaout_generic.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278828 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgaout_generic " "Found entity 1: vgaout_generic" {  } { { "vgaout_generic.vhd" "" { Text "C:/altera/projects/vhdl/vgaout_generic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_ntsc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_ntsc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ntsc-SYN " "Found design unit 1: pll_ntsc-SYN" {  } { { "pll_ntsc.vhd" "" { Text "C:/altera/projects/vhdl/pll_ntsc.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278834 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_ntsc " "Found entity 1: pll_ntsc" {  } { { "pll_ntsc.vhd" "" { Text "C:/altera/projects/vhdl/pll_ntsc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860278834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860278834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_generic " "Elaborating entity \"top_generic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415860279015 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SWITCH0 " "Pin \"SWITCH0\" not connected" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 472 88 264 488 "SWITCH0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1415860279026 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SWITCH1 " "Pin \"SWITCH1\" not connected" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 488 96 264 504 "SWITCH1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1415860279026 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SWITCH2 " "Pin \"SWITCH2\" not connected" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 504 96 264 520 "SWITCH2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1415860279026 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SWITCH3 " "Pin \"SWITCH3\" not connected" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 520 96 264 536 "SWITCH3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1415860279026 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst8 " "Primitive \"VCC\" of instance \"inst8\" not used" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 520 392 424 536 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1415860279027 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 568 392 424 600 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1415860279027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ntsc pll_ntsc:inst1 " "Elaborating entity \"pll_ntsc\" for hierarchy \"pll_ntsc:inst1\"" {  } { { "top_generic.bdf" "inst1" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 288 784 1080 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_ntsc:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_ntsc:inst1\|altpll:altpll_component\"" {  } { { "pll_ntsc.vhd" "altpll_component" { Text "C:/altera/projects/vhdl/pll_ntsc.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_ntsc:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_ntsc:inst1\|altpll:altpll_component\"" {  } { { "pll_ntsc.vhd" "" { Text "C:/altera/projects/vhdl/pll_ntsc.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415860279096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_ntsc:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll_ntsc:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000000 " "Parameter \"clk0_divide_by\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 57272727 " "Parameter \"clk0_multiply_by\" = \"57272727\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 125 " "Parameter \"clk1_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 63 " "Parameter \"clk1_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_ntsc " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_ntsc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279097 ""}  } { { "pll_ntsc.vhd" "" { Text "C:/altera/projects/vhdl/pll_ntsc.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415860279097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ntsc_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ntsc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ntsc_altpll " "Found entity 1: pll_ntsc_altpll" {  } { { "db/pll_ntsc_altpll.v" "" { Text "C:/altera/projects/vhdl/db/pll_ntsc_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860279178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860279178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ntsc_altpll pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated " "Elaborating entity \"pll_ntsc_altpll\" for hierarchy \"pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_generic sdram_generic:inst " "Elaborating entity \"sdram_generic\" for hierarchy \"sdram_generic:inst\"" {  } { { "top_generic.bdf" "inst" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 552 1448 1680 888 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genlock_generic genlock_generic:inst6 " "Elaborating entity \"genlock_generic\" for hierarchy \"genlock_generic:inst6\"" {  } { { "top_generic.bdf" "inst6" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 248 1344 1568 488 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279194 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_pixel genlock_generic.vhd(467) " "VHDL Process Statement warning at genlock_generic.vhd(467): signal \"clock_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock_generic.vhd" "" { Text "C:/altera/projects/vhdl/genlock_generic.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415860279197 "|top_generic|genlock_generic:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_pixel genlock_generic.vhd(496) " "VHDL Process Statement warning at genlock_generic.vhd(496): signal \"clock_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock_generic.vhd" "" { Text "C:/altera/projects/vhdl/genlock_generic.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415860279197 "|top_generic|genlock_generic:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "store_req genlock_generic.vhd(760) " "VHDL Process Statement warning at genlock_generic.vhd(760): inferring latch(es) for signal or variable \"store_req\", which holds its previous value in one or more paths through the process" {  } { { "genlock_generic.vhd" "" { Text "C:/altera/projects/vhdl/genlock_generic.vhd" 760 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415860279197 "|top_generic|genlock_generic:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scale_down genlock_generic.vhd(774) " "VHDL Process Statement warning at genlock_generic.vhd(774): signal \"scale_down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock_generic.vhd" "" { Text "C:/altera/projects/vhdl/genlock_generic.vhd" 774 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415860279197 "|top_generic|genlock_generic:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store_req genlock_generic.vhd(760) " "Inferred latch for \"store_req\" at genlock_generic.vhd(760)" {  } { { "genlock_generic.vhd" "" { Text "C:/altera/projects/vhdl/genlock_generic.vhd" 760 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415860279197 "|top_generic|genlock_generic:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf altiobuf:inst16 " "Elaborating entity \"altiobuf\" for hierarchy \"altiobuf:inst16\"" {  } { { "top_generic.bdf" "inst16" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 600 56 288 696 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_iobuf_in_k0j altiobuf:inst16\|altiobuf_iobuf_in_k0j:altiobuf_iobuf_in_k0j_component " "Elaborating entity \"altiobuf_iobuf_in_k0j\" for hierarchy \"altiobuf:inst16\|altiobuf_iobuf_in_k0j:altiobuf_iobuf_in_k0j_component\"" {  } { { "altiobuf.vhd" "altiobuf_iobuf_in_k0j_component" { Text "C:/altera/projects/vhdl/altiobuf.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaout_generic vgaout_generic:inst7 " "Elaborating entity \"vgaout_generic\" for hierarchy \"vgaout_generic:inst7\"" {  } { { "top_generic.bdf" "inst7" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 192 1928 2152 336 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279222 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcount vgaout_generic.vhd(145) " "VHDL Process Statement warning at vgaout_generic.vhd(145): signal \"vcount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vgaout_generic.vhd" "" { Text "C:/altera/projects/vhdl/vgaout_generic.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415860279225 "|top_generic|vgaout_generic:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "is_scanline vgaout_generic.vhd(145) " "VHDL Process Statement warning at vgaout_generic.vhd(145): signal \"is_scanline\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vgaout_generic.vhd" "" { Text "C:/altera/projects/vhdl/vgaout_generic.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415860279226 "|top_generic|vgaout_generic:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_req vgaout_generic.vhd(155) " "VHDL Process Statement warning at vgaout_generic.vhd(155): inferring latch(es) for signal or variable \"load_req\", which holds its previous value in one or more paths through the process" {  } { { "vgaout_generic.vhd" "" { Text "C:/altera/projects/vhdl/vgaout_generic.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415860279226 "|top_generic|vgaout_generic:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_req vgaout_generic.vhd(155) " "Inferred latch for \"load_req\" at vgaout_generic.vhd(155)" {  } { { "vgaout_generic.vhd" "" { Text "C:/altera/projects/vhdl/vgaout_generic.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415860279227 "|top_generic|vgaout_generic:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst4 " "Elaborating entity \"ram\" for hierarchy \"ram:inst4\"" {  } { { "top_generic.bdf" "inst4" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 960 1864 2120 1112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:inst4\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "C:/altera/projects/vhdl/ram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:inst4\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "C:/altera/projects/vhdl/ram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279301 ""}  } { { "ram.vhd" "" { Text "C:/altera/projects/vhdl/ram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415860279301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8k1 " "Found entity 1: altsyncram_o8k1" {  } { { "db/altsyncram_o8k1.tdf" "" { Text "C:/altera/projects/vhdl/db/altsyncram_o8k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415860279380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415860279380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8k1 ram:inst4\|altsyncram:altsyncram_component\|altsyncram_o8k1:auto_generated " "Elaborating entity \"altsyncram_o8k1\" for hierarchy \"ram:inst4\|altsyncram:altsyncram_component\|altsyncram_o8k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415860279382 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "genlock_generic.vhd" "" { Text "C:/altera/projects/vhdl/genlock_generic.vhd" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1415860280658 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1415860280658 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 672 1792 1968 688 "DRAM_CKE" "" } { 664 1680 1792 680 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415860281132 "|top_generic|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 688 1792 1968 704 "DRAM_CS_N" "" } { 680 1680 1792 696 "DRAM_CS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415860281132 "|top_generic|DRAM_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1415860281132 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "genlock_generic:inst6\|hcount\[10\] Low " "Register genlock_generic:inst6\|hcount\[10\] will power up to Low" {  } { { "genlock_generic.vhd" "" { Text "C:/altera/projects/vhdl/genlock_generic.vhd" 416 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1415860281140 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "genlock_generic:inst6\|vcount\[10\] Low " "Register genlock_generic:inst6\|vcount\[10\] will power up to Low" {  } { { "genlock_generic.vhd" "" { Text "C:/altera/projects/vhdl/genlock_generic.vhd" 451 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1415860281140 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1415860281140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1415860281306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415860282589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415860282589 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH0 " "No output dependent on input pin \"SWITCH0\"" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 472 88 264 488 "SWITCH0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415860282704 "|top_generic|SWITCH0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH1 " "No output dependent on input pin \"SWITCH1\"" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 488 96 264 504 "SWITCH1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415860282704 "|top_generic|SWITCH1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH2 " "No output dependent on input pin \"SWITCH2\"" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 504 96 264 520 "SWITCH2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415860282704 "|top_generic|SWITCH2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH3 " "No output dependent on input pin \"SWITCH3\"" {  } { { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 520 96 264 536 "SWITCH3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415860282704 "|top_generic|SWITCH3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1415860282704 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "851 " "Implemented 851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415860282707 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415860282707 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1415860282707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "745 " "Implemented 745 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415860282707 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1415860282707 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1415860282707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415860282707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415860282736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 01:31:22 2014 " "Processing ended: Thu Nov 13 01:31:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415860282736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415860282736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415860282736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415860282736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415860283952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415860283953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 01:31:23 2014 " "Processing started: Thu Nov 13 01:31:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415860283953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1415860283953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rgb2vga -c rgb2vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1415860283954 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1415860284112 ""}
{ "Info" "0" "" "Project  = rgb2vga" {  } {  } 0 0 "Project  = rgb2vga" 0 0 "Fitter" 0 0 1415860284113 ""}
{ "Info" "0" "" "Revision = rgb2vga" {  } {  } 0 0 "Revision = rgb2vga" 0 0 "Fitter" 0 0 1415860284113 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1415860284193 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rgb2vga EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"rgb2vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1415860284214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415860284275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415860284275 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\|wire_pll1_clk\[0\] 126 55 0 0 " "Implementing clock multiplication of 126, clock division of 55, and phase shift of 0 degrees (0 ps) for pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_ntsc_altpll.v" "" { Text "C:/altera/projects/vhdl/db/pll_ntsc_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/projects/vhdl/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1415860284348 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\|wire_pll1_clk\[1\] 63 125 0 0 " "Implementing clock multiplication of 63, clock division of 125, and phase shift of 0 degrees (0 ps) for pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_ntsc_altpll.v" "" { Text "C:/altera/projects/vhdl/db/pll_ntsc_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/projects/vhdl/" { { 0 { 0 ""} 0 636 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1415860284348 ""}  } { { "db/pll_ntsc_altpll.v" "" { Text "C:/altera/projects/vhdl/db/pll_ntsc_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/projects/vhdl/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1415860284348 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1415860284388 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1415860284402 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415860284737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415860284737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415860284737 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1415860284737 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/vhdl/" { { 0 { 0 ""} 0 2334 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415860284740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/vhdl/" { { 0 { 0 ""} 0 2336 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415860284740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/vhdl/" { { 0 { 0 ""} 0 2338 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415860284740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/vhdl/" { { 0 { 0 ""} 0 2340 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415860284740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/vhdl/" { { 0 { 0 ""} 0 2342 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415860284740 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1415860284740 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1415860284742 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1415860284745 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1415860285730 ""}
{ "Info" "ISTA_SDC_FOUND" "rgb2vga.out.sdc " "Reading SDC File: 'rgb2vga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415860285731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "rgb2vga.out.sdc 48 inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at rgb2vga.out.sdc(48): inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415860285735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "rgb2vga.out.sdc 48 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at rgb2vga.out.sdc(48): inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415860285735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock rgb2vga.out.sdc 48 Argument <targets> is an empty collection " "Ignored create_generated_clock at rgb2vga.out.sdc(48): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 126 -divide_by 55 -master_clock \{CLOCK_50\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 126 -divide_by 55 -master_clock \{CLOCK_50\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285737 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock rgb2vga.out.sdc 48 Argument -source is an empty collection " "Ignored create_generated_clock at rgb2vga.out.sdc(48): Argument -source is an empty collection" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "rgb2vga.out.sdc 49 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at rgb2vga.out.sdc(49): inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415860285737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock rgb2vga.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at rgb2vga.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 63 -divide_by 125 -master_clock \{CLOCK_50\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 63 -divide_by 125 -master_clock \{CLOCK_50\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285737 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock rgb2vga.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at rgb2vga.out.sdc(49): Argument -source is an empty collection" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "rgb2vga.out.sdc 62 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] clock " "Ignored filter at rgb2vga.out.sdc(62): inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a clock" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415860285737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 62 Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(62): Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285738 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 62 Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(62): Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 63 Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(63): Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285738 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 63 Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(63): Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "rgb2vga.out.sdc 64 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at rgb2vga.out.sdc(64): inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415860285739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 64 Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(64): Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285739 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 64 Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(64): Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 65 Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(65): Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285739 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 65 Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(65): Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 66 Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(66): Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285740 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 66 Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(66): Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 67 Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(67): Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285740 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 67 Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(67): Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 68 Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(68): Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285740 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 68 Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(68): Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 69 Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(69): Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285740 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 69 Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(69): Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 70 Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(70): Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285741 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 70 Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(70): Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 71 Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(71): Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285741 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 71 Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(71): Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 72 Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(72): Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285741 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 72 Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(72): Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 73 Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(73): Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285742 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 73 Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(73): Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415860285742 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285752 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285752 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1415860285752 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1415860285754 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1415860285754 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1415860285754 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285755 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285755 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415860285755 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1415860285755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415860285790 ""}  } { { "db/pll_ntsc_altpll.v" "" { Text "C:/altera/projects/vhdl/db/pll_ntsc_altpll.v" 77 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_ntsc:inst1|altpll:altpll_component|pll_ntsc_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/vhdl/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415860285790 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415860285790 ""}  } { { "db/pll_ntsc_altpll.v" "" { Text "C:/altera/projects/vhdl/db/pll_ntsc_altpll.v" 77 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_ntsc:inst1|altpll:altpll_component|pll_ntsc_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/vhdl/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415860285790 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1415860286249 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415860286251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415860286251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415860286253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415860286255 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1415860286256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1415860286257 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1415860286258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1415860286299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1415860286301 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1415860286301 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\|pll1 clk\[0\] DRAM_CLK~output " "PLL \"pll_ntsc:inst1\|altpll:altpll_component\|pll_ntsc_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_ntsc_altpll.v" "" { Text "C:/altera/projects/vhdl/db/pll_ntsc_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_ntsc.vhd" "" { Text "C:/altera/projects/vhdl/pll_ntsc.vhd" 141 0 0 } } { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 288 784 1080 456 "inst1" "" } } } } { "top_generic.bdf" "" { Schematic "C:/altera/projects/vhdl/top_generic.bdf" { { 656 1792 1968 672 "DRAM_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1415860286349 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415860286368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1415860287821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415860288137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1415860288151 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1415860288587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415860288587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1415860289131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/altera/projects/vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1415860291497 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1415860291497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415860291779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1415860291782 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1415860291782 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1415860291782 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1415860291812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415860291874 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415860292201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415860292258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415860292761 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415860293313 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1415860293837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/projects/vhdl/output_files/rgb2vga.fit.smsg " "Generated suppressed messages file C:/altera/projects/vhdl/output_files/rgb2vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1415860293980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415860294458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 01:31:34 2014 " "Processing ended: Thu Nov 13 01:31:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415860294458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415860294458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415860294458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1415860294458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1415860295371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415860295371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 01:31:35 2014 " "Processing started: Thu Nov 13 01:31:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415860295371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1415860295371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rgb2vga -c rgb2vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1415860295371 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1415860296532 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1415860296561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415860297023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 01:31:37 2014 " "Processing ended: Thu Nov 13 01:31:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415860297023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415860297023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415860297023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1415860297023 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1415860297614 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1415860298206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415860298208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 01:31:37 2014 " "Processing started: Thu Nov 13 01:31:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415860298208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415860298208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgb2vga -c rgb2vga " "Command: quartus_sta rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415860298208 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1415860298379 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415860298615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415860298677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415860298677 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1415860298939 ""}
{ "Info" "ISTA_SDC_FOUND" "rgb2vga.out.sdc " "Reading SDC File: 'rgb2vga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415860299008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "rgb2vga.out.sdc 48 inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at rgb2vga.out.sdc(48): inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415860299012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "rgb2vga.out.sdc 48 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at rgb2vga.out.sdc(48): inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415860299013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock rgb2vga.out.sdc 48 Argument <targets> is an empty collection " "Ignored create_generated_clock at rgb2vga.out.sdc(48): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 126 -divide_by 55 -master_clock \{CLOCK_50\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 126 -divide_by 55 -master_clock \{CLOCK_50\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299014 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock rgb2vga.out.sdc 48 Argument -source is an empty collection " "Ignored create_generated_clock at rgb2vga.out.sdc(48): Argument -source is an empty collection" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "rgb2vga.out.sdc 49 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at rgb2vga.out.sdc(49): inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415860299015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock rgb2vga.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at rgb2vga.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 63 -divide_by 125 -master_clock \{CLOCK_50\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 63 -divide_by 125 -master_clock \{CLOCK_50\} \[get_pins \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299015 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock rgb2vga.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at rgb2vga.out.sdc(49): Argument -source is an empty collection" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "rgb2vga.out.sdc 62 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] clock " "Ignored filter at rgb2vga.out.sdc(62): inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a clock" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415860299015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 62 Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(62): Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299016 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 62 Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(62): Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 63 Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(63): Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299016 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 63 Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(63): Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "rgb2vga.out.sdc 64 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at rgb2vga.out.sdc(64): inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415860299017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 64 Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(64): Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299017 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 64 Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(64): Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 65 Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(65): Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299017 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 65 Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(65): Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 66 Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(66): Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299018 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 66 Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(66): Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 67 Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(67): Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299018 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 67 Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(67): Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 68 Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(68): Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299018 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 68 Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(68): Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 69 Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(69): Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299019 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 69 Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(69): Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 70 Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(70): Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299019 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 70 Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(70): Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 71 Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(71): Argument -rise_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299020 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 71 Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(71): Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 72 Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(72): Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299020 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 72 Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(72): Argument -rise_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 73 Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(73): Argument -fall_from with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299020 ""}  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty rgb2vga.out.sdc 73 Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at rgb2vga.out.sdc(73): Argument -fall_to with value \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/altera/projects/vhdl/rgb2vga.out.sdc" "" { Text "C:/altera/projects/vhdl/rgb2vga.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415860299021 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299181 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299181 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299181 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1415860299182 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1415860299182 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1415860299184 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1415860299194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.272 " "Worst-case setup slack is 13.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.272         0.000 CLOCK_50  " "   13.272         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860299224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.302 " "Worst-case hold slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302         0.000 CLOCK_50  " "    0.302         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860299230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.509 " "Worst-case recovery slack is 17.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.509         0.000 CLOCK_50  " "   17.509         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860299234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.932 " "Worst-case removal slack is 0.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.932         0.000 CLOCK_50  " "    0.932         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860299237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.581 " "Worst-case minimum pulse width slack is 9.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.581         0.000 CLOCK_50  " "    9.581         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860299240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860299240 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1415860299323 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1415860299354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1415860299924 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300007 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300007 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300007 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1415860300007 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1415860300007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.968 " "Worst-case setup slack is 13.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.968         0.000 CLOCK_50  " "   13.968         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860300025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296         0.000 CLOCK_50  " "    0.296         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860300032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.759 " "Worst-case recovery slack is 17.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.759         0.000 CLOCK_50  " "   17.759         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860300037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.841 " "Worst-case removal slack is 0.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841         0.000 CLOCK_50  " "    0.841         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860300042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.564 " "Worst-case minimum pulse width slack is 9.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.564         0.000 CLOCK_50  " "    9.564         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860300046 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1415860300133 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300345 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300345 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300345 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1415860300345 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1415860300345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.042 " "Worst-case setup slack is 16.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.042         0.000 CLOCK_50  " "   16.042         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860300353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147         0.000 CLOCK_50  " "    0.147         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860300361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.585 " "Worst-case recovery slack is 18.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.585         0.000 CLOCK_50  " "   18.585         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860300367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.511 " "Worst-case removal slack is 0.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511         0.000 CLOCK_50  " "    0.511         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860300372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.339 " "Worst-case minimum pulse width slack is 9.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.339         0.000 CLOCK_50  " "    9.339         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415860300377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415860300377 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415860300862 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415860300862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415860300969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 01:31:40 2014 " "Processing ended: Thu Nov 13 01:31:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415860300969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415860300969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415860300969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415860300969 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus II Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415860301748 ""}
