$date
	Sun Oct 23 01:31:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#246000
b10 !
1"
#246002
b10 &
b10 %
1$
#246003
0"
#246006
b1 &
1#
b1 %
#246010
b0 &
b0 %
0#
0$
#1206063
b1001 !
1"
#1206066
b1001 &
b1001 %
1$
#1206067
0"
#1206070
b11100 &
b11100 %
#1206074
b1110 &
b1110 %
#1206078
b111 &
b111 %
#1206082
b10110 &
b10110 %
#1206086
b1011 &
b1011 %
#1206090
b100010 &
b100010 %
#1206094
b10001 &
b10001 %
#1206098
b110100 &
b110100 %
#1206102
b11010 &
b11010 %
#1206106
b1101 &
b1101 %
#1206110
b101000 &
b101000 %
#1206114
b10100 &
b10100 %
#1206118
b1010 &
b1010 %
#1206122
b101 &
b101 %
#1206126
b10000 &
b10000 %
#1206130
b1000 &
b1000 %
#1206134
b100 &
b100 %
#1206138
b10 &
b10 %
#1206142
b1 &
1#
b1 %
#1206146
b0 &
b0 %
0#
0$
#2262584
b1000 !
1"
#2262586
b1000 &
b1000 %
1$
#2262587
0"
#2262590
b100 &
b100 %
#2262594
b10 &
b10 %
#2262598
b1 &
1#
b1 %
#2262602
b0 &
b0 %
0#
0$
#4500012
