
projekt1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e30  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08002fb8  08002fb8  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08002fb8  08002fb8  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08002fb8  08002fb8  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002fb8  08002fb8  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fb8  08002fb8  00012fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002fbc  08002fbc  00012fbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08002fc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000828  20000030  08002ff0  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000858  08002ff0  00020858  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a57c  00000000  00000000  0002005a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c80  00000000  00000000  0002a5d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d90  00000000  00000000  0002c258  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c48  00000000  00000000  0002cfe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015c9b  00000000  00000000  0002dc30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008933  00000000  00000000  000438cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007fd98  00000000  00000000  0004c1fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007c  00000000  00000000  000cbf96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039c0  00000000  00000000  000cc014  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002fa0 	.word	0x08002fa0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	08002fa0 	.word	0x08002fa0

080001c8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80001d2:	2300      	movs	r3, #0
 80001d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_AUTOINJECMODE(ADC_InitStruct->ADC_AutoInjMode));
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfRegChannel));

  /*---------------------------- ADCx CFGR Configuration -----------------*/
  /* Get the ADCx CFGR value */
  tmpreg1 = ADCx->CFGR;
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	68db      	ldr	r3, [r3, #12]
 80001da:	60fb      	str	r3, [r7, #12]
  /* Clear SCAN bit */
  tmpreg1 &= CFGR_CLEAR_Mask; 
 80001dc:	68fa      	ldr	r2, [r7, #12]
 80001de:	4b19      	ldr	r3, [pc, #100]	; (8000244 <ADC_Init+0x7c>)
 80001e0:	4013      	ands	r3, r2
 80001e2:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 80001e4:	683b      	ldr	r3, [r7, #0]
 80001e6:	681a      	ldr	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution|                 
 80001e8:	683b      	ldr	r3, [r7, #0]
 80001ea:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 80001ec:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 80001ee:	683b      	ldr	r3, [r7, #0]
 80001f0:	689b      	ldr	r3, [r3, #8]
  ADC_InitStruct->ADC_Resolution|                 
 80001f2:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 80001f4:	683b      	ldr	r3, [r7, #0]
 80001f6:	68db      	ldr	r3, [r3, #12]
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 80001f8:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_DataAlign|                 
 80001fa:	683b      	ldr	r3, [r7, #0]
 80001fc:	691b      	ldr	r3, [r3, #16]
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 80001fe:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_OverrunMode|        
 8000200:	683b      	ldr	r3, [r7, #0]
 8000202:	695b      	ldr	r3, [r3, #20]
  ADC_InitStruct->ADC_DataAlign|                 
 8000204:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_AutoInjMode;
 8000206:	683b      	ldr	r3, [r7, #0]
 8000208:	699b      	ldr	r3, [r3, #24]
  ADC_InitStruct->ADC_OverrunMode|        
 800020a:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 800020c:	68fa      	ldr	r2, [r7, #12]
 800020e:	4313      	orrs	r3, r2
 8000210:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx CFGR */
  ADCx->CFGR = tmpreg1;
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	68fa      	ldr	r2, [r7, #12]
 8000216:	60da      	str	r2, [r3, #12]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800021c:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= ~(uint32_t)(ADC_SQR1_L);
 800021e:	68fb      	ldr	r3, [r7, #12]
 8000220:	f023 030f 	bic.w	r3, r3, #15
 8000224:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfRegChannel value */
  tmpreg1 |= (uint32_t) (ADC_InitStruct->ADC_NbrOfRegChannel - 1);
 8000226:	683b      	ldr	r3, [r7, #0]
 8000228:	7f1b      	ldrb	r3, [r3, #28]
 800022a:	3b01      	subs	r3, #1
 800022c:	461a      	mov	r2, r3
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	4313      	orrs	r3, r2
 8000232:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1; 
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	68fa      	ldr	r2, [r7, #12]
 8000238:	631a      	str	r2, [r3, #48]	; 0x30
   
}  
 800023a:	bf00      	nop
 800023c:	3714      	adds	r7, #20
 800023e:	46bd      	mov	sp, r7
 8000240:	bc80      	pop	{r7}
 8000242:	4770      	bx	lr
 8000244:	fdffc007 	.word	0xfdffc007

08000248 <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000248:	b480      	push	{r7}
 800024a:	b083      	sub	sp, #12
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	2200      	movs	r2, #0
 8000254:	601a      	str	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;                 
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	2200      	movs	r2, #0
 800025a:	605a      	str	r2, [r3, #4]
  ADC_InitStruct->ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;         
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	2200      	movs	r2, #0
 8000260:	609a      	str	r2, [r3, #8]
  ADC_InitStruct->ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	2200      	movs	r2, #0
 8000266:	60da      	str	r2, [r3, #12]
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;                 
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	2200      	movs	r2, #0
 800026c:	611a      	str	r2, [r3, #16]
  ADC_InitStruct->ADC_OverrunMode = DISABLE;   
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	2200      	movs	r2, #0
 8000272:	615a      	str	r2, [r3, #20]
  ADC_InitStruct->ADC_AutoInjMode = DISABLE;  
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	2200      	movs	r2, #0
 8000278:	619a      	str	r2, [r3, #24]
  ADC_InitStruct->ADC_NbrOfRegChannel = 1; 
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2201      	movs	r2, #1
 800027e:	771a      	strb	r2, [r3, #28]
}
 8000280:	bf00      	nop
 8000282:	370c      	adds	r7, #12
 8000284:	46bd      	mov	sp, r7
 8000286:	bc80      	pop	{r7}
 8000288:	4770      	bx	lr
	...

0800028c <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_TypeDef* ADCx, ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 800028c:	b480      	push	{r7}
 800028e:	b085      	sub	sp, #20
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000296:	2300      	movs	r3, #0
 8000298:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CLOCKMODE(ADC_CommonInitStruct->ADC_Clock));
  assert_param(IS_ADC_DMA_MODE(ADC_CommonInitStruct->ADC_DMAMode));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_TWOSAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));

  if((ADCx == ADC1) || (ADCx == ADC2))
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80002a0:	d003      	beq.n	80002aa <ADC_CommonInit+0x1e>
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	4a1c      	ldr	r2, [pc, #112]	; (8000318 <ADC_CommonInit+0x8c>)
 80002a6:	4293      	cmp	r3, r2
 80002a8:	d107      	bne.n	80002ba <ADC_CommonInit+0x2e>
  {
    /* Get the ADC CCR value */
    tmpreg1 = ADC1_2->CCR;
 80002aa:	4b1c      	ldr	r3, [pc, #112]	; (800031c <ADC_CommonInit+0x90>)
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	60fb      	str	r3, [r7, #12]
  
    /* Clear MULTI, DELAY, DMA and ADCPRE bits */
    tmpreg1 &= CCR_CLEAR_MASK;
 80002b0:	68fa      	ldr	r2, [r7, #12]
 80002b2:	4b1b      	ldr	r3, [pc, #108]	; (8000320 <ADC_CommonInit+0x94>)
 80002b4:	4013      	ands	r3, r2
 80002b6:	60fb      	str	r3, [r7, #12]
 80002b8:	e006      	b.n	80002c8 <ADC_CommonInit+0x3c>
  }
  else
  {
    /* Get the ADC CCR value */
    tmpreg1 = ADC3_4->CCR;
 80002ba:	4b1a      	ldr	r3, [pc, #104]	; (8000324 <ADC_CommonInit+0x98>)
 80002bc:	689b      	ldr	r3, [r3, #8]
 80002be:	60fb      	str	r3, [r7, #12]
  
    /* Clear MULTI, DELAY, DMA and ADCPRE bits */
    tmpreg1 &= CCR_CLEAR_MASK;
 80002c0:	68fa      	ldr	r2, [r7, #12]
 80002c2:	4b17      	ldr	r3, [pc, #92]	; (8000320 <ADC_CommonInit+0x94>)
 80002c4:	4013      	ands	r3, r2
 80002c6:	60fb      	str	r3, [r7, #12]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set CKMODE bits according to ADC_Clock value */
  /* Set MDMA bits according to ADC_DMAAccessMode value */
  /* Set DMACFG bits according to ADC_DMAMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002c8:	683b      	ldr	r3, [r7, #0]
 80002ca:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Clock | 
 80002cc:	683b      	ldr	r3, [r7, #0]
 80002ce:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002d0:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Clock | 
 80002d6:	431a      	orrs	r2, r3
                        (uint32_t)(ADC_CommonInitStruct->ADC_DMAMode << 12) |
 80002d8:	683b      	ldr	r3, [r7, #0]
 80002da:	68db      	ldr	r3, [r3, #12]
 80002dc:	031b      	lsls	r3, r3, #12
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80002de:	431a      	orrs	r2, r3
                        (uint32_t)((uint32_t)ADC_CommonInitStruct->ADC_TwoSamplingDelay << 8));
 80002e0:	683b      	ldr	r3, [r7, #0]
 80002e2:	7c1b      	ldrb	r3, [r3, #16]
 80002e4:	021b      	lsls	r3, r3, #8
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002e6:	4313      	orrs	r3, r2
 80002e8:	68fa      	ldr	r2, [r7, #12]
 80002ea:	4313      	orrs	r3, r2
 80002ec:	60fb      	str	r3, [r7, #12]

  if((ADCx == ADC1) || (ADCx == ADC2))
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80002f4:	d003      	beq.n	80002fe <ADC_CommonInit+0x72>
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	4a07      	ldr	r2, [pc, #28]	; (8000318 <ADC_CommonInit+0x8c>)
 80002fa:	4293      	cmp	r3, r2
 80002fc:	d103      	bne.n	8000306 <ADC_CommonInit+0x7a>
  {                        
    /* Write to ADC CCR */
    ADC1_2->CCR = tmpreg1;
 80002fe:	4a07      	ldr	r2, [pc, #28]	; (800031c <ADC_CommonInit+0x90>)
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	6093      	str	r3, [r2, #8]
 8000304:	e002      	b.n	800030c <ADC_CommonInit+0x80>
  }
  else
  {
    /* Write to ADC CCR */
    ADC3_4->CCR = tmpreg1;
 8000306:	4a07      	ldr	r2, [pc, #28]	; (8000324 <ADC_CommonInit+0x98>)
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	6093      	str	r3, [r2, #8]
  }
}
 800030c:	bf00      	nop
 800030e:	3714      	adds	r7, #20
 8000310:	46bd      	mov	sp, r7
 8000312:	bc80      	pop	{r7}
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	50000100 	.word	0x50000100
 800031c:	50000300 	.word	0x50000300
 8000320:	fffc10e0 	.word	0xfffc10e0
 8000324:	50000700 	.word	0x50000700

08000328 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
 8000330:	460b      	mov	r3, r1
 8000332:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000334:	78fb      	ldrb	r3, [r7, #3]
 8000336:	2b00      	cmp	r3, #0
 8000338:	d006      	beq.n	8000348 <ADC_Cmd+0x20>
  {
    /* Set the ADEN bit */
    ADCx->CR |= ADC_CR_ADEN;
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	689b      	ldr	r3, [r3, #8]
 800033e:	f043 0201 	orr.w	r2, r3, #1
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral: Set the ADDIS bit */
    ADCx->CR |= ADC_CR_ADDIS;
  }
}
 8000346:	e005      	b.n	8000354 <ADC_Cmd+0x2c>
    ADCx->CR |= ADC_CR_ADDIS;
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	689b      	ldr	r3, [r3, #8]
 800034c:	f043 0202 	orr.w	r2, r3, #2
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	609a      	str	r2, [r3, #8]
}
 8000354:	bf00      	nop
 8000356:	370c      	adds	r7, #12
 8000358:	46bd      	mov	sp, r7
 800035a:	bc80      	pop	{r7}
 800035c:	4770      	bx	lr

0800035e <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 800035e:	b480      	push	{r7}
 8000360:	b083      	sub	sp, #12
 8000362:	af00      	add	r7, sp, #0
 8000364:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADCAL bit */
  ADCx->CR |= ADC_CR_ADCAL;
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	689b      	ldr	r3, [r3, #8]
 800036a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	609a      	str	r2, [r3, #8]
}
 8000372:	bf00      	nop
 8000374:	370c      	adds	r7, #12
 8000376:	46bd      	mov	sp, r7
 8000378:	bc80      	pop	{r7}
 800037a:	4770      	bx	lr

0800037c <ADC_SelectCalibrationMode>:
  *          @arg ADC_CalibrationMode_Single: to select the calibration for single channel
  *          @arg ADC_CalibrationMode_Differential: to select the calibration for differential channel         
  * @retval None
  */
void ADC_SelectCalibrationMode(ADC_TypeDef* ADCx, uint32_t ADC_CalibrationMode)
{
 800037c:	b480      	push	{r7}
 800037e:	b083      	sub	sp, #12
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
 8000384:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CALIBRATION_MODE(ADC_CalibrationMode));
  /* Set or Reset the ADCALDIF bit */
  ADCx->CR &= (~ADC_CR_ADCALDIF);
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	689b      	ldr	r3, [r3, #8]
 800038a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	609a      	str	r2, [r3, #8]
  ADCx->CR |= ADC_CalibrationMode;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	689a      	ldr	r2, [r3, #8]
 8000396:	683b      	ldr	r3, [r7, #0]
 8000398:	431a      	orrs	r2, r3
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	609a      	str	r2, [r3, #8]

}
 800039e:	bf00      	nop
 80003a0:	370c      	adds	r7, #12
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bc80      	pop	{r7}
 80003a6:	4770      	bx	lr

080003a8 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 80003a8:	b480      	push	{r7}
 80003aa:	b085      	sub	sp, #20
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80003b0:	2300      	movs	r3, #0
 80003b2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR & ADC_CR_ADCAL) != (uint32_t)RESET)
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	689b      	ldr	r3, [r3, #8]
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	da02      	bge.n	80003c2 <ADC_GetCalibrationStatus+0x1a>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 80003bc:	2301      	movs	r3, #1
 80003be:	73fb      	strb	r3, [r7, #15]
 80003c0:	e001      	b.n	80003c6 <ADC_GetCalibrationStatus+0x1e>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 80003c2:	2300      	movs	r3, #0
 80003c4:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 80003c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80003c8:	4618      	mov	r0, r3
 80003ca:	3714      	adds	r7, #20
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bc80      	pop	{r7}
 80003d0:	4770      	bx	lr

080003d2 <ADC_VoltageRegulatorCmd>:
  * @param  NewState: new state of the ADCx Voltage Regulator.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VoltageRegulatorCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80003d2:	b480      	push	{r7}
 80003d4:	b083      	sub	sp, #12
 80003d6:	af00      	add	r7, sp, #0
 80003d8:	6078      	str	r0, [r7, #4]
 80003da:	460b      	mov	r3, r1
 80003dc:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* set the intermediate state before moving the ADC voltage regulator 
  from enable state to disable state or from disable state to enable state */
  ADCx->CR &= ~(ADC_CR_ADVREGEN);
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	689b      	ldr	r3, [r3, #8]
 80003e2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	609a      	str	r2, [r3, #8]
  
  if (NewState != DISABLE)
 80003ea:	78fb      	ldrb	r3, [r7, #3]
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d006      	beq.n	80003fe <ADC_VoltageRegulatorCmd+0x2c>
  {
    /* Set the ADVREGEN bit 0 */
    ADCx->CR |= ADC_CR_ADVREGEN_0;
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	689b      	ldr	r3, [r3, #8]
 80003f4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	609a      	str	r2, [r3, #8]
  else
  {
    /* Set the ADVREGEN bit 1 */
    ADCx->CR |=ADC_CR_ADVREGEN_1;
  }
}
 80003fc:	e005      	b.n	800040a <ADC_VoltageRegulatorCmd+0x38>
    ADCx->CR |=ADC_CR_ADVREGEN_1;
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	689b      	ldr	r3, [r3, #8]
 8000402:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	609a      	str	r2, [r3, #8]
}
 800040a:	bf00      	nop
 800040c:	370c      	adds	r7, #12
 800040e:	46bd      	mov	sp, r7
 8000410:	bc80      	pop	{r7}
 8000412:	4770      	bx	lr

08000414 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_181Cycles5: Sample time equal to 181.5 cycles	
  *     @arg ADC_SampleTime_601Cycles5: Sample time equal to 601.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000414:	b480      	push	{r7}
 8000416:	b085      	sub	sp, #20
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
 800041c:	4608      	mov	r0, r1
 800041e:	4611      	mov	r1, r2
 8000420:	461a      	mov	r2, r3
 8000422:	4603      	mov	r3, r0
 8000424:	70fb      	strb	r3, [r7, #3]
 8000426:	460b      	mov	r3, r1
 8000428:	70bb      	strb	r3, [r7, #2]
 800042a:	4613      	mov	r3, r2
 800042c:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800042e:	2300      	movs	r3, #0
 8000430:	60fb      	str	r3, [r7, #12]
 8000432:	2300      	movs	r3, #0
 8000434:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* Regular sequence configuration */
  /* For Rank 1 to 4 */
  if (Rank < 5)
 8000436:	78bb      	ldrb	r3, [r7, #2]
 8000438:	2b04      	cmp	r3, #4
 800043a:	d821      	bhi.n	8000480 <ADC_RegularChannelConfig+0x6c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000440:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = 0x1F << (6 * (Rank ));
 8000442:	78ba      	ldrb	r2, [r7, #2]
 8000444:	4613      	mov	r3, r2
 8000446:	005b      	lsls	r3, r3, #1
 8000448:	4413      	add	r3, r2
 800044a:	005b      	lsls	r3, r3, #1
 800044c:	461a      	mov	r2, r3
 800044e:	231f      	movs	r3, #31
 8000450:	4093      	lsls	r3, r2
 8000452:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000454:	68bb      	ldr	r3, [r7, #8]
 8000456:	43db      	mvns	r3, r3
 8000458:	68fa      	ldr	r2, [r7, #12]
 800045a:	4013      	ands	r3, r2
 800045c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank));
 800045e:	78f9      	ldrb	r1, [r7, #3]
 8000460:	78ba      	ldrb	r2, [r7, #2]
 8000462:	4613      	mov	r3, r2
 8000464:	005b      	lsls	r3, r3, #1
 8000466:	4413      	add	r3, r2
 8000468:	005b      	lsls	r3, r3, #1
 800046a:	fa01 f303 	lsl.w	r3, r1, r3
 800046e:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000470:	68fa      	ldr	r2, [r7, #12]
 8000472:	68bb      	ldr	r3, [r7, #8]
 8000474:	4313      	orrs	r3, r2
 8000476:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	68fa      	ldr	r2, [r7, #12]
 800047c:	631a      	str	r2, [r3, #48]	; 0x30
 800047e:	e074      	b.n	800056a <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 5 to 9 */
  else if (Rank < 10)
 8000480:	78bb      	ldrb	r3, [r7, #2]
 8000482:	2b09      	cmp	r3, #9
 8000484:	d823      	bhi.n	80004ce <ADC_RegularChannelConfig+0xba>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800048a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR2_SQ5 << (6 * (Rank - 5));
 800048c:	78bb      	ldrb	r3, [r7, #2]
 800048e:	1f5a      	subs	r2, r3, #5
 8000490:	4613      	mov	r3, r2
 8000492:	005b      	lsls	r3, r3, #1
 8000494:	4413      	add	r3, r2
 8000496:	005b      	lsls	r3, r3, #1
 8000498:	461a      	mov	r2, r3
 800049a:	231f      	movs	r3, #31
 800049c:	4093      	lsls	r3, r2
 800049e:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80004a0:	68bb      	ldr	r3, [r7, #8]
 80004a2:	43db      	mvns	r3, r3
 80004a4:	68fa      	ldr	r2, [r7, #12]
 80004a6:	4013      	ands	r3, r2
 80004a8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 5));
 80004aa:	78f9      	ldrb	r1, [r7, #3]
 80004ac:	78bb      	ldrb	r3, [r7, #2]
 80004ae:	1f5a      	subs	r2, r3, #5
 80004b0:	4613      	mov	r3, r2
 80004b2:	005b      	lsls	r3, r3, #1
 80004b4:	4413      	add	r3, r2
 80004b6:	005b      	lsls	r3, r3, #1
 80004b8:	fa01 f303 	lsl.w	r3, r1, r3
 80004bc:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80004be:	68fa      	ldr	r2, [r7, #12]
 80004c0:	68bb      	ldr	r3, [r7, #8]
 80004c2:	4313      	orrs	r3, r2
 80004c4:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	68fa      	ldr	r2, [r7, #12]
 80004ca:	635a      	str	r2, [r3, #52]	; 0x34
 80004cc:	e04d      	b.n	800056a <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 10 to 14 */
  else if (Rank < 15)
 80004ce:	78bb      	ldrb	r3, [r7, #2]
 80004d0:	2b0e      	cmp	r3, #14
 80004d2:	d825      	bhi.n	8000520 <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004d8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ10 << (6 * (Rank - 10));
 80004da:	78bb      	ldrb	r3, [r7, #2]
 80004dc:	f1a3 020a 	sub.w	r2, r3, #10
 80004e0:	4613      	mov	r3, r2
 80004e2:	005b      	lsls	r3, r3, #1
 80004e4:	4413      	add	r3, r2
 80004e6:	005b      	lsls	r3, r3, #1
 80004e8:	461a      	mov	r2, r3
 80004ea:	231f      	movs	r3, #31
 80004ec:	4093      	lsls	r3, r2
 80004ee:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80004f0:	68bb      	ldr	r3, [r7, #8]
 80004f2:	43db      	mvns	r3, r3
 80004f4:	68fa      	ldr	r2, [r7, #12]
 80004f6:	4013      	ands	r3, r2
 80004f8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 10));
 80004fa:	78f9      	ldrb	r1, [r7, #3]
 80004fc:	78bb      	ldrb	r3, [r7, #2]
 80004fe:	f1a3 020a 	sub.w	r2, r3, #10
 8000502:	4613      	mov	r3, r2
 8000504:	005b      	lsls	r3, r3, #1
 8000506:	4413      	add	r3, r2
 8000508:	005b      	lsls	r3, r3, #1
 800050a:	fa01 f303 	lsl.w	r3, r1, r3
 800050e:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000510:	68fa      	ldr	r2, [r7, #12]
 8000512:	68bb      	ldr	r3, [r7, #8]
 8000514:	4313      	orrs	r3, r2
 8000516:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	68fa      	ldr	r2, [r7, #12]
 800051c:	639a      	str	r2, [r3, #56]	; 0x38
 800051e:	e024      	b.n	800056a <ADC_RegularChannelConfig+0x156>
  }
  else 
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000524:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ15 << (6 * (Rank - 15));
 8000526:	78bb      	ldrb	r3, [r7, #2]
 8000528:	f1a3 020f 	sub.w	r2, r3, #15
 800052c:	4613      	mov	r3, r2
 800052e:	005b      	lsls	r3, r3, #1
 8000530:	4413      	add	r3, r2
 8000532:	005b      	lsls	r3, r3, #1
 8000534:	461a      	mov	r2, r3
 8000536:	231f      	movs	r3, #31
 8000538:	4093      	lsls	r3, r2
 800053a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800053c:	68bb      	ldr	r3, [r7, #8]
 800053e:	43db      	mvns	r3, r3
 8000540:	68fa      	ldr	r2, [r7, #12]
 8000542:	4013      	ands	r3, r2
 8000544:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 15));
 8000546:	78f9      	ldrb	r1, [r7, #3]
 8000548:	78bb      	ldrb	r3, [r7, #2]
 800054a:	f1a3 020f 	sub.w	r2, r3, #15
 800054e:	4613      	mov	r3, r2
 8000550:	005b      	lsls	r3, r3, #1
 8000552:	4413      	add	r3, r2
 8000554:	005b      	lsls	r3, r3, #1
 8000556:	fa01 f303 	lsl.w	r3, r1, r3
 800055a:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800055c:	68fa      	ldr	r2, [r7, #12]
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	4313      	orrs	r3, r2
 8000562:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	68fa      	ldr	r2, [r7, #12]
 8000568:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Channel sampling configuration */
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800056a:	78fb      	ldrb	r3, [r7, #3]
 800056c:	2b09      	cmp	r3, #9
 800056e:	d923      	bls.n	80005b8 <ADC_RegularChannelConfig+0x1a4>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SMPR2_SMP10 << (3 * (ADC_Channel - 10));
 8000576:	78fb      	ldrb	r3, [r7, #3]
 8000578:	f1a3 020a 	sub.w	r2, r3, #10
 800057c:	4613      	mov	r3, r2
 800057e:	005b      	lsls	r3, r3, #1
 8000580:	4413      	add	r3, r2
 8000582:	2207      	movs	r2, #7
 8000584:	fa02 f303 	lsl.w	r3, r2, r3
 8000588:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
	ADCx->SMPR2 &= ~tmpreg2;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	699a      	ldr	r2, [r3, #24]
 800058e:	68bb      	ldr	r3, [r7, #8]
 8000590:	43db      	mvns	r3, r3
 8000592:	401a      	ands	r2, r3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	619a      	str	r2, [r3, #24]
    /* Calculate the mask to set */
	ADCx->SMPR2 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	6999      	ldr	r1, [r3, #24]
 800059c:	7878      	ldrb	r0, [r7, #1]
 800059e:	78fb      	ldrb	r3, [r7, #3]
 80005a0:	f1a3 020a 	sub.w	r2, r3, #10
 80005a4:	4613      	mov	r3, r2
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	4413      	add	r3, r2
 80005aa:	fa00 f303 	lsl.w	r3, r0, r3
 80005ae:	ea41 0203 	orr.w	r2, r1, r3
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	619a      	str	r2, [r3, #24]
    /* Clear the old channel sample time */
	ADCx->SMPR1 &= ~tmpreg2;
    /* Calculate the mask to set */
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
  }
}
 80005b6:	e01f      	b.n	80005f8 <ADC_RegularChannelConfig+0x1e4>
    tmpreg1 = ADCx->SMPR1;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	695b      	ldr	r3, [r3, #20]
 80005bc:	60fb      	str	r3, [r7, #12]
    tmpreg2 = ADC_SMPR1_SMP1 << (3 * (ADC_Channel - 1));
 80005be:	78fb      	ldrb	r3, [r7, #3]
 80005c0:	1e5a      	subs	r2, r3, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	005b      	lsls	r3, r3, #1
 80005c6:	4413      	add	r3, r2
 80005c8:	2238      	movs	r2, #56	; 0x38
 80005ca:	fa02 f303 	lsl.w	r3, r2, r3
 80005ce:	60bb      	str	r3, [r7, #8]
	ADCx->SMPR1 &= ~tmpreg2;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	695a      	ldr	r2, [r3, #20]
 80005d4:	68bb      	ldr	r3, [r7, #8]
 80005d6:	43db      	mvns	r3, r3
 80005d8:	401a      	ands	r2, r3
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	615a      	str	r2, [r3, #20]
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	6959      	ldr	r1, [r3, #20]
 80005e2:	7878      	ldrb	r0, [r7, #1]
 80005e4:	78fa      	ldrb	r2, [r7, #3]
 80005e6:	4613      	mov	r3, r2
 80005e8:	005b      	lsls	r3, r3, #1
 80005ea:	4413      	add	r3, r2
 80005ec:	fa00 f303 	lsl.w	r3, r0, r3
 80005f0:	ea41 0203 	orr.w	r2, r1, r3
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	615a      	str	r2, [r3, #20]
}
 80005f8:	bf00      	nop
 80005fa:	3714      	adds	r7, #20
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr

08000602 <ADC_StartConversion>:
  * @brief  Enables or disables the selected ADC start conversion .
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartConversion(ADC_TypeDef* ADCx)
{
 8000602:	b480      	push	{r7}
 8000604:	b083      	sub	sp, #12
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADSTART bit */
  ADCx->CR |= ADC_CR_ADSTART;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	689b      	ldr	r3, [r3, #8]
 800060e:	f043 0204 	orr.w	r2, r3, #4
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	609a      	str	r2, [r3, #8]
}
 8000616:	bf00      	nop
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	bc80      	pop	{r7}
 800061e:	4770      	bx	lr

08000620 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	460b      	mov	r3, r1
 800062a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800062c:	78fb      	ldrb	r3, [r7, #3]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d006      	beq.n	8000640 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CFGR |= ADC_CFGR_DMAEN;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	68db      	ldr	r3, [r3, #12]
 8000636:	f043 0201 	orr.w	r2, r3, #1
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	60da      	str	r2, [r3, #12]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CFGR &= ~(uint32_t)ADC_CFGR_DMAEN;
  }
}
 800063e:	e005      	b.n	800064c <ADC_DMACmd+0x2c>
    ADCx->CFGR &= ~(uint32_t)ADC_CFGR_DMAEN;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	68db      	ldr	r3, [r3, #12]
 8000644:	f023 0201 	bic.w	r2, r3, #1
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	60da      	str	r2, [r3, #12]
}
 800064c:	bf00      	nop
 800064e:	370c      	adds	r7, #12
 8000650:	46bd      	mov	sp, r7
 8000652:	bc80      	pop	{r7}
 8000654:	4770      	bx	lr

08000656 <ADC_DMAConfig>:
  *     @arg ADC_DMAMode_OneShot: ADC DMA Oneshot mode
  *     @arg ADC_DMAMode_Circular: ADC DMA circular mode
  * @retval None
  */
void ADC_DMAConfig(ADC_TypeDef* ADCx, uint32_t ADC_DMAMode)
{
 8000656:	b480      	push	{r7}
 8000658:	b083      	sub	sp, #12
 800065a:	af00      	add	r7, sp, #0
 800065c:	6078      	str	r0, [r7, #4]
 800065e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_ADC_DMA_MODE(ADC_DMAMode));

  /* Set or reset the DMACFG bit */
   ADCx->CFGR &= ~(uint32_t)ADC_CFGR_DMACFG;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	68db      	ldr	r3, [r3, #12]
 8000664:	f023 0202 	bic.w	r2, r3, #2
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	60da      	str	r2, [r3, #12]
   ADCx->CFGR |= ADC_DMAMode;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	68da      	ldr	r2, [r3, #12]
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	431a      	orrs	r2, r3
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	60da      	str	r2, [r3, #12]
}
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	bc80      	pop	{r7}
 8000680:	4770      	bx	lr

08000682 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_AWD3: ADC Analog watchdog 3 flag 
  *     @arg ADC_FLAG_JQOVF: ADC Injected Context Queue Overflow flag 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)
{
 8000682:	b480      	push	{r7}
 8000684:	b085      	sub	sp, #20
 8000686:	af00      	add	r7, sp, #0
 8000688:	6078      	str	r0, [r7, #4]
 800068a:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800068c:	2300      	movs	r3, #0
 800068e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->ISR & ADC_FLAG) != (uint32_t)RESET)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	4013      	ands	r3, r2
 8000698:	2b00      	cmp	r3, #0
 800069a:	d002      	beq.n	80006a2 <ADC_GetFlagStatus+0x20>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 800069c:	2301      	movs	r3, #1
 800069e:	73fb      	strb	r3, [r7, #15]
 80006a0:	e001      	b.n	80006a6 <ADC_GetFlagStatus+0x24>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80006a2:	2300      	movs	r3, #0
 80006a4:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80006a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3714      	adds	r7, #20
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bc80      	pop	{r7}
 80006b0:	4770      	bx	lr

080006b2 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that
  *         contains the configuration information for the specified DAC channel.
  * @retval None
  */
void DAC_Init(DAC_TypeDef* DACx, uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 80006b2:	b480      	push	{r7}
 80006b4:	b087      	sub	sp, #28
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	60f8      	str	r0, [r7, #12]
 80006ba:	60b9      	str	r1, [r7, #8]
 80006bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80006be:	2300      	movs	r3, #0
 80006c0:	617b      	str	r3, [r7, #20]
 80006c2:	2300      	movs	r3, #0
 80006c4:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_BUFFER_SWITCH_STATE(DAC_InitStruct->DAC_Buffer_Switch));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DACx->CR;
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 80006cc:	f640 72fe 	movw	r2, #4094	; 0xffe
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	fa02 f303 	lsl.w	r3, r2, r3
 80006d6:	43db      	mvns	r3, r3
 80006d8:	697a      	ldr	r2, [r7, #20]
 80006da:	4013      	ands	r3, r2
 80006dc:	617b      	str	r3, [r7, #20]
  
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx OUTENx bit according to DAC_Buffer_Switch value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_Buffer_Switch);   
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	689b      	ldr	r3, [r3, #8]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80006ec:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_Buffer_Switch);   
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	68db      	ldr	r3, [r3, #12]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80006f2:	4313      	orrs	r3, r2
 80006f4:	613b      	str	r3, [r7, #16]
                   
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 80006f6:	693a      	ldr	r2, [r7, #16]
 80006f8:	68bb      	ldr	r3, [r7, #8]
 80006fa:	fa02 f303 	lsl.w	r3, r2, r3
 80006fe:	697a      	ldr	r2, [r7, #20]
 8000700:	4313      	orrs	r3, r2
 8000702:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  DACx->CR = tmpreg1;
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	697a      	ldr	r2, [r7, #20]
 8000708:	601a      	str	r2, [r3, #0]
}
 800070a:	bf00      	nop
 800070c:	371c      	adds	r7, #28
 800070e:	46bd      	mov	sp, r7
 8000710:	bc80      	pop	{r7}
 8000712:	4770      	bx	lr

08000714 <DAC_StructInit>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	2200      	movs	r2, #0
 8000726:	605a      	str	r2, [r3, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  /* Initialize the DAC_Buffer_Switch member */
  DAC_InitStruct->DAC_Buffer_Switch = DAC_BufferSwitch_Enable;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	2202      	movs	r2, #2
 8000732:	60da      	str	r2, [r3, #12]
}
 8000734:	bf00      	nop
 8000736:	370c      	adds	r7, #12
 8000738:	46bd      	mov	sp, r7
 800073a:	bc80      	pop	{r7}
 800073c:	4770      	bx	lr

0800073e <DAC_Cmd>:
  * @note   When the DAC channel is enabled the trigger source can no more
  *         be modified.
  * @retval None
  */
void DAC_Cmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState)
{
 800073e:	b480      	push	{r7}
 8000740:	b085      	sub	sp, #20
 8000742:	af00      	add	r7, sp, #0
 8000744:	60f8      	str	r0, [r7, #12]
 8000746:	60b9      	str	r1, [r7, #8]
 8000748:	4613      	mov	r3, r2
 800074a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DAC_ALL_PERIPH(DACx));
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d009      	beq.n	8000766 <DAC_Cmd+0x28>
  {
    /* Enable the selected DAC channel */
    DACx->CR |= (DAC_CR_EN1 << DAC_Channel);
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	681a      	ldr	r2, [r3, #0]
 8000756:	2101      	movs	r1, #1
 8000758:	68bb      	ldr	r3, [r7, #8]
 800075a:	fa01 f303 	lsl.w	r3, r1, r3
 800075e:	431a      	orrs	r2, r3
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DAC channel */
    DACx->CR &= (~(DAC_CR_EN1 << DAC_Channel));
  }
}
 8000764:	e009      	b.n	800077a <DAC_Cmd+0x3c>
    DACx->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	681a      	ldr	r2, [r3, #0]
 800076a:	2101      	movs	r1, #1
 800076c:	68bb      	ldr	r3, [r7, #8]
 800076e:	fa01 f303 	lsl.w	r3, r1, r3
 8000772:	43db      	mvns	r3, r3
 8000774:	401a      	ands	r2, r3
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	601a      	str	r2, [r3, #0]
}
 800077a:	bf00      	nop
 800077c:	3714      	adds	r7, #20
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr

08000784 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000784:	b480      	push	{r7}
 8000786:	b085      	sub	sp, #20
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration ----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	60fb      	str	r3, [r7, #12]

  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_MASK;
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800079e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80007a2:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	689a      	ldr	r2, [r3, #8]
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	6a1b      	ldr	r3, [r3, #32]
 80007ac:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	691b      	ldr	r3, [r3, #16]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80007b2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	695b      	ldr	r3, [r3, #20]
 80007b8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	699b      	ldr	r3, [r3, #24]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80007be:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	69db      	ldr	r3, [r3, #28]
 80007c4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80007ca:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007d0:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80007d2:	68fa      	ldr	r2, [r7, #12]
 80007d4:	4313      	orrs	r3, r2
 80007d6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	68fa      	ldr	r2, [r7, #12]
 80007dc:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration --------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	899b      	ldrh	r3, [r3, #12]
 80007e2:	461a      	mov	r2, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ---------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	681a      	ldr	r2, [r3, #0]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ---------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	685a      	ldr	r2, [r3, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	60da      	str	r2, [r3, #12]
}
 80007f8:	bf00      	nop
 80007fa:	3714      	adds	r7, #20
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bc80      	pop	{r7}
 8000800:	4770      	bx	lr

08000802 <DMA_StructInit>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 8000802:	b480      	push	{r7}
 8000804:	b083      	sub	sp, #12
 8000806:	af00      	add	r7, sp, #0
 8000808:	6078      	str	r0, [r7, #4]
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2200      	movs	r2, #0
 8000814:	605a      	str	r2, [r3, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2200      	movs	r2, #0
 8000820:	819a      	strh	r2, [r3, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	2200      	movs	r2, #0
 800082c:	615a      	str	r2, [r3, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	2200      	movs	r2, #0
 8000832:	619a      	str	r2, [r3, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	2200      	movs	r2, #0
 8000838:	61da      	str	r2, [r3, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	2200      	movs	r2, #0
 800083e:	621a      	str	r2, [r3, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	2200      	movs	r2, #0
 8000844:	625a      	str	r2, [r3, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	2200      	movs	r2, #0
 800084a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800084c:	bf00      	nop
 800084e:	370c      	adds	r7, #12
 8000850:	46bd      	mov	sp, r7
 8000852:	bc80      	pop	{r7}
 8000854:	4770      	bx	lr

08000856 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 8000856:	b480      	push	{r7}
 8000858:	b083      	sub	sp, #12
 800085a:	af00      	add	r7, sp, #0
 800085c:	6078      	str	r0, [r7, #4]
 800085e:	460b      	mov	r3, r1
 8000860:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000862:	78fb      	ldrb	r3, [r7, #3]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d006      	beq.n	8000876 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR_EN;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	f043 0201 	orr.w	r2, r3, #1
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR_EN);
  }
}
 8000874:	e006      	b.n	8000884 <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR_EN);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681a      	ldr	r2, [r3, #0]
 800087a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800087e:	4013      	ands	r3, r2
 8000880:	687a      	ldr	r2, [r7, #4]
 8000882:	6013      	str	r3, [r2, #0]
}
 8000884:	bf00      	nop
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	bc80      	pop	{r7}
 800088c:	4770      	bx	lr
	...

08000890 <FLASH_SetLatency>:
  *            @arg FLASH_Latency_1: FLASH One Latency cycle
  *            @arg FLASH_Latency_2: FLASH Two Latency cycles      
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 8000890:	b480      	push	{r7}
 8000892:	b085      	sub	sp, #20
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
   uint32_t tmpreg = 0;
 8000898:	2300      	movs	r3, #0
 800089a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 800089c:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <FLASH_SetLatency+0x34>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	60fb      	str	r3, [r7, #12]
  
  /* Sets the Latency value */
  tmpreg &= (uint32_t) (~((uint32_t)FLASH_ACR_LATENCY));
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	f023 0303 	bic.w	r3, r3, #3
 80008a8:	60fb      	str	r3, [r7, #12]
  tmpreg |= FLASH_Latency;
 80008aa:	68fa      	ldr	r2, [r7, #12]
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	4313      	orrs	r3, r2
 80008b0:	60fb      	str	r3, [r7, #12]
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 80008b2:	4a04      	ldr	r2, [pc, #16]	; (80008c4 <FLASH_SetLatency+0x34>)
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	6013      	str	r3, [r2, #0]
}
 80008b8:	bf00      	nop
 80008ba:	3714      	adds	r7, #20
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc80      	pop	{r7}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	40022000 	.word	0x40022000

080008c8 <FLASH_PrefetchBufferCmd>:
  * @param  NewState: new state of the Prefetch Buffer.
  *          This parameter  can be: ENABLE or DISABLE.
  * @retval None
  */
void FLASH_PrefetchBufferCmd(FunctionalState NewState)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
   
  if(NewState != DISABLE)
 80008d2:	79fb      	ldrb	r3, [r7, #7]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d006      	beq.n	80008e6 <FLASH_PrefetchBufferCmd+0x1e>
  {
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80008d8:	4a08      	ldr	r2, [pc, #32]	; (80008fc <FLASH_PrefetchBufferCmd+0x34>)
 80008da:	4b08      	ldr	r3, [pc, #32]	; (80008fc <FLASH_PrefetchBufferCmd+0x34>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	f043 0310 	orr.w	r3, r3, #16
 80008e2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    FLASH->ACR &= (uint32_t)(~((uint32_t)FLASH_ACR_PRFTBE));
  }
}
 80008e4:	e005      	b.n	80008f2 <FLASH_PrefetchBufferCmd+0x2a>
    FLASH->ACR &= (uint32_t)(~((uint32_t)FLASH_ACR_PRFTBE));
 80008e6:	4a05      	ldr	r2, [pc, #20]	; (80008fc <FLASH_PrefetchBufferCmd+0x34>)
 80008e8:	4b04      	ldr	r3, [pc, #16]	; (80008fc <FLASH_PrefetchBufferCmd+0x34>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f023 0310 	bic.w	r3, r3, #16
 80008f0:	6013      	str	r3, [r2, #0]
}
 80008f2:	bf00      	nop
 80008f4:	370c      	adds	r7, #12
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bc80      	pop	{r7}
 80008fa:	4770      	bx	lr
 80008fc:	40022000 	.word	0x40022000

08000900 <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 8000900:	b480      	push	{r7}
 8000902:	b087      	sub	sp, #28
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800090a:	2300      	movs	r3, #0
 800090c:	617b      	str	r3, [r7, #20]
 800090e:	2300      	movs	r3, #0
 8000910:	613b      	str	r3, [r7, #16]
 8000912:	2300      	movs	r3, #0
 8000914:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00;
 8000916:	2300      	movs	r3, #0
 8000918:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800091a:	2300      	movs	r3, #0
 800091c:	617b      	str	r3, [r7, #20]
 800091e:	e07e      	b.n	8000a1e <GPIO_Init+0x11e>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000920:	2201      	movs	r2, #1
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	fa02 f303 	lsl.w	r3, r2, r3
 8000928:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	693b      	ldr	r3, [r7, #16]
 8000930:	4013      	ands	r3, r2
 8000932:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000934:	68fa      	ldr	r2, [r7, #12]
 8000936:	693b      	ldr	r3, [r7, #16]
 8000938:	429a      	cmp	r2, r3
 800093a:	d16d      	bne.n	8000a18 <GPIO_Init+0x118>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	791b      	ldrb	r3, [r3, #4]
 8000940:	2b01      	cmp	r3, #1
 8000942:	d003      	beq.n	800094c <GPIO_Init+0x4c>
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	791b      	ldrb	r3, [r3, #4]
 8000948:	2b02      	cmp	r3, #2
 800094a:	d134      	bne.n	80009b6 <GPIO_Init+0xb6>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	689a      	ldr	r2, [r3, #8]
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	2103      	movs	r1, #3
 8000956:	fa01 f303 	lsl.w	r3, r1, r3
 800095a:	43db      	mvns	r3, r3
 800095c:	401a      	ands	r2, r3
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	689a      	ldr	r2, [r3, #8]
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	795b      	ldrb	r3, [r3, #5]
 800096a:	4619      	mov	r1, r3
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	005b      	lsls	r3, r3, #1
 8000970:	fa01 f303 	lsl.w	r3, r1, r3
 8000974:	431a      	orrs	r2, r3
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	889b      	ldrh	r3, [r3, #4]
 800097e:	b29a      	uxth	r2, r3
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	b29b      	uxth	r3, r3
 8000984:	4619      	mov	r1, r3
 8000986:	2301      	movs	r3, #1
 8000988:	408b      	lsls	r3, r1
 800098a:	b29b      	uxth	r3, r3
 800098c:	43db      	mvns	r3, r3
 800098e:	b29b      	uxth	r3, r3
 8000990:	4013      	ands	r3, r2
 8000992:	b29a      	uxth	r2, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	889b      	ldrh	r3, [r3, #4]
 800099c:	b29a      	uxth	r2, r3
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	799b      	ldrb	r3, [r3, #6]
 80009a2:	4619      	mov	r1, r3
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	b29b      	uxth	r3, r3
 80009a8:	fa01 f303 	lsl.w	r3, r1, r3
 80009ac:	b29b      	uxth	r3, r3
 80009ae:	4313      	orrs	r3, r2
 80009b0:	b29a      	uxth	r2, r3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	005b      	lsls	r3, r3, #1
 80009be:	2103      	movs	r1, #3
 80009c0:	fa01 f303 	lsl.w	r3, r1, r3
 80009c4:	43db      	mvns	r3, r3
 80009c6:	401a      	ands	r2, r3
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	791b      	ldrb	r3, [r3, #4]
 80009d4:	4619      	mov	r1, r3
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	005b      	lsls	r3, r3, #1
 80009da:	fa01 f303 	lsl.w	r3, r1, r3
 80009de:	431a      	orrs	r2, r3
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	601a      	str	r2, [r3, #0]

      /* Use temporary variable to update PUPDR register configuration, to avoid 
         unexpected transition in the GPIO pin configuration. */
      tmpreg = GPIOx->PUPDR;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	68db      	ldr	r3, [r3, #12]
 80009e8:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	b29b      	uxth	r3, r3
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	2203      	movs	r2, #3
 80009f2:	fa02 f303 	lsl.w	r3, r2, r3
 80009f6:	43db      	mvns	r3, r3
 80009f8:	68ba      	ldr	r2, [r7, #8]
 80009fa:	4013      	ands	r3, r2
 80009fc:	60bb      	str	r3, [r7, #8]
      tmpreg |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	79db      	ldrb	r3, [r3, #7]
 8000a02:	461a      	mov	r2, r3
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	005b      	lsls	r3, r3, #1
 8000a08:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0c:	68ba      	ldr	r2, [r7, #8]
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	60bb      	str	r3, [r7, #8]
      GPIOx->PUPDR = tmpreg;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	68ba      	ldr	r2, [r7, #8]
 8000a16:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	617b      	str	r3, [r7, #20]
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	2b0f      	cmp	r3, #15
 8000a22:	f67f af7d 	bls.w	8000920 <GPIO_Init+0x20>
    }
  }
}
 8000a26:	bf00      	nop
 8000a28:	371c      	adds	r7, #28
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bc80      	pop	{r7}
 8000a2e:	4770      	bx	lr

08000a30 <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000a3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2200      	movs	r2, #0
 8000a44:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	2202      	movs	r2, #2
 8000a4a:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2200      	movs	r2, #0
 8000a50:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2200      	movs	r2, #0
 8000a56:	71da      	strb	r2, [r3, #7]
}
 8000a58:	bf00      	nop
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bc80      	pop	{r7}
 8000a60:	4770      	bx	lr

08000a62 <GPIO_ReadInputDataBit>:
  *         (0..15) for GPIOA, GPIOB, GPIOC, GPIOD or GPIOE;
  *         (0..2, 4, 6, 9..10) for GPIOF.
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a62:	b480      	push	{r7}
 8000a64:	b085      	sub	sp, #20
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	6078      	str	r0, [r7, #4]
 8000a6a:	460b      	mov	r3, r1
 8000a6c:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	8a1b      	ldrh	r3, [r3, #16]
 8000a76:	b29a      	uxth	r2, r3
 8000a78:	887b      	ldrh	r3, [r7, #2]
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d002      	beq.n	8000a88 <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000a82:	2301      	movs	r3, #1
 8000a84:	73fb      	strb	r3, [r7, #15]
 8000a86:	e001      	b.n	8000a8c <GPIO_ReadInputDataBit+0x2a>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	3714      	adds	r7, #20
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bc80      	pop	{r7}
 8000a96:	4770      	bx	lr

08000a98 <GPIO_PinAFConfig>:
  *        for the detailed mapping of the system and peripherals alternate 
  *        function I/O pins.
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b085      	sub	sp, #20
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	460b      	mov	r3, r1
 8000aa2:	807b      	strh	r3, [r7, #2]
 8000aa4:	4613      	mov	r3, r2
 8000aa6:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000aac:	2300      	movs	r3, #0
 8000aae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000ab0:	787a      	ldrb	r2, [r7, #1]
 8000ab2:	887b      	ldrh	r3, [r7, #2]
 8000ab4:	f003 0307 	and.w	r3, r3, #7
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000ac0:	887b      	ldrh	r3, [r7, #2]
 8000ac2:	08db      	lsrs	r3, r3, #3
 8000ac4:	b29b      	uxth	r3, r3
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	887b      	ldrh	r3, [r7, #2]
 8000aca:	08db      	lsrs	r3, r3, #3
 8000acc:	b29b      	uxth	r3, r3
 8000ace:	461a      	mov	r2, r3
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	3208      	adds	r2, #8
 8000ad4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000ad8:	887b      	ldrh	r3, [r7, #2]
 8000ada:	f003 0307 	and.w	r3, r3, #7
 8000ade:	009b      	lsls	r3, r3, #2
 8000ae0:	210f      	movs	r1, #15
 8000ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae6:	43db      	mvns	r3, r3
 8000ae8:	ea02 0103 	and.w	r1, r2, r3
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	f100 0208 	add.w	r2, r0, #8
 8000af2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000af6:	887b      	ldrh	r3, [r7, #2]
 8000af8:	08db      	lsrs	r3, r3, #3
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	461a      	mov	r2, r3
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	3208      	adds	r2, #8
 8000b02:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000b0c:	887b      	ldrh	r3, [r7, #2]
 8000b0e:	08db      	lsrs	r3, r3, #3
 8000b10:	b29b      	uxth	r3, r3
 8000b12:	461a      	mov	r2, r3
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	3208      	adds	r2, #8
 8000b18:	68b9      	ldr	r1, [r7, #8]
 8000b1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000b1e:	bf00      	nop
 8000b20:	3714      	adds	r7, #20
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr

08000b28 <NVIC_PriorityGroupConfig>:
  *     @note When NVIC_PriorityGroup_0 is selected, it will no be any nested 
  *           interrupt. This interrupts priority is managed only with subpriority.                                    
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000b30:	4a05      	ldr	r2, [pc, #20]	; (8000b48 <NVIC_PriorityGroupConfig+0x20>)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b3c:	60d3      	str	r3, [r2, #12]
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bc80      	pop	{r7}
 8000b46:	4770      	bx	lr
 8000b48:	e000ed00 	.word	0xe000ed00

08000b4c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b087      	sub	sp, #28
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000b54:	2300      	movs	r3, #0
 8000b56:	617b      	str	r3, [r7, #20]
 8000b58:	2300      	movs	r3, #0
 8000b5a:	613b      	str	r3, [r7, #16]
 8000b5c:	230f      	movs	r3, #15
 8000b5e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	78db      	ldrb	r3, [r3, #3]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d03a      	beq.n	8000bde <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000b68:	4b27      	ldr	r3, [pc, #156]	; (8000c08 <NVIC_Init+0xbc>)
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	43db      	mvns	r3, r3
 8000b6e:	0a1b      	lsrs	r3, r3, #8
 8000b70:	f003 0307 	and.w	r3, r3, #7
 8000b74:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	f1c3 0304 	rsb	r3, r3, #4
 8000b7c:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000b7e:	68fa      	ldr	r2, [r7, #12]
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	fa22 f303 	lsr.w	r3, r2, r3
 8000b86:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	785b      	ldrb	r3, [r3, #1]
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	fa02 f303 	lsl.w	r3, r2, r3
 8000b94:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	789b      	ldrb	r3, [r3, #2]
 8000b9a:	461a      	mov	r2, r3
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	697a      	ldr	r2, [r7, #20]
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	011b      	lsls	r3, r3, #4
 8000baa:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000bac:	4a17      	ldr	r2, [pc, #92]	; (8000c0c <NVIC_Init+0xc0>)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	6979      	ldr	r1, [r7, #20]
 8000bb4:	b2c9      	uxtb	r1, r1
 8000bb6:	4413      	add	r3, r2
 8000bb8:	460a      	mov	r2, r1
 8000bba:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000bbe:	4a13      	ldr	r2, [pc, #76]	; (8000c0c <NVIC_Init+0xc0>)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	095b      	lsrs	r3, r3, #5
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	f003 031f 	and.w	r3, r3, #31
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000bd8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000bdc:	e00f      	b.n	8000bfe <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000bde:	490b      	ldr	r1, [pc, #44]	; (8000c0c <NVIC_Init+0xc0>)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	095b      	lsrs	r3, r3, #5
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	f003 031f 	and.w	r3, r3, #31
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000bf6:	f100 0320 	add.w	r3, r0, #32
 8000bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000bfe:	bf00      	nop
 8000c00:	371c      	adds	r7, #28
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bc80      	pop	{r7}
 8000c06:	4770      	bx	lr
 8000c08:	e000ed00 	.word	0xe000ed00
 8000c0c:	e000e100 	.word	0xe000e100

08000c10 <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8000c1a:	4907      	ldr	r1, [pc, #28]	; (8000c38 <NVIC_SetVectorTable+0x28>)
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8000c22:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000c26:	687a      	ldr	r2, [r7, #4]
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	608b      	str	r3, [r1, #8]
}
 8000c2c:	bf00      	nop
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bc80      	pop	{r7}
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	e000ed00 	.word	0xe000ed00

08000c3c <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000c40:	4a1a      	ldr	r2, [pc, #104]	; (8000cac <RCC_DeInit+0x70>)
 8000c42:	4b1a      	ldr	r3, [pc, #104]	; (8000cac <RCC_DeInit+0x70>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f043 0301 	orr.w	r3, r3, #1
 8000c4a:	6013      	str	r3, [r2, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0] and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFC000;
 8000c4c:	4917      	ldr	r1, [pc, #92]	; (8000cac <RCC_DeInit+0x70>)
 8000c4e:	4b17      	ldr	r3, [pc, #92]	; (8000cac <RCC_DeInit+0x70>)
 8000c50:	685a      	ldr	r2, [r3, #4]
 8000c52:	4b17      	ldr	r3, [pc, #92]	; (8000cb0 <RCC_DeInit+0x74>)
 8000c54:	4013      	ands	r3, r2
 8000c56:	604b      	str	r3, [r1, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000c58:	4a14      	ldr	r2, [pc, #80]	; (8000cac <RCC_DeInit+0x70>)
 8000c5a:	4b14      	ldr	r3, [pc, #80]	; (8000cac <RCC_DeInit+0x70>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000c62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c66:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000c68:	4a10      	ldr	r2, [pc, #64]	; (8000cac <RCC_DeInit+0x70>)
 8000c6a:	4b10      	ldr	r3, [pc, #64]	; (8000cac <RCC_DeInit+0x70>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c72:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000c74:	4a0d      	ldr	r2, [pc, #52]	; (8000cac <RCC_DeInit+0x70>)
 8000c76:	4b0d      	ldr	r3, [pc, #52]	; (8000cac <RCC_DeInit+0x70>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000c7e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] and ADCPRE[13:4] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFC000;
 8000c80:	4a0a      	ldr	r2, [pc, #40]	; (8000cac <RCC_DeInit+0x70>)
 8000c82:	4b0a      	ldr	r3, [pc, #40]	; (8000cac <RCC_DeInit+0x70>)
 8000c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c86:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000c8a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c8e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMSW bits */
  RCC->CFGR3 &= (uint32_t)0xF00ECCC;
 8000c90:	4906      	ldr	r1, [pc, #24]	; (8000cac <RCC_DeInit+0x70>)
 8000c92:	4b06      	ldr	r3, [pc, #24]	; (8000cac <RCC_DeInit+0x70>)
 8000c94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c96:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <RCC_DeInit+0x78>)
 8000c98:	4013      	ands	r3, r2
 8000c9a:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000c9c:	4b03      	ldr	r3, [pc, #12]	; (8000cac <RCC_DeInit+0x70>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
}
 8000ca2:	bf00      	nop
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bc80      	pop	{r7}
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	f8ffc000 	.word	0xf8ffc000
 8000cb4:	0f00eccc 	.word	0x0f00eccc

08000cb8 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: turn ON the HSE oscillator
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE_OFF;
 8000cc2:	4b05      	ldr	r3, [pc, #20]	; (8000cd8 <RCC_HSEConfig+0x20>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE;
 8000cc8:	4a03      	ldr	r2, [pc, #12]	; (8000cd8 <RCC_HSEConfig+0x20>)
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	7013      	strb	r3, [r2, #0]

}
 8000cce:	bf00      	nop
 8000cd0:	370c      	adds	r7, #12
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bc80      	pop	{r7}
 8000cd6:	4770      	bx	lr
 8000cd8:	40021002 	.word	0x40021002

08000cdc <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 8000cea:	2300      	movs	r3, #0
 8000cec:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if timeout is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8000cee:	2011      	movs	r0, #17
 8000cf0:	f000 fc26 	bl	8001540 <RCC_GetFlagStatus>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8000d04:	d002      	beq.n	8000d0c <RCC_WaitForHSEStartUp+0x30>
 8000d06:	79bb      	ldrb	r3, [r7, #6]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d0f0      	beq.n	8000cee <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8000d0c:	2011      	movs	r0, #17
 8000d0e:	f000 fc17 	bl	8001540 <RCC_GetFlagStatus>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d002      	beq.n	8000d1e <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	71fb      	strb	r3, [r7, #7]
 8000d1c:	e001      	b.n	8000d22 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 8000d22:	79fb      	ldrb	r3, [r7, #7]
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <RCC_PLLConfig>:
  *   This parameter can be RCC_PLLMul_x where x:[2,16] 
  *                                               
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
  
  /* Clear PLL Source [16] and Multiplier [21:18] bits */
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC);
 8000d36:	4a09      	ldr	r2, [pc, #36]	; (8000d5c <RCC_PLLConfig+0x30>)
 8000d38:	4b08      	ldr	r3, [pc, #32]	; (8000d5c <RCC_PLLConfig+0x30>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8000d40:	6053      	str	r3, [r2, #4]

  /* Set the PLL Source and Multiplier */
  RCC->CFGR |= (uint32_t)(RCC_PLLSource | RCC_PLLMul);
 8000d42:	4806      	ldr	r0, [pc, #24]	; (8000d5c <RCC_PLLConfig+0x30>)
 8000d44:	4b05      	ldr	r3, [pc, #20]	; (8000d5c <RCC_PLLConfig+0x30>)
 8000d46:	685a      	ldr	r2, [r3, #4]
 8000d48:	6879      	ldr	r1, [r7, #4]
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	430b      	orrs	r3, r1
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	6043      	str	r3, [r0, #4]
}
 8000d52:	bf00      	nop
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bc80      	pop	{r7}
 8000d5a:	4770      	bx	lr
 8000d5c:	40021000 	.word	0x40021000

08000d60 <RCC_PLLCmd>:
  * @param  NewState: new state of the PLL.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	4603      	mov	r3, r0
 8000d68:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8000d6a:	4a04      	ldr	r2, [pc, #16]	; (8000d7c <RCC_PLLCmd+0x1c>)
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
 8000d6e:	6013      	str	r3, [r2, #0]
}
 8000d70:	bf00      	nop
 8000d72:	370c      	adds	r7, #12
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bc80      	pop	{r7}
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	42420060 	.word	0x42420060

08000d80 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  
  tmpreg = RCC->CFGR;
 8000d8c:	4b09      	ldr	r3, [pc, #36]	; (8000db4 <RCC_SYSCLKConfig+0x34>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	60fb      	str	r3, [r7, #12]
  
  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	f023 0303 	bic.w	r3, r3, #3
 8000d98:	60fb      	str	r3, [r7, #12]
  
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8000d9a:	68fa      	ldr	r2, [r7, #12]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000da2:	4a04      	ldr	r2, [pc, #16]	; (8000db4 <RCC_SYSCLKConfig+0x34>)
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	6053      	str	r3, [r2, #4]
}
 8000da8:	bf00      	nop
 8000daa:	3714      	adds	r7, #20
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	40021000 	.word	0x40021000

08000db8 <RCC_GetSYSCLKSource>:
  *              - 0x00: HSI used as system clock
  *              - 0x04: HSE used as system clock  
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8000dbc:	4b04      	ldr	r3, [pc, #16]	; (8000dd0 <RCC_GetSYSCLKSource+0x18>)
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	f003 030c 	and.w	r3, r3, #12
 8000dc6:	b2db      	uxtb	r3, r3
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bc80      	pop	{r7}
 8000dce:	4770      	bx	lr
 8000dd0:	40021000 	.word	0x40021000

08000dd4 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  
  tmpreg = RCC->CFGR;
 8000de0:	4b09      	ldr	r3, [pc, #36]	; (8000e08 <RCC_HCLKConfig+0x34>)
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	60fb      	str	r3, [r7, #12]
  
  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000dec:	60fb      	str	r3, [r7, #12]
  
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8000dee:	68fa      	ldr	r2, [r7, #12]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000df6:	4a04      	ldr	r2, [pc, #16]	; (8000e08 <RCC_HCLKConfig+0x34>)
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	6053      	str	r3, [r2, #4]
}
 8000dfc:	bf00      	nop
 8000dfe:	3714      	adds	r7, #20
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bc80      	pop	{r7}
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	40021000 	.word	0x40021000

08000e0c <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b085      	sub	sp, #20
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000e14:	2300      	movs	r3, #0
 8000e16:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  
  tmpreg = RCC->CFGR;
 8000e18:	4b09      	ldr	r3, [pc, #36]	; (8000e40 <RCC_PCLK1Config+0x34>)
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e24:	60fb      	str	r3, [r7, #12]
  
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8000e26:	68fa      	ldr	r2, [r7, #12]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000e2e:	4a04      	ldr	r2, [pc, #16]	; (8000e40 <RCC_PCLK1Config+0x34>)
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	6053      	str	r3, [r2, #4]
}
 8000e34:	bf00      	nop
 8000e36:	3714      	adds	r7, #20
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	40021000 	.word	0x40021000

08000e44 <RCC_PCLK2Config>:
  *             @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *             @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b085      	sub	sp, #20
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  
  tmpreg = RCC->CFGR;
 8000e50:	4b09      	ldr	r3, [pc, #36]	; (8000e78 <RCC_PCLK2Config+0x34>)
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000e5c:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	00db      	lsls	r3, r3, #3
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000e68:	4a03      	ldr	r2, [pc, #12]	; (8000e78 <RCC_PCLK2Config+0x34>)
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	6053      	str	r3, [r2, #4]
}
 8000e6e:	bf00      	nop
 8000e70:	3714      	adds	r7, #20
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bc80      	pop	{r7}
 8000e76:	4770      	bx	lr
 8000e78:	40021000 	.word	0x40021000

08000e7c <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b08d      	sub	sp, #52	; 0x34
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8000e84:	2300      	movs	r3, #0
 8000e86:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e88:	2300      	movs	r3, #0
 8000e8a:	627b      	str	r3, [r7, #36]	; 0x24
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	623b      	str	r3, [r7, #32]
 8000e90:	2300      	movs	r3, #0
 8000e92:	61fb      	str	r3, [r7, #28]
 8000e94:	2300      	movs	r3, #0
 8000e96:	61bb      	str	r3, [r7, #24]
 8000e98:	2300      	movs	r3, #0
 8000e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t apb2presc = 0, ahbpresc = 0;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	617b      	str	r3, [r7, #20]
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	613b      	str	r3, [r7, #16]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000ea4:	4b91      	ldr	r3, [pc, #580]	; (80010ec <RCC_GetClocksFreq+0x270>)
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f003 030c 	and.w	r3, r3, #12
 8000eac:	62bb      	str	r3, [r7, #40]	; 0x28
  
  switch (tmp)
 8000eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eb0:	2b04      	cmp	r3, #4
 8000eb2:	d007      	beq.n	8000ec4 <RCC_GetClocksFreq+0x48>
 8000eb4:	2b08      	cmp	r3, #8
 8000eb6:	d009      	beq.n	8000ecc <RCC_GetClocksFreq+0x50>
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d130      	bne.n	8000f1e <RCC_GetClocksFreq+0xa2>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	4a8c      	ldr	r2, [pc, #560]	; (80010f0 <RCC_GetClocksFreq+0x274>)
 8000ec0:	601a      	str	r2, [r3, #0]
      break;
 8000ec2:	e030      	b.n	8000f26 <RCC_GetClocksFreq+0xaa>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4a8a      	ldr	r2, [pc, #552]	; (80010f0 <RCC_GetClocksFreq+0x274>)
 8000ec8:	601a      	str	r2, [r3, #0]
      break;
 8000eca:	e02c      	b.n	8000f26 <RCC_GetClocksFreq+0xaa>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000ecc:	4b87      	ldr	r3, [pc, #540]	; (80010ec <RCC_GetClocksFreq+0x270>)
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000ed4:	627b      	str	r3, [r7, #36]	; 0x24
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000ed6:	4b85      	ldr	r3, [pc, #532]	; (80010ec <RCC_GetClocksFreq+0x270>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ede:	623b      	str	r3, [r7, #32]
      pllmull = ( pllmull >> 18) + 2;
 8000ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee2:	0c9b      	lsrs	r3, r3, #18
 8000ee4:	3302      	adds	r3, #2
 8000ee6:	627b      	str	r3, [r7, #36]	; 0x24
      
      if (pllsource == 0x00)
 8000ee8:	6a3b      	ldr	r3, [r7, #32]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d105      	bne.n	8000efa <RCC_GetClocksFreq+0x7e>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8000eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef0:	4a80      	ldr	r2, [pc, #512]	; (80010f4 <RCC_GetClocksFreq+0x278>)
 8000ef2:	fb02 f303 	mul.w	r3, r2, r3
 8000ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ef8:	e00d      	b.n	8000f16 <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000efa:	4b7c      	ldr	r3, [pc, #496]	; (80010ec <RCC_GetClocksFreq+0x270>)
 8000efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000efe:	f003 030f 	and.w	r3, r3, #15
 8000f02:	3301      	adds	r3, #1
 8000f04:	61fb      	str	r3, [r7, #28]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8000f06:	4a7a      	ldr	r2, [pc, #488]	; (80010f0 <RCC_GetClocksFreq+0x274>)
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f10:	fb02 f303 	mul.w	r3, r2, r3
 8000f14:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f1a:	601a      	str	r2, [r3, #0]
      break;
 8000f1c:	e003      	b.n	8000f26 <RCC_GetClocksFreq+0xaa>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4a73      	ldr	r2, [pc, #460]	; (80010f0 <RCC_GetClocksFreq+0x274>)
 8000f22:	601a      	str	r2, [r3, #0]
      break;
 8000f24:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000f26:	4b71      	ldr	r3, [pc, #452]	; (80010ec <RCC_GetClocksFreq+0x270>)
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000f2e:	62bb      	str	r3, [r7, #40]	; 0x28
  tmp = tmp >> 4;
 8000f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f32:	091b      	lsrs	r3, r3, #4
 8000f34:	62bb      	str	r3, [r7, #40]	; 0x28
  ahbpresc = APBAHBPrescTable[tmp]; 
 8000f36:	4a70      	ldr	r2, [pc, #448]	; (80010f8 <RCC_GetClocksFreq+0x27c>)
 8000f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f3a:	4413      	add	r3, r2
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	613b      	str	r3, [r7, #16]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	40da      	lsrs	r2, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000f4e:	4b67      	ldr	r3, [pc, #412]	; (80010ec <RCC_GetClocksFreq+0x270>)
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000f56:	62bb      	str	r3, [r7, #40]	; 0x28
  tmp = tmp >> 8;
 8000f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f5a:	0a1b      	lsrs	r3, r3, #8
 8000f5c:	62bb      	str	r3, [r7, #40]	; 0x28
  presc = APBAHBPrescTable[tmp];
 8000f5e:	4a66      	ldr	r2, [pc, #408]	; (80010f8 <RCC_GetClocksFreq+0x27c>)
 8000f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f62:	4413      	add	r3, r2
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	61bb      	str	r3, [r7, #24]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	685a      	ldr	r2, [r3, #4]
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	40da      	lsrs	r2, r3
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000f76:	4b5d      	ldr	r3, [pc, #372]	; (80010ec <RCC_GetClocksFreq+0x270>)
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000f7e:	62bb      	str	r3, [r7, #40]	; 0x28
  tmp = tmp >> 11;
 8000f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f82:	0adb      	lsrs	r3, r3, #11
 8000f84:	62bb      	str	r3, [r7, #40]	; 0x28
  apb2presc = APBAHBPrescTable[tmp];
 8000f86:	4a5c      	ldr	r2, [pc, #368]	; (80010f8 <RCC_GetClocksFreq+0x27c>)
 8000f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f8a:	4413      	add	r3, r2
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	617b      	str	r3, [r7, #20]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	685a      	ldr	r2, [r3, #4]
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	40da      	lsrs	r2, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 8000f9e:	4b53      	ldr	r3, [pc, #332]	; (80010ec <RCC_GetClocksFreq+0x270>)
 8000fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8000fa6:	62bb      	str	r3, [r7, #40]	; 0x28
  tmp = tmp >> 4;
 8000fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000faa:	091b      	lsrs	r3, r3, #4
 8000fac:	62bb      	str	r3, [r7, #40]	; 0x28
  presc = ADCPrescTable[tmp & 0x0F];
 8000fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fb0:	f003 030f 	and.w	r3, r3, #15
 8000fb4:	4a51      	ldr	r2, [pc, #324]	; (80010fc <RCC_GetClocksFreq+0x280>)
 8000fb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	61bb      	str	r3, [r7, #24]
  if (((tmp & 0x10) != 0) && (presc != 0))
 8000fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fc0:	f003 0310 	and.w	r3, r3, #16
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d009      	beq.n	8000fdc <RCC_GetClocksFreq+0x160>
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d006      	beq.n	8000fdc <RCC_GetClocksFreq+0x160>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 8000fce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	fbb2 f2f3 	udiv	r2, r2, r3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	611a      	str	r2, [r3, #16]
 8000fda:	e003      	b.n	8000fe4 <RCC_GetClocksFreq+0x168>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8000fe4:	4b41      	ldr	r3, [pc, #260]	; (80010ec <RCC_GetClocksFreq+0x270>)
 8000fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fe8:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8000fec:	62bb      	str	r3, [r7, #40]	; 0x28
  tmp = tmp >> 9;
 8000fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ff0:	0a5b      	lsrs	r3, r3, #9
 8000ff2:	62bb      	str	r3, [r7, #40]	; 0x28
  presc = ADCPrescTable[tmp & 0x0F];
 8000ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ff6:	f003 030f 	and.w	r3, r3, #15
 8000ffa:	4a40      	ldr	r2, [pc, #256]	; (80010fc <RCC_GetClocksFreq+0x280>)
 8000ffc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001000:	b29b      	uxth	r3, r3
 8001002:	61bb      	str	r3, [r7, #24]
  if (((tmp & 0x10) != 0) && (presc != 0))
 8001004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001006:	f003 0310 	and.w	r3, r3, #16
 800100a:	2b00      	cmp	r3, #0
 800100c:	d009      	beq.n	8001022 <RCC_GetClocksFreq+0x1a6>
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d006      	beq.n	8001022 <RCC_GetClocksFreq+0x1a6>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8001014:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001016:	69bb      	ldr	r3, [r7, #24]
 8001018:	fbb2 f2f3 	udiv	r2, r2, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	615a      	str	r2, [r3, #20]
 8001020:	e003      	b.n	800102a <RCC_GetClocksFreq+0x1ae>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 800102a:	4b30      	ldr	r3, [pc, #192]	; (80010ec <RCC_GetClocksFreq+0x270>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102e:	f003 0310 	and.w	r3, r3, #16
 8001032:	2b10      	cmp	r3, #16
 8001034:	d003      	beq.n	800103e <RCC_GetClocksFreq+0x1c2>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4a2d      	ldr	r2, [pc, #180]	; (80010f0 <RCC_GetClocksFreq+0x274>)
 800103a:	619a      	str	r2, [r3, #24]
 800103c:	e003      	b.n	8001046 <RCC_GetClocksFreq+0x1ca>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 8001046:	4b29      	ldr	r3, [pc, #164]	; (80010ec <RCC_GetClocksFreq+0x270>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	f003 0320 	and.w	r3, r3, #32
 800104e:	2b20      	cmp	r3, #32
 8001050:	d003      	beq.n	800105a <RCC_GetClocksFreq+0x1de>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a26      	ldr	r2, [pc, #152]	; (80010f0 <RCC_GetClocksFreq+0x274>)
 8001056:	61da      	str	r2, [r3, #28]
 8001058:	e003      	b.n	8001062 <RCC_GetClocksFreq+0x1e6>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	61da      	str	r2, [r3, #28]
  }

  /* I2C3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C3SW) != RCC_CFGR3_I2C3SW)
 8001062:	4b22      	ldr	r3, [pc, #136]	; (80010ec <RCC_GetClocksFreq+0x270>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800106a:	2b40      	cmp	r3, #64	; 0x40
 800106c:	d003      	beq.n	8001076 <RCC_GetClocksFreq+0x1fa>
  {
    /* I2C3 Clock is HSI Osc. */
    RCC_Clocks->I2C3CLK_Frequency = HSI_VALUE;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a1f      	ldr	r2, [pc, #124]	; (80010f0 <RCC_GetClocksFreq+0x274>)
 8001072:	621a      	str	r2, [r3, #32]
 8001074:	e003      	b.n	800107e <RCC_GetClocksFreq+0x202>
  }
  else
  {
    /* I2C3 Clock is System Clock */
    RCC_Clocks->I2C3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	621a      	str	r2, [r3, #32]
  }
    
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 800107e:	4b1b      	ldr	r3, [pc, #108]	; (80010ec <RCC_GetClocksFreq+0x270>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001086:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800108a:	d10d      	bne.n	80010a8 <RCC_GetClocksFreq+0x22c>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001092:	429a      	cmp	r2, r3
 8001094:	d108      	bne.n	80010a8 <RCC_GetClocksFreq+0x22c>
  && (apb2presc == ahbpresc)) 
 8001096:	697a      	ldr	r2, [r7, #20]
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	429a      	cmp	r2, r3
 800109c:	d104      	bne.n	80010a8 <RCC_GetClocksFreq+0x22c>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 800109e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010a0:	005a      	lsls	r2, r3, #1
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	625a      	str	r2, [r3, #36]	; 0x24
 80010a6:	e003      	b.n	80010b0 <RCC_GetClocksFreq+0x234>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	68da      	ldr	r2, [r3, #12]
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	625a      	str	r2, [r3, #36]	; 0x24
  }

#ifdef STM32F303xE  
  uint32_t apb1presc = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	60fb      	str	r3, [r7, #12]
  apb1presc = APBAHBPrescTable[tmp];
 80010b4:	4a10      	ldr	r2, [pc, #64]	; (80010f8 <RCC_GetClocksFreq+0x27c>)
 80010b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	60fb      	str	r3, [r7, #12]
  /* TIM2CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM2SW) == RCC_CFGR3_TIM2SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80010c0:	4b0a      	ldr	r3, [pc, #40]	; (80010ec <RCC_GetClocksFreq+0x270>)
 80010c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80010c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010cc:	d118      	bne.n	8001100 <RCC_GetClocksFreq+0x284>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d113      	bne.n	8001100 <RCC_GetClocksFreq+0x284>
  && (apb1presc == ahbpresc)) 
 80010d8:	68fa      	ldr	r2, [r7, #12]
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d10f      	bne.n	8001100 <RCC_GetClocksFreq+0x284>
  {
    /* TIM2 Clock is pllclk */
    RCC_Clocks->TIM2CLK_Frequency = pllclk * 2 ;
 80010e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010e2:	005a      	lsls	r2, r3, #1
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	631a      	str	r2, [r3, #48]	; 0x30
 80010e8:	e00e      	b.n	8001108 <RCC_GetClocksFreq+0x28c>
 80010ea:	bf00      	nop
 80010ec:	40021000 	.word	0x40021000
 80010f0:	007a1200 	.word	0x007a1200
 80010f4:	003d0900 	.word	0x003d0900
 80010f8:	20000000 	.word	0x20000000
 80010fc:	20000010 	.word	0x20000010
  }
  else
  {
    /* TIM2 Clock is APB2 clock. */
    RCC_Clocks->TIM2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689a      	ldr	r2, [r3, #8]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  /* TIM3CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM3SW) == RCC_CFGR3_TIM3SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8001108:	4b94      	ldr	r3, [pc, #592]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 800110a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001110:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001114:	d10d      	bne.n	8001132 <RCC_GetClocksFreq+0x2b6>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800111c:	429a      	cmp	r2, r3
 800111e:	d108      	bne.n	8001132 <RCC_GetClocksFreq+0x2b6>
  && (apb1presc == ahbpresc)) 
 8001120:	68fa      	ldr	r2, [r7, #12]
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	429a      	cmp	r2, r3
 8001126:	d104      	bne.n	8001132 <RCC_GetClocksFreq+0x2b6>
  {
    /* TIM3 Clock is pllclk */
    RCC_Clocks->TIM3CLK_Frequency = pllclk * 2;
 8001128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800112a:	005a      	lsls	r2, r3, #1
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	635a      	str	r2, [r3, #52]	; 0x34
 8001130:	e003      	b.n	800113a <RCC_GetClocksFreq+0x2be>
  }
  else
  {
    /* TIM3 Clock is APB2 clock. */
    RCC_Clocks->TIM3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	689a      	ldr	r2, [r3, #8]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	635a      	str	r2, [r3, #52]	; 0x34
  }
#endif /* STM32F303xE */
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_HRTIM1SW) == RCC_CFGR3_HRTIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 800113a:	4b88      	ldr	r3, [pc, #544]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001146:	d10d      	bne.n	8001164 <RCC_GetClocksFreq+0x2e8>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800114e:	429a      	cmp	r2, r3
 8001150:	d108      	bne.n	8001164 <RCC_GetClocksFreq+0x2e8>
  && (apb2presc == ahbpresc)) 
 8001152:	697a      	ldr	r2, [r7, #20]
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	429a      	cmp	r2, r3
 8001158:	d104      	bne.n	8001164 <RCC_GetClocksFreq+0x2e8>
  {
    /* HRTIM1 Clock is 2 * pllclk */
    RCC_Clocks->HRTIM1CLK_Frequency = pllclk * 2;
 800115a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800115c:	005a      	lsls	r2, r3, #1
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	629a      	str	r2, [r3, #40]	; 0x28
 8001162:	e003      	b.n	800116c <RCC_GetClocksFreq+0x2f0>
  }
  else
  {
    /* HRTIM1 Clock is APB2 clock. */
    RCC_Clocks->HRTIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	68da      	ldr	r2, [r3, #12]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	629a      	str	r2, [r3, #40]	; 0x28
  }
  
    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 800116c:	4b7b      	ldr	r3, [pc, #492]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 800116e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001170:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001178:	d10d      	bne.n	8001196 <RCC_GetClocksFreq+0x31a>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001180:	429a      	cmp	r2, r3
 8001182:	d108      	bne.n	8001196 <RCC_GetClocksFreq+0x31a>
  && (apb2presc == ahbpresc))
 8001184:	697a      	ldr	r2, [r7, #20]
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	429a      	cmp	r2, r3
 800118a:	d104      	bne.n	8001196 <RCC_GetClocksFreq+0x31a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 800118c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800118e:	005a      	lsls	r2, r3, #1
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	62da      	str	r2, [r3, #44]	; 0x2c
 8001194:	e003      	b.n	800119e <RCC_GetClocksFreq+0x322>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	68da      	ldr	r2, [r3, #12]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* TIM15CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM15SW) == RCC_CFGR3_TIM15SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 800119e:	4b6f      	ldr	r3, [pc, #444]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011aa:	d10d      	bne.n	80011c8 <RCC_GetClocksFreq+0x34c>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d108      	bne.n	80011c8 <RCC_GetClocksFreq+0x34c>
  && (apb2presc == ahbpresc))
 80011b6:	697a      	ldr	r2, [r7, #20]
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d104      	bne.n	80011c8 <RCC_GetClocksFreq+0x34c>
  {
    /* TIM15 Clock is 2 * pllclk */
    RCC_Clocks->TIM15CLK_Frequency = pllclk * 2;
 80011be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011c0:	005a      	lsls	r2, r3, #1
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	64da      	str	r2, [r3, #76]	; 0x4c
 80011c6:	e003      	b.n	80011d0 <RCC_GetClocksFreq+0x354>
  }
  else
  {
    /* TIM15 Clock is APB2 clock. */
    RCC_Clocks->TIM15CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	68da      	ldr	r2, [r3, #12]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	64da      	str	r2, [r3, #76]	; 0x4c
  }
    
    /* TIM16CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM16SW) == RCC_CFGR3_TIM16SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80011d0:	4b62      	ldr	r3, [pc, #392]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 80011d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80011d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80011dc:	d10d      	bne.n	80011fa <RCC_GetClocksFreq+0x37e>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d108      	bne.n	80011fa <RCC_GetClocksFreq+0x37e>
  && (apb2presc == ahbpresc))
 80011e8:	697a      	ldr	r2, [r7, #20]
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d104      	bne.n	80011fa <RCC_GetClocksFreq+0x37e>
  {
    /* TIM16 Clock is 2 * pllclk */
    RCC_Clocks->TIM16CLK_Frequency = pllclk * 2;
 80011f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011f2:	005a      	lsls	r2, r3, #1
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	651a      	str	r2, [r3, #80]	; 0x50
 80011f8:	e003      	b.n	8001202 <RCC_GetClocksFreq+0x386>
  }
  else
  {
    /* TIM16 Clock is APB2 clock. */
    RCC_Clocks->TIM16CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	68da      	ldr	r2, [r3, #12]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	651a      	str	r2, [r3, #80]	; 0x50
  }

    /* TIM17CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM17SW) == RCC_CFGR3_TIM17SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8001202:	4b56      	ldr	r3, [pc, #344]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800120a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800120e:	d10d      	bne.n	800122c <RCC_GetClocksFreq+0x3b0>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001216:	429a      	cmp	r2, r3
 8001218:	d108      	bne.n	800122c <RCC_GetClocksFreq+0x3b0>
  && (apb2presc == ahbpresc))
 800121a:	697a      	ldr	r2, [r7, #20]
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	429a      	cmp	r2, r3
 8001220:	d104      	bne.n	800122c <RCC_GetClocksFreq+0x3b0>
  {
    /* TIM17 Clock is 2 * pllclk */
    RCC_Clocks->TIM17CLK_Frequency = pllclk * 2;
 8001222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001224:	005a      	lsls	r2, r3, #1
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	655a      	str	r2, [r3, #84]	; 0x54
 800122a:	e003      	b.n	8001234 <RCC_GetClocksFreq+0x3b8>
  }
  else
  {
    /* TIM17 Clock is APB2 clock. */
    RCC_Clocks->TIM16CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	68da      	ldr	r2, [r3, #12]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	651a      	str	r2, [r3, #80]	; 0x50
  }
  
  /* TIM20CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM20SW) == RCC_CFGR3_TIM20SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8001234:	4b49      	ldr	r3, [pc, #292]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 8001236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001238:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800123c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001240:	d10d      	bne.n	800125e <RCC_GetClocksFreq+0x3e2>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001248:	429a      	cmp	r2, r3
 800124a:	d108      	bne.n	800125e <RCC_GetClocksFreq+0x3e2>
  && (apb2presc == ahbpresc))
 800124c:	697a      	ldr	r2, [r7, #20]
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	429a      	cmp	r2, r3
 8001252:	d104      	bne.n	800125e <RCC_GetClocksFreq+0x3e2>
  {
    /* TIM20 Clock is 2 * pllclk */
    RCC_Clocks->TIM20CLK_Frequency = pllclk * 2;
 8001254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001256:	005a      	lsls	r2, r3, #1
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	659a      	str	r2, [r3, #88]	; 0x58
 800125c:	e003      	b.n	8001266 <RCC_GetClocksFreq+0x3ea>
  }
  else
  {
    /* TIM20 Clock is APB2 clock. */
    RCC_Clocks->TIM20CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	68da      	ldr	r2, [r3, #12]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	659a      	str	r2, [r3, #88]	; 0x58
  }
    
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8001266:	4b3d      	ldr	r3, [pc, #244]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	f003 0303 	and.w	r3, r3, #3
 800126e:	2b00      	cmp	r3, #0
 8001270:	d104      	bne.n	800127c <RCC_GetClocksFreq+0x400>
    /* USART1 Clock is PCLK1 instead of PCLK2 (limitation described in the 
       STM32F302/01/34 x4/x6/x8 respective erratasheets) */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
#else
    /* USART Clock is PCLK2 */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	68da      	ldr	r2, [r3, #12]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	639a      	str	r2, [r3, #56]	; 0x38
 800127a:	e01e      	b.n	80012ba <RCC_GetClocksFreq+0x43e>
#endif  
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 800127c:	4b37      	ldr	r3, [pc, #220]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 800127e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001280:	f003 0303 	and.w	r3, r3, #3
 8001284:	2b01      	cmp	r3, #1
 8001286:	d104      	bne.n	8001292 <RCC_GetClocksFreq+0x416>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	639a      	str	r2, [r3, #56]	; 0x38
 8001290:	e013      	b.n	80012ba <RCC_GetClocksFreq+0x43e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8001292:	4b32      	ldr	r3, [pc, #200]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	f003 0303 	and.w	r3, r3, #3
 800129a:	2b02      	cmp	r3, #2
 800129c:	d104      	bne.n	80012a8 <RCC_GetClocksFreq+0x42c>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80012a4:	639a      	str	r2, [r3, #56]	; 0x38
 80012a6:	e008      	b.n	80012ba <RCC_GetClocksFreq+0x43e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 80012a8:	4b2c      	ldr	r3, [pc, #176]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 80012aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ac:	f003 0303 	and.w	r3, r3, #3
 80012b0:	2b03      	cmp	r3, #3
 80012b2:	d102      	bne.n	80012ba <RCC_GetClocksFreq+0x43e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4a2a      	ldr	r2, [pc, #168]	; (8001360 <RCC_GetClocksFreq+0x4e4>)
 80012b8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 80012ba:	4b28      	ldr	r3, [pc, #160]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d104      	bne.n	80012d0 <RCC_GetClocksFreq+0x454>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	689a      	ldr	r2, [r3, #8]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	63da      	str	r2, [r3, #60]	; 0x3c
 80012ce:	e021      	b.n	8001314 <RCC_GetClocksFreq+0x498>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 80012d0:	4b22      	ldr	r3, [pc, #136]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 80012d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012dc:	d104      	bne.n	80012e8 <RCC_GetClocksFreq+0x46c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	63da      	str	r2, [r3, #60]	; 0x3c
 80012e6:	e015      	b.n	8001314 <RCC_GetClocksFreq+0x498>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80012e8:	4b1c      	ldr	r3, [pc, #112]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 80012ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80012f4:	d104      	bne.n	8001300 <RCC_GetClocksFreq+0x484>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80012fc:	63da      	str	r2, [r3, #60]	; 0x3c
 80012fe:	e009      	b.n	8001314 <RCC_GetClocksFreq+0x498>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 8001300:	4b16      	ldr	r3, [pc, #88]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 8001302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001304:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001308:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800130c:	d102      	bne.n	8001314 <RCC_GetClocksFreq+0x498>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a13      	ldr	r2, [pc, #76]	; (8001360 <RCC_GetClocksFreq+0x4e4>)
 8001312:	63da      	str	r2, [r3, #60]	; 0x3c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 8001314:	4b11      	ldr	r3, [pc, #68]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 8001316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001318:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800131c:	2b00      	cmp	r3, #0
 800131e:	d104      	bne.n	800132a <RCC_GetClocksFreq+0x4ae>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	689a      	ldr	r2, [r3, #8]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	641a      	str	r2, [r3, #64]	; 0x40
 8001328:	e026      	b.n	8001378 <RCC_GetClocksFreq+0x4fc>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 800132a:	4b0c      	ldr	r3, [pc, #48]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001332:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001336:	d104      	bne.n	8001342 <RCC_GetClocksFreq+0x4c6>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	641a      	str	r2, [r3, #64]	; 0x40
 8001340:	e01a      	b.n	8001378 <RCC_GetClocksFreq+0x4fc>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 8001342:	4b06      	ldr	r3, [pc, #24]	; (800135c <RCC_GetClocksFreq+0x4e0>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800134a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800134e:	d109      	bne.n	8001364 <RCC_GetClocksFreq+0x4e8>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001356:	641a      	str	r2, [r3, #64]	; 0x40
 8001358:	e00e      	b.n	8001378 <RCC_GetClocksFreq+0x4fc>
 800135a:	bf00      	nop
 800135c:	40021000 	.word	0x40021000
 8001360:	007a1200 	.word	0x007a1200
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8001364:	4b34      	ldr	r3, [pc, #208]	; (8001438 <RCC_GetClocksFreq+0x5bc>)
 8001366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001368:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800136c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001370:	d102      	bne.n	8001378 <RCC_GetClocksFreq+0x4fc>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a31      	ldr	r2, [pc, #196]	; (800143c <RCC_GetClocksFreq+0x5c0>)
 8001376:	641a      	str	r2, [r3, #64]	; 0x40
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 8001378:	4b2f      	ldr	r3, [pc, #188]	; (8001438 <RCC_GetClocksFreq+0x5bc>)
 800137a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d104      	bne.n	800138e <RCC_GetClocksFreq+0x512>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	689a      	ldr	r2, [r3, #8]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	645a      	str	r2, [r3, #68]	; 0x44
 800138c:	e021      	b.n	80013d2 <RCC_GetClocksFreq+0x556>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 800138e:	4b2a      	ldr	r3, [pc, #168]	; (8001438 <RCC_GetClocksFreq+0x5bc>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001396:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800139a:	d104      	bne.n	80013a6 <RCC_GetClocksFreq+0x52a>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	645a      	str	r2, [r3, #68]	; 0x44
 80013a4:	e015      	b.n	80013d2 <RCC_GetClocksFreq+0x556>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 80013a6:	4b24      	ldr	r3, [pc, #144]	; (8001438 <RCC_GetClocksFreq+0x5bc>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80013ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80013b2:	d104      	bne.n	80013be <RCC_GetClocksFreq+0x542>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013ba:	645a      	str	r2, [r3, #68]	; 0x44
 80013bc:	e009      	b.n	80013d2 <RCC_GetClocksFreq+0x556>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 80013be:	4b1e      	ldr	r3, [pc, #120]	; (8001438 <RCC_GetClocksFreq+0x5bc>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80013c6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80013ca:	d102      	bne.n	80013d2 <RCC_GetClocksFreq+0x556>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4a1b      	ldr	r2, [pc, #108]	; (800143c <RCC_GetClocksFreq+0x5c0>)
 80013d0:	645a      	str	r2, [r3, #68]	; 0x44
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 80013d2:	4b19      	ldr	r3, [pc, #100]	; (8001438 <RCC_GetClocksFreq+0x5bc>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d104      	bne.n	80013e8 <RCC_GetClocksFreq+0x56c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	689a      	ldr	r2, [r3, #8]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	649a      	str	r2, [r3, #72]	; 0x48
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 80013e6:	e021      	b.n	800142c <RCC_GetClocksFreq+0x5b0>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 80013e8:	4b13      	ldr	r3, [pc, #76]	; (8001438 <RCC_GetClocksFreq+0x5bc>)
 80013ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ec:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80013f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80013f4:	d104      	bne.n	8001400 <RCC_GetClocksFreq+0x584>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	649a      	str	r2, [r3, #72]	; 0x48
}
 80013fe:	e015      	b.n	800142c <RCC_GetClocksFreq+0x5b0>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 8001400:	4b0d      	ldr	r3, [pc, #52]	; (8001438 <RCC_GetClocksFreq+0x5bc>)
 8001402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001404:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001408:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800140c:	d104      	bne.n	8001418 <RCC_GetClocksFreq+0x59c>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001414:	649a      	str	r2, [r3, #72]	; 0x48
}
 8001416:	e009      	b.n	800142c <RCC_GetClocksFreq+0x5b0>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 8001418:	4b07      	ldr	r3, [pc, #28]	; (8001438 <RCC_GetClocksFreq+0x5bc>)
 800141a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001420:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001424:	d102      	bne.n	800142c <RCC_GetClocksFreq+0x5b0>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a04      	ldr	r2, [pc, #16]	; (800143c <RCC_GetClocksFreq+0x5c0>)
 800142a:	649a      	str	r2, [r3, #72]	; 0x48
}
 800142c:	bf00      	nop
 800142e:	3734      	adds	r7, #52	; 0x34
 8001430:	46bd      	mov	sp, r7
 8001432:	bc80      	pop	{r7}
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	40021000 	.word	0x40021000
 800143c:	007a1200 	.word	0x007a1200

08001440 <RCC_ADCCLKConfig>:
  *     @arg RCC_ADC34PLLCLK_Div128: ADC34 clock = PLLCLK/128                                  
  *     @arg RCC_ADC34PLLCLK_Div256: ADC34 clock = PLLCLK/256
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PLLCLK)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8001448:	2300      	movs	r3, #0
 800144a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PLLCLK));

  tmp = (RCC_PLLCLK >> 28);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	0f1b      	lsrs	r3, r3, #28
 8001450:	60fb      	str	r3, [r7, #12]
  
  /* Clears ADCPRE34 bits */
  if (tmp != 0)
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d006      	beq.n	8001466 <RCC_ADCCLKConfig+0x26>
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE34;
 8001458:	4a0b      	ldr	r2, [pc, #44]	; (8001488 <RCC_ADCCLKConfig+0x48>)
 800145a:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <RCC_ADCCLKConfig+0x48>)
 800145c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800145e:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8001462:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001464:	e005      	b.n	8001472 <RCC_ADCCLKConfig+0x32>
  }
   /* Clears ADCPRE12 bits */
  else
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE12;
 8001466:	4a08      	ldr	r2, [pc, #32]	; (8001488 <RCC_ADCCLKConfig+0x48>)
 8001468:	4b07      	ldr	r3, [pc, #28]	; (8001488 <RCC_ADCCLKConfig+0x48>)
 800146a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800146c:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001470:	62d3      	str	r3, [r2, #44]	; 0x2c
  }
  /* Set ADCPRE bits according to RCC_PLLCLK value */
  RCC->CFGR2 |= RCC_PLLCLK;
 8001472:	4905      	ldr	r1, [pc, #20]	; (8001488 <RCC_ADCCLKConfig+0x48>)
 8001474:	4b04      	ldr	r3, [pc, #16]	; (8001488 <RCC_ADCCLKConfig+0x48>)
 8001476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	4313      	orrs	r3, r2
 800147c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800147e:	bf00      	nop
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr
 8001488:	40021000 	.word	0x40021000

0800148c <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001498:	78fb      	ldrb	r3, [r7, #3]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d006      	beq.n	80014ac <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800149e:	4909      	ldr	r1, [pc, #36]	; (80014c4 <RCC_AHBPeriphClockCmd+0x38>)
 80014a0:	4b08      	ldr	r3, [pc, #32]	; (80014c4 <RCC_AHBPeriphClockCmd+0x38>)
 80014a2:	695a      	ldr	r2, [r3, #20]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 80014aa:	e006      	b.n	80014ba <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80014ac:	4905      	ldr	r1, [pc, #20]	; (80014c4 <RCC_AHBPeriphClockCmd+0x38>)
 80014ae:	4b05      	ldr	r3, [pc, #20]	; (80014c4 <RCC_AHBPeriphClockCmd+0x38>)
 80014b0:	695a      	ldr	r2, [r3, #20]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	43db      	mvns	r3, r3
 80014b6:	4013      	ands	r3, r2
 80014b8:	614b      	str	r3, [r1, #20]
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr
 80014c4:	40021000 	.word	0x40021000

080014c8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80014d4:	78fb      	ldrb	r3, [r7, #3]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d006      	beq.n	80014e8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80014da:	4909      	ldr	r1, [pc, #36]	; (8001500 <RCC_APB2PeriphClockCmd+0x38>)
 80014dc:	4b08      	ldr	r3, [pc, #32]	; (8001500 <RCC_APB2PeriphClockCmd+0x38>)
 80014de:	699a      	ldr	r2, [r3, #24]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80014e6:	e006      	b.n	80014f6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80014e8:	4905      	ldr	r1, [pc, #20]	; (8001500 <RCC_APB2PeriphClockCmd+0x38>)
 80014ea:	4b05      	ldr	r3, [pc, #20]	; (8001500 <RCC_APB2PeriphClockCmd+0x38>)
 80014ec:	699a      	ldr	r2, [r3, #24]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	43db      	mvns	r3, r3
 80014f2:	4013      	ands	r3, r2
 80014f4:	618b      	str	r3, [r1, #24]
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr
 8001500:	40021000 	.word	0x40021000

08001504 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	460b      	mov	r3, r1
 800150e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001510:	78fb      	ldrb	r3, [r7, #3]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d006      	beq.n	8001524 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001516:	4909      	ldr	r1, [pc, #36]	; (800153c <RCC_APB1PeriphClockCmd+0x38>)
 8001518:	4b08      	ldr	r3, [pc, #32]	; (800153c <RCC_APB1PeriphClockCmd+0x38>)
 800151a:	69da      	ldr	r2, [r3, #28]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4313      	orrs	r3, r2
 8001520:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001522:	e006      	b.n	8001532 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001524:	4905      	ldr	r1, [pc, #20]	; (800153c <RCC_APB1PeriphClockCmd+0x38>)
 8001526:	4b05      	ldr	r3, [pc, #20]	; (800153c <RCC_APB1PeriphClockCmd+0x38>)
 8001528:	69da      	ldr	r2, [r3, #28]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	43db      	mvns	r3, r3
 800152e:	4013      	ands	r3, r2
 8001530:	61cb      	str	r3, [r1, #28]
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr
 800153c:	40021000 	.word	0x40021000

08001540 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8001540:	b480      	push	{r7}
 8001542:	b087      	sub	sp, #28
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8001552:	2300      	movs	r3, #0
 8001554:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	095b      	lsrs	r3, r3, #5
 800155a:	b2db      	uxtb	r3, r3
 800155c:	60fb      	str	r3, [r7, #12]

   if (tmp == 0)               /* The flag to check is in CR register */
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d103      	bne.n	800156c <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8001564:	4b15      	ldr	r3, [pc, #84]	; (80015bc <RCC_GetFlagStatus+0x7c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	617b      	str	r3, [r7, #20]
 800156a:	e010      	b.n	800158e <RCC_GetFlagStatus+0x4e>
  }
  else if (tmp == 1)          /* The flag to check is in BDCR register */
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	2b01      	cmp	r3, #1
 8001570:	d103      	bne.n	800157a <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8001572:	4b12      	ldr	r3, [pc, #72]	; (80015bc <RCC_GetFlagStatus+0x7c>)
 8001574:	6a1b      	ldr	r3, [r3, #32]
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	e009      	b.n	800158e <RCC_GetFlagStatus+0x4e>
  }
  else if (tmp == 4)          /* The flag to check is in CFGR register */
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	2b04      	cmp	r3, #4
 800157e:	d103      	bne.n	8001588 <RCC_GetFlagStatus+0x48>
  {
    statusreg = RCC->CFGR;
 8001580:	4b0e      	ldr	r3, [pc, #56]	; (80015bc <RCC_GetFlagStatus+0x7c>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	617b      	str	r3, [r7, #20]
 8001586:	e002      	b.n	800158e <RCC_GetFlagStatus+0x4e>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001588:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <RCC_GetFlagStatus+0x7c>)
 800158a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158c:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	f003 031f 	and.w	r3, r3, #31
 8001594:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001596:	697a      	ldr	r2, [r7, #20]
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	fa22 f303 	lsr.w	r3, r2, r3
 800159e:	f003 0301 	and.w	r3, r3, #1
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d002      	beq.n	80015ac <RCC_GetFlagStatus+0x6c>
  {
    bitstatus = SET;
 80015a6:	2301      	movs	r3, #1
 80015a8:	74fb      	strb	r3, [r7, #19]
 80015aa:	e001      	b.n	80015b0 <RCC_GetFlagStatus+0x70>
  }
  else
  {
    bitstatus = RESET;
 80015ac:	2300      	movs	r3, #0
 80015ae:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 80015b0:	7cfb      	ldrb	r3, [r7, #19]
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	371c      	adds	r7, #28
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	40021000 	.word	0x40021000

080015c0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || 
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	4a30      	ldr	r2, [pc, #192]	; (8001698 <TIM_TimeBaseInit+0xd8>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d013      	beq.n	8001604 <TIM_TimeBaseInit+0x44>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4a2f      	ldr	r2, [pc, #188]	; (800169c <TIM_TimeBaseInit+0xdc>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d00f      	beq.n	8001604 <TIM_TimeBaseInit+0x44>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015ea:	d00b      	beq.n	8001604 <TIM_TimeBaseInit+0x44>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	4a2c      	ldr	r2, [pc, #176]	; (80016a0 <TIM_TimeBaseInit+0xe0>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d007      	beq.n	8001604 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM3) || (TIMx == TIM4) || (TIMx == TIM20)) 
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	4a2b      	ldr	r2, [pc, #172]	; (80016a4 <TIM_TimeBaseInit+0xe4>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d003      	beq.n	8001604 <TIM_TimeBaseInit+0x44>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	4a2a      	ldr	r2, [pc, #168]	; (80016a8 <TIM_TimeBaseInit+0xe8>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d108      	bne.n	8001616 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001604:	89fb      	ldrh	r3, [r7, #14]
 8001606:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800160a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	885a      	ldrh	r2, [r3, #2]
 8001610:	89fb      	ldrh	r3, [r7, #14]
 8001612:	4313      	orrs	r3, r2
 8001614:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a24      	ldr	r2, [pc, #144]	; (80016ac <TIM_TimeBaseInit+0xec>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d00c      	beq.n	8001638 <TIM_TimeBaseInit+0x78>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4a23      	ldr	r2, [pc, #140]	; (80016b0 <TIM_TimeBaseInit+0xf0>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d008      	beq.n	8001638 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001626:	89fb      	ldrh	r3, [r7, #14]
 8001628:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800162c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	891a      	ldrh	r2, [r3, #8]
 8001632:	89fb      	ldrh	r3, [r7, #14]
 8001634:	4313      	orrs	r3, r2
 8001636:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	89fa      	ldrh	r2, [r7, #14]
 800163c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	685a      	ldr	r2, [r3, #4]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	881a      	ldrh	r2, [r3, #0]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15) || 
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a11      	ldr	r2, [pc, #68]	; (8001698 <TIM_TimeBaseInit+0xd8>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d013      	beq.n	800167e <TIM_TimeBaseInit+0xbe>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a10      	ldr	r2, [pc, #64]	; (800169c <TIM_TimeBaseInit+0xdc>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d00f      	beq.n	800167e <TIM_TimeBaseInit+0xbe>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a14      	ldr	r2, [pc, #80]	; (80016b4 <TIM_TimeBaseInit+0xf4>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d00b      	beq.n	800167e <TIM_TimeBaseInit+0xbe>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a13      	ldr	r2, [pc, #76]	; (80016b8 <TIM_TimeBaseInit+0xf8>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d007      	beq.n	800167e <TIM_TimeBaseInit+0xbe>
      (TIMx == TIM16) || (TIMx == TIM17)|| (TIMx == TIM20))  
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a12      	ldr	r2, [pc, #72]	; (80016bc <TIM_TimeBaseInit+0xfc>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d003      	beq.n	800167e <TIM_TimeBaseInit+0xbe>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a0b      	ldr	r2, [pc, #44]	; (80016a8 <TIM_TimeBaseInit+0xe8>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d103      	bne.n	8001686 <TIM_TimeBaseInit+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	895a      	ldrh	r2, [r3, #10]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2201      	movs	r2, #1
 800168a:	615a      	str	r2, [r3, #20]
}
 800168c:	bf00      	nop
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	bc80      	pop	{r7}
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40012c00 	.word	0x40012c00
 800169c:	40013400 	.word	0x40013400
 80016a0:	40000400 	.word	0x40000400
 80016a4:	40000800 	.word	0x40000800
 80016a8:	40015000 	.word	0x40015000
 80016ac:	40001000 	.word	0x40001000
 80016b0:	40001400 	.word	0x40001400
 80016b4:	40014000 	.word	0x40014000
 80016b8:	40014400 	.word	0x40014400
 80016bc:	40014800 	.word	0x40014800

080016c0 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16, 17 or 20 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	625a      	str	r2, [r3, #36]	; 0x24
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bc80      	pop	{r7}
 80016d8:	4770      	bx	lr

080016da <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	460b      	mov	r3, r1
 80016e4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016e6:	78fb      	ldrb	r3, [r7, #3]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d008      	beq.n	80016fe <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	881b      	ldrh	r3, [r3, #0]
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80016fc:	e007      	b.n	800170e <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	881b      	ldrh	r3, [r3, #0]
 8001702:	b29b      	uxth	r3, r3
 8001704:	f023 0301 	bic.w	r3, r3, #1
 8001708:	b29a      	uxth	r2, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	801a      	strh	r2, [r3, #0]
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr

08001718 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001718:	b480      	push	{r7}
 800171a:	b087      	sub	sp, #28
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]
 800172a:	2300      	movs	r3, #0
 800172c:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a1b      	ldr	r3, [r3, #32]
 8001732:	f023 0201 	bic.w	r2, r3, #1
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a1b      	ldr	r3, [r3, #32]
 800173e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	699b      	ldr	r3, [r3, #24]
 800174a:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR1_OC1M;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001756:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR1_CC1S;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f023 0303 	bic.w	r3, r3, #3
 800175e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	68fa      	ldr	r2, [r7, #12]
 8001766:	4313      	orrs	r3, r2
 8001768:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC1P;
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	f023 0302 	bic.w	r3, r3, #2
 8001770:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	899b      	ldrh	r3, [r3, #12]
 8001776:	461a      	mov	r2, r3
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	4313      	orrs	r3, r2
 800177c:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	889b      	ldrh	r3, [r3, #4]
 8001782:	461a      	mov	r2, r3
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	4313      	orrs	r3, r2
 8001788:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4a26      	ldr	r2, [pc, #152]	; (8001828 <TIM_OC1Init+0x110>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d00f      	beq.n	80017b2 <TIM_OC1Init+0x9a>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4a25      	ldr	r2, [pc, #148]	; (800182c <TIM_OC1Init+0x114>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d00b      	beq.n	80017b2 <TIM_OC1Init+0x9a>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a24      	ldr	r2, [pc, #144]	; (8001830 <TIM_OC1Init+0x118>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d007      	beq.n	80017b2 <TIM_OC1Init+0x9a>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a23      	ldr	r2, [pc, #140]	; (8001834 <TIM_OC1Init+0x11c>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d003      	beq.n	80017b2 <TIM_OC1Init+0x9a>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a22      	ldr	r2, [pc, #136]	; (8001838 <TIM_OC1Init+0x120>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d127      	bne.n	8001802 <TIM_OC1Init+0xea>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	f023 0308 	bic.w	r3, r3, #8
 80017b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	89db      	ldrh	r3, [r3, #14]
 80017be:	461a      	mov	r2, r3
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NE;
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	f023 0304 	bic.w	r3, r3, #4
 80017cc:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	88db      	ldrh	r3, [r3, #6]
 80017d2:	461a      	mov	r2, r3
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1;
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1N;
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80017e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	8a1b      	ldrh	r3, [r3, #16]
 80017ee:	461a      	mov	r2, r3
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	8a5b      	ldrh	r3, [r3, #18]
 80017fa:	461a      	mov	r2, r3
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	4313      	orrs	r3, r2
 8001800:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	68fa      	ldr	r2, [r7, #12]
 800180c:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	689a      	ldr	r2, [r3, #8]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	697a      	ldr	r2, [r7, #20]
 800181a:	621a      	str	r2, [r3, #32]
}
 800181c:	bf00      	nop
 800181e:	371c      	adds	r7, #28
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	40012c00 	.word	0x40012c00
 800182c:	40013400 	.word	0x40013400
 8001830:	40014000 	.word	0x40014000
 8001834:	40014400 	.word	0x40014400
 8001838:	40014800 	.word	0x40014800

0800183c <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800183c:	b480      	push	{r7}
 800183e:	b087      	sub	sp, #28
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	2300      	movs	r3, #0
 800184c:	617b      	str	r3, [r7, #20]
 800184e:	2300      	movs	r3, #0
 8001850:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC3E;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6a1b      	ldr	r3, [r3, #32]
 8001856:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a1b      	ldr	r3, [r3, #32]
 8001862:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	69db      	ldr	r3, [r3, #28]
 800186e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR2_OC3M;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001876:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR2_CC3S;  
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f023 0303 	bic.w	r3, r3, #3
 800187e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	68fa      	ldr	r2, [r7, #12]
 8001886:	4313      	orrs	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC3P;
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001890:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 8);
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	899b      	ldrh	r3, [r3, #12]
 8001896:	021b      	lsls	r3, r3, #8
 8001898:	697a      	ldr	r2, [r7, #20]
 800189a:	4313      	orrs	r3, r2
 800189c:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 8);
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	889b      	ldrh	r3, [r3, #4]
 80018a2:	021b      	lsls	r3, r3, #8
 80018a4:	697a      	ldr	r2, [r7, #20]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a20      	ldr	r2, [pc, #128]	; (8001930 <TIM_OC3Init+0xf4>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d003      	beq.n	80018ba <TIM_OC3Init+0x7e>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a1f      	ldr	r2, [pc, #124]	; (8001934 <TIM_OC3Init+0xf8>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d127      	bne.n	800190a <TIM_OC3Init+0xce>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC3NP;
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80018c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	89db      	ldrh	r3, [r3, #14]
 80018c6:	021b      	lsls	r3, r3, #8
 80018c8:	697a      	ldr	r2, [r7, #20]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC3NE;
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80018d4:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputNState << 8);
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	88db      	ldrh	r3, [r3, #6]
 80018da:	021b      	lsls	r3, r3, #8
 80018dc:	697a      	ldr	r2, [r7, #20]
 80018de:	4313      	orrs	r3, r2
 80018e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS3;
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80018e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS3N;
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80018f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCIdleState << 4);
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	8a1b      	ldrh	r3, [r3, #16]
 80018f6:	011b      	lsls	r3, r3, #4
 80018f8:	693a      	ldr	r2, [r7, #16]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	8a5b      	ldrh	r3, [r3, #18]
 8001902:	011b      	lsls	r3, r3, #4
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	4313      	orrs	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	693a      	ldr	r2, [r7, #16]
 800190e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	68fa      	ldr	r2, [r7, #12]
 8001914:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	621a      	str	r2, [r3, #32]
}
 8001924:	bf00      	nop
 8001926:	371c      	adds	r7, #28
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	40012c00 	.word	0x40012c00
 8001934:	40013400 	.word	0x40013400

08001938 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	460b      	mov	r3, r1
 8001942:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 8001944:	2300      	movs	r3, #0
 8001946:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC1PE);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f023 0308 	bic.w	r3, r3, #8
 8001954:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001956:	887b      	ldrh	r3, [r7, #2]
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	4313      	orrs	r3, r2
 800195c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68fa      	ldr	r2, [r7, #12]
 8001962:	619a      	str	r2, [r3, #24]
}
 8001964:	bf00      	nop
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	bc80      	pop	{r7}
 800196c:	4770      	bx	lr

0800196e <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800196e:	b480      	push	{r7}
 8001970:	b085      	sub	sp, #20
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
 8001976:	460b      	mov	r3, r1
 8001978:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr2 = 0;
 800197a:	2300      	movs	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	60fb      	str	r3, [r7, #12]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint32_t)(~TIM_CCMR2_OC3PE);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f023 0308 	bic.w	r3, r3, #8
 800198a:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 800198c:	887b      	ldrh	r3, [r7, #2]
 800198e:	68fa      	ldr	r2, [r7, #12]
 8001990:	4313      	orrs	r3, r2
 8001992:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	61da      	str	r2, [r3, #28]
}
 800199a:	bf00      	nop
 800199c:	3714      	adds	r7, #20
 800199e:	46bd      	mov	sp, r7
 80019a0:	bc80      	pop	{r7}
 80019a2:	4770      	bx	lr

080019a4 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	881b      	ldrh	r3, [r3, #0]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10f      	bne.n	80019d6 <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	8859      	ldrh	r1, [r3, #2]
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	889a      	ldrh	r2, [r3, #4]
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	891b      	ldrh	r3, [r3, #8]
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f000 f9d6 	bl	8001d74 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	88db      	ldrh	r3, [r3, #6]
 80019cc:	4619      	mov	r1, r3
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f000 f854 	bl	8001a7c <TIM_SetIC1Prescaler>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80019d4:	e036      	b.n	8001a44 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	881b      	ldrh	r3, [r3, #0]
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d10f      	bne.n	80019fe <TIM_ICInit+0x5a>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	8859      	ldrh	r1, [r3, #2]
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	889a      	ldrh	r2, [r3, #4]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	891b      	ldrh	r3, [r3, #8]
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f000 fa01 	bl	8001df2 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	88db      	ldrh	r3, [r3, #6]
 80019f4:	4619      	mov	r1, r3
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f000 f857 	bl	8001aaa <TIM_SetIC2Prescaler>
}
 80019fc:	e022      	b.n	8001a44 <TIM_ICInit+0xa0>
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	881b      	ldrh	r3, [r3, #0]
 8001a02:	2b08      	cmp	r3, #8
 8001a04:	d10f      	bne.n	8001a26 <TIM_ICInit+0x82>
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	8859      	ldrh	r1, [r3, #2]
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	889a      	ldrh	r2, [r3, #4]
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	891b      	ldrh	r3, [r3, #8]
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f000 fa38 	bl	8001e88 <TI3_Config>
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	88db      	ldrh	r3, [r3, #6]
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f000 f85b 	bl	8001ada <TIM_SetIC3Prescaler>
}
 8001a24:	e00e      	b.n	8001a44 <TIM_ICInit+0xa0>
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	8859      	ldrh	r1, [r3, #2]
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	889a      	ldrh	r2, [r3, #4]
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	891b      	ldrh	r3, [r3, #8]
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f000 fa6e 	bl	8001f14 <TI4_Config>
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	88db      	ldrh	r3, [r3, #6]
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 f863 	bl	8001b0a <TIM_SetIC4Prescaler>
}
 8001a44:	bf00      	nop
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2201      	movs	r2, #1
 8001a64:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	811a      	strh	r2, [r3, #8]
}
 8001a72:	bf00      	nop
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr

08001a7c <TIM_SetIC1Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	460b      	mov	r3, r1
 8001a86:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint32_t)~TIM_CCMR1_IC1PSC;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	f023 020c 	bic.w	r2, r3, #12
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	619a      	str	r2, [r3, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	699a      	ldr	r2, [r3, #24]
 8001a98:	887b      	ldrh	r3, [r7, #2]
 8001a9a:	431a      	orrs	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	619a      	str	r2, [r3, #24]
}
 8001aa0:	bf00      	nop
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr

08001aaa <TIM_SetIC2Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b083      	sub	sp, #12
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint32_t)~TIM_CCMR1_IC2PSC;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	619a      	str	r2, [r3, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint32_t)((uint32_t)TIM_ICPSC << 8);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	699a      	ldr	r2, [r3, #24]
 8001ac6:	887b      	ldrh	r3, [r7, #2]
 8001ac8:	021b      	lsls	r3, r3, #8
 8001aca:	431a      	orrs	r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	619a      	str	r2, [r3, #24]
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bc80      	pop	{r7}
 8001ad8:	4770      	bx	lr

08001ada <TIM_SetIC3Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001ada:	b480      	push	{r7}
 8001adc:	b083      	sub	sp, #12
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	69da      	ldr	r2, [r3, #28]
 8001aea:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8001aee:	4013      	ands	r3, r2
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	61d3      	str	r3, [r2, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	69da      	ldr	r2, [r3, #28]
 8001af8:	887b      	ldrh	r3, [r7, #2]
 8001afa:	431a      	orrs	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	61da      	str	r2, [r3, #28]
}
 8001b00:	bf00      	nop
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr

08001b0a <TIM_SetIC4Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8001b0a:	b480      	push	{r7}
 8001b0c:	b083      	sub	sp, #12
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
 8001b12:	460b      	mov	r3, r1
 8001b14:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	69da      	ldr	r2, [r3, #28]
 8001b1a:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
 8001b1e:	4013      	ands	r3, r2
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	61d3      	str	r3, [r2, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	69db      	ldr	r3, [r3, #28]
 8001b28:	887a      	ldrh	r2, [r7, #2]
 8001b2a:	0212      	lsls	r2, r2, #8
 8001b2c:	b292      	uxth	r2, r2
 8001b2e:	431a      	orrs	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	61da      	str	r2, [r3, #28]
}
 8001b34:	bf00      	nop
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bc80      	pop	{r7}
 8001b3c:	4770      	bx	lr

08001b3e <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
 8001b46:	460b      	mov	r3, r1
 8001b48:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001b4a:	78fb      	ldrb	r3, [r7, #3]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d006      	beq.n	8001b5e <TIM_CtrlPWMOutputs+0x20>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b54:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	645a      	str	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }  
}
 8001b5c:	e005      	b.n	8001b6a <TIM_CtrlPWMOutputs+0x2c>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b62:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	645a      	str	r2, [r3, #68]	; 0x44
}
 8001b6a:	bf00      	nop
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bc80      	pop	{r7}
 8001b72:	4770      	bx	lr

08001b74 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	807b      	strh	r3, [r7, #2]
 8001b80:	4613      	mov	r3, r2
 8001b82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001b84:	787b      	ldrb	r3, [r7, #1]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d006      	beq.n	8001b98 <TIM_ITConfig+0x24>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	68da      	ldr	r2, [r3, #12]
 8001b8e:	887b      	ldrh	r3, [r7, #2]
 8001b90:	431a      	orrs	r2, r3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	60da      	str	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001b96:	e007      	b.n	8001ba8 <TIM_ITConfig+0x34>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	887a      	ldrh	r2, [r7, #2]
 8001b9e:	43d2      	mvns	r2, r2
 8001ba0:	b292      	uxth	r2, r2
 8001ba2:	401a      	ands	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	60da      	str	r2, [r3, #12]
}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr

08001bb2 <TIM_ClearFlag>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
  *    
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8001bb2:	b480      	push	{r7}
 8001bb4:	b083      	sub	sp, #12
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
 8001bba:	460b      	mov	r3, r1
 8001bbc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8001bbe:	887b      	ldrh	r3, [r7, #2]
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	611a      	str	r2, [r3, #16]
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr

08001bd4 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001be0:	2300      	movs	r3, #0
 8001be2:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001be4:	2300      	movs	r3, #0
 8001be6:	81bb      	strh	r3, [r7, #12]
 8001be8:	2300      	movs	r3, #0
 8001bea:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	691b      	ldr	r3, [r3, #16]
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	887b      	ldrh	r3, [r7, #2]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	b29a      	uxth	r2, r3
 8001bfe:	887b      	ldrh	r3, [r7, #2]
 8001c00:	4013      	ands	r3, r2
 8001c02:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001c04:	89bb      	ldrh	r3, [r7, #12]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d005      	beq.n	8001c16 <TIM_GetITStatus+0x42>
 8001c0a:	897b      	ldrh	r3, [r7, #10]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d002      	beq.n	8001c16 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001c10:	2301      	movs	r3, #1
 8001c12:	73fb      	strb	r3, [r7, #15]
 8001c14:	e001      	b.n	8001c1a <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001c16:	2300      	movs	r3, #0
 8001c18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr

08001c26 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001c26:	b480      	push	{r7}
 8001c28:	b083      	sub	sp, #12
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
 8001c2e:	460b      	mov	r3, r1
 8001c30:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001c32:	887b      	ldrh	r3, [r7, #2]
 8001c34:	43db      	mvns	r3, r3
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	461a      	mov	r2, r3
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	611a      	str	r2, [r3, #16]
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr

08001c48 <TIM_SelectInputTrigger>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 8001c54:	2300      	movs	r3, #0
 8001c56:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	81fb      	strh	r3, [r7, #14]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8001c5e:	89fb      	ldrh	r3, [r7, #14]
 8001c60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c64:	81fb      	strh	r3, [r7, #14]

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8001c66:	89fa      	ldrh	r2, [r7, #14]
 8001c68:	887b      	ldrh	r3, [r7, #2]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001c6e:	89fa      	ldrh	r2, [r7, #14]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	609a      	str	r2, [r3, #8]
}
 8001c74:	bf00      	nop
 8001c76:	3714      	adds	r7, #20
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bc80      	pop	{r7}
 8001c7c:	4770      	bx	lr

08001c7e <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b083      	sub	sp, #12
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
 8001c86:	460b      	mov	r3, r1
 8001c88:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST7_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685a      	ldr	r2, [r3, #4]
 8001c8e:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8001c92:	4013      	ands	r3, r2
 8001c94:	687a      	ldr	r2, [r7, #4]
 8001c96:	6053      	str	r3, [r2, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	887b      	ldrh	r3, [r7, #2]
 8001c9e:	431a      	orrs	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	605a      	str	r2, [r3, #4]
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bc80      	pop	{r7}
 8001cac:	4770      	bx	lr

08001cae <TIM_SelectSlaveMode>:
  *                                                      reinitializes the counter, generates an update 
  *                                                      of the registers and starts the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint32_t TIM_SlaveMode)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	b083      	sub	sp, #12
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
 8001cb6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint32_t)~TIM_SMCR_SMS;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cc0:	f023 0307 	bic.w	r3, r3, #7
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	6093      	str	r3, [r2, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= (uint32_t)TIM_SlaveMode;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689a      	ldr	r2, [r3, #8]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	431a      	orrs	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bc80      	pop	{r7}
 8001cdc:	4770      	bx	lr

08001cde <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	b087      	sub	sp, #28
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	60f8      	str	r0, [r7, #12]
 8001ce6:	4608      	mov	r0, r1
 8001ce8:	4611      	mov	r1, r2
 8001cea:	461a      	mov	r2, r3
 8001cec:	4603      	mov	r3, r0
 8001cee:	817b      	strh	r3, [r7, #10]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	813b      	strh	r3, [r7, #8]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 8001d00:	2300      	movs	r3, #0
 8001d02:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6a1b      	ldr	r3, [r3, #32]
 8001d14:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8001d16:	8afb      	ldrh	r3, [r7, #22]
 8001d18:	f023 0307 	bic.w	r3, r3, #7
 8001d1c:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8001d1e:	8afa      	ldrh	r2, [r7, #22]
 8001d20:	897b      	ldrh	r3, [r7, #10]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8001d26:	8abb      	ldrh	r3, [r7, #20]
 8001d28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d2c:	f023 0303 	bic.w	r3, r3, #3
 8001d30:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8001d32:	8abb      	ldrh	r3, [r7, #20]
 8001d34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d38:	f043 0301 	orr.w	r3, r3, #1
 8001d3c:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 8001d3e:	8a7b      	ldrh	r3, [r7, #18]
 8001d40:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001d44:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8001d46:	88fb      	ldrh	r3, [r7, #6]
 8001d48:	011b      	lsls	r3, r3, #4
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	893b      	ldrh	r3, [r7, #8]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	b29a      	uxth	r2, r3
 8001d52:	8a7b      	ldrh	r3, [r7, #18]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d58:	8afa      	ldrh	r2, [r7, #22]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8001d5e:	8aba      	ldrh	r2, [r7, #20]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d64:	8a7a      	ldrh	r2, [r7, #18]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	621a      	str	r2, [r3, #32]
}
 8001d6a:	bf00      	nop
 8001d6c:	371c      	adds	r7, #28
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr

08001d74 <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b087      	sub	sp, #28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	4608      	mov	r0, r1
 8001d7e:	4611      	mov	r1, r2
 8001d80:	461a      	mov	r2, r3
 8001d82:	4603      	mov	r3, r0
 8001d84:	817b      	strh	r3, [r7, #10]
 8001d86:	460b      	mov	r3, r1
 8001d88:	813b      	strh	r3, [r7, #8]
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpccmr1 = 0, tmpccer = 0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	617b      	str	r3, [r7, #20]
 8001d92:	2300      	movs	r3, #0
 8001d94:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	f023 0201 	bic.w	r2, r3, #1
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	699b      	ldr	r3, [r3, #24]
 8001da6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6a1b      	ldr	r3, [r3, #32]
 8001dac:	613b      	str	r3, [r7, #16]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint32_t)~TIM_CCMR1_CC1S) & ((uint32_t)~TIM_CCMR1_IC1F);
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001db4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (uint32_t)(TIM_ICSelection | (uint32_t)((uint32_t)TIM_ICFilter << 4));
 8001db6:	893a      	ldrh	r2, [r7, #8]
 8001db8:	88fb      	ldrh	r3, [r7, #6]
 8001dba:	011b      	lsls	r3, r3, #4
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	697a      	ldr	r2, [r7, #20]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	f023 030a 	bic.w	r3, r3, #10
 8001dca:	613b      	str	r3, [r7, #16]
  tmpccer |= (uint32_t)(TIM_ICPolarity | (uint32_t)TIM_CCER_CC1E);
 8001dcc:	897b      	ldrh	r3, [r7, #10]
 8001dce:	f043 0301 	orr.w	r3, r3, #1
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	697a      	ldr	r2, [r7, #20]
 8001de0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	621a      	str	r2, [r3, #32]
}
 8001de8:	bf00      	nop
 8001dea:	371c      	adds	r7, #28
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bc80      	pop	{r7}
 8001df0:	4770      	bx	lr

08001df2 <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b089      	sub	sp, #36	; 0x24
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	60f8      	str	r0, [r7, #12]
 8001dfa:	4608      	mov	r0, r1
 8001dfc:	4611      	mov	r1, r2
 8001dfe:	461a      	mov	r2, r3
 8001e00:	4603      	mov	r3, r0
 8001e02:	817b      	strh	r3, [r7, #10]
 8001e04:	460b      	mov	r3, r1
 8001e06:	813b      	strh	r3, [r7, #8]
 8001e08:	4613      	mov	r3, r2
 8001e0a:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	61fb      	str	r3, [r7, #28]
 8001e10:	2300      	movs	r3, #0
 8001e12:	61bb      	str	r3, [r7, #24]
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	6a1a      	ldr	r2, [r3, #32]
 8001e1c:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8001e20:	4013      	ands	r3, r2
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	6213      	str	r3, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	699b      	ldr	r3, [r3, #24]
 8001e2a:	61fb      	str	r3, [r7, #28]
  tmpccer = TIMx->CCER;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	61bb      	str	r3, [r7, #24]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8001e32:	897b      	ldrh	r3, [r7, #10]
 8001e34:	011b      	lsls	r3, r3, #4
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	617b      	str	r3, [r7, #20]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint32_t)~TIM_CCMR1_CC2S) & ((uint32_t)~TIM_CCMR1_IC2F);
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	f423 4373 	bic.w	r3, r3, #62208	; 0xf300
 8001e40:	61fb      	str	r3, [r7, #28]
  tmpccmr1 |= (uint32_t)((uint32_t)TIM_ICFilter << 12);
 8001e42:	88fb      	ldrh	r3, [r7, #6]
 8001e44:	031b      	lsls	r3, r3, #12
 8001e46:	69fa      	ldr	r2, [r7, #28]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	61fb      	str	r3, [r7, #28]
  tmpccmr1 |= (uint32_t)((uint32_t)TIM_ICSelection << 8);
 8001e4c:	893b      	ldrh	r3, [r7, #8]
 8001e4e:	021b      	lsls	r3, r3, #8
 8001e50:	69fa      	ldr	r2, [r7, #28]
 8001e52:	4313      	orrs	r3, r2
 8001e54:	61fb      	str	r3, [r7, #28]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	f64f 735f 	movw	r3, #65375	; 0xff5f
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	61bb      	str	r3, [r7, #24]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	f043 0310 	orr.w	r3, r3, #16
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	61bb      	str	r3, [r7, #24]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	69fa      	ldr	r2, [r7, #28]
 8001e76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	69ba      	ldr	r2, [r7, #24]
 8001e7c:	621a      	str	r2, [r3, #32]
}
 8001e7e:	bf00      	nop
 8001e80:	3724      	adds	r7, #36	; 0x24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bc80      	pop	{r7}
 8001e86:	4770      	bx	lr

08001e88 <TI3_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	4608      	mov	r0, r1
 8001e92:	4611      	mov	r1, r2
 8001e94:	461a      	mov	r2, r3
 8001e96:	4603      	mov	r3, r0
 8001e98:	817b      	strh	r3, [r7, #10]
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	813b      	strh	r3, [r7, #8]
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	82fb      	strh	r3, [r7, #22]
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	82bb      	strh	r3, [r7, #20]
 8001eaa:	2300      	movs	r3, #0
 8001eac:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	6a1a      	ldr	r2, [r3, #32]
 8001eb2:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	68fa      	ldr	r2, [r7, #12]
 8001eba:	6213      	str	r3, [r2, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	69db      	ldr	r3, [r3, #28]
 8001ec0:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6a1b      	ldr	r3, [r3, #32]
 8001ec6:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8001ec8:	897b      	ldrh	r3, [r7, #10]
 8001eca:	021b      	lsls	r3, r3, #8
 8001ecc:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 8001ece:	8afb      	ldrh	r3, [r7, #22]
 8001ed0:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001ed4:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001ed6:	88fb      	ldrh	r3, [r7, #6]
 8001ed8:	011b      	lsls	r3, r3, #4
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	893b      	ldrh	r3, [r7, #8]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	8afb      	ldrh	r3, [r7, #22]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8001ee8:	8abb      	ldrh	r3, [r7, #20]
 8001eea:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8001eee:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8001ef0:	8a7a      	ldrh	r2, [r7, #18]
 8001ef2:	8abb      	ldrh	r3, [r7, #20]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001efc:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001efe:	8afa      	ldrh	r2, [r7, #22]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001f04:	8aba      	ldrh	r2, [r7, #20]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	621a      	str	r2, [r3, #32]
}
 8001f0a:	bf00      	nop
 8001f0c:	371c      	adds	r7, #28
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr

08001f14 <TI4_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b087      	sub	sp, #28
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	4608      	mov	r0, r1
 8001f1e:	4611      	mov	r1, r2
 8001f20:	461a      	mov	r2, r3
 8001f22:	4603      	mov	r3, r0
 8001f24:	817b      	strh	r3, [r7, #10]
 8001f26:	460b      	mov	r3, r1
 8001f28:	813b      	strh	r3, [r7, #8]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	82fb      	strh	r3, [r7, #22]
 8001f32:	2300      	movs	r3, #0
 8001f34:	82bb      	strh	r3, [r7, #20]
 8001f36:	2300      	movs	r3, #0
 8001f38:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6a1a      	ldr	r2, [r3, #32]
 8001f3e:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8001f42:	4013      	ands	r3, r2
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	6213      	str	r3, [r2, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	69db      	ldr	r3, [r3, #28]
 8001f4c:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6a1b      	ldr	r3, [r3, #32]
 8001f52:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8001f54:	897b      	ldrh	r3, [r7, #10]
 8001f56:	031b      	lsls	r3, r3, #12
 8001f58:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8001f5a:	8afb      	ldrh	r3, [r7, #22]
 8001f5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f60:	051b      	lsls	r3, r3, #20
 8001f62:	0d1b      	lsrs	r3, r3, #20
 8001f64:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8001f66:	893b      	ldrh	r3, [r7, #8]
 8001f68:	021b      	lsls	r3, r3, #8
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	8afb      	ldrh	r3, [r7, #22]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8001f72:	88fb      	ldrh	r3, [r7, #6]
 8001f74:	031b      	lsls	r3, r3, #12
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	8afb      	ldrh	r3, [r7, #22]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8001f7e:	8abb      	ldrh	r3, [r7, #20]
 8001f80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001f84:	045b      	lsls	r3, r3, #17
 8001f86:	0c5b      	lsrs	r3, r3, #17
 8001f88:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001f8a:	8a7a      	ldrh	r2, [r7, #18]
 8001f8c:	8abb      	ldrh	r3, [r7, #20]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f96:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001f98:	8afa      	ldrh	r2, [r7, #22]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8001f9e:	8aba      	ldrh	r2, [r7, #20]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	621a      	str	r2, [r3, #32]
}
 8001fa4:	bf00      	nop
 8001fa6:	371c      	adds	r7, #28
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr
	...

08001fb0 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         that contains the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b09c      	sub	sp, #112	; 0x70
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	66bb      	str	r3, [r7, #104]	; 0x68
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	667b      	str	r3, [r7, #100]	; 0x64
  assert_param(IS_USART_PARITY(USART_InitStruct->USART_Parity));
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  
  /* Disable USART */
  USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f023 0201 	bic.w	r2, r3, #1
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	667b      	str	r3, [r7, #100]	; 0x64
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001fd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001fda:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fde:	667b      	str	r3, [r7, #100]	; 0x64
  
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	667b      	str	r3, [r7, #100]	; 0x64
  
  /* Write to USART CR2 */
  USARTx->CR2 = tmpreg;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001fee:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	667b      	str	r3, [r7, #100]	; 0x64
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001ff6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ff8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001ffc:	f023 030c 	bic.w	r3, r3, #12
 8002000:	667b      	str	r3, [r7, #100]	; 0x64
  
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	685a      	ldr	r2, [r3, #4]
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	431a      	orrs	r2, r3
    USART_InitStruct->USART_Mode;
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	691b      	ldr	r3, [r3, #16]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8002010:	4313      	orrs	r3, r2
 8002012:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002014:	4313      	orrs	r3, r2
 8002016:	667b      	str	r3, [r7, #100]	; 0x64
  
  /* Write to USART CR1 */
  USARTx->CR1 = tmpreg;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800201c:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- USART CR3 Configuration -----------------------*/
  tmpreg = USARTx->CR3;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	667b      	str	r3, [r7, #100]	; 0x64
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8002024:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002026:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800202a:	667b      	str	r3, [r7, #100]	; 0x64
  
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	695b      	ldr	r3, [r3, #20]
 8002030:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002032:	4313      	orrs	r3, r2
 8002034:	667b      	str	r3, [r7, #100]	; 0x64
  
  /* Write to USART CR3 */
  USARTx->CR3 = tmpreg;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800203a:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800203c:	f107 0308 	add.w	r3, r7, #8
 8002040:	4618      	mov	r0, r3
 8002042:	f7fe ff1b 	bl	8000e7c <RCC_GetClocksFreq>
  
  if (USARTx == USART1)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a33      	ldr	r2, [pc, #204]	; (8002118 <USART_Init+0x168>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d102      	bne.n	8002054 <USART_Init+0xa4>
  {
    apbclock = RCC_ClocksStatus.USART1CLK_Frequency;
 800204e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002050:	66bb      	str	r3, [r7, #104]	; 0x68
 8002052:	e016      	b.n	8002082 <USART_Init+0xd2>
  }
  else if (USARTx == USART2)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4a31      	ldr	r2, [pc, #196]	; (800211c <USART_Init+0x16c>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d102      	bne.n	8002062 <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 800205c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800205e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002060:	e00f      	b.n	8002082 <USART_Init+0xd2>
  }
  else if (USARTx == USART3)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a2e      	ldr	r2, [pc, #184]	; (8002120 <USART_Init+0x170>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d102      	bne.n	8002070 <USART_Init+0xc0>
  {
    apbclock = RCC_ClocksStatus.USART3CLK_Frequency;
 800206a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800206c:	66bb      	str	r3, [r7, #104]	; 0x68
 800206e:	e008      	b.n	8002082 <USART_Init+0xd2>
  }
  else if (USARTx == UART4)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a2c      	ldr	r2, [pc, #176]	; (8002124 <USART_Init+0x174>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d102      	bne.n	800207e <USART_Init+0xce>
  {
    apbclock = RCC_ClocksStatus.UART4CLK_Frequency;
 8002078:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800207a:	66bb      	str	r3, [r7, #104]	; 0x68
 800207c:	e001      	b.n	8002082 <USART_Init+0xd2>
  }
  else 
  {
    apbclock = RCC_ClocksStatus.UART5CLK_Frequency;
 800207e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002080:	66bb      	str	r3, [r7, #104]	; 0x68
  }  
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d011      	beq.n	80020b2 <USART_Init+0x102>
  {
    /* (divider * 10) computing in case Oversampling mode is 8 Samples */
    divider = (uint32_t)((2 * apbclock) / (USART_InitStruct->USART_BaudRate));
 800208e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002090:	005a      	lsls	r2, r3, #1
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	fbb2 f3f3 	udiv	r3, r2, r3
 800209a:	66fb      	str	r3, [r7, #108]	; 0x6c
    tmpreg  = (uint32_t)((2 * apbclock) % (USART_InitStruct->USART_BaudRate));
 800209c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	6812      	ldr	r2, [r2, #0]
 80020a4:	fbb3 f1f2 	udiv	r1, r3, r2
 80020a8:	fb02 f201 	mul.w	r2, r2, r1
 80020ac:	1a9b      	subs	r3, r3, r2
 80020ae:	667b      	str	r3, [r7, #100]	; 0x64
 80020b0:	e00e      	b.n	80020d0 <USART_Init+0x120>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* (divider * 10) computing in case Oversampling mode is 16 Samples */
    divider = (uint32_t)((apbclock) / (USART_InitStruct->USART_BaudRate));
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80020b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020bc:	66fb      	str	r3, [r7, #108]	; 0x6c
    tmpreg  = (uint32_t)((apbclock) % (USART_InitStruct->USART_BaudRate));
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80020c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80020c8:	fb02 f201 	mul.w	r2, r2, r1
 80020cc:	1a9b      	subs	r3, r3, r2
 80020ce:	667b      	str	r3, [r7, #100]	; 0x64
  }
  
  /* round the divider : if fractional part i greater than 0.5 increment divider */
  if (tmpreg >=  (USART_InitStruct->USART_BaudRate) / 2)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	085a      	lsrs	r2, r3, #1
 80020d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80020d8:	429a      	cmp	r2, r3
 80020da:	d802      	bhi.n	80020e2 <USART_Init+0x132>
  {
    divider++;
 80020dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020de:	3301      	adds	r3, #1
 80020e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  } 
  
  /* Implement the divider in case Oversampling mode is 8 Samples */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00b      	beq.n	8002106 <USART_Init+0x156>
  {
    /* get the LSB of divider and shift it to the right by 1 bit */
    tmpreg = (divider & (uint16_t)0x000F) >> 1;
 80020ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020f0:	085b      	lsrs	r3, r3, #1
 80020f2:	f003 0307 	and.w	r3, r3, #7
 80020f6:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* update the divider value */
    divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 80020f8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80020fa:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80020fe:	4013      	ands	r3, r2
 8002100:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002102:	4313      	orrs	r3, r2
 8002104:	66fb      	str	r3, [r7, #108]	; 0x6c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)divider;
 8002106:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002108:	b29a      	uxth	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	819a      	strh	r2, [r3, #12]
}
 800210e:	bf00      	nop
 8002110:	3770      	adds	r7, #112	; 0x70
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40013800 	.word	0x40013800
 800211c:	40004400 	.word	0x40004400
 8002120:	40004800 	.word	0x40004800
 8002124:	40004c00 	.word	0x40004c00

08002128 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	460b      	mov	r3, r1
 8002132:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002134:	78fb      	ldrb	r3, [r7, #3]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d006      	beq.n	8002148 <USART_Cmd+0x20>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f043 0201 	orr.w	r2, r3, #1
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
  }
}
 8002146:	e005      	b.n	8002154 <USART_Cmd+0x2c>
    USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f023 0201 	bic.w	r2, r3, #1
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	601a      	str	r2, [r3, #0]
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	bc80      	pop	{r7}
 800215c:	4770      	bx	lr

0800215e <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *         This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState)
{
 800215e:	b480      	push	{r7}
 8002160:	b085      	sub	sp, #20
 8002162:	af00      	add	r7, sp, #0
 8002164:	60f8      	str	r0, [r7, #12]
 8002166:	60b9      	str	r1, [r7, #8]
 8002168:	4613      	mov	r3, r2
 800216a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 800216c:	79fb      	ldrb	r3, [r7, #7]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d006      	beq.n	8002180 <USART_DMACmd+0x22>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	689a      	ldr	r2, [r3, #8]
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	431a      	orrs	r2, r3
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	609a      	str	r2, [r3, #8]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint32_t)~USART_DMAReq;
  }
}
 800217e:	e006      	b.n	800218e <USART_DMACmd+0x30>
    USARTx->CR3 &= (uint32_t)~USART_DMAReq;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	43db      	mvns	r3, r3
 8002188:	401a      	ands	r2, r3
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	609a      	str	r2, [r3, #8]
}
 800218e:	bf00      	nop
 8002190:	3714      	adds	r7, #20
 8002192:	46bd      	mov	sp, r7
 8002194:	bc80      	pop	{r7}
 8002196:	4770      	bx	lr

08002198 <OUT_ANA_Config>:
#include "aio.h"
#include "io.h"

uint16_t ADC_Value[2];
void OUT_ANA_Config(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
		//DAC1-o2 PA5 AO2

		 DAC_InitTypeDef DAC_InitStructure;
		 GPIO_InitTypeDef GPIO_InitStructure;

		 RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800219e:	2101      	movs	r1, #1
 80021a0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80021a4:	f7ff f972 	bl	800148c <RCC_AHBPeriphClockCmd>
		 RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 80021a8:	2101      	movs	r1, #1
 80021aa:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80021ae:	f7ff f9a9 	bl	8001504 <RCC_APB1PeriphClockCmd>

		 GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_5 | GPIO_Pin_4;
 80021b2:	2330      	movs	r3, #48	; 0x30
 80021b4:	603b      	str	r3, [r7, #0]
		 GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80021b6:	2303      	movs	r3, #3
 80021b8:	713b      	strb	r3, [r7, #4]
		 GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80021ba:	2301      	movs	r3, #1
 80021bc:	71fb      	strb	r3, [r7, #7]
		 //GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
		 GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 80021be:	2302      	movs	r3, #2
 80021c0:	717b      	strb	r3, [r7, #5]
		 GPIO_Init(GPIOA, &GPIO_InitStructure);
 80021c2:	463b      	mov	r3, r7
 80021c4:	4619      	mov	r1, r3
 80021c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021ca:	f7fe fb99 	bl	8000900 <GPIO_Init>

		 DAC_StructInit(&DAC_InitStructure);
 80021ce:	f107 0308 	add.w	r3, r7, #8
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7fe fa9e 	bl	8000714 <DAC_StructInit>
		 //DAC_InitStructure.DAC_LFSRUnmask_TriangleAmplitude =
		 DAC_InitStructure.DAC_Trigger = DAC_Trigger_None; //DAC_Trigger_None; //DAC_Trigger_T2_TRGO;
 80021d8:	2300      	movs	r3, #0
 80021da:	60bb      	str	r3, [r7, #8]
		 DAC_InitStructure.DAC_WaveGeneration = DAC_WaveGeneration_Triangle; //DAC_WaveGeneration_None; //DAC_WaveGeneration_Triangle;
 80021dc:	2380      	movs	r3, #128	; 0x80
 80021de:	60fb      	str	r3, [r7, #12]
		 //DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
		 DAC_InitStructure.DAC_Buffer_Switch = DAC_BufferSwitch_Enable;
 80021e0:	2302      	movs	r3, #2
 80021e2:	617b      	str	r3, [r7, #20]

		 DAC_Init(DAC1,DAC_Channel_1,&DAC_InitStructure);
 80021e4:	f107 0308 	add.w	r3, r7, #8
 80021e8:	461a      	mov	r2, r3
 80021ea:	2100      	movs	r1, #0
 80021ec:	480b      	ldr	r0, [pc, #44]	; (800221c <OUT_ANA_Config+0x84>)
 80021ee:	f7fe fa60 	bl	80006b2 <DAC_Init>
		 DAC_Init(DAC1,DAC_Channel_2,&DAC_InitStructure);
 80021f2:	f107 0308 	add.w	r3, r7, #8
 80021f6:	461a      	mov	r2, r3
 80021f8:	2110      	movs	r1, #16
 80021fa:	4808      	ldr	r0, [pc, #32]	; (800221c <OUT_ANA_Config+0x84>)
 80021fc:	f7fe fa59 	bl	80006b2 <DAC_Init>
		 DAC_Cmd(DAC1,DAC_Channel_1,ENABLE);
 8002200:	2201      	movs	r2, #1
 8002202:	2100      	movs	r1, #0
 8002204:	4805      	ldr	r0, [pc, #20]	; (800221c <OUT_ANA_Config+0x84>)
 8002206:	f7fe fa9a 	bl	800073e <DAC_Cmd>
		 DAC_Cmd(DAC1,DAC_Channel_2,ENABLE);
 800220a:	2201      	movs	r2, #1
 800220c:	2110      	movs	r1, #16
 800220e:	4803      	ldr	r0, [pc, #12]	; (800221c <OUT_ANA_Config+0x84>)
 8002210:	f7fe fa95 	bl	800073e <DAC_Cmd>

			//DAC_SetChannel1Data(DAC1,DAC_Align_12b_R,0);//AO1
			//DAC_SetChannel2Data(DAC1,DAC_Align_12b_R,0);//AO2


}
 8002214:	bf00      	nop
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	40007400 	.word	0x40007400

08002220 <IN_ANA_Config>:
void IN_ANA_Config(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b09c      	sub	sp, #112	; 0x70
 8002224:	af00      	add	r7, sp, #0
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	DMA_InitTypeDef       DMA_InitStructure;
	GPIO_InitTypeDef      GPIO_InitStructure;


	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);
 8002226:	2101      	movs	r1, #1
 8002228:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800222c:	f7ff f92e 	bl	800148c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA2, ENABLE);
 8002230:	2101      	movs	r1, #1
 8002232:	2002      	movs	r0, #2
 8002234:	f7ff f92a 	bl	800148c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8002238:	2101      	movs	r1, #1
 800223a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800223e:	f7ff f925 	bl	800148c <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8002242:	23c0      	movs	r3, #192	; 0xc0
 8002244:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8002246:	2303      	movs	r3, #3
 8002248:	733b      	strb	r3, [r7, #12]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	73fb      	strb	r3, [r7, #15]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800224e:	f107 0308 	add.w	r3, r7, #8
 8002252:	4619      	mov	r1, r3
 8002254:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002258:	f7fe fb52 	bl	8000900 <GPIO_Init>


	 RCC_ADCCLKConfig( RCC_ADC12PLLCLK_Div2 );
 800225c:	f44f 7088 	mov.w	r0, #272	; 0x110
 8002260:	f7ff f8ee 	bl	8001440 <RCC_ADCCLKConfig>
	 ADC_StructInit( &ADC_InitStructure );
 8002264:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002268:	4618      	mov	r0, r3
 800226a:	f7fd ffed 	bl	8000248 <ADC_StructInit>

	    ADC_VoltageRegulatorCmd( ADC2, ENABLE );
 800226e:	2101      	movs	r1, #1
 8002270:	4848      	ldr	r0, [pc, #288]	; (8002394 <IN_ANA_Config+0x174>)
 8002272:	f7fe f8ae 	bl	80003d2 <ADC_VoltageRegulatorCmd>


	    for(volatile uint32_t i=0;i<100000;i++);
 8002276:	2300      	movs	r3, #0
 8002278:	607b      	str	r3, [r7, #4]
 800227a:	e002      	b.n	8002282 <IN_ANA_Config+0x62>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	3301      	adds	r3, #1
 8002280:	607b      	str	r3, [r7, #4]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a44      	ldr	r2, [pc, #272]	; (8002398 <IN_ANA_Config+0x178>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d9f8      	bls.n	800227c <IN_ANA_Config+0x5c>

	    ADC_SelectCalibrationMode( ADC2, ADC_CalibrationMode_Single );
 800228a:	2100      	movs	r1, #0
 800228c:	4841      	ldr	r0, [pc, #260]	; (8002394 <IN_ANA_Config+0x174>)
 800228e:	f7fe f875 	bl	800037c <ADC_SelectCalibrationMode>
	    ADC_StartCalibration( ADC2 );
 8002292:	4840      	ldr	r0, [pc, #256]	; (8002394 <IN_ANA_Config+0x174>)
 8002294:	f7fe f863 	bl	800035e <ADC_StartCalibration>

	    while ( ADC_GetCalibrationStatus( ADC2 ) != RESET );
 8002298:	bf00      	nop
 800229a:	483e      	ldr	r0, [pc, #248]	; (8002394 <IN_ANA_Config+0x174>)
 800229c:	f7fe f884 	bl	80003a8 <ADC_GetCalibrationStatus>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1f9      	bne.n	800229a <IN_ANA_Config+0x7a>


	    ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 80022a6:	2300      	movs	r3, #0
 80022a8:	63fb      	str	r3, [r7, #60]	; 0x3c
	    ADC_CommonInitStructure.ADC_Clock = ADC_Clock_AsynClkMode;
 80022aa:	2300      	movs	r3, #0
 80022ac:	643b      	str	r3, [r7, #64]	; 0x40
	    ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
 80022ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022b2:	647b      	str	r3, [r7, #68]	; 0x44
	    ADC_CommonInitStructure.ADC_DMAMode = ADC_DMAMode_Circular;
 80022b4:	2302      	movs	r3, #2
 80022b6:	64bb      	str	r3, [r7, #72]	; 0x48
	    ADC_CommonInit( ADC2, &ADC_CommonInitStructure );
 80022b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80022bc:	4619      	mov	r1, r3
 80022be:	4835      	ldr	r0, [pc, #212]	; (8002394 <IN_ANA_Config+0x174>)
 80022c0:	f7fd ffe4 	bl	800028c <ADC_CommonInit>

	    ADC_InitStructure.ADC_ContinuousConvMode = ADC_ContinuousConvMode_Enable;
 80022c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022c8:	653b      	str	r3, [r7, #80]	; 0x50
	    ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 80022ca:	2300      	movs	r3, #0
 80022cc:	657b      	str	r3, [r7, #84]	; 0x54
	    ADC_InitStructure.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;
 80022ce:	2300      	movs	r3, #0
 80022d0:	65bb      	str	r3, [r7, #88]	; 0x58
	    ADC_InitStructure.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 80022d2:	2300      	movs	r3, #0
 80022d4:	65fb      	str	r3, [r7, #92]	; 0x5c
	    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80022d6:	2300      	movs	r3, #0
 80022d8:	663b      	str	r3, [r7, #96]	; 0x60
	    ADC_InitStructure.ADC_OverrunMode = ADC_OverrunMode_Disable;
 80022da:	2300      	movs	r3, #0
 80022dc:	667b      	str	r3, [r7, #100]	; 0x64
	    ADC_InitStructure.ADC_AutoInjMode = ADC_AutoInjec_Disable;
 80022de:	2300      	movs	r3, #0
 80022e0:	66bb      	str	r3, [r7, #104]	; 0x68
	    ADC_InitStructure.ADC_NbrOfRegChannel = 2;
 80022e2:	2302      	movs	r3, #2
 80022e4:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
	    ADC_Init( ADC2, &ADC_InitStructure );
 80022e8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80022ec:	4619      	mov	r1, r3
 80022ee:	4829      	ldr	r0, [pc, #164]	; (8002394 <IN_ANA_Config+0x174>)
 80022f0:	f7fd ff6a 	bl	80001c8 <ADC_Init>

	    /* ADC1 regular channel7 configuration */
	    ADC_RegularChannelConfig( ADC2, ADC_Channel_3, 1, ADC_SampleTime_601Cycles5 );
 80022f4:	2307      	movs	r3, #7
 80022f6:	2201      	movs	r2, #1
 80022f8:	2103      	movs	r1, #3
 80022fa:	4826      	ldr	r0, [pc, #152]	; (8002394 <IN_ANA_Config+0x174>)
 80022fc:	f7fe f88a 	bl	8000414 <ADC_RegularChannelConfig>
	    ADC_RegularChannelConfig( ADC2, ADC_Channel_4, 2, ADC_SampleTime_601Cycles5 );
 8002300:	2307      	movs	r3, #7
 8002302:	2202      	movs	r2, #2
 8002304:	2104      	movs	r1, #4
 8002306:	4823      	ldr	r0, [pc, #140]	; (8002394 <IN_ANA_Config+0x174>)
 8002308:	f7fe f884 	bl	8000414 <ADC_RegularChannelConfig>


	    DMA_StructInit(&DMA_InitStructure);
 800230c:	f107 0310 	add.w	r3, r7, #16
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe fa76 	bl	8000802 <DMA_StructInit>
	    DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC2->DR;
 8002316:	4b21      	ldr	r3, [pc, #132]	; (800239c <IN_ANA_Config+0x17c>)
 8002318:	613b      	str	r3, [r7, #16]
	    DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)ADC_Value;
 800231a:	4b21      	ldr	r3, [pc, #132]	; (80023a0 <IN_ANA_Config+0x180>)
 800231c:	617b      	str	r3, [r7, #20]
	    DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 800231e:	2300      	movs	r3, #0
 8002320:	61bb      	str	r3, [r7, #24]
	    DMA_InitStructure.DMA_BufferSize =2;
 8002322:	2302      	movs	r3, #2
 8002324:	83bb      	strh	r3, [r7, #28]
	    DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002326:	2300      	movs	r3, #0
 8002328:	623b      	str	r3, [r7, #32]
	    DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800232a:	2380      	movs	r3, #128	; 0x80
 800232c:	627b      	str	r3, [r7, #36]	; 0x24
	    DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 800232e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002332:	62bb      	str	r3, [r7, #40]	; 0x28
	    DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8002334:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002338:	62fb      	str	r3, [r7, #44]	; 0x2c
	    DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 800233a:	2320      	movs	r3, #32
 800233c:	633b      	str	r3, [r7, #48]	; 0x30
	    DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 800233e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002342:	637b      	str	r3, [r7, #52]	; 0x34
	    DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 8002344:	2300      	movs	r3, #0
 8002346:	63bb      	str	r3, [r7, #56]	; 0x38

	    DMA_Init(DMA2_Channel1,&DMA_InitStructure);
 8002348:	f107 0310 	add.w	r3, r7, #16
 800234c:	4619      	mov	r1, r3
 800234e:	4815      	ldr	r0, [pc, #84]	; (80023a4 <IN_ANA_Config+0x184>)
 8002350:	f7fe fa18 	bl	8000784 <DMA_Init>

	    DMA_Cmd(DMA2_Channel1, ENABLE);
 8002354:	2101      	movs	r1, #1
 8002356:	4813      	ldr	r0, [pc, #76]	; (80023a4 <IN_ANA_Config+0x184>)
 8002358:	f7fe fa7d 	bl	8000856 <DMA_Cmd>
	    ADC_DMAConfig(ADC2,ADC_DMAMode_Circular);
 800235c:	2102      	movs	r1, #2
 800235e:	480d      	ldr	r0, [pc, #52]	; (8002394 <IN_ANA_Config+0x174>)
 8002360:	f7fe f979 	bl	8000656 <ADC_DMAConfig>
	    ADC_DMACmd(ADC2,ENABLE);
 8002364:	2101      	movs	r1, #1
 8002366:	480b      	ldr	r0, [pc, #44]	; (8002394 <IN_ANA_Config+0x174>)
 8002368:	f7fe f95a 	bl	8000620 <ADC_DMACmd>

	    ADC_Cmd( ADC2, ENABLE );
 800236c:	2101      	movs	r1, #1
 800236e:	4809      	ldr	r0, [pc, #36]	; (8002394 <IN_ANA_Config+0x174>)
 8002370:	f7fd ffda 	bl	8000328 <ADC_Cmd>
	    while( !ADC_GetFlagStatus( ADC2, ADC_FLAG_RDY ) );
 8002374:	bf00      	nop
 8002376:	2101      	movs	r1, #1
 8002378:	4806      	ldr	r0, [pc, #24]	; (8002394 <IN_ANA_Config+0x174>)
 800237a:	f7fe f982 	bl	8000682 <ADC_GetFlagStatus>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d0f8      	beq.n	8002376 <IN_ANA_Config+0x156>
	    ADC_StartConversion( ADC2 );
 8002384:	4803      	ldr	r0, [pc, #12]	; (8002394 <IN_ANA_Config+0x174>)
 8002386:	f7fe f93c 	bl	8000602 <ADC_StartConversion>

}
 800238a:	bf00      	nop
 800238c:	3770      	adds	r7, #112	; 0x70
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	50000100 	.word	0x50000100
 8002398:	0001869f 	.word	0x0001869f
 800239c:	50000140 	.word	0x50000140
 80023a0:	20000054 	.word	0x20000054
 80023a4:	40020408 	.word	0x40020408

080023a8 <ENCODER_Config>:

#include "stm32f30x.h"
#include "encoder.h"

void ENCODER_Config()
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b088      	sub	sp, #32
 80023ac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef       GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure;
	TIM_ICInitTypeDef TIM_ICInitStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4,ENABLE); //PA11-CH1   PA12-CH2
 80023ae:	2101      	movs	r1, #1
 80023b0:	2004      	movs	r0, #4
 80023b2:	f7ff f8a7 	bl	8001504 <RCC_APB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3,ENABLE); //PC6-CH1    PC7-CH2
 80023b6:	2101      	movs	r1, #1
 80023b8:	2002      	movs	r0, #2
 80023ba:	f7ff f8a3 	bl	8001504 <RCC_APB1PeriphClockCmd>

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE);
 80023be:	2101      	movs	r1, #1
 80023c0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80023c4:	f7ff f862 	bl	800148c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC,ENABLE);
 80023c8:	2101      	movs	r1, #1
 80023ca:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80023ce:	f7ff f85d 	bl	800148c <RCC_AHBPeriphClockCmd>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource11, GPIO_AF_10);
 80023d2:	220a      	movs	r2, #10
 80023d4:	210b      	movs	r1, #11
 80023d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023da:	f7fe fb5d 	bl	8000a98 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource12, GPIO_AF_10);
 80023de:	220a      	movs	r2, #10
 80023e0:	210c      	movs	r1, #12
 80023e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023e6:	f7fe fb57 	bl	8000a98 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_2);
 80023ea:	2202      	movs	r2, #2
 80023ec:	2106      	movs	r1, #6
 80023ee:	4845      	ldr	r0, [pc, #276]	; (8002504 <ENCODER_Config+0x15c>)
 80023f0:	f7fe fb52 	bl	8000a98 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_2);
 80023f4:	2202      	movs	r2, #2
 80023f6:	2107      	movs	r1, #7
 80023f8:	4842      	ldr	r0, [pc, #264]	; (8002504 <ENCODER_Config+0x15c>)
 80023fa:	f7fe fb4d 	bl	8000a98 <GPIO_PinAFConfig>

	GPIO_StructInit(&GPIO_InitStructure);
 80023fe:	f107 0318 	add.w	r3, r7, #24
 8002402:	4618      	mov	r0, r3
 8002404:	f7fe fb14 	bl	8000a30 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8002408:	2302      	movs	r3, #2
 800240a:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800240c:	2302      	movs	r3, #2
 800240e:	773b      	strb	r3, [r7, #28]
	//GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002410:	2300      	movs	r3, #0
 8002412:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002414:	2300      	movs	r3, #0
 8002416:	77fb      	strb	r3, [r7, #31]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_12;
 8002418:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800241c:	61bb      	str	r3, [r7, #24]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800241e:	f107 0318 	add.w	r3, r7, #24
 8002422:	4619      	mov	r1, r3
 8002424:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002428:	f7fe fa6a 	bl	8000900 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 800242c:	23c0      	movs	r3, #192	; 0xc0
 800242e:	61bb      	str	r3, [r7, #24]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002430:	f107 0318 	add.w	r3, r7, #24
 8002434:	4619      	mov	r1, r3
 8002436:	4833      	ldr	r0, [pc, #204]	; (8002504 <ENCODER_Config+0x15c>)
 8002438:	f7fe fa62 	bl	8000900 <GPIO_Init>

	TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800243c:	2300      	movs	r3, #0
 800243e:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseInitStructure.TIM_Prescaler = 0;
 8002440:	2300      	movs	r3, #0
 8002442:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInitStructure.TIM_Period = 0xFFFF;
 8002444:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002448:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseInit(TIM3,&TIM_TimeBaseInitStructure);
 800244a:	f107 030c 	add.w	r3, r7, #12
 800244e:	4619      	mov	r1, r3
 8002450:	482d      	ldr	r0, [pc, #180]	; (8002508 <ENCODER_Config+0x160>)
 8002452:	f7ff f8b5 	bl	80015c0 <TIM_TimeBaseInit>

	TIM_TimeBaseInit(TIM4,&TIM_TimeBaseInitStructure);
 8002456:	f107 030c 	add.w	r3, r7, #12
 800245a:	4619      	mov	r1, r3
 800245c:	482b      	ldr	r0, [pc, #172]	; (800250c <ENCODER_Config+0x164>)
 800245e:	f7ff f8af 	bl	80015c0 <TIM_TimeBaseInit>

	TIM_ICStructInit(&TIM_ICInitStructure);
 8002462:	463b      	mov	r3, r7
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff faf1 	bl	8001a4c <TIM_ICStructInit>
	TIM_ICInitStructure.TIM_Channel = TIM_Channel_1 | TIM_Channel_2;
 800246a:	2304      	movs	r3, #4
 800246c:	803b      	strh	r3, [r7, #0]
	TIM_ICInitStructure.TIM_ICFilter = 0;
 800246e:	2300      	movs	r3, #0
 8002470:	813b      	strh	r3, [r7, #8]
	TIM_ICInitStructure.TIM_ICPolarity = TIM_ICPolarity_Rising;
 8002472:	2300      	movs	r3, #0
 8002474:	807b      	strh	r3, [r7, #2]
	TIM_ICInitStructure.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8002476:	2300      	movs	r3, #0
 8002478:	80fb      	strh	r3, [r7, #6]
	TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI;
 800247a:	2301      	movs	r3, #1
 800247c:	80bb      	strh	r3, [r7, #4]
	TIM_ICInit(TIM3,&TIM_ICInitStructure);
 800247e:	463b      	mov	r3, r7
 8002480:	4619      	mov	r1, r3
 8002482:	4821      	ldr	r0, [pc, #132]	; (8002508 <ENCODER_Config+0x160>)
 8002484:	f7ff fa8e 	bl	80019a4 <TIM_ICInit>

	TIM_ICInit(TIM4,&TIM_ICInitStructure);
 8002488:	463b      	mov	r3, r7
 800248a:	4619      	mov	r1, r3
 800248c:	481f      	ldr	r0, [pc, #124]	; (800250c <ENCODER_Config+0x164>)
 800248e:	f7ff fa89 	bl	80019a4 <TIM_ICInit>

	TIM_EncoderInterfaceConfig(TIM3,TIM_EncoderMode_TI12,TIM_ICPolarity_Rising,TIM_ICPolarity_Rising);
 8002492:	2300      	movs	r3, #0
 8002494:	2200      	movs	r2, #0
 8002496:	2103      	movs	r1, #3
 8002498:	481b      	ldr	r0, [pc, #108]	; (8002508 <ENCODER_Config+0x160>)
 800249a:	f7ff fc20 	bl	8001cde <TIM_EncoderInterfaceConfig>
	TIM_EncoderInterfaceConfig(TIM4,TIM_EncoderMode_TI12,TIM_ICPolarity_Rising,TIM_ICPolarity_Rising);
 800249e:	2300      	movs	r3, #0
 80024a0:	2200      	movs	r2, #0
 80024a2:	2103      	movs	r1, #3
 80024a4:	4819      	ldr	r0, [pc, #100]	; (800250c <ENCODER_Config+0x164>)
 80024a6:	f7ff fc1a 	bl	8001cde <TIM_EncoderInterfaceConfig>

	TIM_ClearFlag(TIM3, TIM_FLAG_Update);
 80024aa:	2101      	movs	r1, #1
 80024ac:	4816      	ldr	r0, [pc, #88]	; (8002508 <ENCODER_Config+0x160>)
 80024ae:	f7ff fb80 	bl	8001bb2 <TIM_ClearFlag>
	TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 80024b2:	2201      	movs	r2, #1
 80024b4:	2101      	movs	r1, #1
 80024b6:	4814      	ldr	r0, [pc, #80]	; (8002508 <ENCODER_Config+0x160>)
 80024b8:	f7ff fb5c 	bl	8001b74 <TIM_ITConfig>

	TIM_ClearFlag(TIM4, TIM_FLAG_Update);
 80024bc:	2101      	movs	r1, #1
 80024be:	4813      	ldr	r0, [pc, #76]	; (800250c <ENCODER_Config+0x164>)
 80024c0:	f7ff fb77 	bl	8001bb2 <TIM_ClearFlag>
	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 80024c4:	2201      	movs	r2, #1
 80024c6:	2101      	movs	r1, #1
 80024c8:	4810      	ldr	r0, [pc, #64]	; (800250c <ENCODER_Config+0x164>)
 80024ca:	f7ff fb53 	bl	8001b74 <TIM_ITConfig>

	TIM_SetCounter(TIM3, 0);
 80024ce:	2100      	movs	r1, #0
 80024d0:	480d      	ldr	r0, [pc, #52]	; (8002508 <ENCODER_Config+0x160>)
 80024d2:	f7ff f8f5 	bl	80016c0 <TIM_SetCounter>
	TIM_SetCounter(TIM4, 0);
 80024d6:	2100      	movs	r1, #0
 80024d8:	480c      	ldr	r0, [pc, #48]	; (800250c <ENCODER_Config+0x164>)
 80024da:	f7ff f8f1 	bl	80016c0 <TIM_SetCounter>


	TIM_Cmd(TIM3,ENABLE);
 80024de:	2101      	movs	r1, #1
 80024e0:	4809      	ldr	r0, [pc, #36]	; (8002508 <ENCODER_Config+0x160>)
 80024e2:	f7ff f8fa 	bl	80016da <TIM_Cmd>
	TIM_Cmd(TIM4,ENABLE);
 80024e6:	2101      	movs	r1, #1
 80024e8:	4808      	ldr	r0, [pc, #32]	; (800250c <ENCODER_Config+0x164>)
 80024ea:	f7ff f8f6 	bl	80016da <TIM_Cmd>

	TIM3->CNT = 100;
 80024ee:	4b06      	ldr	r3, [pc, #24]	; (8002508 <ENCODER_Config+0x160>)
 80024f0:	2264      	movs	r2, #100	; 0x64
 80024f2:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->CNT = 100;
 80024f4:	4b05      	ldr	r3, [pc, #20]	; (800250c <ENCODER_Config+0x164>)
 80024f6:	2264      	movs	r2, #100	; 0x64
 80024f8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80024fa:	bf00      	nop
 80024fc:	3720      	adds	r7, #32
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	48000800 	.word	0x48000800
 8002508:	40000400 	.word	0x40000400
 800250c:	40000800 	.word	0x40000800

08002510 <OUT_DIG_Config>:
 *      Author: ukasz Krzyciak
 */
#include "stm32f30x.h"
#include "io.h"
void OUT_DIG_Config(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE);
 8002516:	2101      	movs	r1, #1
 8002518:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800251c:	f7fe ffb6 	bl	800148c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB,ENABLE);
 8002520:	2101      	movs	r1, #1
 8002522:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002526:	f7fe ffb1 	bl	800148c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC,ENABLE);
 800252a:	2101      	movs	r1, #1
 800252c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002530:	f7fe ffac 	bl	800148c <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef   GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002534:	2301      	movs	r3, #1
 8002536:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002538:	2300      	movs	r3, #0
 800253a:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800253c:	2301      	movs	r3, #1
 800253e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8002540:	2302      	movs	r3, #2
 8002542:	717b      	strb	r3, [r7, #5]

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3; //y1 |y2
 8002544:	230c      	movs	r3, #12
 8002546:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOC,&GPIO_InitStructure);
 8002548:	463b      	mov	r3, r7
 800254a:	4619      	mov	r1, r3
 800254c:	480b      	ldr	r0, [pc, #44]	; (800257c <OUT_DIG_Config+0x6c>)
 800254e:	f7fe f9d7 	bl	8000900 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1; //y3 |y4
 8002552:	2303      	movs	r3, #3
 8002554:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA,&GPIO_InitStructure);
 8002556:	463b      	mov	r3, r7
 8002558:	4619      	mov	r1, r3
 800255a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800255e:	f7fe f9cf 	bl	8000900 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_15; //y5 |y6 | y7 | y8 | y9 | y10
 8002562:	f24b 0307 	movw	r3, #45063	; 0xb007
 8002566:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB,&GPIO_InitStructure);
 8002568:	463b      	mov	r3, r7
 800256a:	4619      	mov	r1, r3
 800256c:	4804      	ldr	r0, [pc, #16]	; (8002580 <OUT_DIG_Config+0x70>)
 800256e:	f7fe f9c7 	bl	8000900 <GPIO_Init>
}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	48000800 	.word	0x48000800
 8002580:	48000400 	.word	0x48000400

08002584 <IN_DIG_Config>:
void IN_DIG_Config(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
	// IN13 PC13 X3

	GPIO_InitTypeDef Gpio_InitStructure;
	//EXTI_InitTypeDef EXTI_InitStructure;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE);
 800258a:	2101      	movs	r1, #1
 800258c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002590:	f7fe ff7c 	bl	800148c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB,ENABLE);
 8002594:	2101      	movs	r1, #1
 8002596:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800259a:	f7fe ff77 	bl	800148c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC,ENABLE);
 800259e:	2101      	movs	r1, #1
 80025a0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80025a4:	f7fe ff72 	bl	800148c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOD,ENABLE);
 80025a8:	2101      	movs	r1, #1
 80025aa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80025ae:	f7fe ff6d 	bl	800148c <RCC_AHBPeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 80025b2:	2101      	movs	r1, #1
 80025b4:	2001      	movs	r0, #1
 80025b6:	f7fe ff87 	bl	80014c8 <RCC_APB2PeriphClockCmd>

	GPIO_StructInit(&Gpio_InitStructure);
 80025ba:	463b      	mov	r3, r7
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fe fa37 	bl	8000a30 <GPIO_StructInit>
	Gpio_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80025c2:	2300      	movs	r3, #0
 80025c4:	713b      	strb	r3, [r7, #4]
	Gpio_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	71fb      	strb	r3, [r7, #7]
	Gpio_InitStructure.GPIO_OType = GPIO_OType_PP;
 80025ca:	2300      	movs	r3, #0
 80025cc:	71bb      	strb	r3, [r7, #6]
	Gpio_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80025ce:	2303      	movs	r3, #3
 80025d0:	717b      	strb	r3, [r7, #5]
	Gpio_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_4 | GPIO_Pin_5 | GPIO_Pin_10 | GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 ;
 80025d2:	f643 4333 	movw	r3, #15411	; 0x3c33
 80025d6:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOC, &Gpio_InitStructure);
 80025d8:	463b      	mov	r3, r7
 80025da:	4619      	mov	r1, r3
 80025dc:	480a      	ldr	r0, [pc, #40]	; (8002608 <IN_DIG_Config+0x84>)
 80025de:	f7fe f98f 	bl	8000900 <GPIO_Init>

	Gpio_InitStructure.GPIO_Pin = GPIO_Pin_2;
 80025e2:	2304      	movs	r3, #4
 80025e4:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOD, &Gpio_InitStructure);
 80025e6:	463b      	mov	r3, r7
 80025e8:	4619      	mov	r1, r3
 80025ea:	4808      	ldr	r0, [pc, #32]	; (800260c <IN_DIG_Config+0x88>)
 80025ec:	f7fe f988 	bl	8000900 <GPIO_Init>

	Gpio_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_8 | GPIO_Pin_9;
 80025f0:	f44f 7372 	mov.w	r3, #968	; 0x3c8
 80025f4:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB, &Gpio_InitStructure);
 80025f6:	463b      	mov	r3, r7
 80025f8:	4619      	mov	r1, r3
 80025fa:	4805      	ldr	r0, [pc, #20]	; (8002610 <IN_DIG_Config+0x8c>)
 80025fc:	f7fe f980 	bl	8000900 <GPIO_Init>
	NVIC_EnableIRQ(EXTI1_IRQn);
	NVIC_EnableIRQ(EXTI0_IRQn);
*/


}
 8002600:	bf00      	nop
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	48000800 	.word	0x48000800
 800260c:	48000c00 	.word	0x48000c00
 8002610:	48000400 	.word	0x48000400

08002614 <main>:
}


//MAIN
int main(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
//Config all
	RCC_Config();
 8002618:	f000 f930 	bl	800287c <RCC_Config>
	NVIC_Config();
 800261c:	f000 f8a4 	bl	8002768 <NVIC_Config>
	RUNTIME_Config();
 8002620:	f000 f9e6 	bl	80029f0 <RUNTIME_Config>
	STEPDIR_Config();
 8002624:	f000 f9ec 	bl	8002a00 <STEPDIR_Config>
	ENCODER_Config();
 8002628:	f7ff febe 	bl	80023a8 <ENCODER_Config>
	OUT_DIG_Config();
 800262c:	f7ff ff70 	bl	8002510 <OUT_DIG_Config>
	IN_DIG_Config();
 8002630:	f7ff ffa8 	bl	8002584 <IN_DIG_Config>
	IN_ANA_Config();
 8002634:	f7ff fdf4 	bl	8002220 <IN_ANA_Config>
	OUT_ANA_Config();
 8002638:	f7ff fdae 	bl	8002198 <OUT_ANA_Config>
	usbInit();
 800263c:	f000 fbe8 	bl	8002e10 <usbInit>
	RS232_Config();
 8002640:	f000 f958 	bl	80028f4 <RS232_Config>

	while(1)
	{
		//X1
		if(GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_1))
 8002644:	2102      	movs	r1, #2
 8002646:	481f      	ldr	r0, [pc, #124]	; (80026c4 <main+0xb0>)
 8002648:	f7fe fa0b 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X2
		if(GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_0))
 800264c:	2101      	movs	r1, #1
 800264e:	481d      	ldr	r0, [pc, #116]	; (80026c4 <main+0xb0>)
 8002650:	f7fe fa07 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X3
		if(GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_13))
 8002654:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002658:	481a      	ldr	r0, [pc, #104]	; (80026c4 <main+0xb0>)
 800265a:	f7fe fa02 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X4
		if(GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_4))
 800265e:	2110      	movs	r1, #16
 8002660:	4818      	ldr	r0, [pc, #96]	; (80026c4 <main+0xb0>)
 8002662:	f7fe f9fe 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X5
		if(GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_5))
 8002666:	2120      	movs	r1, #32
 8002668:	4816      	ldr	r0, [pc, #88]	; (80026c4 <main+0xb0>)
 800266a:	f7fe f9fa 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X6
		if(GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_9))
 800266e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002672:	4815      	ldr	r0, [pc, #84]	; (80026c8 <main+0xb4>)
 8002674:	f7fe f9f5 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X7
		if(GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_8))
 8002678:	f44f 7180 	mov.w	r1, #256	; 0x100
 800267c:	4812      	ldr	r0, [pc, #72]	; (80026c8 <main+0xb4>)
 800267e:	f7fe f9f0 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X8
		if(GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_7))
 8002682:	2180      	movs	r1, #128	; 0x80
 8002684:	4810      	ldr	r0, [pc, #64]	; (80026c8 <main+0xb4>)
 8002686:	f7fe f9ec 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X9
		if(GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_6))
 800268a:	2140      	movs	r1, #64	; 0x40
 800268c:	480e      	ldr	r0, [pc, #56]	; (80026c8 <main+0xb4>)
 800268e:	f7fe f9e8 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X10
		if(GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_3))
 8002692:	2108      	movs	r1, #8
 8002694:	480c      	ldr	r0, [pc, #48]	; (80026c8 <main+0xb4>)
 8002696:	f7fe f9e4 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X11
		if(GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_2))
 800269a:	2104      	movs	r1, #4
 800269c:	480b      	ldr	r0, [pc, #44]	; (80026cc <main+0xb8>)
 800269e:	f7fe f9e0 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X12
		if(GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_12))
 80026a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026a6:	4807      	ldr	r0, [pc, #28]	; (80026c4 <main+0xb0>)
 80026a8:	f7fe f9db 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X13
		if(GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_11))
 80026ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80026b0:	4804      	ldr	r0, [pc, #16]	; (80026c4 <main+0xb0>)
 80026b2:	f7fe f9d6 	bl	8000a62 <GPIO_ReadInputDataBit>
		{

		}
		//X14
		if(GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_10))
 80026b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026ba:	4802      	ldr	r0, [pc, #8]	; (80026c4 <main+0xb0>)
 80026bc:	f7fe f9d1 	bl	8000a62 <GPIO_ReadInputDataBit>
		if(GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_1))
 80026c0:	e7c0      	b.n	8002644 <main+0x30>
 80026c2:	bf00      	nop
 80026c4:	48000800 	.word	0x48000800
 80026c8:	48000400 	.word	0x48000400
 80026cc:	48000c00 	.word	0x48000c00

080026d0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	6039      	str	r1, [r7, #0]
 80026da:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80026dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	da0b      	bge.n	80026fc <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80026e4:	490d      	ldr	r1, [pc, #52]	; (800271c <NVIC_SetPriority+0x4c>)
 80026e6:	79fb      	ldrb	r3, [r7, #7]
 80026e8:	f003 030f 	and.w	r3, r3, #15
 80026ec:	3b04      	subs	r3, #4
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	b2d2      	uxtb	r2, r2
 80026f2:	0112      	lsls	r2, r2, #4
 80026f4:	b2d2      	uxtb	r2, r2
 80026f6:	440b      	add	r3, r1
 80026f8:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80026fa:	e009      	b.n	8002710 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80026fc:	4908      	ldr	r1, [pc, #32]	; (8002720 <NVIC_SetPriority+0x50>)
 80026fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002702:	683a      	ldr	r2, [r7, #0]
 8002704:	b2d2      	uxtb	r2, r2
 8002706:	0112      	lsls	r2, r2, #4
 8002708:	b2d2      	uxtb	r2, r2
 800270a:	440b      	add	r3, r1
 800270c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	bc80      	pop	{r7}
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	e000ed00 	.word	0xe000ed00
 8002720:	e000e100 	.word	0xe000e100

08002724 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3b01      	subs	r3, #1
 8002730:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002734:	d301      	bcc.n	800273a <SysTick_Config+0x16>
 8002736:	2301      	movs	r3, #1
 8002738:	e00f      	b.n	800275a <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 800273a:	4a0a      	ldr	r2, [pc, #40]	; (8002764 <SysTick_Config+0x40>)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8002742:	210f      	movs	r1, #15
 8002744:	f04f 30ff 	mov.w	r0, #4294967295
 8002748:	f7ff ffc2 	bl	80026d0 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800274c:	4b05      	ldr	r3, [pc, #20]	; (8002764 <SysTick_Config+0x40>)
 800274e:	2200      	movs	r2, #0
 8002750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002752:	4b04      	ldr	r3, [pc, #16]	; (8002764 <SysTick_Config+0x40>)
 8002754:	2207      	movs	r2, #7
 8002756:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	e000e010 	.word	0xe000e010

08002768 <NVIC_Config>:
#include "nvic.h"
#include "io.h"

uint8_t interruptNr;
void NVIC_Config()
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
	#ifdef  VECT_TAB_RAM
	NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  /* VECT_TAB_FLASH  */
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
 800276e:	2100      	movs	r1, #0
 8002770:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002774:	f7fe fa4c 	bl	8000c10 <NVIC_SetVectorTable>
	#endif

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 8002778:	f44f 7040 	mov.w	r0, #768	; 0x300
 800277c:	f7fe f9d4 	bl	8000b28 <NVIC_PriorityGroupConfig>

	NVIC_InitTypeDef NVIC_InitStructure;

	SysTick_Config(9000000);
 8002780:	4815      	ldr	r0, [pc, #84]	; (80027d8 <NVIC_Config+0x70>)
 8002782:	f7ff ffcf 	bl	8002724 <SysTick_Config>

			//Runtime
	        NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8002786:	231c      	movs	r3, #28
 8002788:	713b      	strb	r3, [r7, #4]
	        NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
 800278a:	2303      	movs	r3, #3
 800278c:	717b      	strb	r3, [r7, #5]
	        NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800278e:	2300      	movs	r3, #0
 8002790:	71bb      	strb	r3, [r7, #6]
	        NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002792:	2301      	movs	r3, #1
 8002794:	71fb      	strb	r3, [r7, #7]
	        NVIC_Init(&NVIC_InitStructure);
 8002796:	1d3b      	adds	r3, r7, #4
 8002798:	4618      	mov	r0, r3
 800279a:	f7fe f9d7 	bl	8000b4c <NVIC_Init>

	        NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 800279e:	231d      	movs	r3, #29
 80027a0:	713b      	strb	r3, [r7, #4]
	        NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80027a2:	2301      	movs	r3, #1
 80027a4:	717b      	strb	r3, [r7, #5]
	        NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80027a6:	2300      	movs	r3, #0
 80027a8:	71bb      	strb	r3, [r7, #6]
	        NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80027aa:	2301      	movs	r3, #1
 80027ac:	71fb      	strb	r3, [r7, #7]
	        NVIC_Init(&NVIC_InitStructure);
 80027ae:	1d3b      	adds	r3, r7, #4
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7fe f9cb 	bl	8000b4c <NVIC_Init>

	        NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn;
 80027b6:	231e      	movs	r3, #30
 80027b8:	713b      	strb	r3, [r7, #4]
	        NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 80027ba:	2302      	movs	r3, #2
 80027bc:	717b      	strb	r3, [r7, #5]
	        NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80027be:	2300      	movs	r3, #0
 80027c0:	71bb      	strb	r3, [r7, #6]
	        NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80027c2:	2301      	movs	r3, #1
 80027c4:	71fb      	strb	r3, [r7, #7]
	        NVIC_Init(&NVIC_InitStructure);
 80027c6:	1d3b      	adds	r3, r7, #4
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7fe f9bf 	bl	8000b4c <NVIC_Init>


}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	00895440 	.word	0x00895440

080027dc <SysTick_Handler>:
void SysTick_Handler()
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
	static uint8_t exceed;
	static uint32_t a;
	if(a==7){ a=0;  TIM2->CNT++;}
 80027e0:	4b11      	ldr	r3, [pc, #68]	; (8002828 <SysTick_Handler+0x4c>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2b07      	cmp	r3, #7
 80027e6:	d108      	bne.n	80027fa <SysTick_Handler+0x1e>
 80027e8:	4b0f      	ldr	r3, [pc, #60]	; (8002828 <SysTick_Handler+0x4c>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80027f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027f4:	3201      	adds	r2, #1
 80027f6:	625a      	str	r2, [r3, #36]	; 0x24
 80027f8:	e004      	b.n	8002804 <SysTick_Handler+0x28>
	else
		a++;
 80027fa:	4b0b      	ldr	r3, [pc, #44]	; (8002828 <SysTick_Handler+0x4c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	3301      	adds	r3, #1
 8002800:	4a09      	ldr	r2, [pc, #36]	; (8002828 <SysTick_Handler+0x4c>)
 8002802:	6013      	str	r3, [r2, #0]

	if(a == 0xFFFFFFFF){ exceed++; a=0;}
 8002804:	4b08      	ldr	r3, [pc, #32]	; (8002828 <SysTick_Handler+0x4c>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800280c:	d108      	bne.n	8002820 <SysTick_Handler+0x44>
 800280e:	4b07      	ldr	r3, [pc, #28]	; (800282c <SysTick_Handler+0x50>)
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	3301      	adds	r3, #1
 8002814:	b2da      	uxtb	r2, r3
 8002816:	4b05      	ldr	r3, [pc, #20]	; (800282c <SysTick_Handler+0x50>)
 8002818:	701a      	strb	r2, [r3, #0]
 800281a:	4b03      	ldr	r3, [pc, #12]	; (8002828 <SysTick_Handler+0x4c>)
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]
	//exceed*0xFFFFFFFF + a; //runtime(sec)
}
 8002820:	bf00      	nop
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr
 8002828:	2000004c 	.word	0x2000004c
 800282c:	20000050 	.word	0x20000050

08002830 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)//enc1
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM3, TIM_IT_CC3) == SET)
 8002834:	2108      	movs	r1, #8
 8002836:	4806      	ldr	r0, [pc, #24]	; (8002850 <TIM3_IRQHandler+0x20>)
 8002838:	f7ff f9cc 	bl	8001bd4 <TIM_GetITStatus>
 800283c:	4603      	mov	r3, r0
 800283e:	2b01      	cmp	r3, #1
 8002840:	d103      	bne.n	800284a <TIM3_IRQHandler+0x1a>
	    {
	        TIM_ClearITPendingBit(TIM4, TIM_IT_CC3);
 8002842:	2108      	movs	r1, #8
 8002844:	4803      	ldr	r0, [pc, #12]	; (8002854 <TIM3_IRQHandler+0x24>)
 8002846:	f7ff f9ee 	bl	8001c26 <TIM_ClearITPendingBit>

	    }

}
 800284a:	bf00      	nop
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	40000400 	.word	0x40000400
 8002854:	40000800 	.word	0x40000800

08002858 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)//enc2
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM4, TIM_IT_CC4) == SET)
 800285c:	2110      	movs	r1, #16
 800285e:	4806      	ldr	r0, [pc, #24]	; (8002878 <TIM4_IRQHandler+0x20>)
 8002860:	f7ff f9b8 	bl	8001bd4 <TIM_GetITStatus>
 8002864:	4603      	mov	r3, r0
 8002866:	2b01      	cmp	r3, #1
 8002868:	d103      	bne.n	8002872 <TIM4_IRQHandler+0x1a>
	    {
	        TIM_ClearITPendingBit(TIM4, TIM_IT_CC4);
 800286a:	2110      	movs	r1, #16
 800286c:	4802      	ldr	r0, [pc, #8]	; (8002878 <TIM4_IRQHandler+0x20>)
 800286e:	f7ff f9da 	bl	8001c26 <TIM_ClearITPendingBit>

	    }
}
 8002872:	bf00      	nop
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40000800 	.word	0x40000800

0800287c <RCC_Config>:
 */
#include "stm32f30x.h"
#include "rcc.h"

void RCC_Config()
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
	RCC_DeInit();
 8002882:	f7fe f9db 	bl	8000c3c <RCC_DeInit>

	 	ErrorStatus HSEStartUpStatus;
	 	RCC_HSEConfig(RCC_HSE_ON);
 8002886:	2001      	movs	r0, #1
 8002888:	f7fe fa16 	bl	8000cb8 <RCC_HSEConfig>
	 	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800288c:	f7fe fa26 	bl	8000cdc <RCC_WaitForHSEStartUp>
 8002890:	4603      	mov	r3, r0
 8002892:	71fb      	strb	r3, [r7, #7]

	 	if (HSEStartUpStatus == SUCCESS)
 8002894:	79fb      	ldrb	r3, [r7, #7]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d128      	bne.n	80028ec <RCC_Config+0x70>
	 		{
			FLASH_SetLatency(FLASH_Latency_2);
 800289a:	2002      	movs	r0, #2
 800289c:	f7fd fff8 	bl	8000890 <FLASH_SetLatency>
			FLASH_PrefetchBufferCmd(ENABLE);
 80028a0:	2001      	movs	r0, #1
 80028a2:	f7fe f811 	bl	80008c8 <FLASH_PrefetchBufferCmd>
			RCC_HCLKConfig(RCC_SYSCLK_Div1);
 80028a6:	2000      	movs	r0, #0
 80028a8:	f7fe fa94 	bl	8000dd4 <RCC_HCLKConfig>
			RCC_PCLK2Config(RCC_HCLK_Div1);
 80028ac:	2000      	movs	r0, #0
 80028ae:	f7fe fac9 	bl	8000e44 <RCC_PCLK2Config>
			RCC_PCLK1Config(RCC_HCLK_Div2);
 80028b2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80028b6:	f7fe faa9 	bl	8000e0c <RCC_PCLK1Config>
			RCC_PLLConfig(RCC_PLLSource_PREDIV1, RCC_PLLMul_9);//72MHZ
 80028ba:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 80028be:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80028c2:	f7fe fa33 	bl	8000d2c <RCC_PLLConfig>
			RCC_PLLCmd(ENABLE);
 80028c6:	2001      	movs	r0, #1
 80028c8:	f7fe fa4a 	bl	8000d60 <RCC_PLLCmd>
			while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET) {
 80028cc:	bf00      	nop
 80028ce:	2019      	movs	r0, #25
 80028d0:	f7fe fe36 	bl	8001540 <RCC_GetFlagStatus>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d0f9      	beq.n	80028ce <RCC_Config+0x52>
			}
	 	RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80028da:	2002      	movs	r0, #2
 80028dc:	f7fe fa50 	bl	8000d80 <RCC_SYSCLKConfig>
	 	while (RCC_GetSYSCLKSource() != 0x08) {
 80028e0:	bf00      	nop
 80028e2:	f7fe fa69 	bl	8000db8 <RCC_GetSYSCLKSource>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b08      	cmp	r3, #8
 80028ea:	d1fa      	bne.n	80028e2 <RCC_Config+0x66>
	 	}
	 		}
}
 80028ec:	bf00      	nop
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <RS232_Config>:

#define bufferSize 512
uint32_t BuforRX[bufferSize];

void RS232_Config()
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b094      	sub	sp, #80	; 0x50
 80028f8:	af00      	add	r7, sp, #0

	 GPIO_InitTypeDef       GPIO_InitStructure;
	USART_InitTypeDef     USART_InitStructure;
	DMA_InitTypeDef    DMA_InitStructure;
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80028fa:	2101      	movs	r1, #1
 80028fc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002900:	f7fe fde2 	bl	80014c8 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8002904:	2101      	movs	r1, #1
 8002906:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800290a:	f7fe fdbf 	bl	800148c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 800290e:	2101      	movs	r1, #1
 8002910:	2001      	movs	r0, #1
 8002912:	f7fe fdbb 	bl	800148c <RCC_AHBPeriphClockCmd>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_7); //tx
 8002916:	2207      	movs	r2, #7
 8002918:	2109      	movs	r1, #9
 800291a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800291e:	f7fe f8bb 	bl	8000a98 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_7);//rx
 8002922:	2207      	movs	r2, #7
 8002924:	210a      	movs	r1, #10
 8002926:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800292a:	f7fe f8b5 	bl	8000a98 <GPIO_PinAFConfig>

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 800292e:	2302      	movs	r3, #2
 8002930:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002934:	2302      	movs	r3, #2
 8002936:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800293a:	2300      	movs	r3, #0
 800293c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8002940:	2301      	movs	r3, #1
 8002942:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 8002946:	230c      	movs	r3, #12
 8002948:	64bb      	str	r3, [r7, #72]	; 0x48
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800294a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800294e:	4619      	mov	r1, r3
 8002950:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002954:	f7fd ffd4 	bl	8000900 <GPIO_Init>

	USART_InitStructure.USART_BaudRate = 115200; // 460800 ;//230400;//921600;//115200; //9600
 8002958:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800295c:	633b      	str	r3, [r7, #48]	; 0x30
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800295e:	2300      	movs	r3, #0
 8002960:	637b      	str	r3, [r7, #52]	; 0x34
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8002962:	2300      	movs	r3, #0
 8002964:	63bb      	str	r3, [r7, #56]	; 0x38
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8002966:	2300      	movs	r3, #0
 8002968:	63fb      	str	r3, [r7, #60]	; 0x3c
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800296a:	2300      	movs	r3, #0
 800296c:	647b      	str	r3, [r7, #68]	; 0x44
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800296e:	230c      	movs	r3, #12
 8002970:	643b      	str	r3, [r7, #64]	; 0x40
	USART_Init(USART2, &USART_InitStructure);
 8002972:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002976:	4619      	mov	r1, r3
 8002978:	4819      	ldr	r0, [pc, #100]	; (80029e0 <RS232_Config+0xec>)
 800297a:	f7ff fb19 	bl	8001fb0 <USART_Init>

	 DMA_StructInit(&DMA_InitStructure);//rx
 800297e:	1d3b      	adds	r3, r7, #4
 8002980:	4618      	mov	r0, r3
 8002982:	f7fd ff3e 	bl	8000802 <DMA_StructInit>

	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&USART2->RDR;//UART8_BASE + 4;//Adres docelowy transferu
 8002986:	4b17      	ldr	r3, [pc, #92]	; (80029e4 <RS232_Config+0xf0>)
 8002988:	607b      	str	r3, [r7, #4]
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)BuforRX;
 800298a:	4b17      	ldr	r3, [pc, #92]	; (80029e8 <RS232_Config+0xf4>)
 800298c:	60bb      	str	r3, [r7, #8]

	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 800298e:	2300      	movs	r3, #0
 8002990:	60fb      	str	r3, [r7, #12]
	DMA_InitStructure.DMA_BufferSize =bufferSize; //Liczba elementow do przeslania (dlugosc bufora)
 8002992:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002996:	823b      	strh	r3, [r7, #16]
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;//Wylaczenie automatycznego zwiekszania adresu po stronie ADC
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;//Wlaczenie automatycznego zwiekszania adresu po stronie pamieci (bufora)
 800299c:	2380      	movs	r3, #128	; 0x80
 800299e:	61bb      	str	r3, [r7, #24]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;//Rozmiar pojedynczych przesylanych danych po stronie licznika (Byte = 8bit)
 80029a0:	2300      	movs	r3, #0
 80029a2:	61fb      	str	r3, [r7, #28]
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;//Rozmiar pojedynczych przesylanych danych po stronie pamieci (bufora)
 80029a4:	2300      	movs	r3, #0
 80029a6:	623b      	str	r3, [r7, #32]
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;//Tryb dzialana kontrolera DMA - powtarzanie cykliczne
 80029a8:	2320      	movs	r3, #32
 80029aa:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;//Priorytet DMA
 80029ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029b0:	62bb      	str	r3, [r7, #40]	; 0x28

	DMA_Init(DMA1_Channel5,&DMA_InitStructure);
 80029b2:	1d3b      	adds	r3, r7, #4
 80029b4:	4619      	mov	r1, r3
 80029b6:	480d      	ldr	r0, [pc, #52]	; (80029ec <RS232_Config+0xf8>)
 80029b8:	f7fd fee4 	bl	8000784 <DMA_Init>

	DMA_Cmd(DMA1_Channel5, ENABLE);//rx
 80029bc:	2101      	movs	r1, #1
 80029be:	480b      	ldr	r0, [pc, #44]	; (80029ec <RS232_Config+0xf8>)
 80029c0:	f7fd ff49 	bl	8000856 <DMA_Cmd>

	USART_DMACmd(USART2, USART_DMAReq_Rx, ENABLE);
 80029c4:	2201      	movs	r2, #1
 80029c6:	2140      	movs	r1, #64	; 0x40
 80029c8:	4805      	ldr	r0, [pc, #20]	; (80029e0 <RS232_Config+0xec>)
 80029ca:	f7ff fbc8 	bl	800215e <USART_DMACmd>
	USART_Cmd(USART2, ENABLE);
 80029ce:	2101      	movs	r1, #1
 80029d0:	4803      	ldr	r0, [pc, #12]	; (80029e0 <RS232_Config+0xec>)
 80029d2:	f7ff fba9 	bl	8002128 <USART_Cmd>

}
 80029d6:	bf00      	nop
 80029d8:	3750      	adds	r7, #80	; 0x50
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40004400 	.word	0x40004400
 80029e4:	40004424 	.word	0x40004424
 80029e8:	20000058 	.word	0x20000058
 80029ec:	40020058 	.word	0x40020058

080029f0 <RUNTIME_Config>:
#include "stm32f30x.h"
#include "runtime.h"


void RUNTIME_Config()
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
	//Przerwanie od Systicka inkrementuje licznik TIM2->CNT
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2,ENABLE);
 80029f4:	2101      	movs	r1, #1
 80029f6:	2001      	movs	r0, #1
 80029f8:	f7fe fd84 	bl	8001504 <RCC_APB1PeriphClockCmd>
	//TIM_TimeBaseInit(TIM2,&TIM_TimeBaseStructure);

	//TIM_ITConfig(TIM2,TIM_IT_Update,ENABLE);
	//TIM_Cmd(TIM2,ENABLE);

}
 80029fc:	bf00      	nop
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <STEPDIR_Config>:
 *      Author: ukasz Krzyciak
 */
#include "stm32f30x.h"
#include "stepdir.h"

void STEPDIR_Config(void){
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08a      	sub	sp, #40	; 0x28
 8002a04:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef   GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
    TIM_OCInitTypeDef  TIM_OCInitStructure;

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8002a06:	2101      	movs	r1, #1
 8002a08:	2001      	movs	r0, #1
 8002a0a:	f7fe fd5d 	bl	80014c8 <RCC_APB2PeriphClockCmd>
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOF | RCC_AHBPeriph_GPIOB | RCC_AHBPeriph_GPIOC | RCC_AHBPeriph_GPIOA | RCC_AHBPeriph_GPIOD, ENABLE);
 8002a0e:	2101      	movs	r1, #1
 8002a10:	f44f 00bc 	mov.w	r0, #6160384	; 0x5e0000
 8002a14:	f7fe fd3a 	bl	800148c <RCC_AHBPeriphClockCmd>

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8,ENABLE);//step3 PC8
 8002a18:	2101      	movs	r1, #1
 8002a1a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002a1e:	f7fe fd53 	bl	80014c8 <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16,ENABLE);//step2 PB4
 8002a22:	2101      	movs	r1, #1
 8002a24:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002a28:	f7fe fd4e 	bl	80014c8 <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM17,ENABLE);//step1 PB5
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002a32:	f7fe fd49 	bl	80014c8 <RCC_APB2PeriphClockCmd>

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1,ENABLE);//counter step1
 8002a36:	2101      	movs	r1, #1
 8002a38:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002a3c:	f7fe fd44 	bl	80014c8 <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM15,ENABLE);//counter step2
 8002a40:	2101      	movs	r1, #1
 8002a42:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002a46:	f7fe fd3f 	bl	80014c8 <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM20,ENABLE);//counter step3
 8002a4a:	2101      	movs	r1, #1
 8002a4c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002a50:	f7fe fd3a 	bl	80014c8 <RCC_APB2PeriphClockCmd>

    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002a54:	2302      	movs	r3, #2
 8002a56:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8002a60:	2301      	movs	r3, #1
 8002a62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8002a66:	2302      	movs	r3, #2
 8002a68:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5;
 8002a6c:	2330      	movs	r3, #48	; 0x30
 8002a6e:	623b      	str	r3, [r7, #32]
    GPIO_Init(GPIOB,&GPIO_InitStructure);
 8002a70:	f107 0320 	add.w	r3, r7, #32
 8002a74:	4619      	mov	r1, r3
 8002a76:	4884      	ldr	r0, [pc, #528]	; (8002c88 <STEPDIR_Config+0x288>)
 8002a78:	f7fd ff42 	bl	8000900 <GPIO_Init>

    GPIO_PinAFConfig(GPIOB, GPIO_PinSource5,GPIO_AF_10);//tim17 ch1
 8002a7c:	220a      	movs	r2, #10
 8002a7e:	2105      	movs	r1, #5
 8002a80:	4881      	ldr	r0, [pc, #516]	; (8002c88 <STEPDIR_Config+0x288>)
 8002a82:	f7fe f809 	bl	8000a98 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOB,GPIO_PinSource4,GPIO_AF_1);//tim16 ch1
 8002a86:	2201      	movs	r2, #1
 8002a88:	2104      	movs	r1, #4
 8002a8a:	487f      	ldr	r0, [pc, #508]	; (8002c88 <STEPDIR_Config+0x288>)
 8002a8c:	f7fe f804 	bl	8000a98 <GPIO_PinAFConfig>

    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002a90:	2302      	movs	r3, #2
 8002a92:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002a96:	2300      	movs	r3, #0
 8002a98:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8002aa8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002aac:	623b      	str	r3, [r7, #32]
    GPIO_Init(GPIOC,&GPIO_InitStructure);
 8002aae:	f107 0320 	add.w	r3, r7, #32
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4875      	ldr	r0, [pc, #468]	; (8002c8c <STEPDIR_Config+0x28c>)
 8002ab6:	f7fd ff23 	bl	8000900 <GPIO_Init>

    GPIO_PinAFConfig(GPIOC,GPIO_PinSource8,GPIO_AF_4);//tim8 ch3
 8002aba:	2204      	movs	r2, #4
 8002abc:	2108      	movs	r1, #8
 8002abe:	4873      	ldr	r0, [pc, #460]	; (8002c8c <STEPDIR_Config+0x28c>)
 8002ac0:	f7fd ffea 	bl	8000a98 <GPIO_PinAFConfig>

    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
   GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_15;//dir1 PA8 //dir2 PA15
 8002aca:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8002ace:	623b      	str	r3, [r7, #32]
    GPIO_Init(GPIOA,&GPIO_InitStructure);
 8002ad0:	f107 0320 	add.w	r3, r7, #32
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ada:	f7fd ff11 	bl	8000900 <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;//dir3 PC9
 8002ade:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ae2:	623b      	str	r3, [r7, #32]
    GPIO_Init(GPIOC,&GPIO_InitStructure);
 8002ae4:	f107 0320 	add.w	r3, r7, #32
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4868      	ldr	r0, [pc, #416]	; (8002c8c <STEPDIR_Config+0x28c>)
 8002aec:	f7fd ff08 	bl	8000900 <GPIO_Init>


    //--------------------------------------------------------------------------------------------------------
    //step1 TIM17
    TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002af0:	2300      	movs	r3, #0
 8002af2:	82fb      	strh	r3, [r7, #22]
    TIM_TimeBaseStructure.TIM_Period = 1000;
 8002af4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002af8:	61bb      	str	r3, [r7, #24]
    TIM_TimeBaseStructure.TIM_Prescaler = 250;
 8002afa:	23fa      	movs	r3, #250	; 0xfa
 8002afc:	82bb      	strh	r3, [r7, #20]
    TIM_TimeBaseInit(TIM17,&TIM_TimeBaseStructure);
 8002afe:	f107 0314 	add.w	r3, r7, #20
 8002b02:	4619      	mov	r1, r3
 8002b04:	4862      	ldr	r0, [pc, #392]	; (8002c90 <STEPDIR_Config+0x290>)
 8002b06:	f7fe fd5b 	bl	80015c0 <TIM_TimeBaseInit>

    TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8002b0a:	2360      	movs	r3, #96	; 0x60
 8002b0c:	603b      	str	r3, [r7, #0]
    TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	80bb      	strh	r3, [r7, #4]
    TIM_OCInitStructure.TIM_Pulse = 500;
 8002b12:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002b16:	60bb      	str	r3, [r7, #8]
    TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	81bb      	strh	r3, [r7, #12]
    TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 8002b1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b20:	823b      	strh	r3, [r7, #16]
    TIM_OC1Init(TIM17, &TIM_OCInitStructure);
 8002b22:	463b      	mov	r3, r7
 8002b24:	4619      	mov	r1, r3
 8002b26:	485a      	ldr	r0, [pc, #360]	; (8002c90 <STEPDIR_Config+0x290>)
 8002b28:	f7fe fdf6 	bl	8001718 <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM17, TIM_OCPreload_Enable);
 8002b2c:	2108      	movs	r1, #8
 8002b2e:	4858      	ldr	r0, [pc, #352]	; (8002c90 <STEPDIR_Config+0x290>)
 8002b30:	f7fe ff02 	bl	8001938 <TIM_OC1PreloadConfig>
    SYSCFG->CFGR1 |= SYSCFG_CFGR1_TIM1_ITR3_RMP;//remap
 8002b34:	4a57      	ldr	r2, [pc, #348]	; (8002c94 <STEPDIR_Config+0x294>)
 8002b36:	4b57      	ldr	r3, [pc, #348]	; (8002c94 <STEPDIR_Config+0x294>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b3e:	6013      	str	r3, [r2, #0]

    //licznik1 TIM1
    TIM_TimeBaseStructure.TIM_Period = 1000;
 8002b40:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b44:	61bb      	str	r3, [r7, #24]
    //TIM_TimeBaseStructure.TIM_Period = 1;
    TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8002b46:	2300      	movs	r3, #0
 8002b48:	82bb      	strh	r3, [r7, #20]
    TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	82fb      	strh	r3, [r7, #22]
    TIM_TimeBaseInit(TIM1,&TIM_TimeBaseStructure);
 8002b4e:	f107 0314 	add.w	r3, r7, #20
 8002b52:	4619      	mov	r1, r3
 8002b54:	4850      	ldr	r0, [pc, #320]	; (8002c98 <STEPDIR_Config+0x298>)
 8002b56:	f7fe fd33 	bl	80015c0 <TIM_TimeBaseInit>

    TIM_SelectSlaveMode(TIM1,TIM_SlaveMode_External1);
 8002b5a:	2107      	movs	r1, #7
 8002b5c:	484e      	ldr	r0, [pc, #312]	; (8002c98 <STEPDIR_Config+0x298>)
 8002b5e:	f7ff f8a6 	bl	8001cae <TIM_SelectSlaveMode>
    TIM_SelectInputTrigger(TIM1,TIM_TS_ITR3);
 8002b62:	2130      	movs	r1, #48	; 0x30
 8002b64:	484c      	ldr	r0, [pc, #304]	; (8002c98 <STEPDIR_Config+0x298>)
 8002b66:	f7ff f86f 	bl	8001c48 <TIM_SelectInputTrigger>

    //TIM_ITConfig(TIM1,TIM_IT_CC1,ENABLE);

   TIM_CtrlPWMOutputs(TIM17,ENABLE);
 8002b6a:	2101      	movs	r1, #1
 8002b6c:	4848      	ldr	r0, [pc, #288]	; (8002c90 <STEPDIR_Config+0x290>)
 8002b6e:	f7fe ffe6 	bl	8001b3e <TIM_CtrlPWMOutputs>
   //TIM_Cmd(TIM17,ENABLE);  //uncomment to run

   TIM_Cmd(TIM1,ENABLE);
 8002b72:	2101      	movs	r1, #1
 8002b74:	4848      	ldr	r0, [pc, #288]	; (8002c98 <STEPDIR_Config+0x298>)
 8002b76:	f7fe fdb0 	bl	80016da <TIM_Cmd>
   //--------------------------------------------------------------------------------------------------------

   //step2 TIM16
       TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	82fb      	strh	r3, [r7, #22]
       TIM_TimeBaseStructure.TIM_Period = 1000;
 8002b7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b82:	61bb      	str	r3, [r7, #24]
       TIM_TimeBaseStructure.TIM_Prescaler = 250;
 8002b84:	23fa      	movs	r3, #250	; 0xfa
 8002b86:	82bb      	strh	r3, [r7, #20]
       TIM_TimeBaseInit(TIM16,&TIM_TimeBaseStructure);
 8002b88:	f107 0314 	add.w	r3, r7, #20
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	4843      	ldr	r0, [pc, #268]	; (8002c9c <STEPDIR_Config+0x29c>)
 8002b90:	f7fe fd16 	bl	80015c0 <TIM_TimeBaseInit>

       TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8002b94:	2360      	movs	r3, #96	; 0x60
 8002b96:	603b      	str	r3, [r7, #0]
       TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	80bb      	strh	r3, [r7, #4]
       TIM_OCInitStructure.TIM_Pulse = 500;
 8002b9c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002ba0:	60bb      	str	r3, [r7, #8]
       TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	81bb      	strh	r3, [r7, #12]
       TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 8002ba6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002baa:	823b      	strh	r3, [r7, #16]
       TIM_OC1Init(TIM16, &TIM_OCInitStructure);
 8002bac:	463b      	mov	r3, r7
 8002bae:	4619      	mov	r1, r3
 8002bb0:	483a      	ldr	r0, [pc, #232]	; (8002c9c <STEPDIR_Config+0x29c>)
 8002bb2:	f7fe fdb1 	bl	8001718 <TIM_OC1Init>
       TIM_OC1PreloadConfig(TIM16, TIM_OCPreload_Enable);
 8002bb6:	2108      	movs	r1, #8
 8002bb8:	4838      	ldr	r0, [pc, #224]	; (8002c9c <STEPDIR_Config+0x29c>)
 8002bba:	f7fe febd 	bl	8001938 <TIM_OC1PreloadConfig>

       //licznik2 TIM15
       TIM_TimeBaseStructure.TIM_Period = 65535;
 8002bbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bc2:	61bb      	str	r3, [r7, #24]
       TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	82bb      	strh	r3, [r7, #20]
       TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	82fb      	strh	r3, [r7, #22]
       TIM_TimeBaseInit(TIM15,&TIM_TimeBaseStructure);
 8002bcc:	f107 0314 	add.w	r3, r7, #20
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4833      	ldr	r0, [pc, #204]	; (8002ca0 <STEPDIR_Config+0x2a0>)
 8002bd4:	f7fe fcf4 	bl	80015c0 <TIM_TimeBaseInit>

       TIM_SelectSlaveMode(TIM15,TIM_SlaveMode_External1);
 8002bd8:	2107      	movs	r1, #7
 8002bda:	4831      	ldr	r0, [pc, #196]	; (8002ca0 <STEPDIR_Config+0x2a0>)
 8002bdc:	f7ff f867 	bl	8001cae <TIM_SelectSlaveMode>
       TIM_SelectInputTrigger(TIM15,TIM_TS_ITR2);
 8002be0:	2120      	movs	r1, #32
 8002be2:	482f      	ldr	r0, [pc, #188]	; (8002ca0 <STEPDIR_Config+0x2a0>)
 8002be4:	f7ff f830 	bl	8001c48 <TIM_SelectInputTrigger>

      TIM_CtrlPWMOutputs(TIM16,ENABLE);
 8002be8:	2101      	movs	r1, #1
 8002bea:	482c      	ldr	r0, [pc, #176]	; (8002c9c <STEPDIR_Config+0x29c>)
 8002bec:	f7fe ffa7 	bl	8001b3e <TIM_CtrlPWMOutputs>
      //TIM_Cmd(TIM16,ENABLE);

      TIM_Cmd(TIM15,ENABLE);
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	482b      	ldr	r0, [pc, #172]	; (8002ca0 <STEPDIR_Config+0x2a0>)
 8002bf4:	f7fe fd71 	bl	80016da <TIM_Cmd>
      //--------------------------------------------------------------------------------------------------------


      //step3 TIM8
          TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	82fb      	strh	r3, [r7, #22]
          TIM_TimeBaseStructure.TIM_Period = 1000;
 8002bfc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c00:	61bb      	str	r3, [r7, #24]
          TIM_TimeBaseStructure.TIM_Prescaler = 250;
 8002c02:	23fa      	movs	r3, #250	; 0xfa
 8002c04:	82bb      	strh	r3, [r7, #20]
          TIM_TimeBaseInit(TIM8,&TIM_TimeBaseStructure);
 8002c06:	f107 0314 	add.w	r3, r7, #20
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	4825      	ldr	r0, [pc, #148]	; (8002ca4 <STEPDIR_Config+0x2a4>)
 8002c0e:	f7fe fcd7 	bl	80015c0 <TIM_TimeBaseInit>

          TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8002c12:	2360      	movs	r3, #96	; 0x60
 8002c14:	603b      	str	r3, [r7, #0]
          TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8002c16:	2301      	movs	r3, #1
 8002c18:	80bb      	strh	r3, [r7, #4]
          TIM_OCInitStructure.TIM_Pulse = 500;
 8002c1a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002c1e:	60bb      	str	r3, [r7, #8]
          TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8002c20:	2300      	movs	r3, #0
 8002c22:	81bb      	strh	r3, [r7, #12]
          TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 8002c24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c28:	823b      	strh	r3, [r7, #16]
          TIM_OC3Init(TIM8, &TIM_OCInitStructure);
 8002c2a:	463b      	mov	r3, r7
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	481d      	ldr	r0, [pc, #116]	; (8002ca4 <STEPDIR_Config+0x2a4>)
 8002c30:	f7fe fe04 	bl	800183c <TIM_OC3Init>
          TIM_OC3PreloadConfig(TIM8, TIM_OCPreload_Enable);
 8002c34:	2108      	movs	r1, #8
 8002c36:	481b      	ldr	r0, [pc, #108]	; (8002ca4 <STEPDIR_Config+0x2a4>)
 8002c38:	f7fe fe99 	bl	800196e <TIM_OC3PreloadConfig>
          TIM_SelectOutputTrigger(TIM8,TIM_TRGOSource_OC3Ref);
 8002c3c:	2160      	movs	r1, #96	; 0x60
 8002c3e:	4819      	ldr	r0, [pc, #100]	; (8002ca4 <STEPDIR_Config+0x2a4>)
 8002c40:	f7ff f81d 	bl	8001c7e <TIM_SelectOutputTrigger>

          //licznik3 TIM20
          TIM_TimeBaseStructure.TIM_Period = 65535;
 8002c44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c48:	61bb      	str	r3, [r7, #24]
          TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	82bb      	strh	r3, [r7, #20]
          TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	82fb      	strh	r3, [r7, #22]
          TIM_TimeBaseInit(TIM20,&TIM_TimeBaseStructure);
 8002c52:	f107 0314 	add.w	r3, r7, #20
 8002c56:	4619      	mov	r1, r3
 8002c58:	4813      	ldr	r0, [pc, #76]	; (8002ca8 <STEPDIR_Config+0x2a8>)
 8002c5a:	f7fe fcb1 	bl	80015c0 <TIM_TimeBaseInit>

          TIM_SelectSlaveMode(TIM20,TIM_SlaveMode_External1);
 8002c5e:	2107      	movs	r1, #7
 8002c60:	4811      	ldr	r0, [pc, #68]	; (8002ca8 <STEPDIR_Config+0x2a8>)
 8002c62:	f7ff f824 	bl	8001cae <TIM_SelectSlaveMode>
          TIM_SelectInputTrigger(TIM20,TIM_TS_ITR1);
 8002c66:	2110      	movs	r1, #16
 8002c68:	480f      	ldr	r0, [pc, #60]	; (8002ca8 <STEPDIR_Config+0x2a8>)
 8002c6a:	f7fe ffed 	bl	8001c48 <TIM_SelectInputTrigger>


         TIM_CtrlPWMOutputs(TIM8,ENABLE);
 8002c6e:	2101      	movs	r1, #1
 8002c70:	480c      	ldr	r0, [pc, #48]	; (8002ca4 <STEPDIR_Config+0x2a4>)
 8002c72:	f7fe ff64 	bl	8001b3e <TIM_CtrlPWMOutputs>
         //TIM_Cmd(TIM8,ENABLE);

         TIM_Cmd(TIM20,ENABLE);
 8002c76:	2101      	movs	r1, #1
 8002c78:	480b      	ldr	r0, [pc, #44]	; (8002ca8 <STEPDIR_Config+0x2a8>)
 8002c7a:	f7fe fd2e 	bl	80016da <TIM_Cmd>
         //--------------------------------------------------------------------------------------------------------


}
 8002c7e:	bf00      	nop
 8002c80:	3728      	adds	r7, #40	; 0x28
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	48000400 	.word	0x48000400
 8002c8c:	48000800 	.word	0x48000800
 8002c90:	40014800 	.word	0x40014800
 8002c94:	40010000 	.word	0x40010000
 8002c98:	40012c00 	.word	0x40012c00
 8002c9c:	40014400 	.word	0x40014400
 8002ca0:	40014000 	.word	0x40014000
 8002ca4:	40013400 	.word	0x40013400
 8002ca8:	40015000 	.word	0x40015000

08002cac <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002cb0:	4a1b      	ldr	r2, [pc, #108]	; (8002d20 <SystemInit+0x74>)
 8002cb2:	4b1b      	ldr	r3, [pc, #108]	; (8002d20 <SystemInit+0x74>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f043 0301 	orr.w	r3, r3, #1
 8002cba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8002cbc:	4918      	ldr	r1, [pc, #96]	; (8002d20 <SystemInit+0x74>)
 8002cbe:	4b18      	ldr	r3, [pc, #96]	; (8002d20 <SystemInit+0x74>)
 8002cc0:	685a      	ldr	r2, [r3, #4]
 8002cc2:	4b18      	ldr	r3, [pc, #96]	; (8002d24 <SystemInit+0x78>)
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002cc8:	4a15      	ldr	r2, [pc, #84]	; (8002d20 <SystemInit+0x74>)
 8002cca:	4b15      	ldr	r3, [pc, #84]	; (8002d20 <SystemInit+0x74>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cd6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002cd8:	4a11      	ldr	r2, [pc, #68]	; (8002d20 <SystemInit+0x74>)
 8002cda:	4b11      	ldr	r3, [pc, #68]	; (8002d20 <SystemInit+0x74>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ce2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002ce4:	4a0e      	ldr	r2, [pc, #56]	; (8002d20 <SystemInit+0x74>)
 8002ce6:	4b0e      	ldr	r3, [pc, #56]	; (8002d20 <SystemInit+0x74>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002cee:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8002cf0:	4a0b      	ldr	r2, [pc, #44]	; (8002d20 <SystemInit+0x74>)
 8002cf2:	4b0b      	ldr	r3, [pc, #44]	; (8002d20 <SystemInit+0x74>)
 8002cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cf6:	f023 030f 	bic.w	r3, r3, #15
 8002cfa:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8002cfc:	4908      	ldr	r1, [pc, #32]	; (8002d20 <SystemInit+0x74>)
 8002cfe:	4b08      	ldr	r3, [pc, #32]	; (8002d20 <SystemInit+0x74>)
 8002d00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d02:	4b09      	ldr	r3, [pc, #36]	; (8002d28 <SystemInit+0x7c>)
 8002d04:	4013      	ands	r3, r2
 8002d06:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002d08:	4b05      	ldr	r3, [pc, #20]	; (8002d20 <SystemInit+0x74>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8002d0e:	f000 f80f 	bl	8002d30 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002d12:	4b06      	ldr	r3, [pc, #24]	; (8002d2c <SystemInit+0x80>)
 8002d14:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d18:	609a      	str	r2, [r3, #8]
#endif  
}
 8002d1a:	bf00      	nop
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	40021000 	.word	0x40021000
 8002d24:	f87fc00c 	.word	0xf87fc00c
 8002d28:	ff00fccc 	.word	0xff00fccc
 8002d2c:	e000ed00 	.word	0xe000ed00

08002d30 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8002d36:	2300      	movs	r3, #0
 8002d38:	607b      	str	r3, [r7, #4]
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	603b      	str	r3, [r7, #0]
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/

  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration -----------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002d3e:	4a32      	ldr	r2, [pc, #200]	; (8002e08 <SetSysClock+0xd8>)
 8002d40:	4b31      	ldr	r3, [pc, #196]	; (8002e08 <SetSysClock+0xd8>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d48:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002d4a:	4b2f      	ldr	r3, [pc, #188]	; (8002e08 <SetSysClock+0xd8>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d52:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	3301      	adds	r3, #1
 8002d58:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d103      	bne.n	8002d68 <SetSysClock+0x38>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8002d66:	d1f0      	bne.n	8002d4a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002d68:	4b27      	ldr	r3, [pc, #156]	; (8002e08 <SetSysClock+0xd8>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d002      	beq.n	8002d7a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002d74:	2301      	movs	r3, #1
 8002d76:	603b      	str	r3, [r7, #0]
 8002d78:	e001      	b.n	8002d7e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d13c      	bne.n	8002dfe <SetSysClock+0xce>
  {
    /* Enable Prefetch Buffer and set Flash Latency */
    FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8002d84:	4b21      	ldr	r3, [pc, #132]	; (8002e0c <SetSysClock+0xdc>)
 8002d86:	2212      	movs	r2, #18
 8002d88:	601a      	str	r2, [r3, #0]
 
     /* HCLK = SYSCLK / 1 */
     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8002d8a:	4a1f      	ldr	r2, [pc, #124]	; (8002e08 <SetSysClock+0xd8>)
 8002d8c:	4b1e      	ldr	r3, [pc, #120]	; (8002e08 <SetSysClock+0xd8>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	6053      	str	r3, [r2, #4]
       
     /* PCLK2 = HCLK / 1 */
     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8002d92:	4a1d      	ldr	r2, [pc, #116]	; (8002e08 <SetSysClock+0xd8>)
 8002d94:	4b1c      	ldr	r3, [pc, #112]	; (8002e08 <SetSysClock+0xd8>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	6053      	str	r3, [r2, #4]
     
     /* PCLK1 = HCLK / 2 */
     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8002d9a:	4a1b      	ldr	r2, [pc, #108]	; (8002e08 <SetSysClock+0xd8>)
 8002d9c:	4b1a      	ldr	r3, [pc, #104]	; (8002e08 <SetSysClock+0xd8>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002da4:	6053      	str	r3, [r2, #4]

    /* PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8002da6:	4a18      	ldr	r2, [pc, #96]	; (8002e08 <SetSysClock+0xd8>)
 8002da8:	4b17      	ldr	r3, [pc, #92]	; (8002e08 <SetSysClock+0xd8>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8002db0:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL9);
 8002db2:	4a15      	ldr	r2, [pc, #84]	; (8002e08 <SetSysClock+0xd8>)
 8002db4:	4b14      	ldr	r3, [pc, #80]	; (8002e08 <SetSysClock+0xd8>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8002dbc:	6053      	str	r3, [r2, #4]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002dbe:	4a12      	ldr	r2, [pc, #72]	; (8002e08 <SetSysClock+0xd8>)
 8002dc0:	4b11      	ldr	r3, [pc, #68]	; (8002e08 <SetSysClock+0xd8>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dc8:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002dca:	bf00      	nop
 8002dcc:	4b0e      	ldr	r3, [pc, #56]	; (8002e08 <SetSysClock+0xd8>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0f9      	beq.n	8002dcc <SetSysClock+0x9c>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002dd8:	4a0b      	ldr	r2, [pc, #44]	; (8002e08 <SetSysClock+0xd8>)
 8002dda:	4b0b      	ldr	r3, [pc, #44]	; (8002e08 <SetSysClock+0xd8>)
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f023 0303 	bic.w	r3, r3, #3
 8002de2:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8002de4:	4a08      	ldr	r2, [pc, #32]	; (8002e08 <SetSysClock+0xd8>)
 8002de6:	4b08      	ldr	r3, [pc, #32]	; (8002e08 <SetSysClock+0xd8>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f043 0302 	orr.w	r3, r3, #2
 8002dee:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8002df0:	bf00      	nop
 8002df2:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <SetSysClock+0xd8>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f003 030c 	and.w	r3, r3, #12
 8002dfa:	2b08      	cmp	r3, #8
 8002dfc:	d1f9      	bne.n	8002df2 <SetSysClock+0xc2>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }
}
 8002dfe:	bf00      	nop
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bc80      	pop	{r7}
 8002e06:	4770      	bx	lr
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	40022000 	.word	0x40022000

08002e10 <usbInit>:
#include "usb.h"
#include "stm32f30x.h"
#define bufferSize 512
uint32_t BuforRX[bufferSize];
void usbInit()
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b094      	sub	sp, #80	; 0x50
 8002e14:	af00      	add	r7, sp, #0

		 GPIO_InitTypeDef       GPIO_InitStructure;
		 USART_InitTypeDef     USART_InitStructure;
		 DMA_InitTypeDef    DMA_InitStructure;

		 RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);  //usb
 8002e16:	2101      	movs	r1, #1
 8002e18:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002e1c:	f7fe fb72 	bl	8001504 <RCC_APB1PeriphClockCmd>
		 RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8002e20:	2101      	movs	r1, #1
 8002e22:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002e26:	f7fe fb31 	bl	800148c <RCC_AHBPeriphClockCmd>
	     RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 8002e2a:	2101      	movs	r1, #1
 8002e2c:	2001      	movs	r0, #1
 8002e2e:	f7fe fb2d 	bl	800148c <RCC_AHBPeriphClockCmd>

		 GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_7); //tx
 8002e32:	2207      	movs	r2, #7
 8002e34:	2102      	movs	r1, #2
 8002e36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e3a:	f7fd fe2d 	bl	8000a98 <GPIO_PinAFConfig>
		 GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_7);//rx
 8002e3e:	2207      	movs	r2, #7
 8002e40:	2103      	movs	r1, #3
 8002e42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e46:	f7fd fe27 	bl	8000a98 <GPIO_PinAFConfig>

		 GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
		 GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002e50:	2302      	movs	r3, #2
 8002e52:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
		 GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002e56:	2300      	movs	r3, #0
 8002e58:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		 GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		 GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 8002e62:	230c      	movs	r3, #12
 8002e64:	64bb      	str	r3, [r7, #72]	; 0x48
		 GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002e66:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e70:	f7fd fd46 	bl	8000900 <GPIO_Init>

		 USART_InitStructure.USART_BaudRate = 115200; // 460800 ;//230400;//921600;//115200; //9600
 8002e74:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002e78:	633b      	str	r3, [r7, #48]	; 0x30
		 USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	637b      	str	r3, [r7, #52]	; 0x34
		 USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	63bb      	str	r3, [r7, #56]	; 0x38
		 USART_InitStructure.USART_Parity = USART_Parity_No;
 8002e82:	2300      	movs	r3, #0
 8002e84:	63fb      	str	r3, [r7, #60]	; 0x3c
		 USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002e86:	2300      	movs	r3, #0
 8002e88:	647b      	str	r3, [r7, #68]	; 0x44
		 USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002e8a:	230c      	movs	r3, #12
 8002e8c:	643b      	str	r3, [r7, #64]	; 0x40
		 USART_Init(USART2, &USART_InitStructure);
 8002e8e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e92:	4619      	mov	r1, r3
 8002e94:	4819      	ldr	r0, [pc, #100]	; (8002efc <usbInit+0xec>)
 8002e96:	f7ff f88b 	bl	8001fb0 <USART_Init>


		 	 DMA_StructInit(&DMA_InitStructure);//rx
 8002e9a:	1d3b      	adds	r3, r7, #4
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7fd fcb0 	bl	8000802 <DMA_StructInit>

		     DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&USART2->RDR;//UART8_BASE + 4;//Adres docelowy transferu
 8002ea2:	4b17      	ldr	r3, [pc, #92]	; (8002f00 <usbInit+0xf0>)
 8002ea4:	607b      	str	r3, [r7, #4]
		     DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)BuforRX;
 8002ea6:	4b17      	ldr	r3, [pc, #92]	; (8002f04 <usbInit+0xf4>)
 8002ea8:	60bb      	str	r3, [r7, #8]

		     DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	60fb      	str	r3, [r7, #12]
		     DMA_InitStructure.DMA_BufferSize =bufferSize; //Liczba elementow do przeslania (dlugosc bufora)
 8002eae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002eb2:	823b      	strh	r3, [r7, #16]
		     DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;//Wylaczenie automatycznego zwiekszania adresu po stronie ADC
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	617b      	str	r3, [r7, #20]
		     DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;//Wlaczenie automatycznego zwiekszania adresu po stronie pamieci (bufora)
 8002eb8:	2380      	movs	r3, #128	; 0x80
 8002eba:	61bb      	str	r3, [r7, #24]
		     DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;//Rozmiar pojedynczych przesylanych danych po stronie licznika (Byte = 8bit)
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	61fb      	str	r3, [r7, #28]
		     DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;//Rozmiar pojedynczych przesylanych danych po stronie pamieci (bufora)
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	623b      	str	r3, [r7, #32]
		     DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;//Tryb dzialana kontrolera DMA - powtarzanie cykliczne
 8002ec4:	2320      	movs	r3, #32
 8002ec6:	627b      	str	r3, [r7, #36]	; 0x24
		     DMA_InitStructure.DMA_Priority = DMA_Priority_High;//Priorytet DMA
 8002ec8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ecc:	62bb      	str	r3, [r7, #40]	; 0x28

		     DMA_Init(DMA1_Channel6,&DMA_InitStructure);
 8002ece:	1d3b      	adds	r3, r7, #4
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	480d      	ldr	r0, [pc, #52]	; (8002f08 <usbInit+0xf8>)
 8002ed4:	f7fd fc56 	bl	8000784 <DMA_Init>

		     DMA_Cmd(DMA1_Channel6, ENABLE);//rx
 8002ed8:	2101      	movs	r1, #1
 8002eda:	480b      	ldr	r0, [pc, #44]	; (8002f08 <usbInit+0xf8>)
 8002edc:	f7fd fcbb 	bl	8000856 <DMA_Cmd>

		     USART_DMACmd(USART2, USART_DMAReq_Rx, ENABLE);
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	2140      	movs	r1, #64	; 0x40
 8002ee4:	4805      	ldr	r0, [pc, #20]	; (8002efc <usbInit+0xec>)
 8002ee6:	f7ff f93a 	bl	800215e <USART_DMACmd>
		     USART_Cmd(USART2, ENABLE);
 8002eea:	2101      	movs	r1, #1
 8002eec:	4803      	ldr	r0, [pc, #12]	; (8002efc <usbInit+0xec>)
 8002eee:	f7ff f91b 	bl	8002128 <USART_Cmd>
}
 8002ef2:	bf00      	nop
 8002ef4:	3750      	adds	r7, #80	; 0x50
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	40004400 	.word	0x40004400
 8002f00:	40004424 	.word	0x40004424
 8002f04:	20000058 	.word	0x20000058
 8002f08:	4002006c 	.word	0x4002006c

08002f0c <Reset_Handler>:
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002f0c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002f0e:	e003      	b.n	8002f18 <LoopCopyDataInit>

08002f10 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002f10:	4b0b      	ldr	r3, [pc, #44]	; (8002f40 <LoopForever+0x2>)
	ldr	r3, [r3, r1]
 8002f12:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002f14:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002f16:	3104      	adds	r1, #4

08002f18 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002f18:	480a      	ldr	r0, [pc, #40]	; (8002f44 <LoopForever+0x6>)
	ldr	r3, =_edata
 8002f1a:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <LoopForever+0xa>)
	adds	r2, r0, r1
 8002f1c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002f1e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002f20:	d3f6      	bcc.n	8002f10 <CopyDataInit>
	ldr	r2, =_sbss
 8002f22:	4a0a      	ldr	r2, [pc, #40]	; (8002f4c <LoopForever+0xe>)
	b	LoopFillZerobss
 8002f24:	e002      	b.n	8002f2c <LoopFillZerobss>

08002f26 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002f26:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002f28:	f842 3b04 	str.w	r3, [r2], #4

08002f2c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002f2c:	4b08      	ldr	r3, [pc, #32]	; (8002f50 <LoopForever+0x12>)
	cmp	r2, r3
 8002f2e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002f30:	d3f9      	bcc.n	8002f26 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002f32:	f7ff febb 	bl	8002cac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f36:	f000 f80f 	bl	8002f58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f3a:	f7ff fb6b 	bl	8002614 <main>

08002f3e <LoopForever>:

LoopForever:
    b LoopForever
 8002f3e:	e7fe      	b.n	8002f3e <LoopForever>
	ldr	r3, =_sidata
 8002f40:	08002fc0 	.word	0x08002fc0
	ldr	r0, =_sdata
 8002f44:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002f48:	20000030 	.word	0x20000030
	ldr	r2, =_sbss
 8002f4c:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 8002f50:	20000858 	.word	0x20000858

08002f54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f54:	e7fe      	b.n	8002f54 <ADC1_2_IRQHandler>
	...

08002f58 <__libc_init_array>:
 8002f58:	b570      	push	{r4, r5, r6, lr}
 8002f5a:	4e0d      	ldr	r6, [pc, #52]	; (8002f90 <__libc_init_array+0x38>)
 8002f5c:	4c0d      	ldr	r4, [pc, #52]	; (8002f94 <__libc_init_array+0x3c>)
 8002f5e:	1ba4      	subs	r4, r4, r6
 8002f60:	10a4      	asrs	r4, r4, #2
 8002f62:	2500      	movs	r5, #0
 8002f64:	42a5      	cmp	r5, r4
 8002f66:	d109      	bne.n	8002f7c <__libc_init_array+0x24>
 8002f68:	4e0b      	ldr	r6, [pc, #44]	; (8002f98 <__libc_init_array+0x40>)
 8002f6a:	4c0c      	ldr	r4, [pc, #48]	; (8002f9c <__libc_init_array+0x44>)
 8002f6c:	f000 f818 	bl	8002fa0 <_init>
 8002f70:	1ba4      	subs	r4, r4, r6
 8002f72:	10a4      	asrs	r4, r4, #2
 8002f74:	2500      	movs	r5, #0
 8002f76:	42a5      	cmp	r5, r4
 8002f78:	d105      	bne.n	8002f86 <__libc_init_array+0x2e>
 8002f7a:	bd70      	pop	{r4, r5, r6, pc}
 8002f7c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f80:	4798      	blx	r3
 8002f82:	3501      	adds	r5, #1
 8002f84:	e7ee      	b.n	8002f64 <__libc_init_array+0xc>
 8002f86:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f8a:	4798      	blx	r3
 8002f8c:	3501      	adds	r5, #1
 8002f8e:	e7f2      	b.n	8002f76 <__libc_init_array+0x1e>
 8002f90:	08002fb8 	.word	0x08002fb8
 8002f94:	08002fb8 	.word	0x08002fb8
 8002f98:	08002fb8 	.word	0x08002fb8
 8002f9c:	08002fbc 	.word	0x08002fbc

08002fa0 <_init>:
 8002fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fa2:	bf00      	nop
 8002fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fa6:	bc08      	pop	{r3}
 8002fa8:	469e      	mov	lr, r3
 8002faa:	4770      	bx	lr

08002fac <_fini>:
 8002fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fae:	bf00      	nop
 8002fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fb2:	bc08      	pop	{r3}
 8002fb4:	469e      	mov	lr, r3
 8002fb6:	4770      	bx	lr
