[{"DBLP title": "Embedded Memories: Progress and a Look into the Future.", "DBLP authors": ["Kiyoo Itoh"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.14", "OA papers": [{"PaperId": "https://openalex.org/W2018234380", "PaperTitle": "Embedded Memories: Progress and a Look into the Future", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Hitachi (Japan)": 1.0}, "Authors": ["Kiyoo Itoh"]}]}, {"DBLP title": "Embedded DRAM in 45-nm Technology and Beyond.", "DBLP authors": ["Darren Anand", "Kevin W. Gorman", "Mark Jacunski", "Adrian Paparelli"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.2", "OA papers": [{"PaperId": "https://openalex.org/W2084799285", "PaperTitle": "Embedded DRAM in 45-nm Technology and Beyond", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"IBM (United States)": 4.0}, "Authors": ["Darren L. Anand", "Kevin Gorman", "M.D. Jacunski", "Adrian J. Paparelli"]}]}, {"DBLP title": "Bit Cell Optimizations and Circuit Techniques for Nanoscale SRAM Design.", "DBLP authors": ["Fatih Hamzaoglu", "Yih Wang", "Pramod Kolar", "Liqiong Wei", "Yong-Gee Ng", "Uddalak Bhattacharya", "Kevin Zhang"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.5", "OA papers": [{"PaperId": "https://openalex.org/W2094295436", "PaperTitle": "Bit Cell Optimizations and Circuit Techniques for Nanoscale SRAM Design", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Intel (United States)": 7.0}, "Authors": ["Fatih Hamzaoglu", "Yih Wang", "Pramod Kolar", "Liqiong Wei", "Yong-Gee Ng", "Uddalak Bhattacharya", "Kevin Honglin Zhang"]}]}, {"DBLP title": "Challenges and Directions for Low-Voltage SRAM.", "DBLP authors": ["Masood Qazi", "Mahmut E. Sinangil", "Anantha P. Chandrakasan"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2010.115", "OA papers": [{"PaperId": "https://openalex.org/W2041446224", "PaperTitle": "Challenges and Directions for Low-Voltage SRAM", "Year": 2011, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"IIT@MIT": 1.0, "Moscow Institute of Thermal Technology": 2.0}, "Authors": ["Masood Qazi", "Mahmut E. Sinangil", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "Modeling, Architecture, and Applications for Emerging Memory Technologies.", "DBLP authors": ["Yuan Xie"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.20", "OA papers": [{"PaperId": "https://openalex.org/W2146245483", "PaperTitle": "Modeling, Architecture, and Applications for Emerging Memory Technologies", "Year": 2011, "CitationCount": 111, "EstimatedCitation": 111, "Affiliations": {"Pennsylvania State University": 1.0}, "Authors": ["Yuan Xie"]}]}, {"DBLP title": "Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing.", "DBLP authors": ["Takayuki Kawahara"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2010.97", "OA papers": [{"PaperId": "https://openalex.org/W1987072014", "PaperTitle": "Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing", "Year": 2011, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Hitachi (Japan)": 1.0}, "Authors": ["Takayuki Kawahara"]}]}, {"DBLP title": "Fast-Write Resistive RAM (RRAM) for Embedded Applications.", "DBLP authors": ["Shyh-Shyuan Sheu", "Kuo-Hsing Cheng", "Meng-Fan Chang", "Pei-Chia Chiang", "Wen-Pin Lin", "Heng-Yuan Lee", "Pang-Shiu Chen", "Yu-Sheng Chen", "Frederick T. Chen", "Ming-Jinn Tsai"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2010.96", "OA papers": [{"PaperId": "https://openalex.org/W2168602049", "PaperTitle": "Fast-Write Resistive RAM (RRAM) for Embedded Applications", "Year": 2011, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"National Central University": 1.5, "Industrial Technology Research Institute": 9.0, "National Tsing Hua University": 1.5, "Minghsin University of Science and Technology": 1.0}, "Authors": ["Shyh-Shyuan Sheu", "Kuo-Hsing Cheng", "Meng-Fan Chang", "Pei-Chia Chiang", "Wen-Pin Lin", "Heng-Yuan Lee", "Pang-Shiu Chen", "Yu-Sheng Chen", "Tai-Yuan Wu", "Frederick Y. Chen", "Keng-Li Su", "Ming-Jer Kao", "Ming-Jinn Tsai"]}]}, {"DBLP title": "Customizable Domain-Specific Computing.", "DBLP authors": ["Jason Cong", "Glenn Reinman", "Alex A. T. Bui", "Vivek Sarkar"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2010.141", "OA papers": [{"PaperId": "https://openalex.org/W2036779190", "PaperTitle": "Customizable Domain-Specific Computing", "Year": 2011, "CitationCount": 96, "EstimatedCitation": 96, "Affiliations": {"Specific Technologies (United States)": 4.0}, "Authors": ["Jason Cong", "Glenn Reinman", "Alex A. T. Bui", "Vivek Sarkar"]}]}, {"DBLP title": "Exploring NoC-Based MPSoC Design Space with Power Estimation Models.", "DBLP authors": ["Luciano Ost", "Guilherme Montez Guindani", "Fernando Gehm Moraes", "Leandro Soares Indrusiak", "Sanna M\u00e4\u00e4tt\u00e4"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2010.116", "OA papers": [{"PaperId": "https://openalex.org/W1973069902", "PaperTitle": "Exploring NoC-Based MPSoC Design Space with Power Estimation Models", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.5, "University of Montpellier": 0.5, "Pontifical Catholic University of Rio Grande do Sul": 2.0, "University of York": 1.0, "Tampere University of Applied Sciences": 1.0}, "Authors": ["Luciano Ost", "Guilherme Guindani", "Fabio Y. Moraes", "Leandro Soares Indrusiak", "Sanna Maatta"]}]}, {"DBLP title": "Low-Power, Resilient Interconnection with Orthogonal Latin Squares.", "DBLP authors": ["Seung Eun Lee", "Yoon Seok Yang", "Gwan S. Choi", "Wei Wu", "Ravi R. Iyer"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.35", "OA papers": [{"PaperId": "https://openalex.org/W2022195033", "PaperTitle": "Low-Power, Resilient Interconnection with Orthogonal Latin Squares", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Seoul National University of Science and Technology": 1.0, "Texas A&M University": 2.0, "Intel (United States)": 2.0}, "Authors": ["Seung Hwan Lee", "Yoon Jung Yang", "Jin-Young Choi", "Wei Wu", "R.M. Iyer"]}]}, {"DBLP title": "Hybrid Testbench Acceleration for Reducing Communication Overhead.", "DBLP authors": ["Chin-Lung Chuang", "Chien-Nan Jimmy Liu"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.33", "OA papers": [{"PaperId": "https://openalex.org/W2124116993", "PaperTitle": "Hybrid Testbench Acceleration for Reducing Communication Overhead", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Central University": 2.0}, "Authors": ["Chin-Lung Chuang", "Chien-Nan Jimmy Liu"]}]}, {"DBLP title": "A Metric to Target Small-Delay Defects in Industrial Circuits.", "DBLP authors": ["Mahmut Yilmaz", "Mohammad Tehranipoor", "Krishnendu Chakrabarty"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.26", "OA papers": [{"PaperId": "https://openalex.org/W2027365819", "PaperTitle": "A Metric to Target Small-Delay Defects in Industrial Circuits", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Advanced Micro Devices (United States)": 1.0, "University of Connecticut": 1.0, "Duke University": 1.0}, "Authors": ["Mustafa Yilmaz", "M. Tehranipoor", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Synthesizing Multiple Scan Trees to Optimize Test Application Time.", "DBLP authors": ["Katherine Shu-Min Li", "Jr-Yang Huang"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.38", "OA papers": [{"PaperId": "https://openalex.org/W2092035107", "PaperTitle": "Synthesizing Multiple Scan Trees to Optimize Test Application Time", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Sun Yat-sen University": 2.0}, "Authors": ["Kang Li", "Jr-Yang Huang"]}]}, {"DBLP title": "Will hardware and software be codesigned? [review of \"A Practical Introduction to Hardware/Software Codesign\" (Schaumont, P.R.; 2010)].", "DBLP authors": ["Grant Martin"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.41", "OA papers": [{"PaperId": "https://openalex.org/W2041258680", "PaperTitle": "Will hardware and software be codesigned? [review of \"A Practical Introduction to Hardware/Software Codesign\" (Schaumont, P.R.; 2010)]", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tenshi Hospital": 1.0}, "Authors": ["Grant Martin"]}]}, {"DBLP title": "Automatic TLM Generation for Early Validation of Multicore Systems.", "DBLP authors": ["Samar Abdi", "Yonghyun Hwang", "Lochi Yu", "Gunar Schirner", "Daniel D. Gajski"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2010.117", "OA papers": [{"PaperId": "https://openalex.org/W1989828912", "PaperTitle": "Automatic TLM Generation for Early Validation of Multicore Systems", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Concordia University": 1.0, "Northeastern University": 1.0, "Qualcomm (United Kingdom)": 1.0, "University of California, Irvine": 1.0, "Universidad de Costa Rica": 1.0}, "Authors": ["Samar Abdi", "Gunar Schirner", "Yonghyun Hwang", "Daniel D. Gajski", "Lochi Yu"]}]}, {"DBLP title": "Multicore Simulation of Transaction-Level Models Using the SoC Environment.", "DBLP authors": ["Weiwei Chen", "Xu Han", "Rainer D\u00f6mer"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.43", "OA papers": [{"PaperId": "https://openalex.org/W2074271143", "PaperTitle": "Multicore Simulation of Transaction-Level Models Using the SoC Environment", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Weiwei Chen", "Xu Han", "Rainer Doemer"]}]}, {"DBLP title": "On MPSoC Software Execution at the Transaction Level.", "DBLP authors": ["Fr\u00e9d\u00e9ric P\u00e9trot", "Nicolas Fournel", "Patrice Gerin", "Marius Gligor", "Mian Muhammad Hamayun", "Hao Shen"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2010.118", "OA papers": [{"PaperId": "https://openalex.org/W2126314530", "PaperTitle": "On MPSoC Software Execution at the Transaction Level", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Grenoble Institute of Technology": 0.5, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 0.5, "Kalray, Grenoble, France": 2.0}, "Authors": ["Fr\u00e9d\u00e9ric P\u00e9trot", "Marius Gligor", "Mian-Muhammed Hamayun", "Hao Shen", "Nicolas Fournel", "Patrice Gerin"]}]}, {"DBLP title": "Interactive Debug of SoCs with Multiple Clocks.", "DBLP authors": ["Bart Vermeulen", "Kees Goossens"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.42", "OA papers": [{"PaperId": "https://openalex.org/W2143592276", "PaperTitle": "Interactive Debug of SoCs with Multiple Clocks", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"NXP (Netherlands)": 1.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Bart Vermeulen", "Kees Goossens"]}]}, {"DBLP title": "Selective Hardening: Toward Cost-Effective Error Tolerance.", "DBLP authors": ["Ilia Polian", "John P. Hayes"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2010.120", "OA papers": [{"PaperId": "https://openalex.org/W1999799697", "PaperTitle": "Selective Hardening: Toward Cost-Effective Error Tolerance", "Year": 2011, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Passau": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Ilia Polian", "John M. Hayes"]}]}, {"DBLP title": "Improving Analog and RF Device Yield through Performance Calibration.", "DBLP authors": ["Nathan Kupp", "He Huang", "Yiorgos Makris", "Petros Drineas"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2010.119", "OA papers": [{"PaperId": "https://openalex.org/W2015680436", "PaperTitle": "Improving Analog and RF Device Yield through Performance Calibration", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Yale University": 3.0, "Rensselaer Polytechnic Institute": 1.0}, "Authors": ["Nathan Kupp", "He Huang", "Yiorgos Makris", "Petros Drineas"]}]}, {"DBLP title": "Three Misconceptions Regarding Standards.", "DBLP authors": ["Stan Krolikoski"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.67", "OA papers": [{"PaperId": "https://openalex.org/W2073691999", "PaperTitle": "Three Misconceptions Regarding Standards", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cadence Design Systems (United States)": 1.0}, "Authors": ["Stan Krolikoski"]}]}, {"DBLP title": "The Future of Signoff.", "DBLP authors": ["Andrew B. Kahng"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.66", "OA papers": [{"PaperId": "https://openalex.org/W2063991829", "PaperTitle": "The Future of Signoff", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 1.0}, "Authors": ["Andrew B. Kahng"]}]}, {"DBLP title": "Numerical Data Representations for FPGA-Based Scientific Computing.", "DBLP authors": ["George A. Constantinides", "Adam B. Kinsman", "Nicola Nicolici"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.48", "OA papers": [{"PaperId": "https://openalex.org/W2169941994", "PaperTitle": "Numerical Data Representations for FPGA-Based Scientific Computing", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Imperial College London": 1.0, "McMaster University": 1.0, "AXYS Technologies (Canada)": 1.0}, "Authors": ["George A. Constantinides", "Nicola Nicolici", "Adam B. Kinsman"]}]}, {"DBLP title": "Designing Custom Arithmetic Data Paths with FloPoCo.", "DBLP authors": ["Florent de Dinechin", "Bogdan Pasca"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.44", "OA papers": [{"PaperId": "https://openalex.org/W2030898836", "PaperTitle": "Designing Custom Arithmetic Data Paths with FloPoCo", "Year": 2011, "CitationCount": 241, "EstimatedCitation": 241, "Affiliations": {"\u00c9cole Normale Sup\u00e9rieure de Lyon": 2.0}, "Authors": ["F. de Dinechin", "Bogdan Pasca"]}]}, {"DBLP title": "High-Level Languages and Floating-Point Arithmetic for FPGA-Based CFD Simulations.", "DBLP authors": ["Diego Sanchez-Roman", "Gustavo Sutter", "Sergio L\u00f3pez-Buedo", "Iv\u00e1n Gonz\u00e1lez", "Francisco J. Gomez-Arribas", "Javier Aracil", "Francisco Palacios"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.88", "OA papers": [{"PaperId": "https://openalex.org/W2154870706", "PaperTitle": "High-Level Languages and Floating-Point Arithmetic for FPGA-Based CFD Simulations", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Autonomous University of Madrid": 6.0, "Stanford University": 1.0}, "Authors": ["Diego Sanchez-Roman", "G. Sutter", "Sergio Lopez-Buedo", "Ivan Gonzalez", "Francisco J. G\u00f3mez-Arribas", "Javier Aracil", "Francisco Palacios"]}]}, {"DBLP title": "Data Reorganization and Prefetching of Pointer-Based Data Structures.", "DBLP authors": ["Joonseok Park", "Pedro C. Diniz"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.45", "OA papers": [{"PaperId": "https://openalex.org/W2070092388", "PaperTitle": "Data Reorganization and Prefetching of Pointer-Based Data Structures", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Inha University": 1.0, "Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5}, "Authors": ["Joonseok Park", "Pedro C. Diniz"]}]}, {"DBLP title": "FPGA-Based Particle Recognition in the HADES Experiment.", "DBLP authors": ["Ming Liu", "Zhonghai Lu", "Wolfgang Kuehn", "Axel Jantsch"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.82", "OA papers": [{"PaperId": "https://openalex.org/W2015469312", "PaperTitle": "FPGA-Based Particle Recognition in the HADES Experiment", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Royal Institute of Technology": 3.0, "University of Giessen": 1.0}, "Authors": ["Ming Li", "Wolfgang Kuhn", "Zhonghai Lu", "Axel Jantsch"]}]}, {"DBLP title": "Computational Mass Spectrometry in a Reconfigurable Coherent Coprocessing Architecture.", "DBLP authors": ["Devi Yalamarthy", "Joel Coburn", "Rajesh Gupta", "Glen Edwards", "Mark Kelly"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.47", "OA papers": [{"PaperId": "https://openalex.org/W2024258523", "PaperTitle": "Computational Mass Spectrometry in a Reconfigurable Coherent Coprocessing Architecture", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, San Diego": 3.0, "Convey Computer#TAB#": 2.0}, "Authors": ["D. Yalamarthy", "Jenifer Coburn", "Rajat Gupta", "Glen Edwards", "M. Kelly"]}]}, {"DBLP title": "An End-to-End Tool Flow for FPGA-Accelerated Scientific Computing.", "DBLP authors": ["Greg Stitt", "Alan D. George", "Herman Lam", "Melissa C. Smith", "Vikas Aggarwal", "Gongyu Wang", "Casey Reardon", "Brian Holland", "Seth Koehler", "James Coole"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.46", "OA papers": [{"PaperId": "https://openalex.org/W1989239338", "PaperTitle": "An End-to-End Tool Flow for FPGA-Accelerated Scientific Computing", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Science Foundation": 0.5, "University of Florida": 5.5, "Clemson University": 1.0, "Mitre (United States)": 1.0, "MPC Computers (United States)": 1.0, "Altera (United States)": 1.0}, "Authors": ["Greg Stitt", "Ajax E. George", "Hak-Keung Lam", "Casey Reardon", "Melissa Smith", "Brian T. Holland", "Vikas Aggarwal", "Gongyu Wang", "James Coole", "Seth D. Koehler"]}]}, {"DBLP title": "Cyberphysical Systems: Workload Modeling and Design Optimization.", "DBLP authors": ["Radu Marculescu", "Paul Bogdan"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2010.142", "OA papers": [{"PaperId": "https://openalex.org/W2073683189", "PaperTitle": "Cyberphysical Systems: Workload Modeling and Design Optimization", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Paul Bogdan", "Radu Marculescu"]}]}, {"DBLP title": "Speeding Up Emulation-Based Diagnosis Techniques for Logic Cores.", "DBLP authors": ["Shyue-Kung Lu", "Yin Chen", "Shi-Yu Huang", "Cheng Wu"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.25", "OA papers": [{"PaperId": "https://openalex.org/W2043686591", "PaperTitle": "Speeding Up Emulation-Based Diagnosis Techniques for Logic Cores", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University of Science and Technology": 1.0, "National Tsing Hua University": 2.0, "Fu Jen Catholic University": 1.0}, "Authors": ["Shyue-Kung Lu", "Shi-Yu Huang", "Cheng-Wen Wu", "Yin-Mou Chen"]}]}, {"DBLP title": "Getting Your Bits in Order.", "DBLP authors": ["Igor L. Markov"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.86", "OA papers": [{"PaperId": "https://openalex.org/W2166574673", "PaperTitle": "Getting Your Bits in Order", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Igor L. Markov"]}]}, {"DBLP title": "High-Performance Asynchronous Pipelines: An Overview.", "DBLP authors": ["Steven M. Nowick", "Montek Singh"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.71", "OA papers": [{"PaperId": "https://openalex.org/W2034809602", "PaperTitle": "High-Performance Asynchronous Pipelines: An Overview", "Year": 2011, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"Columbia University": 1.0, "University of North Carolina at Chapel Hill": 1.0}, "Authors": ["Steven M. Nowick", "M. K. Singh"]}]}, {"DBLP title": "Metastability and Synchronizers: A Tutorial.", "DBLP authors": ["Ran Ginosar"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.113", "OA papers": [{"PaperId": "https://openalex.org/W2119616711", "PaperTitle": "Metastability and Synchronizers: A Tutorial", "Year": 2011, "CitationCount": 116, "EstimatedCitation": 116, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 1.0}, "Authors": ["Ran Ginosar"]}]}, {"DBLP title": "Proteus: An ASIC Flow for GHz Asynchronous Designs.", "DBLP authors": ["Peter A. Beerel", "Georgios D. Dimou", "Andrew Lines"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.114", "OA papers": [{"PaperId": "https://openalex.org/W2097453879", "PaperTitle": "Proteus: An ASIC Flow for GHz Asynchronous Designs", "Year": 2011, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"University of Southern California": 1.0, "Fulcrum Corporation (United States)": 1.0, "Microsystems (United Kingdom)": 1.0}, "Authors": ["Peter A. Beerel", "Georgios Dimou", "Andrew Lines"]}]}, {"DBLP title": "An Evaluation of Asynchronous Stacks.", "DBLP authors": ["Jo C. Ebergen", "Daniel F. Finchelstein", "Russell Kao", "Jon K. Lexau", "David Hopkins"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.95", "OA papers": [{"PaperId": "https://openalex.org/W1982979224", "PaperTitle": "An Evaluation of Asynchronous Stacks", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Oracle (United States)": 4.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Jo C. Ebergen", "D. Finchelstein", "Richard Y.T. Kao", "Jon Lexau", "D. A. Hopkins"]}]}, {"DBLP title": "A Robust Architectural Approach for Cryptographic Algorithms Using GALS Pipelines.", "DBLP authors": ["Rafael Iankowski Soares", "Ney Laert Vilar Calazans", "Fernando Gehm Moraes", "Philippe Maurine", "Lionel Torres"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.69", "OA papers": [{"PaperId": "https://openalex.org/W1980009100", "PaperTitle": "A Robust Architectural Approach for Cryptographic Algorithms Using GALS Pipelines", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Universidade Federal de Pelotas": 1.0, "Pontifical Catholic University of Rio Grande do Sul": 2.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0}, "Authors": ["Rafael Moreira Soares", "Ney Calazans", "Fernando Moraes", "Philippe Maurine", "Lionel Torres"]}]}, {"DBLP title": "Asynchrony in Quantum-Dot Cellular Automata Nanocomputation: Elixir or Poison?", "DBLP authors": ["Mariagrazia Graziano", "Marco Vacca", "Davide Blua", "Maurizio Zamboni"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.98", "OA papers": [{"PaperId": "https://openalex.org/W2017857945", "PaperTitle": "Asynchrony in Quantum-Dot Cellular Automata Nanocomputation: Elixir or Poison?", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Mariagrazia Graziano", "Michele Vacca", "D. Blua", "Mauro Zamboni"]}]}, {"DBLP title": "Bringing Robustness and Power Efficiency to Autonomous Energy-Harvesting Microsystems.", "DBLP authors": ["Jean-Fr\u00e9d\u00e9ric Christmann", "Edith Beign\u00e9", "Cyril Condemine", "Pascal Vivet", "J\u00e9r\u00f4me Willemin", "Nicolas Leblond", "Christian Piguet"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.101", "OA papers": [{"PaperId": "https://openalex.org/W2082521949", "PaperTitle": "Bringing Robustness and Power Efficiency to Autonomous Energy-Harvesting Microsystems", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"CEA-LETI, MINATEC#TAB#": 5.0, "Tiempo SAS#TAB#": 1.0, "Swiss Center for Electronics and Microtechnology (Switzerland)": 1.0}, "Authors": ["Jean-Frederic Christmann", "Edith Beigne", "C. Condemine", "Pascal Vivet", "Jerome Willemin", "Nathalie Leblond", "Christian Piguet"]}]}, {"DBLP title": "Robust Circuit Design for Flexible Electronics.", "DBLP authors": ["Tsung-Ching Huang", "Jiun-Lang Huang", "Kwang-Ting (Tim) Cheng"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.74", "OA papers": [{"PaperId": "https://openalex.org/W2000501646", "PaperTitle": "Robust Circuit Design for Flexible Electronics", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Mejiro University": 0.5, "The University of Tokyo": 0.5, "National Taiwan University": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Tsung-Ching Huang", "Jiun-Lang Huang", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Materials, Processing, and Testing of Flexible Image Sensor Arrays.", "DBLP authors": ["William S. Wong", "Tse Nga Ng", "Sanjiv Sambandan", "Michael Chabinyc"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.94", "OA papers": [{"PaperId": "https://openalex.org/W2040967395", "PaperTitle": "Materials, Processing, and Testing of Flexible Image Sensor Arrays", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Waterloo": 1.0, "Palo Alto Research Center": 1.0, "Indian Institute of Science Bangalore": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["W. C. Wong", "Tzi Bun Ng", "Sanjiv Sambandan", "Michael L. Chabinyc"]}]}, {"DBLP title": "Placement Optimization of Flexible TFT Digital Circuits.", "DBLP authors": ["Chester Liu", "En-Hua Ma", "Wen-En Wei", "Chien-Mo James Li", "I-Chun Cheng", "Yung-Hui Yeh"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.92", "OA papers": [{"PaperId": "https://openalex.org/W2160339624", "PaperTitle": "Placement Optimization of Flexible TFT Digital Circuits", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 5.0, "Industrial Technology and Research Institute, China": 1.0}, "Authors": ["C.T. Liu", "En Ma", "Wen-En Wei", "J. C. Li", "I-Chun Cheng", "Yung-Hui Yeh"]}]}, {"DBLP title": "Powering the Future: Organic Solar Cells with Polymer Energy Storage.", "DBLP authors": ["Yindar Chuo", "Badr Omrane", "Clinton K. Landrock", "Jeydmer Aristizabal", "Donna Hohertz", "Sasan Vosoogh-Grayli", "Bozena Kaminska"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.93", "OA papers": [{"PaperId": "https://openalex.org/W2019142168", "PaperTitle": "Powering the Future: Organic Solar Cells with Polymer Energy Storage", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Simon Fraser University": 7.0}, "Authors": ["Yindar Chuo", "Bouketir Omrane", "C. Landrock", "Jeydmer Aristizabal", "Donna Hohertz", "Siamack V. Grayli", "Bozena Kaminska"]}]}, {"DBLP title": "Adaptive Testing: Dealing with Process Variability.", "DBLP authors": ["Peter C. Maxwell"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.118", "OA papers": [{"PaperId": "https://openalex.org/W2085654583", "PaperTitle": "Adaptive Testing: Dealing with Process Variability", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Aptina, San Jose, CA, USA": 1.0}, "Authors": ["Patrick H. Maxwell"]}]}, {"DBLP title": "Pulsed-Latch Circuits: A New Dimension in ASIC Design.", "DBLP authors": ["Youngsoo Shin", "Seungwhun Paik"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.24", "OA papers": [{"PaperId": "https://openalex.org/W2026531723", "PaperTitle": "Pulsed-Latch Circuits: A New Dimension in ASIC Design", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Korea Advanced Institute of Science and Technology": 1.0, "Synopsys (United States)": 1.0}, "Authors": ["Youngsoo Shin", "Seungwhun Paik"]}]}, {"DBLP title": "Long-Term Thermal Overstressing of Computers.", "DBLP authors": ["Kirk A. Gray", "Michael G. Pecht"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.127", "OA papers": [{"PaperId": "https://openalex.org/W2060230807", "PaperTitle": "Long-Term Thermal Overstressing of Computers", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Accelerated Reliability Solutions, USA": 1.0, "University of Maryland, College Park": 1.0}, "Authors": ["Kenneth E. Gray", "Michael Pecht"]}]}, {"DBLP title": "Replacing Error Vector Magnitude Test with RF and Analog BISTs.", "DBLP authors": ["Dallas Webster", "Rick Hudgens", "Donald Y. C. Lie"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.1", "OA papers": [{"PaperId": "https://openalex.org/W2137634025", "PaperTitle": "Replacing Error Vector Magnitude Test with RF and Analog BISTs", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas Instruments (United States)": 2.0, "Texas Tech University": 1.0}, "Authors": ["David L. Webster", "R. Hudgens", "Donald Y.C. Lie"]}]}, {"DBLP title": "RF Front-End Test Using Built-in Sensors.", "DBLP authors": ["Louay Abdallah", "Haralampos-G. D. Stratigopoulos", "Salvador Mir", "Christophe Kelma"], "year": 2011, "doi": "https://doi.org/10.1109/MDT.2011.131", "OA papers": [{"PaperId": "https://openalex.org/W2020497502", "PaperTitle": "RF Front-End Test Using Built-in Sensors", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Louay Abdallah", "Haralampos-G. Stratigopoulos", "Salvador Mir", "Christophe Kelma"]}]}]