{
 "Device" : "GW1N-9C",
 "Files" : [
  {
   "Path" : "/n9k/share/gwsw/sw_pub/swfiles/changhui/IntranetPool/SWQA/IDEtest/exampleProject/project/20240925/examplePrj/FIFO_HS/src/FIFO_HS/FIFO_HS.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/n9k/share/gwsw/sw_pub/swfiles/changhui/IntranetPool/SWQA/IDEtest/exampleProject/project/20240925/examplePrj/FIFO_HS/src/rstn_gen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/n9k/share/gwsw/sw_pub/swfiles/changhui/IntranetPool/SWQA/IDEtest/exampleProject/project/20240925/examplePrj/FIFO_HS/src/test_fifo.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/n9k/share/gwsw/sw_pub/swfiles/changhui/IntranetPool/SWQA/IDEtest/exampleProject/project/20240925/examplePrj/FIFO_HS/impl/temp/rtl_parser.result",
 "Top" : "test_fifo",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}