$date
	Sat Oct 22 23:48:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#281760
b1101 !
1"
#281762
b1101 &
b1101 %
1$
#281763
0"
#281766
b101000 &
b101000 %
#281770
b10100 &
b10100 %
#281774
b1010 &
b1010 %
#281778
b101 &
b101 %
#281782
b10000 &
b10000 %
#281786
b1000 &
b1000 %
#281790
b100 &
b100 %
#281794
b10 &
b10 %
#281798
b1 &
1#
b1 %
#281802
b0 &
b0 %
0#
0$
#1274830
b10101 &
b10101 %
1$
b10101 !
1"
#1274831
0"
#1274834
b1000000 &
b1000000 %
#1274838
b100000 &
b100000 %
#1274842
b10000 &
b10000 %
#1274846
b1000 &
b1000 %
#1274850
b100 &
b100 %
#1274854
b10 &
b10 %
#1274858
b1 &
b1 %
1#
#1274862
b0 &
0#
b0 %
0$
#2293142
b10110 &
b10110 %
1$
b10110 !
1"
#2293143
0"
#2293146
b1011 &
b1011 %
#2293150
b100010 &
b100010 %
#2293154
b10001 &
b10001 %
#2293158
b110100 &
b110100 %
#2293162
b11010 &
b11010 %
#2293166
b1101 &
b1101 %
#2293170
b101000 &
b101000 %
#2293174
b10100 &
b10100 %
#2293178
b1010 &
b1010 %
#2293182
b101 &
b101 %
#2293186
b10000 &
b10000 %
#2293190
b1000 &
b1000 %
#2293194
b100 &
b100 %
#2293198
b10 &
b10 %
#2293202
b1 &
b1 %
1#
#2293206
b0 &
0#
b0 %
0$
#4500012
