// Seed: 4239781509
module module_0 #(
    parameter id_1 = 32'd40,
    parameter id_2 = 32'd20
);
  wire _id_1;
  ;
  wire [-1 : 1] _id_2;
  tri [id_2 : id_2] id_3;
  assign id_3 = id_2 !=? -1 ? id_3 : id_3 ? 1 : 1'b0 + 1 & id_2 ? -1 : -1 ? id_2 : id_3;
  wire [id_1 : {  id_1  ,  id_1  ,  id_2  !=  1 'h0 }  ==  1] id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd34,
    parameter id_2 = 32'd39
) (
    input supply0 _id_0,
    output wor id_1,
    input uwire _id_2,
    output uwire id_3
);
  assign id_1 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  logic id_5[1 'd0 +  id_0  !==  1 : 1];
  ;
  logic [-1 : id_2] id_6;
endmodule
