{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 22:46:02 2015 " "Info: Processing started: Wed Mar 18 22:46:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off buffer4 -c buffer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off buffer4 -c buffer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register current_length\[23\] register current_length\[1\] 245.28 MHz 4.077 ns Internal " "Info: Clock \"clk\" has Internal fmax of 245.28 MHz between source register \"current_length\[23\]\" and destination register \"current_length\[1\]\" (period= 4.077 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.896 ns + Longest register register " "Info: + Longest register to register delay is 3.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[23\] 1 REG LCFF_X27_Y23_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y23_N15; Fanout = 4; REG Node = 'current_length\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[23] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.357 ns) 0.711 ns Equal0~1 2 COMB LCCOMB_X26_Y23_N6 1 " "Info: 2: + IC(0.354 ns) + CELL(0.357 ns) = 0.711 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { current_length[23] Equal0~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.366 ns) 1.335 ns Equal0~3 3 COMB LCCOMB_X26_Y23_N2 5 " "Info: 3: + IC(0.258 ns) + CELL(0.366 ns) = 1.335 ns; Loc. = LCCOMB_X26_Y23_N2; Fanout = 5; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { Equal0~1 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.154 ns) 1.732 ns Equal3~3 4 COMB LCCOMB_X26_Y23_N12 2 " "Info: 4: + IC(0.243 ns) + CELL(0.154 ns) = 1.732 ns; Loc. = LCCOMB_X26_Y23_N12; Fanout = 2; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Equal0~3 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.154 ns) 2.197 ns Selector9~0 5 COMB LCCOMB_X25_Y23_N24 3 " "Info: 5: + IC(0.311 ns) + CELL(0.154 ns) = 2.197 ns; Loc. = LCCOMB_X25_Y23_N24; Fanout = 3; COMB Node = 'Selector9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { Equal3~3 Selector9~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.346 ns) 2.799 ns Selector8~5 6 COMB LCCOMB_X25_Y23_N28 31 " "Info: 6: + IC(0.256 ns) + CELL(0.346 ns) = 2.799 ns; Loc. = LCCOMB_X25_Y23_N28; Fanout = 31; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { Selector9~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.397 ns) 3.896 ns current_length\[1\] 7 REG LCFF_X27_Y24_N3 7 " "Info: 7: + IC(0.700 ns) + CELL(0.397 ns) = 3.896 ns; Loc. = LCFF_X27_Y24_N3; Fanout = 7; REG Node = 'current_length\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { Selector8~5 current_length[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 45.53 % ) " "Info: Total cell delay = 1.774 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 54.47 % ) " "Info: Total interconnect delay = 2.122 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.896 ns" { current_length[23] Equal0~1 Equal0~3 Equal3~3 Selector9~0 Selector8~5 current_length[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.896 ns" { current_length[23] {} Equal0~1 {} Equal0~3 {} Equal3~3 {} Selector9~0 {} Selector8~5 {} current_length[1] {} } { 0.000ns 0.354ns 0.258ns 0.243ns 0.311ns 0.256ns 0.700ns } { 0.000ns 0.357ns 0.366ns 0.154ns 0.154ns 0.346ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.496 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns current_length\[1\] 3 REG LCFF_X27_Y24_N3 7 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X27_Y24_N3; Fanout = 7; REG Node = 'current_length\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl current_length[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl current_length[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} current_length[1] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.493 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.493 ns current_length\[23\] 3 REG LCFF_X27_Y23_N15 4 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X27_Y23_N15; Fanout = 4; REG Node = 'current_length\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { clk~clkctrl current_length[23] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.05 % ) " "Info: Total cell delay = 1.472 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.021 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl current_length[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} current_length[23] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl current_length[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} current_length[1] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl current_length[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} current_length[23] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.896 ns" { current_length[23] Equal0~1 Equal0~3 Equal3~3 Selector9~0 Selector8~5 current_length[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.896 ns" { current_length[23] {} Equal0~1 {} Equal0~3 {} Equal3~3 {} Selector9~0 {} Selector8~5 {} current_length[1] {} } { 0.000ns 0.354ns 0.258ns 0.243ns 0.311ns 0.256ns 0.700ns } { 0.000ns 0.357ns 0.366ns 0.154ns 0.154ns 0.346ns 0.397ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl current_length[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} current_length[1] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl current_length[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} current_length[23] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "current_length\[1\] lngth_four\[2\] clk 7.975 ns register " "Info: tsu for register \"current_length\[1\]\" (data pin = \"lngth_four\[2\]\", clock pin = \"clk\") is 7.975 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.381 ns + Longest pin register " "Info: + Longest pin to register delay is 10.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns lngth_four\[2\] 1 PIN PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 2; PIN Node = 'lngth_four\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.652 ns) + CELL(0.436 ns) 5.952 ns Add4~2 2 COMB LCCOMB_X27_Y19_N0 2 " "Info: 2: + IC(4.652 ns) + CELL(0.436 ns) = 5.952 ns; Loc. = LCCOMB_X27_Y19_N0; Fanout = 2; COMB Node = 'Add4~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { lngth_four[2] Add4~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.987 ns Add4~6 3 COMB LCCOMB_X27_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.987 ns; Loc. = LCCOMB_X27_Y19_N2; Fanout = 2; COMB Node = 'Add4~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~2 Add4~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.022 ns Add4~10 4 COMB LCCOMB_X27_Y19_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.022 ns; Loc. = LCCOMB_X27_Y19_N4; Fanout = 2; COMB Node = 'Add4~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~6 Add4~10 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.057 ns Add4~14 5 COMB LCCOMB_X27_Y19_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.057 ns; Loc. = LCCOMB_X27_Y19_N6; Fanout = 2; COMB Node = 'Add4~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~10 Add4~14 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.092 ns Add4~18 6 COMB LCCOMB_X27_Y19_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.092 ns; Loc. = LCCOMB_X27_Y19_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~14 Add4~18 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.217 ns Add4~21 7 COMB LCCOMB_X27_Y19_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 6.217 ns; Loc. = LCCOMB_X27_Y19_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.378 ns) 7.655 ns Equal3~6 8 COMB LCCOMB_X26_Y22_N2 2 " "Info: 8: + IC(1.060 ns) + CELL(0.378 ns) = 7.655 ns; Loc. = LCCOMB_X26_Y22_N2; Fanout = 2; COMB Node = 'Equal3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { Add4~21 Equal3~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.378 ns) 8.682 ns Selector9~0 9 COMB LCCOMB_X25_Y23_N24 3 " "Info: 9: + IC(0.649 ns) + CELL(0.378 ns) = 8.682 ns; Loc. = LCCOMB_X25_Y23_N24; Fanout = 3; COMB Node = 'Selector9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { Equal3~6 Selector9~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.346 ns) 9.284 ns Selector8~5 10 COMB LCCOMB_X25_Y23_N28 31 " "Info: 10: + IC(0.256 ns) + CELL(0.346 ns) = 9.284 ns; Loc. = LCCOMB_X25_Y23_N28; Fanout = 31; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { Selector9~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.397 ns) 10.381 ns current_length\[1\] 11 REG LCFF_X27_Y24_N3 7 " "Info: 11: + IC(0.700 ns) + CELL(0.397 ns) = 10.381 ns; Loc. = LCFF_X27_Y24_N3; Fanout = 7; REG Node = 'current_length\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { Selector8~5 current_length[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.064 ns ( 29.52 % ) " "Info: Total cell delay = 3.064 ns ( 29.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.317 ns ( 70.48 % ) " "Info: Total interconnect delay = 7.317 ns ( 70.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.381 ns" { lngth_four[2] Add4~2 Add4~6 Add4~10 Add4~14 Add4~18 Add4~21 Equal3~6 Selector9~0 Selector8~5 current_length[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.381 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add4~2 {} Add4~6 {} Add4~10 {} Add4~14 {} Add4~18 {} Add4~21 {} Equal3~6 {} Selector9~0 {} Selector8~5 {} current_length[1] {} } { 0.000ns 0.000ns 4.652ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.060ns 0.649ns 0.256ns 0.700ns } { 0.000ns 0.864ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.378ns 0.378ns 0.346ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.496 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns current_length\[1\] 3 REG LCFF_X27_Y24_N3 7 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X27_Y24_N3; Fanout = 7; REG Node = 'current_length\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl current_length[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl current_length[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} current_length[1] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.381 ns" { lngth_four[2] Add4~2 Add4~6 Add4~10 Add4~14 Add4~18 Add4~21 Equal3~6 Selector9~0 Selector8~5 current_length[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.381 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add4~2 {} Add4~6 {} Add4~10 {} Add4~14 {} Add4~18 {} Add4~21 {} Equal3~6 {} Selector9~0 {} Selector8~5 {} current_length[1] {} } { 0.000ns 0.000ns 4.652ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.060ns 0.649ns 0.256ns 0.700ns } { 0.000ns 0.864ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.378ns 0.378ns 0.346ns 0.397ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl current_length[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} current_length[1] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk transition_out current_length\[23\] 9.522 ns register " "Info: tco from clock \"clk\" to destination pin \"transition_out\" through register \"current_length\[23\]\" is 9.522 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.493 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.493 ns current_length\[23\] 3 REG LCFF_X27_Y23_N15 4 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X27_Y23_N15; Fanout = 4; REG Node = 'current_length\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { clk~clkctrl current_length[23] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.05 % ) " "Info: Total cell delay = 1.472 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.021 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl current_length[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} current_length[23] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.935 ns + Longest register pin " "Info: + Longest register to pin delay is 6.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[23\] 1 REG LCFF_X27_Y23_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y23_N15; Fanout = 4; REG Node = 'current_length\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[23] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.357 ns) 0.711 ns Equal0~1 2 COMB LCCOMB_X26_Y23_N6 1 " "Info: 2: + IC(0.354 ns) + CELL(0.357 ns) = 0.711 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { current_length[23] Equal0~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.366 ns) 1.335 ns Equal0~3 3 COMB LCCOMB_X26_Y23_N2 5 " "Info: 3: + IC(0.258 ns) + CELL(0.366 ns) = 1.335 ns; Loc. = LCCOMB_X26_Y23_N2; Fanout = 5; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { Equal0~1 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.154 ns) 1.732 ns Equal3~3 4 COMB LCCOMB_X26_Y23_N12 2 " "Info: 4: + IC(0.243 ns) + CELL(0.154 ns) = 1.732 ns; Loc. = LCCOMB_X26_Y23_N12; Fanout = 2; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Equal0~3 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.154 ns) 2.197 ns Selector9~0 5 COMB LCCOMB_X25_Y23_N24 3 " "Info: 5: + IC(0.311 ns) + CELL(0.154 ns) = 2.197 ns; Loc. = LCCOMB_X25_Y23_N24; Fanout = 3; COMB Node = 'Selector9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { Equal3~3 Selector9~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.346 ns) 2.799 ns Selector8~5 6 COMB LCCOMB_X25_Y23_N28 31 " "Info: 6: + IC(0.256 ns) + CELL(0.346 ns) = 2.799 ns; Loc. = LCCOMB_X25_Y23_N28; Fanout = 31; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { Selector9~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.090 ns) + CELL(2.046 ns) 6.935 ns transition_out 7 PIN PIN_AA10 0 " "Info: 7: + IC(2.090 ns) + CELL(2.046 ns) = 6.935 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = 'transition_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.136 ns" { Selector8~5 transition_out } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.423 ns ( 49.36 % ) " "Info: Total cell delay = 3.423 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.512 ns ( 50.64 % ) " "Info: Total interconnect delay = 3.512 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.935 ns" { current_length[23] Equal0~1 Equal0~3 Equal3~3 Selector9~0 Selector8~5 transition_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.935 ns" { current_length[23] {} Equal0~1 {} Equal0~3 {} Equal3~3 {} Selector9~0 {} Selector8~5 {} transition_out {} } { 0.000ns 0.354ns 0.258ns 0.243ns 0.311ns 0.256ns 2.090ns } { 0.000ns 0.357ns 0.366ns 0.154ns 0.154ns 0.346ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl current_length[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} current_length[23] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.935 ns" { current_length[23] Equal0~1 Equal0~3 Equal3~3 Selector9~0 Selector8~5 transition_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.935 ns" { current_length[23] {} Equal0~1 {} Equal0~3 {} Equal3~3 {} Selector9~0 {} Selector8~5 {} transition_out {} } { 0.000ns 0.354ns 0.258ns 0.243ns 0.311ns 0.256ns 2.090ns } { 0.000ns 0.357ns 0.366ns 0.154ns 0.154ns 0.346ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "lngth_four\[2\] transition_out 13.420 ns Longest " "Info: Longest tpd from source pin \"lngth_four\[2\]\" to destination pin \"transition_out\" is 13.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns lngth_four\[2\] 1 PIN PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 2; PIN Node = 'lngth_four\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.652 ns) + CELL(0.436 ns) 5.952 ns Add4~2 2 COMB LCCOMB_X27_Y19_N0 2 " "Info: 2: + IC(4.652 ns) + CELL(0.436 ns) = 5.952 ns; Loc. = LCCOMB_X27_Y19_N0; Fanout = 2; COMB Node = 'Add4~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { lngth_four[2] Add4~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.987 ns Add4~6 3 COMB LCCOMB_X27_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.987 ns; Loc. = LCCOMB_X27_Y19_N2; Fanout = 2; COMB Node = 'Add4~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~2 Add4~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.022 ns Add4~10 4 COMB LCCOMB_X27_Y19_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.022 ns; Loc. = LCCOMB_X27_Y19_N4; Fanout = 2; COMB Node = 'Add4~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~6 Add4~10 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.057 ns Add4~14 5 COMB LCCOMB_X27_Y19_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.057 ns; Loc. = LCCOMB_X27_Y19_N6; Fanout = 2; COMB Node = 'Add4~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~10 Add4~14 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.092 ns Add4~18 6 COMB LCCOMB_X27_Y19_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.092 ns; Loc. = LCCOMB_X27_Y19_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~14 Add4~18 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.217 ns Add4~21 7 COMB LCCOMB_X27_Y19_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 6.217 ns; Loc. = LCCOMB_X27_Y19_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.378 ns) 7.655 ns Equal3~6 8 COMB LCCOMB_X26_Y22_N2 2 " "Info: 8: + IC(1.060 ns) + CELL(0.378 ns) = 7.655 ns; Loc. = LCCOMB_X26_Y22_N2; Fanout = 2; COMB Node = 'Equal3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { Add4~21 Equal3~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.378 ns) 8.682 ns Selector9~0 9 COMB LCCOMB_X25_Y23_N24 3 " "Info: 9: + IC(0.649 ns) + CELL(0.378 ns) = 8.682 ns; Loc. = LCCOMB_X25_Y23_N24; Fanout = 3; COMB Node = 'Selector9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { Equal3~6 Selector9~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.346 ns) 9.284 ns Selector8~5 10 COMB LCCOMB_X25_Y23_N28 31 " "Info: 10: + IC(0.256 ns) + CELL(0.346 ns) = 9.284 ns; Loc. = LCCOMB_X25_Y23_N28; Fanout = 31; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { Selector9~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.090 ns) + CELL(2.046 ns) 13.420 ns transition_out 11 PIN PIN_AA10 0 " "Info: 11: + IC(2.090 ns) + CELL(2.046 ns) = 13.420 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = 'transition_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.136 ns" { Selector8~5 transition_out } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.713 ns ( 35.12 % ) " "Info: Total cell delay = 4.713 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.707 ns ( 64.88 % ) " "Info: Total interconnect delay = 8.707 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.420 ns" { lngth_four[2] Add4~2 Add4~6 Add4~10 Add4~14 Add4~18 Add4~21 Equal3~6 Selector9~0 Selector8~5 transition_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.420 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add4~2 {} Add4~6 {} Add4~10 {} Add4~14 {} Add4~18 {} Add4~21 {} Equal3~6 {} Selector9~0 {} Selector8~5 {} transition_out {} } { 0.000ns 0.000ns 4.652ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.060ns 0.649ns 0.256ns 2.090ns } { 0.000ns 0.864ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.378ns 0.378ns 0.346ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state_reg.D lngth_three\[9\] clk -2.397 ns register " "Info: th for register \"state_reg.D\" (data pin = \"lngth_three\[9\]\", clock pin = \"clk\") is -2.397 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns state_reg.D 3 REG LCFF_X22_Y23_N25 16 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X22_Y23_N25; Fanout = 16; REG Node = 'state_reg.D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl state_reg.D } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.D {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.032 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns lngth_three\[9\] 1 PIN PIN_L21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 2; PIN Node = 'lngth_three\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.350 ns) 2.620 ns Add3~30 2 COMB LCCOMB_X25_Y15_N14 2 " "Info: 2: + IC(1.406 ns) + CELL(0.350 ns) = 2.620 ns; Loc. = LCCOMB_X25_Y15_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { lngth_three[9] Add3~30 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.655 ns Add3~34 3 COMB LCCOMB_X25_Y15_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.655 ns; Loc. = LCCOMB_X25_Y15_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.690 ns Add3~38 4 COMB LCCOMB_X25_Y15_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.690 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.725 ns Add3~42 5 COMB LCCOMB_X25_Y15_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.725 ns; Loc. = LCCOMB_X25_Y15_N20; Fanout = 2; COMB Node = 'Add3~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~38 Add3~42 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.760 ns Add3~46 6 COMB LCCOMB_X25_Y15_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.760 ns; Loc. = LCCOMB_X25_Y15_N22; Fanout = 2; COMB Node = 'Add3~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~42 Add3~46 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.885 ns Add3~49 7 COMB LCCOMB_X25_Y15_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.885 ns; Loc. = LCCOMB_X25_Y15_N24; Fanout = 1; COMB Node = 'Add3~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~46 Add3~49 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.225 ns) 4.066 ns Equal2~1 8 COMB LCCOMB_X25_Y23_N0 4 " "Info: 8: + IC(0.956 ns) + CELL(0.225 ns) = 4.066 ns; Loc. = LCCOMB_X25_Y23_N0; Fanout = 4; COMB Node = 'Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { Add3~49 Equal2~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.272 ns) 4.877 ns Selector11~0 9 COMB LCCOMB_X22_Y23_N24 1 " "Info: 9: + IC(0.539 ns) + CELL(0.272 ns) = 4.877 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 1; COMB Node = 'Selector11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Equal2~1 Selector11~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.032 ns state_reg.D 10 REG LCFF_X22_Y23_N25 16 " "Info: 10: + IC(0.000 ns) + CELL(0.155 ns) = 5.032 ns; Loc. = LCFF_X22_Y23_N25; Fanout = 16; REG Node = 'state_reg.D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector11~0 state_reg.D } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.131 ns ( 42.35 % ) " "Info: Total cell delay = 2.131 ns ( 42.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.901 ns ( 57.65 % ) " "Info: Total interconnect delay = 2.901 ns ( 57.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { lngth_three[9] Add3~30 Add3~34 Add3~38 Add3~42 Add3~46 Add3~49 Equal2~1 Selector11~0 state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.032 ns" { lngth_three[9] {} lngth_three[9]~combout {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~42 {} Add3~46 {} Add3~49 {} Equal2~1 {} Selector11~0 {} state_reg.D {} } { 0.000ns 0.000ns 1.406ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.956ns 0.539ns 0.000ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.D {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { lngth_three[9] Add3~30 Add3~34 Add3~38 Add3~42 Add3~46 Add3~49 Equal2~1 Selector11~0 state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.032 ns" { lngth_three[9] {} lngth_three[9]~combout {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~42 {} Add3~46 {} Add3~49 {} Equal2~1 {} Selector11~0 {} state_reg.D {} } { 0.000ns 0.000ns 1.406ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.956ns 0.539ns 0.000ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 22:46:03 2015 " "Info: Processing ended: Wed Mar 18 22:46:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
