
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 
* DO NOT EDIT.
*
* Copyright (C) 2010-2022 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xgpio.h"

/*
* The configuration table for devices
*/

XGpio_Config XGpio_ConfigTable[XPAR_XGPIO_NUM_INSTANCES] =
{
	{
		XPAR_BLP_BLP_LOGIC_BASE_CLOCKING_FORCE_RESET_GPIO_DEVICE_ID,
		XPAR_BLP_BLP_LOGIC_BASE_CLOCKING_FORCE_RESET_GPIO_BASEADDR,
		XPAR_BLP_BLP_LOGIC_BASE_CLOCKING_FORCE_RESET_GPIO_INTERRUPT_PRESENT,
		XPAR_BLP_BLP_LOGIC_BASE_CLOCKING_FORCE_RESET_GPIO_IS_DUAL
	},
	{
		XPAR_BLP_BLP_LOGIC_BASE_CLOCKING_PR_RESET_GPIO_DEVICE_ID,
		XPAR_BLP_BLP_LOGIC_BASE_CLOCKING_PR_RESET_GPIO_BASEADDR,
		XPAR_BLP_BLP_LOGIC_BASE_CLOCKING_PR_RESET_GPIO_INTERRUPT_PRESENT,
		XPAR_BLP_BLP_LOGIC_BASE_CLOCKING_PR_RESET_GPIO_IS_DUAL
	},
	{
		XPAR_BLP_BLP_LOGIC_ULP_CLOCKING_GAPPING_DEMAND_GPIO_GAPPING_DEMAND_DEVICE_ID,
		XPAR_BLP_BLP_LOGIC_ULP_CLOCKING_GAPPING_DEMAND_GPIO_GAPPING_DEMAND_BASEADDR,
		XPAR_BLP_BLP_LOGIC_ULP_CLOCKING_GAPPING_DEMAND_GPIO_GAPPING_DEMAND_INTERRUPT_PRESENT,
		XPAR_BLP_BLP_LOGIC_ULP_CLOCKING_GAPPING_DEMAND_GPIO_GAPPING_DEMAND_IS_DUAL
	},
	{
		XPAR_BLP_BLP_LOGIC_ULP_CLOCKING_UCS_CONTROL_STATUS_GPIO_UCS_CONTROL_STATUS_DEVICE_ID,
		XPAR_BLP_BLP_LOGIC_ULP_CLOCKING_UCS_CONTROL_STATUS_GPIO_UCS_CONTROL_STATUS_BASEADDR,
		XPAR_BLP_BLP_LOGIC_ULP_CLOCKING_UCS_CONTROL_STATUS_GPIO_UCS_CONTROL_STATUS_INTERRUPT_PRESENT,
		XPAR_BLP_BLP_LOGIC_ULP_CLOCKING_UCS_CONTROL_STATUS_GPIO_UCS_CONTROL_STATUS_IS_DUAL
	},
	{
		XPAR_ULP_AXI_GPIO_NULL_USER_DEVICE_ID,
		XPAR_ULP_AXI_GPIO_NULL_USER_BASEADDR,
		XPAR_ULP_AXI_GPIO_NULL_USER_INTERRUPT_PRESENT,
		XPAR_ULP_AXI_GPIO_NULL_USER_IS_DUAL
	}
};


