// Seed: 1005355159
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3,
    input wire id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7
);
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wire id_8,
    output supply1 id_9
);
  id_11(
      (id_6 <-> id_6), "" & 1'd0 - id_7
  );
  assign id_9 = id_0;
  assign id_5 = id_7;
  module_0(
      id_0, id_7, id_7, id_7, id_7, id_6, id_8, id_9
  );
endmodule
