library ieee;
use ieee.std_logic_1164.all;

entity adder is
  generic(n: integer := 4);
  port(a,b: in std_logic_vector(n-1 downto 0);
       s: out std_logic_vector(n-1 downto 0);
       cout: out std_logic);

end adder;

architecture ad of adder is
signal saida: std_logic_vector(n downto 0);

begin

saida <= std_logic_vector(
         signed('0' & a) + signed(b)
         );
         
cout <= saida(n);
s <= saida (n-1 downto 0);

end ad;
