
---------- Begin Simulation Statistics ----------
final_tick                               1054183971000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70838                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701844                       # Number of bytes of host memory used
host_op_rate                                    71070                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15608.70                       # Real time elapsed on the host
host_tick_rate                               67538231                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105681345                       # Number of instructions simulated
sim_ops                                    1109306748                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.054184                       # Number of seconds simulated
sim_ticks                                1054183971000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.951224                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143828393                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           165412730                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         20149705                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        222700935                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20318245                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       20463317                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          145072                       # Number of indirect misses.
system.cpu0.branchPred.lookups              284664357                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864020                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811483                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12173009                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260653003                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32275397                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441485                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       92237507                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050623748                       # Number of instructions committed
system.cpu0.commit.committedOps            1052437775                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1904297059                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.552665                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.352022                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1408662898     73.97%     73.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    293088630     15.39%     89.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72846198      3.83%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62580711      3.29%     96.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     20092923      1.06%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5957741      0.31%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3996884      0.21%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4795677      0.25%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32275397      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1904297059                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856385                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015824816                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326202111                       # Number of loads committed
system.cpu0.commit.membars                    3625383                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625392      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583817829     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328013582     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127139483     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052437775                       # Class of committed instruction
system.cpu0.commit.refs                     455153100                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050623748                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052437775                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.003110                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.003110                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            331072617                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7985033                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142787271                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1173728404                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               745107876                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                829681607                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              12186672                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16455056                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6622114                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  284664357                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                211176530                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1172806440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4598334                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          232                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1199219350                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          339                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               40326842                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135264                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         731700377                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164146638                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.569832                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1924670886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.624021                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.872616                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1057547841     54.95%     54.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               652327128     33.89%     88.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               129911401      6.75%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                63923180      3.32%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12021808      0.62%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6637620      0.34%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  379038      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816734      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  106136      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1924670886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       58                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      35                       # number of floating regfile writes
system.cpu0.idleCycles                      179844384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12273671                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               272443696                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538575                       # Inst execution rate
system.cpu0.iew.exec_refs                   506119201                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 139795118                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              281828509                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            367474849                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816862                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8674937                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           140923776                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1144662814                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            366324083                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4819711                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1133439055                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1673943                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2878706                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              12186672                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6674797                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        88556                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20914865                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41631                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14035                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5836448                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     41272738                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11972787                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14035                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1155309                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11118362                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                479108947                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1122302572                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.851585                       # average fanout of values written-back
system.cpu0.iew.wb_producers                408001866                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533283                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1122372960                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1382322790                       # number of integer regfile reads
system.cpu0.int_regfile_writes              718043764                       # number of integer regfile writes
system.cpu0.ipc                              0.499224                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.499224                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626937      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            616502349     54.16%     54.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035828      0.71%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811605      0.16%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           369938895     32.50%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          138343080     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1138258767                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     76                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                149                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           71                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                81                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2138922                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001879                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 386871     18.09%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1545789     72.27%     90.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               206259      9.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1136770676                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4203444229                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1122302501                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1236900736                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1139220310                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1138258767                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442504                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       92225035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           117037                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1019                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23954041                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1924670886                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.591404                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801625                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1087939551     56.53%     56.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          596388415     30.99%     87.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          194637483     10.11%     97.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35666077      1.85%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6198860      0.32%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2748161      0.14%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             704883      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             268036      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             119420      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1924670886                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540865                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16549483                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2824315                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           367474849                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          140923776                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1532                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2104515270                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3853366                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              301752903                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670534429                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11969524                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               761945608                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6939107                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                33051                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1419697690                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1163791711                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          750156892                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                818418548                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10455886                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              12186672                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30028663                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                79622458                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               58                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1419697632                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        338492                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4791                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 24908651                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4790                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3016677665                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2309745317                       # The number of ROB writes
system.cpu0.timesIdled                       21539737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1488                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.187303                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9546386                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10029054                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1903505                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18630349                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            323340                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         455101                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          131761                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20300896                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4872                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1115510                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12198610                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1326929                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434284                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22033019                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55057597                       # Number of instructions committed
system.cpu1.commit.committedOps              56868973                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    327314140                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173744                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.829402                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    304254382     92.95%     92.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11279631      3.45%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3642318      1.11%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3632180      1.11%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1003969      0.31%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       378270      0.12%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1689719      0.52%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       106742      0.03%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1326929      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    327314140                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              501856                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52955204                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16122838                       # Number of loads committed
system.cpu1.commit.membars                    3622523                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622523      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31998408     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17934037     31.54%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3313864      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56868973                       # Class of committed instruction
system.cpu1.commit.refs                      21247913                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55057597                       # Number of Instructions Simulated
system.cpu1.committedOps                     56868973                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.016221                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.016221                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            286641711                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               794010                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8609422                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86383282                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10559010                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27749450                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1116122                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1135857                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4778976                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20300896                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9228647                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    318440369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                87264                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      99991211                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          146                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3808280                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061288                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10500577                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9869726                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.301871                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         330845269                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.314267                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.824344                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               273013214     82.52%     82.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30354099      9.17%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16514799      4.99%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6611880      2.00%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1900082      0.57%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1559356      0.47%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  888657      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     105      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3077      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           330845269                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         393390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1177641                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14756792                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.194549                       # Inst execution rate
system.cpu1.iew.exec_refs                    22504323                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5226554                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              249434302                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22421101                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719802                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2121842                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7128698                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78894626                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17277769                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           786239                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64442187                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1927540                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1594040                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1116122                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5280872                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        16197                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          340156                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9373                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          670                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2394                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6298263                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2003623                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           670                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       201400                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        976241                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37582298                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64049120                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849780                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31936674                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193362                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64068794                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80507174                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42554907                       # number of integer regfile writes
system.cpu1.ipc                              0.166217                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166217                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622665      5.55%      5.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38957594     59.72%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19219138     29.46%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3428884      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65228426                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1926304                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029532                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 329082     17.08%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1431921     74.34%     91.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               165298      8.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63532050                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         463341571                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64049108                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100920810                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70736398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65228426                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158228                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22025652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           113173                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723944                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14594887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    330845269                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197157                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.656380                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          290672646     87.86%     87.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26797413      8.10%     95.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7007084      2.12%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2909074      0.88%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2491705      0.75%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             330265      0.10%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             436447      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             152284      0.05%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              48351      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      330845269                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.196923                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16098258                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1932395                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22421101                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7128698                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    118                       # number of misc regfile reads
system.cpu1.numCycles                       331238659                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1777119137                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              267106246                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37983011                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10740034                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12982870                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1683694                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                16653                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102504156                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83238121                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56036402                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28459243                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7398788                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1116122                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21161228                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18053391                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102504144                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         19560                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               670                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22886820                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           682                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   404888787                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161340196                       # The number of ROB writes
system.cpu1.timesIdled                          14731                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7529914                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1338                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7567731                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                186949                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10099009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20150543                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       169737                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        66683                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64044078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4828332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128070004                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4895015                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7714963                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2841615                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7209815                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              408                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            293                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2383049                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2383043                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7714964                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           399                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30248549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30248549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    828135744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               828135744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              577                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10099113                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10099113    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10099113                       # Request fanout histogram
system.membus.respLayer1.occupancy        52218602588                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         34114435500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    321114333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   406064655.072399                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       134500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    969875500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1052257285000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1926686000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    182040695                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       182040695                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    182040695                       # number of overall hits
system.cpu0.icache.overall_hits::total      182040695                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29135835                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29135835                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29135835                       # number of overall misses
system.cpu0.icache.overall_misses::total     29135835                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 401547882991                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 401547882991                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 401547882991                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 401547882991                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    211176530                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    211176530                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    211176530                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    211176530                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137969                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137969                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137969                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137969                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13781.924664                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13781.924664                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13781.924664                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13781.924664                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3208                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.662338                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26414100                       # number of writebacks
system.cpu0.icache.writebacks::total         26414100                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2721701                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2721701                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2721701                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2721701                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26414134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26414134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26414134                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26414134                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 351478024495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 351478024495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 351478024495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 351478024495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125081                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125081                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125081                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125081                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13306.437549                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13306.437549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13306.437549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13306.437549                       # average overall mshr miss latency
system.cpu0.icache.replacements              26414100                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    182040695                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      182040695                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29135835                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29135835                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 401547882991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 401547882991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    211176530                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    211176530                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137969                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137969                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13781.924664                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13781.924664                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2721701                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2721701                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26414134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26414134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 351478024495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 351478024495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125081                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125081                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13306.437549                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13306.437549                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          208454629                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26414100                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.891794                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        448767192                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       448767192                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    417200158                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       417200158                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    417200158                       # number of overall hits
system.cpu0.dcache.overall_hits::total      417200158                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49231459                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49231459                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49231459                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49231459                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1114836387414                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1114836387414                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1114836387414                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1114836387414                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    466431617                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    466431617                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    466431617                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    466431617                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.105549                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.105549                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.105549                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.105549                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22644.796845                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22644.796845                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22644.796845                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22644.796845                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4573929                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       180177                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           122715                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2286                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    37.272778                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.817585                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35803987                       # number of writebacks
system.cpu0.dcache.writebacks::total         35803987                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14177532                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14177532                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14177532                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14177532                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35053927                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35053927                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35053927                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35053927                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 585432630753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 585432630753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 585432630753                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 585432630753                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075153                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075153                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075153                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075153                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16700.914301                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16700.914301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16700.914301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16700.914301                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35803987                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    300636490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      300636490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38658743                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38658743                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 719295768500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 719295768500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    339295233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    339295233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113938                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113938                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18606.289617                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18606.289617                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8292688                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8292688                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30366055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30366055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 432647696500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 432647696500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089497                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089497                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14247.741318                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14247.741318                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116563668                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116563668                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10572716                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10572716                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 395540618914                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 395540618914                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127136384                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127136384                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083160                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083160                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37411.448384                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37411.448384                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5884844                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5884844                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4687872                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4687872                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 152784934253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 152784934253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036873                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036873                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32591.532843                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32591.532843                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1759                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1759                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1418                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1418                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    114359500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    114359500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.446333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.446333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 80648.448519                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 80648.448519                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1400                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1400                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1246500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1246500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005666                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005666                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        69250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        69250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2972                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2972                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       626500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       626500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3120                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3120                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047436                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047436                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4233.108108                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4233.108108                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       480500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       480500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046795                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046795                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3291.095890                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3291.095890                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051833                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051833                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759650                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759650                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64739068500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64739068500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811483                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811483                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419353                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419353                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85222.231949                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85222.231949                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759650                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759650                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  63979418500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  63979418500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419353                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419353                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84222.231949                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84222.231949                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987647                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          454069837                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35813266                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.678817                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987647                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        972312092                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       972312092                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26118329                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33649288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16828                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              362137                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60146582                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26118329                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33649288                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16828                       # number of overall hits
system.l2.overall_hits::.cpu1.data             362137                       # number of overall hits
system.l2.overall_hits::total                60146582                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            295804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2153161                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1425731                       # number of demand (read+write) misses
system.l2.demand_misses::total                3877340                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           295804                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2153161                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2644                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1425731                       # number of overall misses
system.l2.overall_misses::total               3877340                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  24171834000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 200343174000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    243503500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 144752469500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     369510981000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  24171834000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 200343174000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    243503500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 144752469500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    369510981000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26414133                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35802449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1787868                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64023922                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26414133                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35802449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1787868                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64023922                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.011199                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060140                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.135785                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.797448                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060561                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.011199                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060140                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.135785                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.797448                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060561                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81715.710403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93046.072263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92096.633888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101528.597961                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95300.123538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81715.710403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93046.072263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92096.633888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101528.597961                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95300.123538                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5915362                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2841615                       # number of writebacks
system.l2.writebacks::total                   2841615                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            125                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         206779                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          98382                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              305332                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           125                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        206779                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         98382                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             305332                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       295679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1946382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1327349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3572008                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       295679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1946382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1327349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6783676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10355684                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  21205318001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 166457055001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    214828500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 123430015001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 311307216503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  21205318001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 166457055001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    214828500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 123430015001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 515272722420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 826579938923                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.011194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.054364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.133422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.742420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.011194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.054364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.133422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.742420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161747                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71717.362413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85521.267152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82689.953811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92989.873048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87151.881100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71717.362413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85521.267152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82689.953811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92989.873048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75957.743622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79818.961154                       # average overall mshr miss latency
system.l2.replacements                       14656390                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8675483                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8675483                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8675483                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8675483                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55182165                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55182165                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55182165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55182165                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6783676                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6783676                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 515272722420                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 515272722420                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75957.743622                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75957.743622                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            91                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       151000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.938144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.941748                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1659.340659                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1556.701031                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1816000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       120000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1936000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.938144                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.941748                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19956.043956                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19958.762887                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        37000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        37000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.960000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1608.695652                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1541.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       467000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       486500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.956522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.920000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21227.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21152.173913                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3999008                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           138790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4137798                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1437822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1098861                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2536683                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 136381316500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 112234411000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  248615727500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5436830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1237651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6674481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.264460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.380057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94852.712297                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102137.040991                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98008.197122                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       116540                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        59520                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           176060                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1321282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1039341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2360623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 114427301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96796329001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 211223630001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.243024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.839769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.353679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86603.239127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93132.406978                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89477.917482                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26118329                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16828                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26135157                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       295804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           298448                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  24171834000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    243503500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  24415337500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26414133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26433605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.011199                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.135785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81715.710403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92096.633888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81807.676714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          125                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           171                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       295679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       298277                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  21205318001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    214828500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  21420146501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.011194                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.133422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011284                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71717.362413                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82689.953811                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71812.933954                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29650280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       223347                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29873627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       715339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       326870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1042209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  63961857500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  32518058500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  96479916000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30365619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       550217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30915836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023558                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.594075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89414.749510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99483.153853                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92572.522402                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        90239                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38862                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       129101                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       625100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       288008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       913108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  52029754001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26633686000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78663440001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020586                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.523444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83234.288915                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92475.507625                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86149.108321                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          174                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               180                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          799                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             832                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     26691500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       946500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     27638000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          973                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1012                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.821172                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.822134                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 33406.132666                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 28681.818182                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 33218.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          433                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          453                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          366                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          379                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7452480                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       259500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7711980                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.376156                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.374506                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20361.967213                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19961.538462                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20348.232190                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999930                       # Cycle average of tags in use
system.l2.tags.total_refs                   134102232                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14657003                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.149362                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.598292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.208401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.975226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.322184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.887272                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.462473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.034506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.140238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.357614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1037718779                       # Number of tag accesses
system.l2.tags.data_accesses               1037718779                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      18923520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     125409280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        166272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      85639104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    416134208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          646272384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     18923520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       166272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19089792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181863360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181863360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         295680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1959520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1338111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6502097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10098006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2841615                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2841615                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17950871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        118963372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           157726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         81237342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    394745338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             613054649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17950871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       157726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18108596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172515770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172515770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172515770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17950871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       118963372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          157726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        81237342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    394745338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            785570419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2733533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    295680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1830130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1311852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6483886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006636283752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168344                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168344                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19535944                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2573027                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10098007                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2841615                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10098007                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2841615                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 173861                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                108082                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            452846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            466349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            484587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            849121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            845410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            956992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            647680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            675035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            787609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            677172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           578062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           504154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           573455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           468817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           465831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           491026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            129205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            210548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            204593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            220620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            219935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           154163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           178459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           140277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146608                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 288035827135                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                49620730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            474113564635                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29023.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47773.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7771613                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1632550                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10098007                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2841615                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2171222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2216728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2222046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1209911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  962830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  673126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  186578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  131367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   91926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   24687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 130868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 179829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 180403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 181121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 182148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 185400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 191919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 178447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3253482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.990845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.185607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.685473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       880894     27.08%     27.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1448019     44.51%     71.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       314580      9.67%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       225928      6.94%     88.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        99856      3.07%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53707      1.65%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        46568      1.43%     94.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30920      0.95%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153010      4.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3253482                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.951427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    305.469780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168339    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168344                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.237650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.222430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.736244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           150345     89.31%     89.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2030      1.21%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11695      6.95%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2946      1.75%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              995      0.59%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              249      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               67      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168344                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              635145344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11127104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174944704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               646272448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181863360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       602.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    613.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1054183969001                       # Total gap between requests
system.mem_ctrls.avgGap                      81469.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     18923520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    117128320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       166272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83958528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    414968704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174944704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17950870.550658371300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 111108044.916383951902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 157725.790349737712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79643146.082326456904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 393639739.756581783295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 165952726.291263252497                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       295680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1959520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1338111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6502098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2841615                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9053479907                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  86597782962                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    105924235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  68076364295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 310280013236                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25128216163523                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30619.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44193.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40771.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50874.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47719.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8842934.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11237338980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5972768340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32459339640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7243506900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83216109600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     188967447660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     245676162720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       574772673840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.229950                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 636601186236                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35201400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 382381384764                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11992608180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6374195850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         38399062800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7025420520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83216109600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     331829490000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     125371284960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       604208171910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.152494                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 322471714032                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35201400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 696510856968                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10327857488.372093                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47919035139.039299                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 356221833500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165988227000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 888195744000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9205893                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9205893                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9205893                       # number of overall hits
system.cpu1.icache.overall_hits::total        9205893                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22754                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22754                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22754                       # number of overall misses
system.cpu1.icache.overall_misses::total        22754                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    574733500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    574733500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    574733500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    574733500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9228647                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9228647                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9228647                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9228647                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002466                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002466                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002466                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002466                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25258.569922                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25258.569922                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25258.569922                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25258.569922                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          250                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          121                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          250                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19440                       # number of writebacks
system.cpu1.icache.writebacks::total            19440                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3282                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3282                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3282                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3282                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19472                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19472                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19472                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19472                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    463422500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    463422500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    463422500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    463422500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002110                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002110                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23799.429951                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23799.429951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23799.429951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23799.429951                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19440                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9205893                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9205893                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22754                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22754                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    574733500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    574733500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9228647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9228647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002466                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002466                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25258.569922                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25258.569922                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3282                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3282                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19472                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19472                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    463422500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    463422500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002110                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002110                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23799.429951                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23799.429951                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.192616                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8859766                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19440                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           455.749280                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        369043500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.192616                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974769                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974769                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18476766                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18476766                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16326085                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16326085                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16326085                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16326085                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3863895                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3863895                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3863895                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3863895                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 328285780571                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 328285780571                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 328285780571                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 328285780571                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20189980                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20189980                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20189980                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20189980                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191377                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191377                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191377                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191377                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84962.396900                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84962.396900                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84962.396900                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84962.396900                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       964086                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        98695                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18017                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1115                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.509796                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.515695                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1787454                       # number of writebacks
system.cpu1.dcache.writebacks::total          1787454                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2774285                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2774285                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2774285                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2774285                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1089610                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1089610                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1089610                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1089610                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  89989346656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  89989346656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  89989346656                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  89989346656                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053968                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053968                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053968                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053968                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82588.583673                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82588.583673                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82588.583673                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82588.583673                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1787454                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14503028                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14503028                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2373520                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2373520                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 168756351000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 168756351000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16876548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16876548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.140640                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.140640                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71099.611969                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71099.611969                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1822790                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1822790                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       550730                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       550730                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  36184680000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  36184680000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032633                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032633                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65703.121312                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65703.121312                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1823057                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1823057                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1490375                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1490375                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 159529429571                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 159529429571                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3313432                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3313432                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.449798                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.449798                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107039.791711                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107039.791711                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       951495                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       951495                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       538880                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       538880                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53804666656                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53804666656                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162635                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162635                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99845.358254                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99845.358254                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          279                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          279                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          179                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          179                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5817000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5817000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.390830                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.390830                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32497.206704                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32497.206704                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          175                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008734                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008734                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          292                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          292                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1257000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1257000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.337868                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.337868                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8436.241611                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8436.241611                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1109000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1109000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.337868                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.337868                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7442.953020                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7442.953020                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103275                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103275                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707924                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707924                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63134646500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63134646500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390859                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390859                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89182.802815                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89182.802815                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707924                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707924                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62426722500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62426722500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390859                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390859                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88182.802815                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88182.802815                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.593301                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19226424                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1797403                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.696780                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        369055000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.593301                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924791                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924791                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45801587                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45801587                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1054183971000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57350374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11517098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55349488                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11814775                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10275896                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             405                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           294                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            699                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6692946                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6692946                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26433605                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30916770                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1012                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1012                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79242365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107421251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5373089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192095089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3381006848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4582812032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2490368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228821376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8195130624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24952281                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183106496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         88977319                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057885                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.236714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               83893525     94.29%     94.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5017110      5.64%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  66684      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           88977319                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128059974497                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53722416046                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39623229927                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2697097771                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29256402                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            36012                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4936346902500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53219                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703700                       # Number of bytes of host memory used
host_op_rate                                    53277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 69494.12                       # Real time elapsed on the host
host_tick_rate                               55863188                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698434624                       # Number of instructions simulated
sim_ops                                    3702462446                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.882163                       # Number of seconds simulated
sim_ticks                                3882162931500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.520648                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              214352360                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           222079281                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12877214                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        249326358                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            334150                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         345400                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11250                       # Number of indirect misses.
system.cpu0.branchPred.lookups              250351773                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8853                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201173                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12863578                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 171904623                       # Number of branches committed
system.cpu0.commit.bw_lim_events             39238275                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         610294                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      233720651                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1295053102                       # Number of instructions committed
system.cpu0.commit.committedOps            1295254274                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   7713150152                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.167928                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.978577                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   7382354699     95.71%     95.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    129251451      1.68%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     26422545      0.34%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9546463      0.12%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      7564205      0.10%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7205515      0.09%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     76641244      0.99%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     34925755      0.45%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     39238275      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   7713150152                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426097441                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              682915                       # Number of function calls committed.
system.cpu0.commit.int_insts               1075857042                       # Number of committed integer instructions.
system.cpu0.commit.loads                    353761245                       # Number of loads committed
system.cpu0.commit.membars                     398766                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       399777      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       670983600     51.80%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12663      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169362533     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37203543      2.87%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12411632      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.96%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12412019      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197043157     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        715640      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    156919261     12.11%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25409810      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1295254274                       # Class of committed instruction
system.cpu0.commit.refs                     380087868                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1295053102                       # Number of Instructions Simulated
system.cpu0.committedOps                   1295254274                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.995056                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.995056                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           7250417912                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13863                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           184281723                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1645729965                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                91635665                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                287198186                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13766377                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                21299                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            107782924                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  250351773                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48710827                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   7683203299                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               389085                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          288                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1899898212                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 239                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1059                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27560338                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.032246                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53816010                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         214686510                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.244709                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        7750801064                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.245161                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.764772                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              6570731177     84.77%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               894127050     11.54%     96.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41772107      0.54%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               178308836      2.30%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9828087      0.13%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  765903      0.01%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42430898      0.55%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12823951      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13055      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          7750801064                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                457919748                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               410272774                       # number of floating regfile writes
system.cpu0.idleCycles                       13114948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13586318                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188906163                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.314027                       # Inst execution rate
system.cpu0.iew.exec_refs                  1461631542                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26832199                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3405815320                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            416490420                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            293189                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10672123                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31170466                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1525619515                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1434799343                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11617970                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2438082246                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              23929318                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           2180153650                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13766377                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           2230840941                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    105116554                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          396837                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1039504                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62729175                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4843843                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1039504                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4044873                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9541445                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1176212435                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1370249930                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826661                       # average fanout of values written-back
system.cpu0.iew.wb_producers                972328496                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.176490                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1372380077                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2550747705                       # number of integer regfile reads
system.cpu0.int_regfile_writes              746804079                       # number of integer regfile writes
system.cpu0.ipc                              0.166804                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.166804                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           402778      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            732249940     29.89%     29.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13535      0.00%     29.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2000      0.00%     29.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171470325      7.00%     36.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                997      0.00%     36.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41407756      1.69%     38.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12986791      0.53%     39.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     39.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.51%     39.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12815038      0.52%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           879344598     35.90%     76.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             725633      0.03%     76.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      559962177     22.86%     98.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25940998      1.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2449700215                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              967939048                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1805686585                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    435985103                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         589700297                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  339917503                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.138759                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               11363274      3.34%      3.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 7688      0.00%      3.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                61953      0.02%      3.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               62763      0.02%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             63798252     18.77%     22.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               44592      0.01%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             197567112     58.12%     80.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9800      0.00%     80.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         67002068     19.71%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1821275892                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       11191571258                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    934264827                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1167322644                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1524765812                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2449700215                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             853703                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      230365244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7138845                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        243409                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    217960170                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   7750801064                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.316058                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.058696                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         6872208180     88.66%     88.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          305445417      3.94%     92.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          143124936      1.85%     94.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           91881833      1.19%     95.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          193806583      2.50%     98.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           98289161      1.27%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           20913466      0.27%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           10845410      0.14%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14286078      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     7750801064                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.315524                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16931273                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10893603                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           416490420                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31170466                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              459690650                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             243768370                       # number of misc regfile writes
system.cpu0.numCycles                      7763916012                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      409973                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             5926396230                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1097272019                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             319555128                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               138666069                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            1171514904                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              9777423                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2247963858                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1579348859                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1341389101                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                321897589                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1971376                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13766377                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1349553744                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               244117087                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        573519690                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1674444168                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        521055                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11014                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                689497552                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11014                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9202816862                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3095643108                       # The number of ROB writes
system.cpu0.timesIdled                         161366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2828                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.980373                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              214890869                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           236194754                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12846954                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        249587015                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            302528                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         306649                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4121                       # Number of indirect misses.
system.cpu1.branchPred.lookups              250519363                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2952                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        198625                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12839431                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 172235636                       # Number of branches committed
system.cpu1.commit.bw_lim_events             39015349                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         606589                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      233164739                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1297700177                       # Number of instructions committed
system.cpu1.commit.committedOps            1297901424                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   7709044511                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168361                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.980470                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   7378697023     95.71%     95.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    128507936      1.67%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     26283550      0.34%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9344802      0.12%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      7642405      0.10%     97.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7165342      0.09%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     76443868      0.99%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     35944236      0.47%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     39015349      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   7709044511                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426993686                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              619228                       # Number of function calls committed.
system.cpu1.commit.int_insts               1078170205                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354689842                       # Number of loads committed
system.cpu1.commit.membars                     398437                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       398437      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       672763382     51.83%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169915243     13.09%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      37065696      2.86%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12343568      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.95%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12343568      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      197281464     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        462807      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157607003     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25341008      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1297901424                       # Class of committed instruction
system.cpu1.commit.refs                     380692282                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1297700177                       # Number of Instructions Simulated
system.cpu1.committedOps                   1297901424                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.972074                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.972074                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           7247988196                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7550                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           184854696                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1647808024                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                88871556                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                288182042                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13731264                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                15136                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            107830666                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  250519363                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 48318065                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   7682153310                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               367527                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1901469889                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27477574                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.032325                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          50711627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         215193397                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.245352                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        7746603724                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.245498                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.764419                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              6564433979     84.74%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               896039536     11.57%     96.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41594198      0.54%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               179021488      2.31%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9789421      0.13%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  759550      0.01%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                42237838      0.55%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12724506      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3208      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          7746603724                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                458521304                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               411162403                       # number of floating regfile writes
system.cpu1.idleCycles                        3358237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13577356                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               189165839                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.314437                       # Inst execution rate
system.cpu1.iew.exec_refs                  1458665706                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26498702                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3410221422                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            417287023                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            289094                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10806789                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30814076                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1527717725                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1432167004                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11561761                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2436877003                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              24157605                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           2175381398                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13731264                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           2226357716                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    104843757                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          386630                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1027369                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     62597181                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4811636                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1027369                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4023829                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9553527                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1178147353                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1372489102                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827348                       # average fanout of values written-back
system.cpu1.iew.wb_producers                974737315                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.177096                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1374622587                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2550101624                       # number of integer regfile reads
system.cpu1.int_regfile_writes              748194618                       # number of integer regfile writes
system.cpu1.ipc                              0.167446                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167446                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           400580      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            733778996     29.97%     29.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 982      0.00%     29.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171999130      7.02%     37.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     37.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           41244613      1.68%     38.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12908798      0.53%     39.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.51%     39.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12740516      0.52%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           877276100     35.83%     76.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             468892      0.02%     76.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      559376658     22.85%     98.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25865227      1.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2448438764                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              967371254                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1804679666                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    436796751                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         590195072                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  339171651                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.138526                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               11452232      3.38%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 7267      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                64270      0.02%      3.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               60658      0.02%      3.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             63790605     18.81%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               44695      0.01%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             196860611     58.04%     80.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   96      0.00%     80.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         66891215     19.72%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1819838581                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       11185103065                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    935692351                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1168365052                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1526870485                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2448438764                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             847240                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      229816301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7129828                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        240651                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    217762468                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   7746603724                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.316066                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.058729                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         6867999103     88.66%     88.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          305767661      3.95%     92.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143339469      1.85%     94.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           92077183      1.19%     95.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          193239632      2.49%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           97938427      1.26%     99.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           20950217      0.27%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           10927605      0.14%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14364427      0.19%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     7746603724                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.315929                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16797145                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10801093                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           417287023                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30814076                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              460356542                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             244045675                       # number of misc regfile writes
system.cpu1.numCycles                      7749961961                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14259780                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             5925589118                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1099878055                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             318709534                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               135902795                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            1170047983                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              9828137                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2251295161                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1581525222                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1343644101                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                322912440                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1999557                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13731264                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1348120513                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               243766046                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        574110389                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1677184772                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        347594                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11234                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                689585412                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11230                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9201043481                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3099733075                       # The number of ROB writes
system.cpu1.timesIdled                          35044                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        431780768                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2100770                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           440718190                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4556                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10691684                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    598454951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1191698524                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10309173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4998086                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    253875163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    230815035                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    506972515                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      235813121                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          596308408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5309064                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1771                       # Transaction distribution
system.membus.trans_dist::CleanEvict        587937902                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           281686                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5063                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1854623                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1850592                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     596308415                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1789857524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1789857524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  38622069440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             38622069440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           222740                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         598449787                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               598449787    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           598449787                       # Request fanout histogram
system.membus.respLayer1.occupancy       3044076228833                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             78.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1397024324759                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              36.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1104                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          552                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    371852.355072                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   264684.317731                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          552    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      2453000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            552                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3881957669000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    205262500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48551121                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48551121                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48551121                       # number of overall hits
system.cpu0.icache.overall_hits::total       48551121                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       159703                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        159703                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       159703                       # number of overall misses
system.cpu0.icache.overall_misses::total       159703                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10080407995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10080407995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10080407995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10080407995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48710824                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48710824                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48710824                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48710824                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003279                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003279                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003279                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003279                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63119.715941                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63119.715941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63119.715941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63119.715941                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5150                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              124                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.532258                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       147883                       # number of writebacks
system.cpu0.icache.writebacks::total           147883                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        11820                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        11820                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        11820                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        11820                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       147883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       147883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       147883                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       147883                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9327645498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9327645498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9327645498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9327645498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003036                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003036                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003036                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003036                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63074.494688                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63074.494688                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63074.494688                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63074.494688                       # average overall mshr miss latency
system.cpu0.icache.replacements                147883                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48551121                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48551121                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       159703                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       159703                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10080407995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10080407995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48710824                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48710824                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003279                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003279                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63119.715941                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63119.715941                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        11820                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        11820                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       147883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       147883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9327645498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9327645498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003036                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003036                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63074.494688                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63074.494688                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48699202                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           147915                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           329.237751                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         97569531                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        97569531                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    183251988                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       183251988                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    183251988                       # number of overall hits
system.cpu0.dcache.overall_hits::total      183251988                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    221288028                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     221288028                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    221288028                       # number of overall misses
system.cpu0.dcache.overall_misses::total    221288028                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 20608987348321                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 20608987348321                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 20608987348321                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 20608987348321                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404540016                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404540016                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404540016                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404540016                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.547011                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.547011                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.547011                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.547011                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 93131.958085                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93131.958085                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 93131.958085                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93131.958085                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   6057275745                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1072997                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        106365014                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          15934                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.948009                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.340090                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126051619                       # number of writebacks
system.cpu0.dcache.writebacks::total        126051619                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     95080873                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     95080873                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     95080873                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     95080873                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126207155                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126207155                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126207155                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126207155                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 13915988415472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 13915988415472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 13915988415472                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 13915988415472                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.311977                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.311977                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.311977                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.311977                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 110263.070390                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110263.070390                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 110263.070390                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110263.070390                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126051539                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165040226                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165040226                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    213380856                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    213380856                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 20188188272500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 20188188272500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378421082                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378421082                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.563871                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.563871                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 94611.056732                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94611.056732                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     88793875                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     88793875                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124586981                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124586981                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 13823279721500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 13823279721500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110952.842830                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110952.842830                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18211762                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18211762                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7907172                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7907172                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 420799075821                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 420799075821                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26118934                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26118934                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.302737                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.302737                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53217.392491                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53217.392491                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6286998                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6286998                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1620174                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1620174                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  92708693972                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  92708693972                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.062031                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.062031                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 57221.442865                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57221.442865                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5408                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5408                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1692                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1692                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     76559500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     76559500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.238310                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.238310                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45247.931442                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45247.931442                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1595                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1595                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           97                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           97                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       829000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       829000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013662                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013662                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8546.391753                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8546.391753                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4141                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4141                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2354                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2354                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11703000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11703000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6495                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6495                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.362433                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.362433                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4971.537808                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4971.537808                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2354                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2354                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9350000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9350000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.362433                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.362433                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3971.962617                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3971.962617                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        35500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        35500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         4986                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           4986                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       196187                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       196187                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4651570500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4651570500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201173                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201173                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.975215                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.975215                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23709.881389                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23709.881389                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       196187                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       196187                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4455383500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4455383500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.975215                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.975215                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22709.881389                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22709.881389                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.979718                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          309749226                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126278986                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.452896                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.979718                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999366                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999366                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935788522                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935788522                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               51685                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13158610                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8913                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            13286263                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26505471                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              51685                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13158610                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8913                       # number of overall hits
system.l2.overall_hits::.cpu1.data           13286263                       # number of overall hits
system.l2.overall_hits::total                26505471                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             96199                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         112891564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             26411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         112688987                       # number of demand (read+write) misses
system.l2.demand_misses::total              225703161                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            96199                       # number of overall misses
system.l2.overall_misses::.cpu0.data        112891564                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            26411                       # number of overall misses
system.l2.overall_misses::.cpu1.data        112688987                       # number of overall misses
system.l2.overall_misses::total             225703161                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8540548499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 13515926744802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2348207494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 13487268077326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     27014083578121                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8540548499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 13515926744802                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2348207494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 13487268077326                       # number of overall miss cycles
system.l2.overall_miss_latency::total    27014083578121                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          147884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126050174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125975250                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252208632                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         147884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126050174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125975250                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252208632                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.650503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.895608                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.747679                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.894533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894907                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.650503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.895608                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.747679                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.894533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894907                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88780.013295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 119724.860440                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88910.207641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119685.769092                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119688.547818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88780.013295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 119724.860440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88910.207641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119685.769092                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119688.547818                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          117732934                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   6785057                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.351797                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 386709426                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5309059                       # number of writebacks
system.l2.writebacks::total                   5309059                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            498                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        9239883                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            698                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        9400720                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            18641799                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           498                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       9239883                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           698                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       9400720                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           18641799                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        95701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    103651681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        25713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    103288267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         207061362                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        95701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    103651681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        25713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    103288267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    401259314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        608320676                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7539200005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 11787584767815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2063848498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 11751018861349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 23548206677667                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7539200005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 11787584767815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2063848498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 11751018861349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 39372877618862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 62921084296529                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.647136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.822305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.727919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.819909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.820992                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.647136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.822305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.727919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.819909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.411974                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78778.696200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 113723.044857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80264.788162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113769.155032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113725.740284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78778.696200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 113723.044857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80264.788162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113769.155032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98123.274015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103434.071500                       # average overall mshr miss latency
system.l2.replacements                      818516579                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6708217                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6708217                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            5                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              5                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6708222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6708222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    235556727                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235556727                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1771                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1771                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    235558498                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235558498                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000008                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000008                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1771                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1771                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000008                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000008                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    401259314                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      401259314                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 39372877618862                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 39372877618862                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98123.274015                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98123.274015                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            6476                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            6467                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12943                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         34669                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         33471                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              68140                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    244576497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    287145497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    531721994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        41145                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        39938                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            81083                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.842605                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.838074                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.840373                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7054.616430                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8578.933913                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7803.375316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2722                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         3269                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5991                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        31947                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        30202                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         62149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    771497625                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    761452051                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1532949676                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.776449                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.756222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.766486                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24149.298056                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25211.974406                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24665.717485                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           73                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          198                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              271                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1586500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1586500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           92                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            307                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.793478                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.920930                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.882736                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  8012.626263                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5854.243542                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           73                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          185                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          258                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1450500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4040500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5491000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.793478                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.860465                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.840391                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19869.863014                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21840.540541                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21282.945736                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           611877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           604278                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1216155                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         991964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         979824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1971788                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  83975476956                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82896840121                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  166872317077                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1603841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1584102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3187943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.618493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.618536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.618514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84655.770730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84603.806521                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84629.948593                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        61454                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        60427                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           121881                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       930510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       919397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1849907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71237685459                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  70292951622                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141530637081                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.580176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.580390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.580282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76557.678541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76455.493788                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76506.893093                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         51685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              60598                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        96199                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        26411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           122610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8540548499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2348207494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10888755993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       147884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.650503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.747679                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.669239                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88780.013295                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88910.207641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88808.058013                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          498                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          698                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1196                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        95701                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        25713                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       121414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7539200005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2063848498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9603048503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.647136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.727919                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.662711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78778.696200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80264.788162                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79093.420059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12546733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12681985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25228718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    111899600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    111709163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       223608763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 13431951267846                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 13404371237205                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 26836322505051                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124446333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124391148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248837481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.899180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.898048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 120035.739787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119993.480188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120014.627982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      9178429                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      9340293                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     18518722                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    102721171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    102368870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    205090041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 11716347082356                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 11680725909727                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 23397072992083                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.825425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.822959                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.824193                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114059.711044                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114104.277108                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114081.955799                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   866946226                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 818516643                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.059167                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.212784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.002621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.563040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.643984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.574996                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.472075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.024422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.025687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.477734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4775033027                       # Number of tag accesses
system.l2.tags.data_accesses               4775033027                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6124800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    6644550912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1645632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    6622175616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  25007679232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        38282176192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6124800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1645632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7770432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    339780096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       339780096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          95700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      103821108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          25713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      103471494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    390744988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           598159003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5309064                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5309064                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1577677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1711559002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           423896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1705795386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   6441687192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            9861043152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1577677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       423896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2001573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87523399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87523399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87523399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1577677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1711559002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          423896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1705795386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   6441687192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9948566552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3369686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     95701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 102794015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     25713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 102448286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 389912236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003194852750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       210063                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       210063                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           664976433                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3182682                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   598159007                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5310835                       # Number of write requests accepted
system.mem_ctrls.readBursts                 598159007                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5310835                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2883056                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1941149                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          27776545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          23128917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          22443668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          18643653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          19363819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          16936451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          15936838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          48997465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          64893429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          65748030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         50586239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         60007853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         55044990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         40110505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         34679836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         30977713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            170623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            170243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            205468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            249731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            257613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            214398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            267161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            235762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           276470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           215066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           211431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           170042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           171106                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 30625766345852                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2976379755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            41787190427102                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51448.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70198.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                520515914                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3089569                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             598159007                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5310835                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2407539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3785762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5849131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 8129188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                11008294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                14125014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                17650908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                22662428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                29088755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                41583108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10              101575491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              179624397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               85508811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               25464539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               20196390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15               14471652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                8775430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                2965519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 328097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  75498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 115856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 168681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 196730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 210513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 217273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 220871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 222762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 223697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 224801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 227132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 221814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 219290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 217739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 216595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 215390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 215226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     75040144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    510.570969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   375.518723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.384535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3771070      5.03%      5.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     25907404     34.52%     39.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5049340      6.73%     46.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      8380929     11.17%     57.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      4850283      6.46%     63.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2479045      3.30%     67.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2931898      3.91%     71.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      2367175      3.15%     74.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     19303000     25.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     75040144                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       210063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2833.796471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    463.196789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6120.265090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       155573     74.06%     74.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        17036      8.11%     82.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         8437      4.02%     86.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         5870      2.79%     88.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         4077      1.94%     90.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         3281      1.56%     92.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         2903      1.38%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         2538      1.21%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         2288      1.09%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1966      0.94%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527         1452      0.69%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          832      0.40%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          645      0.31%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          644      0.31%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          519      0.25%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          389      0.19%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          401      0.19%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          185      0.09%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          229      0.11%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          164      0.08%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007          183      0.09%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055          105      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103          104      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151          101      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199           70      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247           52      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        210063                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       210063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.305681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           205459     97.81%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1783      0.85%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1872      0.89%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              707      0.34%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              196      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               40      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        210063                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            38097660864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               184515584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               215659264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             38282176448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            339893440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      9813.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   9861.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        77.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    76.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3882162929499                       # Total gap between requests
system.mem_ctrls.avgGap                       6433.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6124864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   6578816960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1645632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   6556690304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  24954383104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    215659264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1577693.700154274469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1694626700.651654481888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 423895.655343902996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1688927131.522171735764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 6427958729.274163246155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 55551317.089278638363                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        95701                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    103821108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        25713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    103471494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    390744991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5310835                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3566834639                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 7444960921821                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    992460466                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 7423085094993                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 26914585115183                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 96824734955357                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37270.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     71709.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38597.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71740.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68880.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18231546.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         345066553860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         183407226750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2870626968300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8968508100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     306454586880.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1761680656830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7230012480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       5483434513200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1412.468928                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4397130019                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 129633920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3748131881481                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         190720074300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         101370119730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1379643286140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8621200620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     306454586880.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1744926142950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21339076800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3753074487420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        966.748319                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40651119271                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 129633920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3711877892229                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2158                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1080                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6650454.166667                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7426901.028610                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1080    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     57135500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1080                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3874980441000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7182490500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     48280313                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        48280313                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     48280313                       # number of overall hits
system.cpu1.icache.overall_hits::total       48280313                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37752                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37752                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37752                       # number of overall misses
system.cpu1.icache.overall_misses::total        37752                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2688627000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2688627000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2688627000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2688627000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     48318065                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     48318065                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     48318065                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     48318065                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000781                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000781                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000781                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000781                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71218.134139                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71218.134139                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71218.134139                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71218.134139                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35324                       # number of writebacks
system.cpu1.icache.writebacks::total            35324                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2428                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2428                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2428                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2428                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35324                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35324                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35324                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35324                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2501410500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2501410500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2501410500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2501410500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000731                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000731                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000731                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000731                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70813.342204                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70813.342204                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70813.342204                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70813.342204                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35324                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     48280313                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       48280313                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37752                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37752                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2688627000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2688627000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     48318065                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     48318065                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000781                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000781                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71218.134139                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71218.134139                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2428                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2428                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35324                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35324                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2501410500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2501410500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70813.342204                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70813.342204                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48681236                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35356                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1376.887544                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         96671454                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        96671454                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    182257785                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       182257785                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    182257785                       # number of overall hits
system.cpu1.dcache.overall_hits::total      182257785                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    222796553                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     222796553                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    222796553                       # number of overall misses
system.cpu1.dcache.overall_misses::total    222796553                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 20671882788616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 20671882788616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 20671882788616                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 20671882788616                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    405054338                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    405054338                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    405054338                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    405054338                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.550041                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.550041                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.550041                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.550041                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92783.674210                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92783.674210                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92783.674210                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92783.674210                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   6040450607                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1012359                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        106097498                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          15429                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.933017                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.614038                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125965534                       # number of writebacks
system.cpu1.dcache.writebacks::total        125965534                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     96665525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     96665525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     96665525                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     96665525                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126131028                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126131028                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126131028                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126131028                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 13888290718865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 13888290718865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 13888290718865                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 13888290718865                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.311393                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.311393                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.311393                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.311393                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110110.025575                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110110.025575                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110110.025575                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110110.025575                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125965464                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    164389744                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      164389744                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    214868163                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    214868163                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 20248753835000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 20248753835000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    379257907                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    379257907                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.566549                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.566549                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 94238.036721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94238.036721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     90331942                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     90331942                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124536221                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124536221                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 13796978400500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 13796978400500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.328368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.328368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110786.872202                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110786.872202                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17868041                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17868041                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7928390                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7928390                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 423128953616                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 423128953616                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25796431                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25796431                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.307344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.307344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 53368.837004                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53368.837004                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6333583                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6333583                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1594807                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1594807                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91312318365                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91312318365                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.061823                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061823                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57256.030582                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57256.030582                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6756                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6756                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1558                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1558                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     82917000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     82917000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.187395                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.187395                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53220.154044                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53220.154044                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1409                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1409                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          149                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          149                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2410500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2410500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.017922                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.017922                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16177.852349                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16177.852349                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4477                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4477                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2758                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2758                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17971000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17971000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7235                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7235                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.381202                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.381202                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6515.953590                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6515.953590                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2755                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2755                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     15216000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15216000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.380788                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.380788                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5523.049002                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5523.049002                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3992                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3992                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194633                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194633                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4662694000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4662694000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       198625                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       198625                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979902                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979902                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23956.338339                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23956.338339                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194633                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194633                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4468061000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4468061000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979902                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979902                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22956.338339                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22956.338339                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.969560                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          308682116                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126200700                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.445962                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.969560                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999049                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999049                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        936737696                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       936737696                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3882162931500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249307402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12017281                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245491819                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       813207906                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        645907239                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             195                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          294991                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5108                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         300099                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3355580                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3355580                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183208                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249124196                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       443650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378571102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       105972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378332616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757453340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18929024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16134510272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4521472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16124206656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32282167424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1465097461                       # Total snoops (count)
system.tol2bus.snoopTraffic                 368870848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1717935280                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.146410                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.361653                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1471409614     85.65%     85.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1              241527580     14.06%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4998086      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1717935280                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       506561628841                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189721294082                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         222080487                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189605699023                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53322825                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           292669                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
