<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_e870e4dac26de7990352b1cb7547818f.html">hal</a></li><li class="navelem"><a class="el" href="dir_ae62e3357f614e3cf01ac4a474f749da.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_71989d2b58c1cfc074c8431853356cf8.html">STM32H7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_cab6ae0226974d6969a0259da7da0ae7.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32h7xx_hal_spi.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of SPI HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32h7xx__hal__def_8h_source.html">stm32h7xx_hal_def.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32h7xx__hal__spi__ex_8h_source.html">stm32h7xx_hal_spi_ex.h</a>&quot;</code><br />
</div>
<p><a href="stm32h7xx__hal__spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___init_type_def.html">SPI_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Configuration Structure definition.  <a href="struct_s_p_i___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_____s_p_i___handle_type_def.html">__SPI_HandleTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI handle Structure definition.  <a href="struct_____s_p_i___handle_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga713834e556cbf0b498835b76c934726e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___f_i_f_o___type.html#ga713834e556cbf0b498835b76c934726e">SPI_LOWEND_FIFO_SIZE</a>&#160;&#160;&#160;8UL</td></tr>
<tr class="separator:ga713834e556cbf0b498835b76c934726e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e8c28ab72b549b82ee1fbc553bcaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___f_i_f_o___type.html#ga61e8c28ab72b549b82ee1fbc553bcaec">SPI_HIGHEND_FIFO_SIZE</a>&#160;&#160;&#160;16UL</td></tr>
<tr class="separator:ga61e8c28ab72b549b82ee1fbc553bcaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0006cdf5670741f8702e55d4bf4601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#gaac0006cdf5670741f8702e55d4bf4601">HAL_SPI_ERROR_NONE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:gaac0006cdf5670741f8702e55d4bf4601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f5edd4e2a7a95bc9a994244df52460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#ga75f5edd4e2a7a95bc9a994244df52460">HAL_SPI_ERROR_MODF</a>&#160;&#160;&#160;(0x00000001UL)</td></tr>
<tr class="separator:ga75f5edd4e2a7a95bc9a994244df52460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1163823ec5fa89e4670366565d4ab93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#gad1163823ec5fa89e4670366565d4ab93">HAL_SPI_ERROR_CRC</a>&#160;&#160;&#160;(0x00000002UL)</td></tr>
<tr class="separator:gad1163823ec5fa89e4670366565d4ab93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9587f998fed196a4f30c38f2da731c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#ga9587f998fed196a4f30c38f2da731c0f">HAL_SPI_ERROR_OVR</a>&#160;&#160;&#160;(0x00000004UL)</td></tr>
<tr class="separator:ga9587f998fed196a4f30c38f2da731c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03238e57dd0c4d277fef2aa7a083133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#gaf03238e57dd0c4d277fef2aa7a083133">HAL_SPI_ERROR_FRE</a>&#160;&#160;&#160;(0x00000008UL)</td></tr>
<tr class="separator:gaf03238e57dd0c4d277fef2aa7a083133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf91992131301e3fc7f2ce62fb011f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#gaaf91992131301e3fc7f2ce62fb011f6c">HAL_SPI_ERROR_DMA</a>&#160;&#160;&#160;(0x00000010UL)</td></tr>
<tr class="separator:gaaf91992131301e3fc7f2ce62fb011f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777b36b52caf926a384976baf34530a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#ga777b36b52caf926a384976baf34530a3">HAL_SPI_ERROR_FLAG</a>&#160;&#160;&#160;(0x00000020UL)</td></tr>
<tr class="separator:ga777b36b52caf926a384976baf34530a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7fa15838d5ef9316ed8a0ec1c782fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#gab7fa15838d5ef9316ed8a0ec1c782fb7">HAL_SPI_ERROR_ABORT</a>&#160;&#160;&#160;(0x00000040UL)</td></tr>
<tr class="separator:gab7fa15838d5ef9316ed8a0ec1c782fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d86c21484e1d1fe3027ec2771706cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#ga58d86c21484e1d1fe3027ec2771706cc">HAL_SPI_ERROR_UDR</a>&#160;&#160;&#160;(0x00000080UL)</td></tr>
<tr class="separator:ga58d86c21484e1d1fe3027ec2771706cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67dd5b4fb30d2e506e5900261eec47ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#ga67dd5b4fb30d2e506e5900261eec47ba">HAL_SPI_ERROR_TIMEOUT</a>&#160;&#160;&#160;(0x00000100UL)</td></tr>
<tr class="separator:ga67dd5b4fb30d2e506e5900261eec47ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d13d9d60c821fea6f2e993e656f92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#ga81d13d9d60c821fea6f2e993e656f92a">HAL_SPI_ERROR_UNKNOW</a>&#160;&#160;&#160;(0x00000200UL)</td></tr>
<tr class="separator:ga81d13d9d60c821fea6f2e993e656f92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e6d9b12a40b3c6ac209f0e711ba3397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___error___code.html#ga4e6d9b12a40b3c6ac209f0e711ba3397">HAL_SPI_ERROR_NOT_SUPPORTED</a>&#160;&#160;&#160;(0x00000400UL)</td></tr>
<tr class="separator:ga4e6d9b12a40b3c6ac209f0e711ba3397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f094fee5a9dc10b88401ccd17925d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___mode.html#ga75f094fee5a9dc10b88401ccd17925d3">SPI_MODE_SLAVE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga75f094fee5a9dc10b88401ccd17925d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa335c2abdfad9e6f6c2677719d93b64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___mode.html#gaa335c2abdfad9e6f6c2677719d93b64e">SPI_MODE_MASTER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae374f7d95b2b790e5741a84932b8c63f">SPI_CFG2_MASTER</a></td></tr>
<tr class="separator:gaa335c2abdfad9e6f6c2677719d93b64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cb7f4bf4eebbf91bcfaeb17ebba7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___direction.html#gaa7cb7f4bf4eebbf91bcfaeb17ebba7f3">SPI_DIRECTION_2LINES</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:gaa7cb7f4bf4eebbf91bcfaeb17ebba7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0882de57168be019d97078fc9a017414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___direction.html#ga0882de57168be019d97078fc9a017414">SPI_DIRECTION_2LINES_TXONLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab19c27afabbaf50a9e02e2aa0f489383">SPI_CFG2_COMM_0</a></td></tr>
<tr class="separator:ga0882de57168be019d97078fc9a017414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444826cf94667f75503f54704b2fb391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___direction.html#ga444826cf94667f75503f54704b2fb391">SPI_DIRECTION_2LINES_RXONLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8577b6cfe88294c5f4326d795338b252">SPI_CFG2_COMM_1</a></td></tr>
<tr class="separator:ga444826cf94667f75503f54704b2fb391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f684caf5f1d6ac1e73d90a4778ab93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___direction.html#gab0f684caf5f1d6ac1e73d90a4778ab93">SPI_DIRECTION_1LINE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b7bf18425d7ade65a2e772fde619bf1">SPI_CFG2_COMM</a></td></tr>
<tr class="separator:gab0f684caf5f1d6ac1e73d90a4778ab93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga333dd776c2e5bd34a62ec2c778e79b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga333dd776c2e5bd34a62ec2c778e79b31">SPI_DATASIZE_4BIT</a>&#160;&#160;&#160;(0x00000003UL)</td></tr>
<tr class="separator:ga333dd776c2e5bd34a62ec2c778e79b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac419892f10e003ca1610b02764a9571a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#gac419892f10e003ca1610b02764a9571a">SPI_DATASIZE_5BIT</a>&#160;&#160;&#160;(0x00000004UL)</td></tr>
<tr class="separator:gac419892f10e003ca1610b02764a9571a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae84231733c205f5824fd04411f4256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga4ae84231733c205f5824fd04411f4256">SPI_DATASIZE_6BIT</a>&#160;&#160;&#160;(0x00000005UL)</td></tr>
<tr class="separator:ga4ae84231733c205f5824fd04411f4256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255495a4ed0b621c7febc3381cc126a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga255495a4ed0b621c7febc3381cc126a3">SPI_DATASIZE_7BIT</a>&#160;&#160;&#160;(0x00000006UL)</td></tr>
<tr class="separator:ga255495a4ed0b621c7febc3381cc126a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773e9fc5d44c9661c829361fbd073152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga773e9fc5d44c9661c829361fbd073152">SPI_DATASIZE_8BIT</a>&#160;&#160;&#160;(0x00000007UL)</td></tr>
<tr class="separator:ga773e9fc5d44c9661c829361fbd073152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aaa20dba9ccfa33b21b5b0412b3b9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga5aaa20dba9ccfa33b21b5b0412b3b9a4">SPI_DATASIZE_9BIT</a>&#160;&#160;&#160;(0x00000008UL)</td></tr>
<tr class="separator:ga5aaa20dba9ccfa33b21b5b0412b3b9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f9441b23fa3975e6a66329e3edc540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga45f9441b23fa3975e6a66329e3edc540">SPI_DATASIZE_10BIT</a>&#160;&#160;&#160;(0x00000009UL)</td></tr>
<tr class="separator:ga45f9441b23fa3975e6a66329e3edc540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89fef02c2b72a45f0d9bd4b9108464f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#gac89fef02c2b72a45f0d9bd4b9108464f">SPI_DATASIZE_11BIT</a>&#160;&#160;&#160;(0x0000000AUL)</td></tr>
<tr class="separator:gac89fef02c2b72a45f0d9bd4b9108464f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6156f3714711c5aa25444cb0db4de48e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga6156f3714711c5aa25444cb0db4de48e">SPI_DATASIZE_12BIT</a>&#160;&#160;&#160;(0x0000000BUL)</td></tr>
<tr class="separator:ga6156f3714711c5aa25444cb0db4de48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99da120c51ef48974fea4a9da210184c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga99da120c51ef48974fea4a9da210184c">SPI_DATASIZE_13BIT</a>&#160;&#160;&#160;(0x0000000CUL)</td></tr>
<tr class="separator:ga99da120c51ef48974fea4a9da210184c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b8f5abf1d7d31f2d814e5f19546df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#gac9b8f5abf1d7d31f2d814e5f19546df9">SPI_DATASIZE_14BIT</a>&#160;&#160;&#160;(0x0000000DUL)</td></tr>
<tr class="separator:gac9b8f5abf1d7d31f2d814e5f19546df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b5ba62b97fae23c1162a87b256ca45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga36b5ba62b97fae23c1162a87b256ca45">SPI_DATASIZE_15BIT</a>&#160;&#160;&#160;(0x0000000EUL)</td></tr>
<tr class="separator:ga36b5ba62b97fae23c1162a87b256ca45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902147b9ead27cd9333240c72ce74f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga902147b9ead27cd9333240c72ce74f59">SPI_DATASIZE_16BIT</a>&#160;&#160;&#160;(0x0000000FUL)</td></tr>
<tr class="separator:ga902147b9ead27cd9333240c72ce74f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b7c0d07ea4c989dcf890f213027069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#gaa5b7c0d07ea4c989dcf890f213027069">SPI_DATASIZE_17BIT</a>&#160;&#160;&#160;(0x00000010UL)</td></tr>
<tr class="separator:gaa5b7c0d07ea4c989dcf890f213027069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e8bf9c20f3541edcce58020043251e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga90e8bf9c20f3541edcce58020043251e">SPI_DATASIZE_18BIT</a>&#160;&#160;&#160;(0x00000011UL)</td></tr>
<tr class="separator:ga90e8bf9c20f3541edcce58020043251e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea8fde428541f2f04d7bef222c5cb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga3ea8fde428541f2f04d7bef222c5cb61">SPI_DATASIZE_19BIT</a>&#160;&#160;&#160;(0x00000012UL)</td></tr>
<tr class="separator:ga3ea8fde428541f2f04d7bef222c5cb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fb19e55af484730cf125cd6b07d01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga45fb19e55af484730cf125cd6b07d01b">SPI_DATASIZE_20BIT</a>&#160;&#160;&#160;(0x00000013UL)</td></tr>
<tr class="separator:ga45fb19e55af484730cf125cd6b07d01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5efe19cefe5db7d97ea2727f0f7556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga7b5efe19cefe5db7d97ea2727f0f7556">SPI_DATASIZE_21BIT</a>&#160;&#160;&#160;(0x00000014UL)</td></tr>
<tr class="separator:ga7b5efe19cefe5db7d97ea2727f0f7556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6acc458ac0e424391a7c46af45760342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga6acc458ac0e424391a7c46af45760342">SPI_DATASIZE_22BIT</a>&#160;&#160;&#160;(0x00000015UL)</td></tr>
<tr class="separator:ga6acc458ac0e424391a7c46af45760342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96bf29323a77a7e19e4d5aa9a2ef79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#gad96bf29323a77a7e19e4d5aa9a2ef79c">SPI_DATASIZE_23BIT</a>&#160;&#160;&#160;(0x00000016UL)</td></tr>
<tr class="separator:gad96bf29323a77a7e19e4d5aa9a2ef79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafee8ba14a71379532b56e2d1ef87553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#gaafee8ba14a71379532b56e2d1ef87553">SPI_DATASIZE_24BIT</a>&#160;&#160;&#160;(0x00000017UL)</td></tr>
<tr class="separator:gaafee8ba14a71379532b56e2d1ef87553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71ae631dc989b01d10e8a1cce86f932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#gae71ae631dc989b01d10e8a1cce86f932">SPI_DATASIZE_25BIT</a>&#160;&#160;&#160;(0x00000018UL)</td></tr>
<tr class="separator:gae71ae631dc989b01d10e8a1cce86f932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e748283a9b23d681197eaa1d00a937c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga3e748283a9b23d681197eaa1d00a937c">SPI_DATASIZE_26BIT</a>&#160;&#160;&#160;(0x00000019UL)</td></tr>
<tr class="separator:ga3e748283a9b23d681197eaa1d00a937c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf92dd54a953e20687b3f7d83c85a951c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#gaf92dd54a953e20687b3f7d83c85a951c">SPI_DATASIZE_27BIT</a>&#160;&#160;&#160;(0x0000001AUL)</td></tr>
<tr class="separator:gaf92dd54a953e20687b3f7d83c85a951c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9efafafe4361af128b1e4d74155005cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga9efafafe4361af128b1e4d74155005cf">SPI_DATASIZE_28BIT</a>&#160;&#160;&#160;(0x0000001BUL)</td></tr>
<tr class="separator:ga9efafafe4361af128b1e4d74155005cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9d031b602a90193189482a7db1dffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga8b9d031b602a90193189482a7db1dffe">SPI_DATASIZE_29BIT</a>&#160;&#160;&#160;(0x0000001CUL)</td></tr>
<tr class="separator:ga8b9d031b602a90193189482a7db1dffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46e03d8ef20500b8f1f98a2d669b5bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#gab46e03d8ef20500b8f1f98a2d669b5bf">SPI_DATASIZE_30BIT</a>&#160;&#160;&#160;(0x0000001DUL)</td></tr>
<tr class="separator:gab46e03d8ef20500b8f1f98a2d669b5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7f030988d003a5f556def47d6aca93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga6b7f030988d003a5f556def47d6aca93">SPI_DATASIZE_31BIT</a>&#160;&#160;&#160;(0x0000001EUL)</td></tr>
<tr class="separator:ga6b7f030988d003a5f556def47d6aca93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308080800ba91a05c117ea93ada4517f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___data___size.html#ga308080800ba91a05c117ea93ada4517f">SPI_DATASIZE_32BIT</a>&#160;&#160;&#160;(0x0000001FUL)</td></tr>
<tr class="separator:ga308080800ba91a05c117ea93ada4517f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf61e3c6ec671baef099516265793c8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___clock___polarity.html#gaf61e3c6ec671baef099516265793c8df">SPI_POLARITY_LOW</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:gaf61e3c6ec671baef099516265793c8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6910e2527b7511eb3a55946b9b775cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___clock___polarity.html#ga6910e2527b7511eb3a55946b9b775cff">SPI_POLARITY_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e5874b94f69e2af8d7fd460ff33460">SPI_CFG2_CPOL</a></td></tr>
<tr class="separator:ga6910e2527b7511eb3a55946b9b775cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208be78b79c51df200a495c4d2110b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___clock___phase.html#ga208be78b79c51df200a495c4d2110b57">SPI_PHASE_1EDGE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga208be78b79c51df200a495c4d2110b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960275ac1d01d302c48e713399990c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___clock___phase.html#ga960275ac1d01d302c48e713399990c36">SPI_PHASE_2EDGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga268bfe1b80b116394eef88b75cd3bcbd">SPI_CFG2_CPHA</a></td></tr>
<tr class="separator:ga960275ac1d01d302c48e713399990c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf14691b9d03eb158f190cefa7ab8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___slave___select___management.html#ga0bf14691b9d03eb158f190cefa7ab8fc">SPI_NSS_SOFT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0e7364142f9a7eb6b5c59897dd8b72d">SPI_CFG2_SSM</a></td></tr>
<tr class="separator:ga0bf14691b9d03eb158f190cefa7ab8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c42a5e28ce3b0dc92c5186c10accf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___slave___select___management.html#ga62c42a5e28ce3b0dc92c5186c10accf8">SPI_NSS_HARD_INPUT</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga62c42a5e28ce3b0dc92c5186c10accf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f2da432661406a37fa2afe4efacd87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___slave___select___management.html#gab7f2da432661406a37fa2afe4efacd87">SPI_NSS_HARD_OUTPUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c9863c4e8e013e090efbe2cc7d82c45">SPI_CFG2_SSOE</a></td></tr>
<tr class="separator:gab7f2da432661406a37fa2afe4efacd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34736b4ea038be7723b31a0416a26832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___n_s_s_p___mode.html#ga34736b4ea038be7723b31a0416a26832">SPI_NSS_PULSE_DISABLE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga34736b4ea038be7723b31a0416a26832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6243661f7fabde22ef936590f88be78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___n_s_s_p___mode.html#gac6243661f7fabde22ef936590f88be78">SPI_NSS_PULSE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0131b6501f637fa0168c031050818d">SPI_CFG2_SSOM</a></td></tr>
<tr class="separator:gac6243661f7fabde22ef936590f88be78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1e615518e705b8120f164ff4c1968e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga3c1e615518e705b8120f164ff4c1968e">SPI_BAUDRATEPRESCALER_2</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga3c1e615518e705b8120f164ff4c1968e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807568c52b5ba449d7a2b1b85549db24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga807568c52b5ba449d7a2b1b85549db24">SPI_BAUDRATEPRESCALER_4</a>&#160;&#160;&#160;(0x10000000UL)</td></tr>
<tr class="separator:ga807568c52b5ba449d7a2b1b85549db24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2393359eb495f95163206e17194f4847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga2393359eb495f95163206e17194f4847">SPI_BAUDRATEPRESCALER_8</a>&#160;&#160;&#160;(0x20000000UL)</td></tr>
<tr class="separator:ga2393359eb495f95163206e17194f4847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a08d920ad4ee524cf55cd09e4c4d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#gad6a08d920ad4ee524cf55cd09e4c4d0e">SPI_BAUDRATEPRESCALER_16</a>&#160;&#160;&#160;(0x30000000UL)</td></tr>
<tr class="separator:gad6a08d920ad4ee524cf55cd09e4c4d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53fda39d29f04b815f525b7f8c8dd9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga53fda39d29f04b815f525b7f8c8dd9c2">SPI_BAUDRATEPRESCALER_32</a>&#160;&#160;&#160;(0x40000000UL)</td></tr>
<tr class="separator:ga53fda39d29f04b815f525b7f8c8dd9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64129361cbd23907d14144befe2209f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga64129361cbd23907d14144befe2209f4">SPI_BAUDRATEPRESCALER_64</a>&#160;&#160;&#160;(0x50000000UL)</td></tr>
<tr class="separator:ga64129361cbd23907d14144befe2209f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939117a1ff97fbf4f1340cbb3141fb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga939117a1ff97fbf4f1340cbb3141fb29">SPI_BAUDRATEPRESCALER_128</a>&#160;&#160;&#160;(0x60000000UL)</td></tr>
<tr class="separator:ga939117a1ff97fbf4f1340cbb3141fb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4debd0953aeeb470eae28a42aa8289c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___baud_rate___prescaler.html#ga4debd0953aeeb470eae28a42aa8289c2">SPI_BAUDRATEPRESCALER_256</a>&#160;&#160;&#160;(0x70000000UL)</td></tr>
<tr class="separator:ga4debd0953aeeb470eae28a42aa8289c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2280ac1a6ed587b516419b5df6a8ea55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___m_s_b___l_s_b___transmission.html#ga2280ac1a6ed587b516419b5df6a8ea55">SPI_FIRSTBIT_MSB</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga2280ac1a6ed587b516419b5df6a8ea55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b608690a1adf9df40f271c228a479a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___m_s_b___l_s_b___transmission.html#ga8b608690a1adf9df40f271c228a479a3">SPI_FIRSTBIT_LSB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaff6b7fae6de0289fd47beb27c3120b9">SPI_CFG2_LSBFRST</a></td></tr>
<tr class="separator:ga8b608690a1adf9df40f271c228a479a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbf066ee656a4d56b75fa721a2eabcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___t_i___mode.html#gaffbf066ee656a4d56b75fa721a2eabcd">SPI_TIMODE_DISABLE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:gaffbf066ee656a4d56b75fa721a2eabcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b31d4b25f951edd1dfd7cf6d4387517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___t_i___mode.html#ga8b31d4b25f951edd1dfd7cf6d4387517">SPI_TIMODE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a319d6039b6cc10375d0100979616b">SPI_CFG2_SP_0</a></td></tr>
<tr class="separator:ga8b31d4b25f951edd1dfd7cf6d4387517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd586b66473d7f207103a443280820e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c___calculation.html#ga9cd586b66473d7f207103a443280820e">SPI_CRCCALCULATION_DISABLE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga9cd586b66473d7f207103a443280820e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431d368997c9c41e8923cbcd41b00123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c___calculation.html#ga431d368997c9c41e8923cbcd41b00123">SPI_CRCCALCULATION_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25e56eef69334cb723e24a8d33fb0ef5">SPI_CFG1_CRCEN</a></td></tr>
<tr class="separator:ga431d368997c9c41e8923cbcd41b00123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c09210b093323a8e84af832657568ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga2c09210b093323a8e84af832657568ce">SPI_CRC_LENGTH_DATASIZE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga2c09210b093323a8e84af832657568ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5896919382c681967077db5989600987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga5896919382c681967077db5989600987">SPI_CRC_LENGTH_4BIT</a>&#160;&#160;&#160;(0x00030000UL)</td></tr>
<tr class="separator:ga5896919382c681967077db5989600987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60abe77aaf271d7405046a573349438c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga60abe77aaf271d7405046a573349438c">SPI_CRC_LENGTH_5BIT</a>&#160;&#160;&#160;(0x00040000UL)</td></tr>
<tr class="separator:ga60abe77aaf271d7405046a573349438c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a6bca17e89cbdd62ca2109bb3363d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#gad6a6bca17e89cbdd62ca2109bb3363d0">SPI_CRC_LENGTH_6BIT</a>&#160;&#160;&#160;(0x00050000UL)</td></tr>
<tr class="separator:gad6a6bca17e89cbdd62ca2109bb3363d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bfa535670ae39d1bd231486de4a7c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga4bfa535670ae39d1bd231486de4a7c76">SPI_CRC_LENGTH_7BIT</a>&#160;&#160;&#160;(0x00060000UL)</td></tr>
<tr class="separator:ga4bfa535670ae39d1bd231486de4a7c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9340cbde2576d63c53c3ee50d3303886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga9340cbde2576d63c53c3ee50d3303886">SPI_CRC_LENGTH_8BIT</a>&#160;&#160;&#160;(0x00070000UL)</td></tr>
<tr class="separator:ga9340cbde2576d63c53c3ee50d3303886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e985743dc6ac6d4f7c95e3d37e77b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga45e985743dc6ac6d4f7c95e3d37e77b5">SPI_CRC_LENGTH_9BIT</a>&#160;&#160;&#160;(0x00080000UL)</td></tr>
<tr class="separator:ga45e985743dc6ac6d4f7c95e3d37e77b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a9c6010643c7a1b3e98998191de28b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga74a9c6010643c7a1b3e98998191de28b">SPI_CRC_LENGTH_10BIT</a>&#160;&#160;&#160;(0x00090000UL)</td></tr>
<tr class="separator:ga74a9c6010643c7a1b3e98998191de28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20913de644d09499c5f34f970a6b7e7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga20913de644d09499c5f34f970a6b7e7b">SPI_CRC_LENGTH_11BIT</a>&#160;&#160;&#160;(0x000A0000UL)</td></tr>
<tr class="separator:ga20913de644d09499c5f34f970a6b7e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cea5b3defecec2a324953790d89080a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga4cea5b3defecec2a324953790d89080a">SPI_CRC_LENGTH_12BIT</a>&#160;&#160;&#160;(0x000B0000UL)</td></tr>
<tr class="separator:ga4cea5b3defecec2a324953790d89080a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f3a6d93387ba39c14bdf7defa17453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#gac0f3a6d93387ba39c14bdf7defa17453">SPI_CRC_LENGTH_13BIT</a>&#160;&#160;&#160;(0x000C0000UL)</td></tr>
<tr class="separator:gac0f3a6d93387ba39c14bdf7defa17453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d68e445a3e83ccda033f49102efd13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga9d68e445a3e83ccda033f49102efd13d">SPI_CRC_LENGTH_14BIT</a>&#160;&#160;&#160;(0x000D0000UL)</td></tr>
<tr class="separator:ga9d68e445a3e83ccda033f49102efd13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e390ec3a1f86caffff1df959fe995d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga23e390ec3a1f86caffff1df959fe995d">SPI_CRC_LENGTH_15BIT</a>&#160;&#160;&#160;(0x000E0000UL)</td></tr>
<tr class="separator:ga23e390ec3a1f86caffff1df959fe995d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780edaa0a72a79c4d0fa9618541aaad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga780edaa0a72a79c4d0fa9618541aaad8">SPI_CRC_LENGTH_16BIT</a>&#160;&#160;&#160;(0x000F0000UL)</td></tr>
<tr class="separator:ga780edaa0a72a79c4d0fa9618541aaad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603e5f7350646a1a3dd3e5bc07511558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga603e5f7350646a1a3dd3e5bc07511558">SPI_CRC_LENGTH_17BIT</a>&#160;&#160;&#160;(0x00100000UL)</td></tr>
<tr class="separator:ga603e5f7350646a1a3dd3e5bc07511558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f3d15d9135ecec9f86d931978ae08c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga1f3d15d9135ecec9f86d931978ae08c1">SPI_CRC_LENGTH_18BIT</a>&#160;&#160;&#160;(0x00110000UL)</td></tr>
<tr class="separator:ga1f3d15d9135ecec9f86d931978ae08c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e5a97a65d5f37bb5bb43ea41f77b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga50e5a97a65d5f37bb5bb43ea41f77b65">SPI_CRC_LENGTH_19BIT</a>&#160;&#160;&#160;(0x00120000UL)</td></tr>
<tr class="separator:ga50e5a97a65d5f37bb5bb43ea41f77b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e775752dfbfe3814938e2f145b051aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga5e775752dfbfe3814938e2f145b051aa">SPI_CRC_LENGTH_20BIT</a>&#160;&#160;&#160;(0x00130000UL)</td></tr>
<tr class="separator:ga5e775752dfbfe3814938e2f145b051aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53164ca307565dd4a7a8d19f480d6905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga53164ca307565dd4a7a8d19f480d6905">SPI_CRC_LENGTH_21BIT</a>&#160;&#160;&#160;(0x00140000UL)</td></tr>
<tr class="separator:ga53164ca307565dd4a7a8d19f480d6905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa637661910cbe222b23d0e9ab895104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#gafa637661910cbe222b23d0e9ab895104">SPI_CRC_LENGTH_22BIT</a>&#160;&#160;&#160;(0x00150000UL)</td></tr>
<tr class="separator:gafa637661910cbe222b23d0e9ab895104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104518dc78f33261d343e2ffabfcfa91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga104518dc78f33261d343e2ffabfcfa91">SPI_CRC_LENGTH_23BIT</a>&#160;&#160;&#160;(0x00160000UL)</td></tr>
<tr class="separator:ga104518dc78f33261d343e2ffabfcfa91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23206c5e1910b162964a77fda4ddaf42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga23206c5e1910b162964a77fda4ddaf42">SPI_CRC_LENGTH_24BIT</a>&#160;&#160;&#160;(0x00170000UL)</td></tr>
<tr class="separator:ga23206c5e1910b162964a77fda4ddaf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874a9846781bf4dfcf51e19aec490ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga874a9846781bf4dfcf51e19aec490ca8">SPI_CRC_LENGTH_25BIT</a>&#160;&#160;&#160;(0x00180000UL)</td></tr>
<tr class="separator:ga874a9846781bf4dfcf51e19aec490ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c23f85afbf9cf8e85803b89be2de01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga0c23f85afbf9cf8e85803b89be2de01a">SPI_CRC_LENGTH_26BIT</a>&#160;&#160;&#160;(0x00190000UL)</td></tr>
<tr class="separator:ga0c23f85afbf9cf8e85803b89be2de01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c651331b806491f615ccdf47236d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#gad2c651331b806491f615ccdf47236d4f">SPI_CRC_LENGTH_27BIT</a>&#160;&#160;&#160;(0x001A0000UL)</td></tr>
<tr class="separator:gad2c651331b806491f615ccdf47236d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga727fa0b5450eff21852ddea5619feb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga727fa0b5450eff21852ddea5619feb5c">SPI_CRC_LENGTH_28BIT</a>&#160;&#160;&#160;(0x001B0000UL)</td></tr>
<tr class="separator:ga727fa0b5450eff21852ddea5619feb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06fbfb6ca55129212d155b5facfb7ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga06fbfb6ca55129212d155b5facfb7ff5">SPI_CRC_LENGTH_29BIT</a>&#160;&#160;&#160;(0x001C0000UL)</td></tr>
<tr class="separator:ga06fbfb6ca55129212d155b5facfb7ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304db958461e34a23b3cd810906e50fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga304db958461e34a23b3cd810906e50fd">SPI_CRC_LENGTH_30BIT</a>&#160;&#160;&#160;(0x001D0000UL)</td></tr>
<tr class="separator:ga304db958461e34a23b3cd810906e50fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45edd7b346f6d5ac6568f5b7f41cd781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga45edd7b346f6d5ac6568f5b7f41cd781">SPI_CRC_LENGTH_31BIT</a>&#160;&#160;&#160;(0x001E0000UL)</td></tr>
<tr class="separator:ga45edd7b346f6d5ac6568f5b7f41cd781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df89ae4fda57e6c9f3d2cd6e4793aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c__length.html#ga8df89ae4fda57e6c9f3d2cd6e4793aee">SPI_CRC_LENGTH_32BIT</a>&#160;&#160;&#160;(0x001F0000UL)</td></tr>
<tr class="separator:ga8df89ae4fda57e6c9f3d2cd6e4793aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d9ca7b317ea0b8953bdaa3ab98fb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#gab7d9ca7b317ea0b8953bdaa3ab98fb25">SPI_FIFO_THRESHOLD_01DATA</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:gab7d9ca7b317ea0b8953bdaa3ab98fb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280553e1bb7b4f12a51a2868c539b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#gaf280553e1bb7b4f12a51a2868c539b5d">SPI_FIFO_THRESHOLD_02DATA</a>&#160;&#160;&#160;(0x00000020UL)</td></tr>
<tr class="separator:gaf280553e1bb7b4f12a51a2868c539b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4004c7d60886b4b733a6466f4bdbd00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#gac4004c7d60886b4b733a6466f4bdbd00">SPI_FIFO_THRESHOLD_03DATA</a>&#160;&#160;&#160;(0x00000040UL)</td></tr>
<tr class="separator:gac4004c7d60886b4b733a6466f4bdbd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2e232a6b95a4b9720573a92230adfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#gadb2e232a6b95a4b9720573a92230adfa">SPI_FIFO_THRESHOLD_04DATA</a>&#160;&#160;&#160;(0x00000060UL)</td></tr>
<tr class="separator:gadb2e232a6b95a4b9720573a92230adfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20c1d4fbc016b9be462dafe2b2520e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#gae20c1d4fbc016b9be462dafe2b2520e0">SPI_FIFO_THRESHOLD_05DATA</a>&#160;&#160;&#160;(0x00000080UL)</td></tr>
<tr class="separator:gae20c1d4fbc016b9be462dafe2b2520e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339814d9f97978ec90c3a59aef607094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#ga339814d9f97978ec90c3a59aef607094">SPI_FIFO_THRESHOLD_06DATA</a>&#160;&#160;&#160;(0x000000A0UL)</td></tr>
<tr class="separator:ga339814d9f97978ec90c3a59aef607094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93488d4fd4f688475fba29cdf7109b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#ga93488d4fd4f688475fba29cdf7109b59">SPI_FIFO_THRESHOLD_07DATA</a>&#160;&#160;&#160;(0x000000C0UL)</td></tr>
<tr class="separator:ga93488d4fd4f688475fba29cdf7109b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea3e15fd9641d2e379129d264646c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#ga2ea3e15fd9641d2e379129d264646c93">SPI_FIFO_THRESHOLD_08DATA</a>&#160;&#160;&#160;(0x000000E0UL)</td></tr>
<tr class="separator:ga2ea3e15fd9641d2e379129d264646c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887df02d8abccc6cdc9a1092ccb3402d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#ga887df02d8abccc6cdc9a1092ccb3402d">SPI_FIFO_THRESHOLD_09DATA</a>&#160;&#160;&#160;(0x00000100UL)</td></tr>
<tr class="separator:ga887df02d8abccc6cdc9a1092ccb3402d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2cc6a174534aae4a2a03587cd054f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#ga8f2cc6a174534aae4a2a03587cd054f9">SPI_FIFO_THRESHOLD_10DATA</a>&#160;&#160;&#160;(0x00000120UL)</td></tr>
<tr class="separator:ga8f2cc6a174534aae4a2a03587cd054f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52808587f41978015ff3b9801df5a654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#ga52808587f41978015ff3b9801df5a654">SPI_FIFO_THRESHOLD_11DATA</a>&#160;&#160;&#160;(0x00000140UL)</td></tr>
<tr class="separator:ga52808587f41978015ff3b9801df5a654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556d86b7cee3c9e483b1c922071b8cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#ga556d86b7cee3c9e483b1c922071b8cae">SPI_FIFO_THRESHOLD_12DATA</a>&#160;&#160;&#160;(0x00000160UL)</td></tr>
<tr class="separator:ga556d86b7cee3c9e483b1c922071b8cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae819e7ef9414e3ab38569e4f70ed081b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#gae819e7ef9414e3ab38569e4f70ed081b">SPI_FIFO_THRESHOLD_13DATA</a>&#160;&#160;&#160;(0x00000180UL)</td></tr>
<tr class="separator:gae819e7ef9414e3ab38569e4f70ed081b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5f658c36df3263d419c66d34e48318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#ga5a5f658c36df3263d419c66d34e48318">SPI_FIFO_THRESHOLD_14DATA</a>&#160;&#160;&#160;(0x000001A0UL)</td></tr>
<tr class="separator:ga5a5f658c36df3263d419c66d34e48318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fdb6145b289860592d9624b6476f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#ga63fdb6145b289860592d9624b6476f09">SPI_FIFO_THRESHOLD_15DATA</a>&#160;&#160;&#160;(0x000001C0UL)</td></tr>
<tr class="separator:ga63fdb6145b289860592d9624b6476f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f4641e65a3a7be37d1082180627fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___fifo___threshold.html#ga23f4641e65a3a7be37d1082180627fab">SPI_FIFO_THRESHOLD_16DATA</a>&#160;&#160;&#160;(0x000001E0UL)</td></tr>
<tr class="separator:ga23f4641e65a3a7be37d1082180627fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d377a56aa7c69f21a6880f83c314b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c___calculation___initialization___pattern.html#gac3d377a56aa7c69f21a6880f83c314b0">SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:gac3d377a56aa7c69f21a6880f83c314b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4cd6ea8bcf65b9f19789e2cabe5e781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___c_r_c___calculation___initialization___pattern.html#gae4cd6ea8bcf65b9f19789e2cabe5e781">SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN</a>&#160;&#160;&#160;(0x00000001UL)</td></tr>
<tr class="separator:gae4cd6ea8bcf65b9f19789e2cabe5e781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a43e2095f7f608768c348f4ee27efb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___n_s_s___polarity.html#ga1a43e2095f7f608768c348f4ee27efb3">SPI_NSS_POLARITY_LOW</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga1a43e2095f7f608768c348f4ee27efb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ba2010e94d80831c276d037aa097b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___n_s_s___polarity.html#ga86ba2010e94d80831c276d037aa097b9">SPI_NSS_POLARITY_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1829b079924734042d20b1671fecc1d">SPI_CFG2_SSIOP</a></td></tr>
<tr class="separator:ga86ba2010e94d80831c276d037aa097b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24ff7880e5eed4cf128e508c6e04c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___keep___i_o___state.html#gaf24ff7880e5eed4cf128e508c6e04c2e">SPI_MASTER_KEEP_IO_STATE_DISABLE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:gaf24ff7880e5eed4cf128e508c6e04c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0004a0ddf766e6d1e5814f0f9b6abcce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___keep___i_o___state.html#ga0004a0ddf766e6d1e5814f0f9b6abcce">SPI_MASTER_KEEP_IO_STATE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d90225cbbced8ab5c382605500e6b8">SPI_CFG2_AFCNTR</a></td></tr>
<tr class="separator:ga0004a0ddf766e6d1e5814f0f9b6abcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6423ea72ef07ab2bfb7c932f673a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___i_o___swap.html#gadd6423ea72ef07ab2bfb7c932f673a38">SPI_IO_SWAP_DISABLE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:gadd6423ea72ef07ab2bfb7c932f673a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7314b6ab695d88f2ac88b4181e8036bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___i_o___swap.html#ga7314b6ab695d88f2ac88b4181e8036bb">SPI_IO_SWAP_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a392a021319a1e0fdf422502cfa47f2">SPI_CFG2_IOSWP</a></td></tr>
<tr class="separator:ga7314b6ab695d88f2ac88b4181e8036bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc308a70d2339b90974d34b38dbc43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#gaebc308a70d2339b90974d34b38dbc43d">SPI_MASTER_SS_IDLENESS_00CYCLE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:gaebc308a70d2339b90974d34b38dbc43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5fc55ad5a446f9706c3d54476b512f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#gad5fc55ad5a446f9706c3d54476b512f8">SPI_MASTER_SS_IDLENESS_01CYCLE</a>&#160;&#160;&#160;(0x00000001UL)</td></tr>
<tr class="separator:gad5fc55ad5a446f9706c3d54476b512f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7204156acfb384d6c21e5cf6ea306c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#ga7204156acfb384d6c21e5cf6ea306c45">SPI_MASTER_SS_IDLENESS_02CYCLE</a>&#160;&#160;&#160;(0x00000002UL)</td></tr>
<tr class="separator:ga7204156acfb384d6c21e5cf6ea306c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb29d80616ec2405c69aecc17503828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#gabfb29d80616ec2405c69aecc17503828">SPI_MASTER_SS_IDLENESS_03CYCLE</a>&#160;&#160;&#160;(0x00000003UL)</td></tr>
<tr class="separator:gabfb29d80616ec2405c69aecc17503828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea666a1d3ba2b2f27f543f3b7cccf7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#gafea666a1d3ba2b2f27f543f3b7cccf7d">SPI_MASTER_SS_IDLENESS_04CYCLE</a>&#160;&#160;&#160;(0x00000004UL)</td></tr>
<tr class="separator:gafea666a1d3ba2b2f27f543f3b7cccf7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f368ded90081f16605835aab5bce35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#ga89f368ded90081f16605835aab5bce35">SPI_MASTER_SS_IDLENESS_05CYCLE</a>&#160;&#160;&#160;(0x00000005UL)</td></tr>
<tr class="separator:ga89f368ded90081f16605835aab5bce35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a33b27304975649b24696b89cd20f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#ga8a33b27304975649b24696b89cd20f88">SPI_MASTER_SS_IDLENESS_06CYCLE</a>&#160;&#160;&#160;(0x00000006UL)</td></tr>
<tr class="separator:ga8a33b27304975649b24696b89cd20f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875a2240eeee2ea937bae6ceef0a20af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#ga875a2240eeee2ea937bae6ceef0a20af">SPI_MASTER_SS_IDLENESS_07CYCLE</a>&#160;&#160;&#160;(0x00000007UL)</td></tr>
<tr class="separator:ga875a2240eeee2ea937bae6ceef0a20af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2f9e70a6ac957aa66f1d0bf536e50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#ga1e2f9e70a6ac957aa66f1d0bf536e50e">SPI_MASTER_SS_IDLENESS_08CYCLE</a>&#160;&#160;&#160;(0x00000008UL)</td></tr>
<tr class="separator:ga1e2f9e70a6ac957aa66f1d0bf536e50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb985a4ebc50c344f2b5210a47ff43eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#gacb985a4ebc50c344f2b5210a47ff43eb">SPI_MASTER_SS_IDLENESS_09CYCLE</a>&#160;&#160;&#160;(0x00000009UL)</td></tr>
<tr class="separator:gacb985a4ebc50c344f2b5210a47ff43eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7263873cc0759366a1c2c54ef3595c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#ga8c7263873cc0759366a1c2c54ef3595c">SPI_MASTER_SS_IDLENESS_10CYCLE</a>&#160;&#160;&#160;(0x0000000AUL)</td></tr>
<tr class="separator:ga8c7263873cc0759366a1c2c54ef3595c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eef34fb226a312f808e0fa953a6c6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#ga8eef34fb226a312f808e0fa953a6c6da">SPI_MASTER_SS_IDLENESS_11CYCLE</a>&#160;&#160;&#160;(0x0000000BUL)</td></tr>
<tr class="separator:ga8eef34fb226a312f808e0fa953a6c6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7db53c89ade412a7f3a2c2ad0bbb18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#ga4e7db53c89ade412a7f3a2c2ad0bbb18">SPI_MASTER_SS_IDLENESS_12CYCLE</a>&#160;&#160;&#160;(0x0000000CUL)</td></tr>
<tr class="separator:ga4e7db53c89ade412a7f3a2c2ad0bbb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc6bd6c72cb7794559a79f82aad6f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#ga2cc6bd6c72cb7794559a79f82aad6f28">SPI_MASTER_SS_IDLENESS_13CYCLE</a>&#160;&#160;&#160;(0x0000000DUL)</td></tr>
<tr class="separator:ga2cc6bd6c72cb7794559a79f82aad6f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66a617b833b5174f7bfe0599b071d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#gaa66a617b833b5174f7bfe0599b071d71">SPI_MASTER_SS_IDLENESS_14CYCLE</a>&#160;&#160;&#160;(0x0000000EUL)</td></tr>
<tr class="separator:gaa66a617b833b5174f7bfe0599b071d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e9ae667259021b9d99e695ec931c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___s_s___idleness.html#gad8e9ae667259021b9d99e695ec931c78">SPI_MASTER_SS_IDLENESS_15CYCLE</a>&#160;&#160;&#160;(0x0000000FUL)</td></tr>
<tr class="separator:gad8e9ae667259021b9d99e695ec931c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4853acf2ce1d0d05c1c24cc8fded40f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#ga4853acf2ce1d0d05c1c24cc8fded40f1">SPI_MASTER_INTERDATA_IDLENESS_00CYCLE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga4853acf2ce1d0d05c1c24cc8fded40f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7722df8332f6577cfd9b62122b6dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#ga9a7722df8332f6577cfd9b62122b6dba">SPI_MASTER_INTERDATA_IDLENESS_01CYCLE</a>&#160;&#160;&#160;(0x00000010UL)</td></tr>
<tr class="separator:ga9a7722df8332f6577cfd9b62122b6dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5584efbd235b7e5b51fdefdbcae9726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#gac5584efbd235b7e5b51fdefdbcae9726">SPI_MASTER_INTERDATA_IDLENESS_02CYCLE</a>&#160;&#160;&#160;(0x00000020UL)</td></tr>
<tr class="separator:gac5584efbd235b7e5b51fdefdbcae9726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbbbaeb1a4f4f2552986ef8a007e542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#ga1dbbbaeb1a4f4f2552986ef8a007e542">SPI_MASTER_INTERDATA_IDLENESS_03CYCLE</a>&#160;&#160;&#160;(0x00000030UL)</td></tr>
<tr class="separator:ga1dbbbaeb1a4f4f2552986ef8a007e542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada3ca38ef15650b0751970b95df97fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#gada3ca38ef15650b0751970b95df97fff">SPI_MASTER_INTERDATA_IDLENESS_04CYCLE</a>&#160;&#160;&#160;(0x00000040UL)</td></tr>
<tr class="separator:gada3ca38ef15650b0751970b95df97fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac5c3d4e15cefabb3e3157b05539d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#gadac5c3d4e15cefabb3e3157b05539d73">SPI_MASTER_INTERDATA_IDLENESS_05CYCLE</a>&#160;&#160;&#160;(0x00000050UL)</td></tr>
<tr class="separator:gadac5c3d4e15cefabb3e3157b05539d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf878b5baff1f6f5e77e939908b08d8b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#gaf878b5baff1f6f5e77e939908b08d8b0">SPI_MASTER_INTERDATA_IDLENESS_06CYCLE</a>&#160;&#160;&#160;(0x00000060UL)</td></tr>
<tr class="separator:gaf878b5baff1f6f5e77e939908b08d8b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79489f8c8e7c26d3dc9938feb9a7fc06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#ga79489f8c8e7c26d3dc9938feb9a7fc06">SPI_MASTER_INTERDATA_IDLENESS_07CYCLE</a>&#160;&#160;&#160;(0x00000070UL)</td></tr>
<tr class="separator:ga79489f8c8e7c26d3dc9938feb9a7fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9944e2e6ec91bf019a75eabacad10b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#ga9944e2e6ec91bf019a75eabacad10b13">SPI_MASTER_INTERDATA_IDLENESS_08CYCLE</a>&#160;&#160;&#160;(0x00000080UL)</td></tr>
<tr class="separator:ga9944e2e6ec91bf019a75eabacad10b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0a1aae31aa185a16a8c9b82fcab832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#ga6b0a1aae31aa185a16a8c9b82fcab832">SPI_MASTER_INTERDATA_IDLENESS_09CYCLE</a>&#160;&#160;&#160;(0x00000090UL)</td></tr>
<tr class="separator:ga6b0a1aae31aa185a16a8c9b82fcab832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d7ef1738423c941ce170773adef684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#gaa8d7ef1738423c941ce170773adef684">SPI_MASTER_INTERDATA_IDLENESS_10CYCLE</a>&#160;&#160;&#160;(0x000000A0UL)</td></tr>
<tr class="separator:gaa8d7ef1738423c941ce170773adef684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9919558b939858382990caae904d3333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#ga9919558b939858382990caae904d3333">SPI_MASTER_INTERDATA_IDLENESS_11CYCLE</a>&#160;&#160;&#160;(0x000000B0UL)</td></tr>
<tr class="separator:ga9919558b939858382990caae904d3333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35e94b1a9d874b18e7e9e7ba6f56dbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#ga35e94b1a9d874b18e7e9e7ba6f56dbec">SPI_MASTER_INTERDATA_IDLENESS_12CYCLE</a>&#160;&#160;&#160;(0x000000C0UL)</td></tr>
<tr class="separator:ga35e94b1a9d874b18e7e9e7ba6f56dbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5737924e39436d92b2bd2aafeaa39ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#ga5737924e39436d92b2bd2aafeaa39ded">SPI_MASTER_INTERDATA_IDLENESS_13CYCLE</a>&#160;&#160;&#160;(0x000000D0UL)</td></tr>
<tr class="separator:ga5737924e39436d92b2bd2aafeaa39ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9984eea55812f477cf919460fd222ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#ga9984eea55812f477cf919460fd222ff3">SPI_MASTER_INTERDATA_IDLENESS_14CYCLE</a>&#160;&#160;&#160;(0x000000E0UL)</td></tr>
<tr class="separator:ga9984eea55812f477cf919460fd222ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46552fc29844cfa12319a7d6fc21d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___inter_data___idleness.html#gad46552fc29844cfa12319a7d6fc21d0d">SPI_MASTER_INTERDATA_IDLENESS_15CYCLE</a>&#160;&#160;&#160;(0x000000F0UL)</td></tr>
<tr class="separator:gad46552fc29844cfa12319a7d6fc21d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb61d71ba4bbab92eebdb44a49fbe104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___r_x___auto_suspend.html#gabb61d71ba4bbab92eebdb44a49fbe104">SPI_MASTER_RX_AUTOSUSP_DISABLE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:gabb61d71ba4bbab92eebdb44a49fbe104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ed38df1f0eabbcbca154e84d392a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___master___r_x___auto_suspend.html#gad5ed38df1f0eabbcbca154e84d392a80">SPI_MASTER_RX_AUTOSUSP_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7d399759fc0606d8ef44845004a9faf">SPI_CR1_MASRX</a></td></tr>
<tr class="separator:gad5ed38df1f0eabbcbca154e84d392a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c0607921a6cb1ffb06f69c39610725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___underrun___detection.html#gae4c0607921a6cb1ffb06f69c39610725">SPI_UNDERRUN_DETECT_BEGIN_DATA_FRAME</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:gae4c0607921a6cb1ffb06f69c39610725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e2b7f6968e6435f6e837d6657f5310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___underrun___detection.html#ga01e2b7f6968e6435f6e837d6657f5310">SPI_UNDERRUN_DETECT_END_DATA_FRAME</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fbc8512d964f194d96bba1e5dd7582f">SPI_CFG1_UDRDET_0</a></td></tr>
<tr class="separator:ga01e2b7f6968e6435f6e837d6657f5310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e490521724455f9829722c4114d9325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___underrun___detection.html#ga7e490521724455f9829722c4114d9325">SPI_UNDERRUN_DETECT_BEGIN_ACTIVE_NSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaced6f95340b0146aa0f172f766f1b92c">SPI_CFG1_UDRDET_1</a></td></tr>
<tr class="separator:ga7e490521724455f9829722c4114d9325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c404920cb066c09e68cda6d77623c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___underrun___behaviour.html#ga0c404920cb066c09e68cda6d77623c8c">SPI_UNDERRUN_BEHAV_REGISTER_PATTERN</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga0c404920cb066c09e68cda6d77623c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga649197985c765c0444b0c23317dcae66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___underrun___behaviour.html#ga649197985c765c0444b0c23317dcae66">SPI_UNDERRUN_BEHAV_LAST_RECEIVED</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa77dbb8777fc83d62910a7775b26870b">SPI_CFG1_UDRCFG_0</a></td></tr>
<tr class="separator:ga649197985c765c0444b0c23317dcae66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805e0687bf914dbce3a5a8c5ed13a7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___underrun___behaviour.html#ga805e0687bf914dbce3a5a8c5ed13a7a6">SPI_UNDERRUN_BEHAV_LAST_TRANSMITTED</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ef84d2d59adad7d35f91769218fcd5">SPI_CFG1_UDRCFG_1</a></td></tr>
<tr class="separator:ga805e0687bf914dbce3a5a8c5ed13a7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac4437f5e914d2a67cc2defcfc602fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#ga2ac4437f5e914d2a67cc2defcfc602fd">SPI_IT_RXP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87b292843107573ae82aa13d88916646">SPI_IER_RXPIE</a></td></tr>
<tr class="separator:ga2ac4437f5e914d2a67cc2defcfc602fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85330ea17907191083c4abe2c1ee2bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#ga85330ea17907191083c4abe2c1ee2bdd">SPI_IT_TXP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40ad06dce5bd7f4f2d1db25e8ecd33a4">SPI_IER_TXPIE</a></td></tr>
<tr class="separator:ga85330ea17907191083c4abe2c1ee2bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab7780c881917c14b466ff5b51612dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#ga4ab7780c881917c14b466ff5b51612dd">SPI_IT_DXP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fde811db0bae41847c2c56d20e1983b">SPI_IER_DXPIE</a></td></tr>
<tr class="separator:ga4ab7780c881917c14b466ff5b51612dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10d2d33d7ca00b9e7f1ebe49b6e2680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#gad10d2d33d7ca00b9e7f1ebe49b6e2680">SPI_IT_EOT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd814e85e0f2cc9fd5fbedbd1db232c1">SPI_IER_EOTIE</a></td></tr>
<tr class="separator:gad10d2d33d7ca00b9e7f1ebe49b6e2680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9bb233a930cf959574a8e56ebf0518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#ga7b9bb233a930cf959574a8e56ebf0518">SPI_IT_TXTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf329c2e8fb5112c4efdcac4c69bf95fb">SPI_IER_TXTFIE</a></td></tr>
<tr class="separator:ga7b9bb233a930cf959574a8e56ebf0518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec21034e2bbe05a2ece43cadc2ed012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#ga0ec21034e2bbe05a2ece43cadc2ed012">SPI_IT_UDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33d0436c4b553cc357b52b9ecaaf542f">SPI_IER_UDRIE</a></td></tr>
<tr class="separator:ga0ec21034e2bbe05a2ece43cadc2ed012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99166c2b214fd7a9800a15eda36e4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#gae99166c2b214fd7a9800a15eda36e4a0">SPI_IT_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ba53086c19a3260e0555ace5d700c42">SPI_IER_OVRIE</a></td></tr>
<tr class="separator:gae99166c2b214fd7a9800a15eda36e4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa97a5ce8d3500dc14ca4e30eada199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#ga9aa97a5ce8d3500dc14ca4e30eada199">SPI_IT_CRCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga298b617fdd0e3d18562509839aa72fa3">SPI_IER_CRCEIE</a></td></tr>
<tr class="separator:ga9aa97a5ce8d3500dc14ca4e30eada199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8500faddb159725ac374a8f761310bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#ga8500faddb159725ac374a8f761310bf7">SPI_IT_FRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07f63f1611444f70daf6b08fc18490ee">SPI_IER_TIFREIE</a></td></tr>
<tr class="separator:ga8500faddb159725ac374a8f761310bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9780d5f31fd80f4d0fa7d6860041e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#ga0b9780d5f31fd80f4d0fa7d6860041e9">SPI_IT_MODF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d05af6bd42d7191edec2763928dee98">SPI_IER_MODFIE</a></td></tr>
<tr class="separator:ga0b9780d5f31fd80f4d0fa7d6860041e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48eaa446953bfa4b550764ada3499999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#ga48eaa446953bfa4b550764ada3499999">SPI_IT_TSERF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a4844bc9d90e49ba0dcacf7787f2e16">SPI_IER_TSERFIE</a></td></tr>
<tr class="separator:ga48eaa446953bfa4b550764ada3499999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6a9377da7f18ea8b5c73163c2278d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___interrupt__definition.html#gace6a9377da7f18ea8b5c73163c2278d6">SPI_IT_ERR</a>&#160;&#160;&#160;(<a class="el" href="group___s_p_i___interrupt__definition.html#ga0ec21034e2bbe05a2ece43cadc2ed012">SPI_IT_UDR</a> | <a class="el" href="group___s_p_i___interrupt__definition.html#gae99166c2b214fd7a9800a15eda36e4a0">SPI_IT_OVR</a> | <a class="el" href="group___s_p_i___interrupt__definition.html#ga8500faddb159725ac374a8f761310bf7">SPI_IT_FRE</a> | <a class="el" href="group___s_p_i___interrupt__definition.html#ga0b9780d5f31fd80f4d0fa7d6860041e9">SPI_IT_MODF</a> | <a class="el" href="group___s_p_i___interrupt__definition.html#ga9aa97a5ce8d3500dc14ca4e30eada199">SPI_IT_CRCERR</a>)</td></tr>
<tr class="separator:gace6a9377da7f18ea8b5c73163c2278d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba64b3cfed2459e105a1dd92dd52804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#ga9ba64b3cfed2459e105a1dd92dd52804">SPI_FLAG_RXP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95289b0733d92829f9f0189574dc1d54">SPI_SR_RXP</a>     /* SPI status flag : Rx-Packet available flag                 */</td></tr>
<tr class="separator:ga9ba64b3cfed2459e105a1dd92dd52804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1560c53486464ea55f6404d1e4e31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#gaee1560c53486464ea55f6404d1e4e31e">SPI_FLAG_TXP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f7199bbdd797f0238aaaf9cc42e4f64">SPI_SR_TXP</a>     /* SPI status flag : Tx-Packet space available flag           */</td></tr>
<tr class="separator:gaee1560c53486464ea55f6404d1e4e31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fea08c99d7432f2179ed6eed7628df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#ga1fea08c99d7432f2179ed6eed7628df2">SPI_FLAG_DXP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73f785111c63d6e951018ebc0fffacf6">SPI_SR_DXP</a>     /* SPI status flag : Duplex Packet flag                       */</td></tr>
<tr class="separator:ga1fea08c99d7432f2179ed6eed7628df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b76cc528b950514ee2432c456c73713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#ga1b76cc528b950514ee2432c456c73713">SPI_FLAG_EOT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf6af11782cace2048e20c18d4d63e1a">SPI_SR_EOT</a>     /* SPI status flag : End of transfer flag                     */</td></tr>
<tr class="separator:ga1b76cc528b950514ee2432c456c73713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba0c8020ffece1fc9f6ca27e2035935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#gaeba0c8020ffece1fc9f6ca27e2035935">SPI_FLAG_TXTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0e93a296bc722bab78d526bf1cc2f7d">SPI_SR_TXTF</a>    /* SPI status flag : Transmission Transfer Filled flag        */</td></tr>
<tr class="separator:gaeba0c8020ffece1fc9f6ca27e2035935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6a58ae2fd5025950cab3d3a07e68af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#gabb6a58ae2fd5025950cab3d3a07e68af">SPI_FLAG_UDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>     /* SPI Error flag  : Underrun flag                            */</td></tr>
<tr class="separator:gabb6a58ae2fd5025950cab3d3a07e68af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45264da2296c75495a7437a045513ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#gab45264da2296c75495a7437a045513ea">SPI_FLAG_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>     /* SPI Error flag  : Overrun flag                             */</td></tr>
<tr class="separator:gab45264da2296c75495a7437a045513ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fb6af50e1f3c61cb9de76b0101c889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#ga30fb6af50e1f3c61cb9de76b0101c889">SPI_FLAG_CRCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c0cf2db0d5d372242e66e6d7da50b39">SPI_SR_CRCE</a>    /* SPI Error flag  : <a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a> error flag                           */</td></tr>
<tr class="separator:ga30fb6af50e1f3c61cb9de76b0101c889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27dd114d8adc70f1439c054289f9313a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#ga27dd114d8adc70f1439c054289f9313a">SPI_FLAG_FRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e3c940fb46d8b32456c59819e615be">SPI_SR_TIFRE</a>   /* SPI Error flag  : TI mode frame format error flag          */</td></tr>
<tr class="separator:ga27dd114d8adc70f1439c054289f9313a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d3525ab98cc18f02270a4dba685897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#gac7d3525ab98cc18f02270a4dba685897">SPI_FLAG_MODF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>    /* SPI Error flag  : Mode fault flag                          */</td></tr>
<tr class="separator:gac7d3525ab98cc18f02270a4dba685897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28a29f609dbcef512f258e5c72d84b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#gaa28a29f609dbcef512f258e5c72d84b0">SPI_FLAG_TSERF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5332b248a3daf660df7f13098e75da46">SPI_SR_TSERF</a>   /* SPI status flag : Additional number of data reloaded flag  */</td></tr>
<tr class="separator:gaa28a29f609dbcef512f258e5c72d84b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a4b56fbf17d58ff9805441c5ab8a928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#ga6a4b56fbf17d58ff9805441c5ab8a928">SPI_FLAG_SUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3294b6597873bd2c0f2acb9e722e18cc">SPI_SR_SUSP</a>    /* SPI status flag : Transfer suspend complete flag           */</td></tr>
<tr class="separator:ga6a4b56fbf17d58ff9805441c5ab8a928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1646c5ebd8e683ff26afdf029fb57cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#ga1646c5ebd8e683ff26afdf029fb57cf8">SPI_FLAG_TXC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1695e2f6e8d042aeae4d9f07e96dfe1a">SPI_SR_TXC</a>     /* SPI status flag : TxFIFO transmission complete flag        */</td></tr>
<tr class="separator:ga1646c5ebd8e683ff26afdf029fb57cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4406c904711e73f41bfbc930bfc92d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#ga4406c904711e73f41bfbc930bfc92d58">SPI_FLAG_FRLVL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09c4e3cd9a199757d6f3ac06e5bc110f">SPI_SR_RXPLVL</a>  /* SPI status flag : Fifo reception level flag                */</td></tr>
<tr class="separator:ga4406c904711e73f41bfbc930bfc92d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87f2b93de239ba67ad4bfdc2774defb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___flags__definition.html#gad87f2b93de239ba67ad4bfdc2774defb">SPI_FLAG_RXWNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6334377efffc8f2733962c827a4bf03">SPI_SR_RXWNE</a>   /* SPI status flag : RxFIFO word not empty flag               */</td></tr>
<tr class="separator:gad87f2b93de239ba67ad4bfdc2774defb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6af55d98ad99eb4657a8c209a91e3ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i__reception__fifo__status__level.html#gae6af55d98ad99eb4657a8c209a91e3ad">SPI_RX_FIFO_0PACKET</a>&#160;&#160;&#160;(0x00000000UL)                      /* 0 or multiple of 4 packets available in the RxFIFO */</td></tr>
<tr class="separator:gae6af55d98ad99eb4657a8c209a91e3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256694027539fe571c57602573150cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i__reception__fifo__status__level.html#ga256694027539fe571c57602573150cbf">SPI_RX_FIFO_1PACKET</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga927d85d0857d7a63232e1668f30957b2">SPI_SR_RXPLVL_0</a>)</td></tr>
<tr class="separator:ga256694027539fe571c57602573150cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa31f8bf709d8a7b8b17ca44f261abc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i__reception__fifo__status__level.html#gaa31f8bf709d8a7b8b17ca44f261abc7e">SPI_RX_FIFO_2PACKET</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga06d2c44cda484d3ac4dc9d81cf056183">SPI_SR_RXPLVL_1</a>)</td></tr>
<tr class="separator:gaa31f8bf709d8a7b8b17ca44f261abc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad493fbe3f6dffa865bfb3bbac55bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i__reception__fifo__status__level.html#ga0ad493fbe3f6dffa865bfb3bbac55bed">SPI_RX_FIFO_3PACKET</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga06d2c44cda484d3ac4dc9d81cf056183">SPI_SR_RXPLVL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga927d85d0857d7a63232e1668f30957b2">SPI_SR_RXPLVL_0</a>)</td></tr>
<tr class="separator:ga0ad493fbe3f6dffa865bfb3bbac55bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d846f9517715960873e854b4a0790b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga0d846f9517715960873e854b4a0790b0">__HAL_SPI_RESET_HANDLE_STATE</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;State = <a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d">HAL_SPI_STATE_RESET</a>)</td></tr>
<tr class="memdesc:ga0d846f9517715960873e854b4a0790b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SPI handle state.  <br /></td></tr>
<tr class="separator:ga0d846f9517715960873e854b4a0790b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76064652f6f56d8868720b5541e854f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga76064652f6f56d8868720b5541e854f5">__HAL_SPI_ENABLE_IT</a>(__HANDLE__,  __INTERRUPT__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;IER |= (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga76064652f6f56d8868720b5541e854f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified SPI interrupts.  <br /></td></tr>
<tr class="separator:ga76064652f6f56d8868720b5541e854f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fa7321c5755bfbff1a7229fbe5b21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga47fa7321c5755bfbff1a7229fbe5b21c">__HAL_SPI_DISABLE_IT</a>(__HANDLE__,  __INTERRUPT__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;IER &amp;= (~(__INTERRUPT__)))</td></tr>
<tr class="memdesc:ga47fa7321c5755bfbff1a7229fbe5b21c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified SPI interrupts.  <br /></td></tr>
<tr class="separator:ga47fa7321c5755bfbff1a7229fbe5b21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdaab061e4603331a0ec4b9d651df0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#gabdaab061e4603331a0ec4b9d651df0b5">__HAL_SPI_GET_IT_SOURCE</a>(__HANDLE__,  __INTERRUPT__)&#160;&#160;&#160;((((__HANDLE__)-&gt;Instance-&gt;IER &amp; (__INTERRUPT__)) == (__INTERRUPT__)) ? <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a> : <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:gabdaab061e4603331a0ec4b9d651df0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified SPI interrupt source is enabled or not.  <br /></td></tr>
<tr class="separator:gabdaab061e4603331a0ec4b9d651df0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0bbe5fb55f93fd277ddb6acf58cec53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#gaa0bbe5fb55f93fd277ddb6acf58cec53">__HAL_SPI_GET_FLAG</a>(__HANDLE__,  __FLAG__)&#160;&#160;&#160;((((__HANDLE__)-&gt;Instance-&gt;SR) &amp; (__FLAG__)) == (__FLAG__))</td></tr>
<tr class="memdesc:gaa0bbe5fb55f93fd277ddb6acf58cec53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified SPI flag is set or not.  <br /></td></tr>
<tr class="separator:gaa0bbe5fb55f93fd277ddb6acf58cec53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cb4100b67726531ad426d300f4cd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#gad1cb4100b67726531ad426d300f4cd26">__HAL_SPI_CLEAR_CRCERRFLAG</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;IFCR , <a class="el" href="group___peripheral___registers___bits___definition.html#gaa776b437fb542da2298b25f64d2b4820">SPI_IFCR_CRCEC</a>)</td></tr>
<tr class="memdesc:gad1cb4100b67726531ad426d300f4cd26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI CRCERR pending flag.  <br /></td></tr>
<tr class="separator:gad1cb4100b67726531ad426d300f4cd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c88becbe528c542156bc201622efba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga6c88becbe528c542156bc201622efba2">__HAL_SPI_CLEAR_MODFFLAG</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;IFCR , (uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33f5f7e482ff62448df98ed1bef9d62b">SPI_IFCR_MODFC</a>));</td></tr>
<tr class="memdesc:ga6c88becbe528c542156bc201622efba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI MODF pending flag.  <br /></td></tr>
<tr class="separator:ga6c88becbe528c542156bc201622efba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6af33b1c5d334b9fe7bb778c5b6442e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#gaf6af33b1c5d334b9fe7bb778c5b6442e">__HAL_SPI_CLEAR_OVRFLAG</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;IFCR , <a class="el" href="group___peripheral___registers___bits___definition.html#gafe909f94add018dc698a1057b6e174da">SPI_IFCR_OVRC</a>)</td></tr>
<tr class="memdesc:gaf6af33b1c5d334b9fe7bb778c5b6442e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI OVR pending flag.  <br /></td></tr>
<tr class="separator:gaf6af33b1c5d334b9fe7bb778c5b6442e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff182f5cf6c731318c882351d6d7ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga7ff182f5cf6c731318c882351d6d7ac2">__HAL_SPI_CLEAR_FREFLAG</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;IFCR , <a class="el" href="group___peripheral___registers___bits___definition.html#gadec3e1c72d5f45f6b9a2681d8275ffb5">SPI_IFCR_TIFREC</a>)</td></tr>
<tr class="memdesc:ga7ff182f5cf6c731318c882351d6d7ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI FRE pending flag.  <br /></td></tr>
<tr class="separator:ga7ff182f5cf6c731318c882351d6d7ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788e7e6782849d79499064b05050627e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga788e7e6782849d79499064b05050627e">__HAL_SPI_CLEAR_UDRFLAG</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;IFCR , <a class="el" href="group___peripheral___registers___bits___definition.html#ga13b510c8ba08f0e130469ab6a94c844a">SPI_IFCR_UDRC</a>)</td></tr>
<tr class="memdesc:ga788e7e6782849d79499064b05050627e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI UDR pending flag.  <br /></td></tr>
<tr class="separator:ga788e7e6782849d79499064b05050627e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b82dd74c0fe69c823e92323fde890a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga82b82dd74c0fe69c823e92323fde890a">__HAL_SPI_CLEAR_EOTFLAG</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;IFCR , <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a13f7af7ba888d7dbbbf016ccac324b">SPI_IFCR_EOTC</a>)</td></tr>
<tr class="memdesc:ga82b82dd74c0fe69c823e92323fde890a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI EOT pending flag.  <br /></td></tr>
<tr class="separator:ga82b82dd74c0fe69c823e92323fde890a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e14a47b0110348bb2edf1eb6023a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#gac4e14a47b0110348bb2edf1eb6023a50">__HAL_SPI_CLEAR_TXTFFLAG</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;IFCR , <a class="el" href="group___peripheral___registers___bits___definition.html#ga45f2b0107d9e8789831c616c984088e0">SPI_IFCR_TXTFC</a>)</td></tr>
<tr class="memdesc:gac4e14a47b0110348bb2edf1eb6023a50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI UDR pending flag.  <br /></td></tr>
<tr class="separator:gac4e14a47b0110348bb2edf1eb6023a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76cb5dc888df5c6d19675e4d076b750d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga76cb5dc888df5c6d19675e4d076b750d">__HAL_SPI_CLEAR_SUSPFLAG</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;IFCR , <a class="el" href="group___peripheral___registers___bits___definition.html#ga63d88f8a3205e7c27d73e90df3d57a34">SPI_IFCR_SUSPC</a>)</td></tr>
<tr class="memdesc:ga76cb5dc888df5c6d19675e4d076b750d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI SUSP pending flag.  <br /></td></tr>
<tr class="separator:ga76cb5dc888df5c6d19675e4d076b750d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a45859eee2e15a4a6367cc4a5066c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga9a45859eee2e15a4a6367cc4a5066c8b">__HAL_SPI_CLEAR_TSERFFLAG</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;IFCR , <a class="el" href="group___peripheral___registers___bits___definition.html#gad058d0a0046d7de998d9d73635009c9e">SPI_IFCR_TSERFC</a>)</td></tr>
<tr class="memdesc:ga9a45859eee2e15a4a6367cc4a5066c8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SPI TSERF pending flag.  <br /></td></tr>
<tr class="separator:ga9a45859eee2e15a4a6367cc4a5066c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d2d73c2b16004499ae8d492e71fd4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#ga16d2d73c2b16004499ae8d492e71fd4e">__HAL_SPI_ENABLE</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR1 , <a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>)</td></tr>
<tr class="memdesc:ga16d2d73c2b16004499ae8d492e71fd4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the SPI peripheral.  <br /></td></tr>
<tr class="separator:ga16d2d73c2b16004499ae8d492e71fd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10d88f87d16de53bd81dfb33bd56959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___macros.html#gaa10d88f87d16de53bd81dfb33bd56959">__HAL_SPI_DISABLE</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR1 , <a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>)</td></tr>
<tr class="memdesc:gaa10d88f87d16de53bd81dfb33bd56959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the SPI peripheral.  <br /></td></tr>
<tr class="separator:gaa10d88f87d16de53bd81dfb33bd56959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b2eb5e818e58b66474d42dedac5523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gae3b2eb5e818e58b66474d42dedac5523">SPI_1LINE_TX</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR1 , <a class="el" href="group___peripheral___registers___bits___definition.html#ga71105846351660951df077c563a0a437">SPI_CR1_HDDIR</a>)</td></tr>
<tr class="memdesc:gae3b2eb5e818e58b66474d42dedac5523"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transmit-only mode.  <br /></td></tr>
<tr class="separator:gae3b2eb5e818e58b66474d42dedac5523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d58cef91c1874d5a4dde4014cf6269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gaa8d58cef91c1874d5a4dde4014cf6269">SPI_1LINE_RX</a>(__HANDLE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR1 ,<a class="el" href="group___peripheral___registers___bits___definition.html#ga71105846351660951df077c563a0a437">SPI_CR1_HDDIR</a>)</td></tr>
<tr class="memdesc:gaa8d58cef91c1874d5a4dde4014cf6269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI receive-only mode.  <br /></td></tr>
<tr class="separator:gaa8d58cef91c1874d5a4dde4014cf6269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5135300763c75dbb446861536359f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gad5135300763c75dbb446861536359f12">IS_SPI_MODE</a>(MODE)</td></tr>
<tr class="separator:gad5135300763c75dbb446861536359f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce4827db741ff965ea0cb1c105b00d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga8ce4827db741ff965ea0cb1c105b00d5">IS_SPI_DIRECTION</a>(MODE)</td></tr>
<tr class="separator:ga8ce4827db741ff965ea0cb1c105b00d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79454622381b22d02c8cdd3346c80f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga79454622381b22d02c8cdd3346c80f78">IS_SPI_DIRECTION_2LINES</a>(MODE)&#160;&#160;&#160;((MODE) == <a class="el" href="group___s_p_i___direction.html#gaa7cb7f4bf4eebbf91bcfaeb17ebba7f3">SPI_DIRECTION_2LINES</a>)</td></tr>
<tr class="separator:ga79454622381b22d02c8cdd3346c80f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28006c88236f1a94f4e69d9d868f21fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga28006c88236f1a94f4e69d9d868f21fe">IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY</a>(MODE)</td></tr>
<tr class="separator:ga28006c88236f1a94f4e69d9d868f21fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d8a45ecf7ef088463d1b818bd09826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gad0d8a45ecf7ef088463d1b818bd09826">IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY</a>(MODE)</td></tr>
<tr class="separator:gad0d8a45ecf7ef088463d1b818bd09826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f9f528f7eb70373b9caf3548e44e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gab6f9f528f7eb70373b9caf3548e44e67">IS_SPI_DATASIZE</a>(DATASIZE)</td></tr>
<tr class="separator:gab6f9f528f7eb70373b9caf3548e44e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e514b528933ad992018edcf97e23b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga3f1e514b528933ad992018edcf97e23b">IS_SPI_FIFOTHRESHOLD</a>(THRESHOLD)</td></tr>
<tr class="separator:ga3f1e514b528933ad992018edcf97e23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1cc5b1ff7e801a409a7a1e6047acf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gafc1cc5b1ff7e801a409a7a1e6047acf9">IS_SPI_CPOL</a>(CPOL)</td></tr>
<tr class="separator:gafc1cc5b1ff7e801a409a7a1e6047acf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6441f08edf79dd5b243c54b888d3cbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga6441f08edf79dd5b243c54b888d3cbf7">IS_SPI_CPHA</a>(CPHA)</td></tr>
<tr class="separator:ga6441f08edf79dd5b243c54b888d3cbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbeedf42eccef1bae4f88c606fc3b261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gabbeedf42eccef1bae4f88c606fc3b261">IS_SPI_NSS</a>(NSS)</td></tr>
<tr class="separator:gabbeedf42eccef1bae4f88c606fc3b261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbb9935c81663db6b96a2cb08ef6006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga9bbb9935c81663db6b96a2cb08ef6006">IS_SPI_NSSP</a>(NSSP)</td></tr>
<tr class="separator:ga9bbb9935c81663db6b96a2cb08ef6006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79f46ed9f91e39dc1f6912cb25fc716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gae79f46ed9f91e39dc1f6912cb25fc716">IS_SPI_BAUDRATE_PRESCALER</a>(PRESCALER)</td></tr>
<tr class="separator:gae79f46ed9f91e39dc1f6912cb25fc716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee8e0302741f4a5c41b96af640c63ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gabee8e0302741f4a5c41b96af640c63ad">IS_SPI_FIRST_BIT</a>(BIT)</td></tr>
<tr class="separator:gabee8e0302741f4a5c41b96af640c63ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812f7bf5919bc6e45727d6ac05c60b49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga812f7bf5919bc6e45727d6ac05c60b49">IS_SPI_TIMODE</a>(MODE)</td></tr>
<tr class="separator:ga812f7bf5919bc6e45727d6ac05c60b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e66460d09a553fd9996c53dcc4b252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga96e66460d09a553fd9996c53dcc4b252">IS_SPI_CRC_CALCULATION</a>(CALCULATION)</td></tr>
<tr class="separator:ga96e66460d09a553fd9996c53dcc4b252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad39542cb3b654effe9c4e3d8079884ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gad39542cb3b654effe9c4e3d8079884ba">IS_SPI_CRC_INITIALIZATION_PATTERN</a>(PATTERN)</td></tr>
<tr class="separator:gad39542cb3b654effe9c4e3d8079884ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393003a5b035758f07c7243738c5f463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga393003a5b035758f07c7243738c5f463">IS_SPI_CRC_LENGTH</a>(LENGTH)</td></tr>
<tr class="separator:ga393003a5b035758f07c7243738c5f463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76eec5bbb44c873aa52966a9cb6c8f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga76eec5bbb44c873aa52966a9cb6c8f8c">IS_SPI_CRC_POLYNOMIAL</a>(POLYNOMIAL)&#160;&#160;&#160;((POLYNOMIAL) &gt;= 0x1UL)</td></tr>
<tr class="separator:ga76eec5bbb44c873aa52966a9cb6c8f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f299bb0d8e36dbeb43457a7c521328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#ga17f299bb0d8e36dbeb43457a7c521328">IS_SPI_UNDERRUN_DETECTION</a>(MODE)</td></tr>
<tr class="separator:ga17f299bb0d8e36dbeb43457a7c521328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d1fe42e2147532ac110d26904ebd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___private___macros.html#gaa3d1fe42e2147532ac110d26904ebd32">IS_SPI_UNDERRUN_BEHAVIOUR</a>(MODE)</td></tr>
<tr class="separator:gaa3d1fe42e2147532ac110d26904ebd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab633e49dd034de2f3a1fe79853d78d18"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_____s_p_i___handle_type_def.html">__SPI_HandleTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a></td></tr>
<tr class="memdesc:gab633e49dd034de2f3a1fe79853d78d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI handle Structure definition.  <br /></td></tr>
<tr class="separator:gab633e49dd034de2f3a1fe79853d78d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga8891cb64e76198a860172d94c638c9b4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___types.html#ga8891cb64e76198a860172d94c638c9b4">HAL_SPI_StateTypeDef</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d">HAL_SPI_STATE_RESET</a> = 0x00UL
, <a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4abb3992c67a15c14bd1808ef6b63fa926">HAL_SPI_STATE_READY</a> = 0x01UL
, <a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a0635e168bc0430253fe8e74cfe9768fd">HAL_SPI_STATE_BUSY</a> = 0x02UL
, <a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a5d82b644c7ca656ab5fe8a8e3cbc29ab">HAL_SPI_STATE_BUSY_TX</a> = 0x03UL
, <br />
&#160;&#160;<a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4afd7e00128aca1feaa099c2595ffb9277">HAL_SPI_STATE_BUSY_RX</a> = 0x04UL
, <a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a9dae2883ae3e43ca28afc9453a14c938">HAL_SPI_STATE_BUSY_TX_RX</a> = 0x05UL
, <a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a3cba266d2346abe3b62fa0acccab4711">HAL_SPI_STATE_ERROR</a> = 0x06UL
, <a class="el" href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a34f9231d040d752a034db85e3eb7f782">HAL_SPI_STATE_ABORT</a> = 0x07UL
<br />
 }</td></tr>
<tr class="memdesc:ga8891cb64e76198a860172d94c638c9b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL SPI State structure definition.  <a href="group___s_p_i___exported___types.html#ga8891cb64e76198a860172d94c638c9b4">More...</a><br /></td></tr>
<tr class="separator:ga8891cb64e76198a860172d94c638c9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaadb9d40e710c714d96b2501996658c44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group1.html#gaadb9d40e710c714d96b2501996658c44">HAL_SPI_Init</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:gaadb9d40e710c714d96b2501996658c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2db2a7bbed96ac013c565080fb61f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group1.html#gaca2db2a7bbed96ac013c565080fb61f2">HAL_SPI_DeInit</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:gaca2db2a7bbed96ac013c565080fb61f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f583be14b22caffa6c4e56dcd035ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group1.html#ga17f583be14b22caffa6c4e56dcd035ef">HAL_SPI_MspInit</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga17f583be14b22caffa6c4e56dcd035ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadc4d4974af1afd943e8d13589068e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group1.html#gabadc4d4974af1afd943e8d13589068e1">HAL_SPI_MspDeInit</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:gabadc4d4974af1afd943e8d13589068e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ec86e05d0702387c221f90b6f041a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga02ec86e05d0702387c221f90b6f041a2">HAL_SPI_Transmit</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)</td></tr>
<tr class="separator:ga02ec86e05d0702387c221f90b6f041a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf43dbe4e5ef225bed6650b6e8c6313"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#gafdf43dbe4e5ef225bed6650b6e8c6313">HAL_SPI_Receive</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)</td></tr>
<tr class="separator:gafdf43dbe4e5ef225bed6650b6e8c6313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c3106fe01493a33b08e5c617f45aeb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga7c3106fe01493a33b08e5c617f45aeb1">HAL_SPI_TransmitReceive</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)</td></tr>
<tr class="separator:ga7c3106fe01493a33b08e5c617f45aeb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb309aa738bb3296934fb1a39ffbf40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#gafbb309aa738bb3296934fb1a39ffbf40">HAL_SPI_Transmit_IT</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pData, uint16_t Size)</td></tr>
<tr class="separator:gafbb309aa738bb3296934fb1a39ffbf40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae0af2e2db7e7549b52b020a18f6168"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#gaaae0af2e2db7e7549b52b020a18f6168">HAL_SPI_Receive_IT</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pData, uint16_t Size)</td></tr>
<tr class="separator:gaaae0af2e2db7e7549b52b020a18f6168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518c43d8323499451e7f4782a9dc6e32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga518c43d8323499451e7f4782a9dc6e32">HAL_SPI_TransmitReceive_IT</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)</td></tr>
<tr class="separator:ga518c43d8323499451e7f4782a9dc6e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aebe304396c3e18b55f926dae0dadcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga6aebe304396c3e18b55f926dae0dadcb">HAL_SPI_Transmit_DMA</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pData, uint16_t Size)</td></tr>
<tr class="separator:ga6aebe304396c3e18b55f926dae0dadcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626bb2ec54e7b6ff9bd5d807ae6e6e24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga626bb2ec54e7b6ff9bd5d807ae6e6e24">HAL_SPI_Receive_DMA</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pData, uint16_t Size)</td></tr>
<tr class="separator:ga626bb2ec54e7b6ff9bd5d807ae6e6e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228553c64b10b8dade9fee525a8a489d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga228553c64b10b8dade9fee525a8a489d">HAL_SPI_TransmitReceive_DMA</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)</td></tr>
<tr class="separator:ga228553c64b10b8dade9fee525a8a489d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4a628d6918ec838736d65ae135031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga61e4a628d6918ec838736d65ae135031">HAL_SPI_DMAPause</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga61e4a628d6918ec838736d65ae135031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdd4b7aa5c6bd560a476c833f546d93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga7fdd4b7aa5c6bd560a476c833f546d93">HAL_SPI_DMAResume</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga7fdd4b7aa5c6bd560a476c833f546d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e01eb529af91fabc950180b927fa355"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga7e01eb529af91fabc950180b927fa355">HAL_SPI_DMAStop</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga7e01eb529af91fabc950180b927fa355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c74b1d91d88ff336f674f6376cc904"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga11c74b1d91d88ff336f674f6376cc904">HAL_SPI_Abort</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga11c74b1d91d88ff336f674f6376cc904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75d7782876ed13b9f8aebfa8dbba5a1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga75d7782876ed13b9f8aebfa8dbba5a1c">HAL_SPI_Abort_IT</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga75d7782876ed13b9f8aebfa8dbba5a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3da6e0a87468bc039b578c21329df47"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#gaf3da6e0a87468bc039b578c21329df47">HAL_SPI_IRQHandler</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:gaf3da6e0a87468bc039b578c21329df47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a99ab4f6aa6ee7dc2abca5483910dde"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga0a99ab4f6aa6ee7dc2abca5483910dde">HAL_SPI_TxCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga0a99ab4f6aa6ee7dc2abca5483910dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df7021fe24cf874f8b1eec5bd5f4cb3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga3df7021fe24cf874f8b1eec5bd5f4cb3">HAL_SPI_RxCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga3df7021fe24cf874f8b1eec5bd5f4cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e63f382f172164c8e7cae4ff5d883c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga04e63f382f172164c8e7cae4ff5d883c">HAL_SPI_TxRxCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga04e63f382f172164c8e7cae4ff5d883c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931ef2f7fd94ffa16ec431972b1b237f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga931ef2f7fd94ffa16ec431972b1b237f">HAL_SPI_TxHalfCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga931ef2f7fd94ffa16ec431972b1b237f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf622756a3814edfacf449b5749b048a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#gacf622756a3814edfacf449b5749b048a">HAL_SPI_RxHalfCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:gacf622756a3814edfacf449b5749b048a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46e2325b0880d5b5a301792438b151b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#gab46e2325b0880d5b5a301792438b151b">HAL_SPI_TxRxHalfCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:gab46e2325b0880d5b5a301792438b151b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db7835e7e7ac335887f62fedf156926"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga3db7835e7e7ac335887f62fedf156926">HAL_SPI_ErrorCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga3db7835e7e7ac335887f62fedf156926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2593ec36fa4def11929e65f631f3cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group2.html#ga4a2593ec36fa4def11929e65f631f3cf">HAL_SPI_AbortCpltCallback</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga4a2593ec36fa4def11929e65f631f3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e599e7fac80bb2eb0fd3f1737e50a5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_p_i___exported___types.html#ga8891cb64e76198a860172d94c638c9b4">HAL_SPI_StateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group3.html#ga4e599e7fac80bb2eb0fd3f1737e50a5e">HAL_SPI_GetState</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga4e599e7fac80bb2eb0fd3f1737e50a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4d30dc380760d19ee4c582b91ed7f6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___exported___functions___group3.html#ga7f4d30dc380760d19ee4c582b91ed7f6">HAL_SPI_GetError</a> (<a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> *hspi)</td></tr>
<tr class="separator:ga7f4d30dc380760d19ee4c582b91ed7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of SPI HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p class="definition">Definition in file <a class="el" href="stm32h7xx__hal__spi_8h_source.html">stm32h7xx_hal_spi.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
