

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Wed Sep  6 08:49:21 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    68018|    68018|  0.680 ms|  0.680 ms|  68018|  68018|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_142        |Linear_layer_qkv_Pipeline_l_bias_i1_l_j1        |     9218|     9218|  92.180 us|  92.180 us|   9218|   9218|       no|
        |grp_gemm_systolic_array_qkv_fu_172                         |gemm_systolic_array_qkv                         |    49564|    49564|   0.496 ms|   0.496 ms|  49564|  49564|       no|
        |grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_236  |Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3  |     9231|     9231|  92.310 us|  92.310 us|   9231|   9231|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  147|   88928|  77785|    -|
|Memory           |       24|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    961|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       24|  147|   88939|  78750|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        8|   66|      83|    148|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+-----+-------+-------+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_142        |Linear_layer_qkv_Pipeline_l_bias_i1_l_j1        |        0|    0|     45|    154|    0|
    |grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_236  |Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3  |        0|    3|    506|    990|    0|
    |grp_gemm_systolic_array_qkv_fu_172                         |gemm_systolic_array_qkv                         |        0|  144|  88377|  76641|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                      |                                                |        0|  147|  88928|  77785|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |acc_outp_V_U     |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |acc_outp_V_1_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |acc_outp_V_2_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |acc_outp_V_3_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |acc_outp_V_4_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |acc_outp_V_5_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |acc_outp_V_6_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |acc_outp_V_7_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |acc_outp_V_8_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |acc_outp_V_9_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |acc_outp_V_10_U  |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   24|     1|        18432|
    |acc_outp_V_11_U  |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   24|     1|        18432|
    +-----------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                           |       24|  0|   0|    0|  9216|  288|    12|       221184|
    +-----------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_sync_grp_gemm_systolic_array_qkv_fu_172_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_qkv_fu_172_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0|   4|           2|           2|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |acc_outp_V_10_address0  |  20|          4|   10|         40|
    |acc_outp_V_10_ce0       |  20|          4|    1|          4|
    |acc_outp_V_10_ce1       |   9|          2|    1|          2|
    |acc_outp_V_10_d0        |  14|          3|   24|         72|
    |acc_outp_V_10_we0       |  14|          3|    1|          3|
    |acc_outp_V_11_address0  |  20|          4|   10|         40|
    |acc_outp_V_11_ce0       |  20|          4|    1|          4|
    |acc_outp_V_11_ce1       |   9|          2|    1|          2|
    |acc_outp_V_11_d0        |  14|          3|   24|         72|
    |acc_outp_V_11_we0       |  14|          3|    1|          3|
    |acc_outp_V_1_address0   |  20|          4|   10|         40|
    |acc_outp_V_1_ce0        |  20|          4|    1|          4|
    |acc_outp_V_1_ce1        |   9|          2|    1|          2|
    |acc_outp_V_1_d0         |  14|          3|   24|         72|
    |acc_outp_V_1_we0        |  14|          3|    1|          3|
    |acc_outp_V_2_address0   |  20|          4|   10|         40|
    |acc_outp_V_2_ce0        |  20|          4|    1|          4|
    |acc_outp_V_2_ce1        |   9|          2|    1|          2|
    |acc_outp_V_2_d0         |  14|          3|   24|         72|
    |acc_outp_V_2_we0        |  14|          3|    1|          3|
    |acc_outp_V_3_address0   |  20|          4|   10|         40|
    |acc_outp_V_3_ce0        |  20|          4|    1|          4|
    |acc_outp_V_3_ce1        |   9|          2|    1|          2|
    |acc_outp_V_3_d0         |  14|          3|   24|         72|
    |acc_outp_V_3_we0        |  14|          3|    1|          3|
    |acc_outp_V_4_address0   |  20|          4|   10|         40|
    |acc_outp_V_4_ce0        |  20|          4|    1|          4|
    |acc_outp_V_4_ce1        |   9|          2|    1|          2|
    |acc_outp_V_4_d0         |  14|          3|   24|         72|
    |acc_outp_V_4_we0        |  14|          3|    1|          3|
    |acc_outp_V_5_address0   |  20|          4|   10|         40|
    |acc_outp_V_5_ce0        |  20|          4|    1|          4|
    |acc_outp_V_5_ce1        |   9|          2|    1|          2|
    |acc_outp_V_5_d0         |  14|          3|   24|         72|
    |acc_outp_V_5_we0        |  14|          3|    1|          3|
    |acc_outp_V_6_address0   |  20|          4|   10|         40|
    |acc_outp_V_6_ce0        |  20|          4|    1|          4|
    |acc_outp_V_6_ce1        |   9|          2|    1|          2|
    |acc_outp_V_6_d0         |  14|          3|   24|         72|
    |acc_outp_V_6_we0        |  14|          3|    1|          3|
    |acc_outp_V_7_address0   |  20|          4|   10|         40|
    |acc_outp_V_7_ce0        |  20|          4|    1|          4|
    |acc_outp_V_7_ce1        |   9|          2|    1|          2|
    |acc_outp_V_7_d0         |  14|          3|   24|         72|
    |acc_outp_V_7_we0        |  14|          3|    1|          3|
    |acc_outp_V_8_address0   |  20|          4|   10|         40|
    |acc_outp_V_8_ce0        |  20|          4|    1|          4|
    |acc_outp_V_8_ce1        |   9|          2|    1|          2|
    |acc_outp_V_8_d0         |  14|          3|   24|         72|
    |acc_outp_V_8_we0        |  14|          3|    1|          3|
    |acc_outp_V_9_address0   |  20|          4|   10|         40|
    |acc_outp_V_9_ce0        |  20|          4|    1|          4|
    |acc_outp_V_9_ce1        |   9|          2|    1|          2|
    |acc_outp_V_9_d0         |  14|          3|   24|         72|
    |acc_outp_V_9_we0        |  14|          3|    1|          3|
    |acc_outp_V_address0     |  20|          4|   10|         40|
    |acc_outp_V_ce0          |  20|          4|    1|          4|
    |acc_outp_V_ce1          |   9|          2|    1|          2|
    |acc_outp_V_d0           |  14|          3|   24|         72|
    |acc_outp_V_we0          |  14|          3|    1|          3|
    |ap_NS_fsm               |  37|          7|    1|          7|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 961|        199|  445|       1459|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                  | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                               |  6|   0|    6|          0|
    |ap_sync_reg_grp_gemm_systolic_array_qkv_fu_172_ap_done                  |  1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_qkv_fu_172_ap_ready                 |  1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_142_ap_start_reg        |  1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_236_ap_start_reg  |  1|   0|    1|          0|
    |grp_gemm_systolic_array_qkv_fu_172_ap_start_reg                         |  1|   0|    1|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                   | 11|   0|   11|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|v9_0_address0     |  out|   10|   ap_memory|              v9_0|         array|
|v9_0_ce0          |  out|    1|   ap_memory|              v9_0|         array|
|v9_0_q0           |   in|    8|   ap_memory|              v9_0|         array|
|v9_1_address0     |  out|   10|   ap_memory|              v9_1|         array|
|v9_1_ce0          |  out|    1|   ap_memory|              v9_1|         array|
|v9_1_q0           |   in|    8|   ap_memory|              v9_1|         array|
|v9_2_address0     |  out|   10|   ap_memory|              v9_2|         array|
|v9_2_ce0          |  out|    1|   ap_memory|              v9_2|         array|
|v9_2_q0           |   in|    8|   ap_memory|              v9_2|         array|
|v9_3_address0     |  out|   10|   ap_memory|              v9_3|         array|
|v9_3_ce0          |  out|    1|   ap_memory|              v9_3|         array|
|v9_3_q0           |   in|    8|   ap_memory|              v9_3|         array|
|v9_4_address0     |  out|   10|   ap_memory|              v9_4|         array|
|v9_4_ce0          |  out|    1|   ap_memory|              v9_4|         array|
|v9_4_q0           |   in|    8|   ap_memory|              v9_4|         array|
|v9_5_address0     |  out|   10|   ap_memory|              v9_5|         array|
|v9_5_ce0          |  out|    1|   ap_memory|              v9_5|         array|
|v9_5_q0           |   in|    8|   ap_memory|              v9_5|         array|
|v9_6_address0     |  out|   10|   ap_memory|              v9_6|         array|
|v9_6_ce0          |  out|    1|   ap_memory|              v9_6|         array|
|v9_6_q0           |   in|    8|   ap_memory|              v9_6|         array|
|v9_7_address0     |  out|   10|   ap_memory|              v9_7|         array|
|v9_7_ce0          |  out|    1|   ap_memory|              v9_7|         array|
|v9_7_q0           |   in|    8|   ap_memory|              v9_7|         array|
|v9_8_address0     |  out|   10|   ap_memory|              v9_8|         array|
|v9_8_ce0          |  out|    1|   ap_memory|              v9_8|         array|
|v9_8_q0           |   in|    8|   ap_memory|              v9_8|         array|
|v9_9_address0     |  out|   10|   ap_memory|              v9_9|         array|
|v9_9_ce0          |  out|    1|   ap_memory|              v9_9|         array|
|v9_9_q0           |   in|    8|   ap_memory|              v9_9|         array|
|v9_10_address0    |  out|   10|   ap_memory|             v9_10|         array|
|v9_10_ce0         |  out|    1|   ap_memory|             v9_10|         array|
|v9_10_q0          |   in|    8|   ap_memory|             v9_10|         array|
|v9_11_address0    |  out|   10|   ap_memory|             v9_11|         array|
|v9_11_ce0         |  out|    1|   ap_memory|             v9_11|         array|
|v9_11_q0          |   in|    8|   ap_memory|             v9_11|         array|
|v324_0_address0   |  out|   16|   ap_memory|            v324_0|         array|
|v324_0_ce0        |  out|    1|   ap_memory|            v324_0|         array|
|v324_0_q0         |   in|    4|   ap_memory|            v324_0|         array|
|v324_1_address0   |  out|   16|   ap_memory|            v324_1|         array|
|v324_1_ce0        |  out|    1|   ap_memory|            v324_1|         array|
|v324_1_q0         |   in|    4|   ap_memory|            v324_1|         array|
|v324_2_address0   |  out|   16|   ap_memory|            v324_2|         array|
|v324_2_ce0        |  out|    1|   ap_memory|            v324_2|         array|
|v324_2_q0         |   in|    4|   ap_memory|            v324_2|         array|
|v324_3_address0   |  out|   16|   ap_memory|            v324_3|         array|
|v324_3_ce0        |  out|    1|   ap_memory|            v324_3|         array|
|v324_3_q0         |   in|    4|   ap_memory|            v324_3|         array|
|v324_4_address0   |  out|   16|   ap_memory|            v324_4|         array|
|v324_4_ce0        |  out|    1|   ap_memory|            v324_4|         array|
|v324_4_q0         |   in|    4|   ap_memory|            v324_4|         array|
|v324_5_address0   |  out|   16|   ap_memory|            v324_5|         array|
|v324_5_ce0        |  out|    1|   ap_memory|            v324_5|         array|
|v324_5_q0         |   in|    4|   ap_memory|            v324_5|         array|
|v324_6_address0   |  out|   16|   ap_memory|            v324_6|         array|
|v324_6_ce0        |  out|    1|   ap_memory|            v324_6|         array|
|v324_6_q0         |   in|    4|   ap_memory|            v324_6|         array|
|v324_7_address0   |  out|   16|   ap_memory|            v324_7|         array|
|v324_7_ce0        |  out|    1|   ap_memory|            v324_7|         array|
|v324_7_q0         |   in|    4|   ap_memory|            v324_7|         array|
|v324_8_address0   |  out|   16|   ap_memory|            v324_8|         array|
|v324_8_ce0        |  out|    1|   ap_memory|            v324_8|         array|
|v324_8_q0         |   in|    4|   ap_memory|            v324_8|         array|
|v324_9_address0   |  out|   16|   ap_memory|            v324_9|         array|
|v324_9_ce0        |  out|    1|   ap_memory|            v324_9|         array|
|v324_9_q0         |   in|    4|   ap_memory|            v324_9|         array|
|v324_10_address0  |  out|   16|   ap_memory|           v324_10|         array|
|v324_10_ce0       |  out|    1|   ap_memory|           v324_10|         array|
|v324_10_q0        |   in|    4|   ap_memory|           v324_10|         array|
|v324_11_address0  |  out|   16|   ap_memory|           v324_11|         array|
|v324_11_ce0       |  out|    1|   ap_memory|           v324_11|         array|
|v324_11_q0        |   in|    4|   ap_memory|           v324_11|         array|
|v325_address0     |  out|   10|   ap_memory|              v325|         array|
|v325_ce0          |  out|    1|   ap_memory|              v325|         array|
|v325_q0           |   in|   12|   ap_memory|              v325|         array|
|v341_address0     |  out|    4|   ap_memory|              v341|         array|
|v341_ce0          |  out|    1|   ap_memory|              v341|         array|
|v341_q0           |   in|   32|   ap_memory|              v341|         array|
|v13_0_address0    |  out|   10|   ap_memory|             v13_0|         array|
|v13_0_ce0         |  out|    1|   ap_memory|             v13_0|         array|
|v13_0_we0         |  out|    1|   ap_memory|             v13_0|         array|
|v13_0_d0          |  out|    8|   ap_memory|             v13_0|         array|
|v13_1_address0    |  out|   10|   ap_memory|             v13_1|         array|
|v13_1_ce0         |  out|    1|   ap_memory|             v13_1|         array|
|v13_1_we0         |  out|    1|   ap_memory|             v13_1|         array|
|v13_1_d0          |  out|    8|   ap_memory|             v13_1|         array|
|v13_2_address0    |  out|   10|   ap_memory|             v13_2|         array|
|v13_2_ce0         |  out|    1|   ap_memory|             v13_2|         array|
|v13_2_we0         |  out|    1|   ap_memory|             v13_2|         array|
|v13_2_d0          |  out|    8|   ap_memory|             v13_2|         array|
|v13_3_address0    |  out|   10|   ap_memory|             v13_3|         array|
|v13_3_ce0         |  out|    1|   ap_memory|             v13_3|         array|
|v13_3_we0         |  out|    1|   ap_memory|             v13_3|         array|
|v13_3_d0          |  out|    8|   ap_memory|             v13_3|         array|
|v13_4_address0    |  out|   10|   ap_memory|             v13_4|         array|
|v13_4_ce0         |  out|    1|   ap_memory|             v13_4|         array|
|v13_4_we0         |  out|    1|   ap_memory|             v13_4|         array|
|v13_4_d0          |  out|    8|   ap_memory|             v13_4|         array|
|v13_5_address0    |  out|   10|   ap_memory|             v13_5|         array|
|v13_5_ce0         |  out|    1|   ap_memory|             v13_5|         array|
|v13_5_we0         |  out|    1|   ap_memory|             v13_5|         array|
|v13_5_d0          |  out|    8|   ap_memory|             v13_5|         array|
|v13_6_address0    |  out|   10|   ap_memory|             v13_6|         array|
|v13_6_ce0         |  out|    1|   ap_memory|             v13_6|         array|
|v13_6_we0         |  out|    1|   ap_memory|             v13_6|         array|
|v13_6_d0          |  out|    8|   ap_memory|             v13_6|         array|
|v13_7_address0    |  out|   10|   ap_memory|             v13_7|         array|
|v13_7_ce0         |  out|    1|   ap_memory|             v13_7|         array|
|v13_7_we0         |  out|    1|   ap_memory|             v13_7|         array|
|v13_7_d0          |  out|    8|   ap_memory|             v13_7|         array|
|v13_8_address0    |  out|   10|   ap_memory|             v13_8|         array|
|v13_8_ce0         |  out|    1|   ap_memory|             v13_8|         array|
|v13_8_we0         |  out|    1|   ap_memory|             v13_8|         array|
|v13_8_d0          |  out|    8|   ap_memory|             v13_8|         array|
|v13_9_address0    |  out|   10|   ap_memory|             v13_9|         array|
|v13_9_ce0         |  out|    1|   ap_memory|             v13_9|         array|
|v13_9_we0         |  out|    1|   ap_memory|             v13_9|         array|
|v13_9_d0          |  out|    8|   ap_memory|             v13_9|         array|
|v13_10_address0   |  out|   10|   ap_memory|            v13_10|         array|
|v13_10_ce0        |  out|    1|   ap_memory|            v13_10|         array|
|v13_10_we0        |  out|    1|   ap_memory|            v13_10|         array|
|v13_10_d0         |  out|    8|   ap_memory|            v13_10|         array|
|v13_11_address0   |  out|   10|   ap_memory|            v13_11|         array|
|v13_11_ce0        |  out|    1|   ap_memory|            v13_11|         array|
|v13_11_we0        |  out|    1|   ap_memory|            v13_11|         array|
|v13_11_d0         |  out|    8|   ap_memory|            v13_11|         array|
+------------------+-----+-----+------------+------------------+--------------+

