-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_vxPhase is
port (
    grad_x_V_pixel_0_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_0_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_0_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_1_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_1_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_1_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_2_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_2_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_2_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_3_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_3_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_3_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_4_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_4_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_4_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_5_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_5_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_5_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_6_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_6_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_6_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_7_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_7_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_7_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_8_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_8_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_8_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_9_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_9_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_9_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_10_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_10_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_10_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_11_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_11_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_11_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_12_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_12_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_12_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_13_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_13_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_13_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_14_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_14_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_14_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_15_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_15_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_15_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_16_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_16_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_16_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_17_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_17_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_17_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_18_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_18_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_18_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_19_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_19_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_19_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_20_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_20_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_20_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_21_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_21_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_21_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_22_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_22_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_22_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_23_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_23_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_23_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_24_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_24_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_24_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_25_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_25_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_25_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_26_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_26_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_26_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_27_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_27_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_27_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_28_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_28_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_28_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_29_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_29_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_29_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_30_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_30_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_30_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_31_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_31_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_31_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_32_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_32_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_32_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_33_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_33_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_33_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_34_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_34_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_34_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_35_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_35_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_35_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_36_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_36_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_36_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_37_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_37_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_37_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_38_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_38_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_38_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_39_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_39_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_39_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_40_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_40_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_40_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_41_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_41_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_41_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_0_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_0_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_0_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_1_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_1_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_1_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_2_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_2_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_2_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_3_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_3_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_3_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_4_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_4_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_4_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_5_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_5_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_5_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_6_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_6_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_6_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_7_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_7_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_7_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_8_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_8_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_8_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_9_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_9_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_9_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_10_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_10_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_10_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_11_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_11_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_11_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_12_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_12_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_12_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_13_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_13_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_13_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_14_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_14_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_14_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_15_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_15_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_15_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_16_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_16_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_16_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_17_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_17_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_17_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_18_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_18_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_18_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_19_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_19_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_19_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_20_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_20_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_20_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_21_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_21_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_21_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_22_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_22_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_22_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_23_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_23_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_23_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_24_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_24_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_24_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_25_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_25_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_25_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_26_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_26_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_26_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_27_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_27_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_27_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_28_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_28_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_28_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_29_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_29_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_29_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_30_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_30_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_30_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_31_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_31_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_31_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_32_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_32_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_32_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_33_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_33_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_33_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_34_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_34_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_34_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_35_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_35_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_35_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_36_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_36_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_36_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_37_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_37_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_37_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_38_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_38_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_38_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_39_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_39_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_39_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_40_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_40_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_40_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_41_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_41_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_41_s_read : OUT STD_LOGIC;
    output_V_pixel_0_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_1_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_2_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_3_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_4_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_5_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_6_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_7_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_8_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_9_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_10_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_11_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_12_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_13_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_14_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_15_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_16_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_17_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_18_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_19_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_20_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_21_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_22_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_23_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_24_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_25_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_26_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_27_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_28_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_29_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_30_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_31_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_32_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_33_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_34_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_35_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_36_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_37_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_38_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_39_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_40_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_41_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    output_V_pixel_0_TVALID : OUT STD_LOGIC;
    output_V_pixel_0_TREADY : IN STD_LOGIC;
    output_V_pixel_1_TVALID : OUT STD_LOGIC;
    output_V_pixel_1_TREADY : IN STD_LOGIC;
    output_V_pixel_2_TVALID : OUT STD_LOGIC;
    output_V_pixel_2_TREADY : IN STD_LOGIC;
    output_V_pixel_3_TVALID : OUT STD_LOGIC;
    output_V_pixel_3_TREADY : IN STD_LOGIC;
    output_V_pixel_4_TVALID : OUT STD_LOGIC;
    output_V_pixel_4_TREADY : IN STD_LOGIC;
    output_V_pixel_5_TVALID : OUT STD_LOGIC;
    output_V_pixel_5_TREADY : IN STD_LOGIC;
    output_V_pixel_6_TVALID : OUT STD_LOGIC;
    output_V_pixel_6_TREADY : IN STD_LOGIC;
    output_V_pixel_7_TVALID : OUT STD_LOGIC;
    output_V_pixel_7_TREADY : IN STD_LOGIC;
    output_V_pixel_8_TVALID : OUT STD_LOGIC;
    output_V_pixel_8_TREADY : IN STD_LOGIC;
    output_V_pixel_9_TVALID : OUT STD_LOGIC;
    output_V_pixel_9_TREADY : IN STD_LOGIC;
    output_V_pixel_10_TVALID : OUT STD_LOGIC;
    output_V_pixel_10_TREADY : IN STD_LOGIC;
    output_V_pixel_11_TVALID : OUT STD_LOGIC;
    output_V_pixel_11_TREADY : IN STD_LOGIC;
    output_V_pixel_12_TVALID : OUT STD_LOGIC;
    output_V_pixel_12_TREADY : IN STD_LOGIC;
    output_V_pixel_13_TVALID : OUT STD_LOGIC;
    output_V_pixel_13_TREADY : IN STD_LOGIC;
    output_V_pixel_14_TVALID : OUT STD_LOGIC;
    output_V_pixel_14_TREADY : IN STD_LOGIC;
    output_V_pixel_15_TVALID : OUT STD_LOGIC;
    output_V_pixel_15_TREADY : IN STD_LOGIC;
    output_V_pixel_16_TVALID : OUT STD_LOGIC;
    output_V_pixel_16_TREADY : IN STD_LOGIC;
    output_V_pixel_17_TVALID : OUT STD_LOGIC;
    output_V_pixel_17_TREADY : IN STD_LOGIC;
    output_V_pixel_18_TVALID : OUT STD_LOGIC;
    output_V_pixel_18_TREADY : IN STD_LOGIC;
    output_V_pixel_19_TVALID : OUT STD_LOGIC;
    output_V_pixel_19_TREADY : IN STD_LOGIC;
    output_V_pixel_20_TVALID : OUT STD_LOGIC;
    output_V_pixel_20_TREADY : IN STD_LOGIC;
    output_V_pixel_21_TVALID : OUT STD_LOGIC;
    output_V_pixel_21_TREADY : IN STD_LOGIC;
    output_V_pixel_22_TVALID : OUT STD_LOGIC;
    output_V_pixel_22_TREADY : IN STD_LOGIC;
    output_V_pixel_23_TVALID : OUT STD_LOGIC;
    output_V_pixel_23_TREADY : IN STD_LOGIC;
    output_V_pixel_24_TVALID : OUT STD_LOGIC;
    output_V_pixel_24_TREADY : IN STD_LOGIC;
    output_V_pixel_25_TVALID : OUT STD_LOGIC;
    output_V_pixel_25_TREADY : IN STD_LOGIC;
    output_V_pixel_26_TVALID : OUT STD_LOGIC;
    output_V_pixel_26_TREADY : IN STD_LOGIC;
    output_V_pixel_27_TVALID : OUT STD_LOGIC;
    output_V_pixel_27_TREADY : IN STD_LOGIC;
    output_V_pixel_28_TVALID : OUT STD_LOGIC;
    output_V_pixel_28_TREADY : IN STD_LOGIC;
    output_V_pixel_29_TVALID : OUT STD_LOGIC;
    output_V_pixel_29_TREADY : IN STD_LOGIC;
    output_V_pixel_30_TVALID : OUT STD_LOGIC;
    output_V_pixel_30_TREADY : IN STD_LOGIC;
    output_V_pixel_31_TVALID : OUT STD_LOGIC;
    output_V_pixel_31_TREADY : IN STD_LOGIC;
    output_V_pixel_32_TVALID : OUT STD_LOGIC;
    output_V_pixel_32_TREADY : IN STD_LOGIC;
    output_V_pixel_33_TVALID : OUT STD_LOGIC;
    output_V_pixel_33_TREADY : IN STD_LOGIC;
    output_V_pixel_34_TVALID : OUT STD_LOGIC;
    output_V_pixel_34_TREADY : IN STD_LOGIC;
    output_V_pixel_35_TVALID : OUT STD_LOGIC;
    output_V_pixel_35_TREADY : IN STD_LOGIC;
    output_V_pixel_36_TVALID : OUT STD_LOGIC;
    output_V_pixel_36_TREADY : IN STD_LOGIC;
    output_V_pixel_37_TVALID : OUT STD_LOGIC;
    output_V_pixel_37_TREADY : IN STD_LOGIC;
    output_V_pixel_38_TVALID : OUT STD_LOGIC;
    output_V_pixel_38_TREADY : IN STD_LOGIC;
    output_V_pixel_39_TVALID : OUT STD_LOGIC;
    output_V_pixel_39_TREADY : IN STD_LOGIC;
    output_V_pixel_40_TVALID : OUT STD_LOGIC;
    output_V_pixel_40_TREADY : IN STD_LOGIC;
    output_V_pixel_41_TVALID : OUT STD_LOGIC;
    output_V_pixel_41_TREADY : IN STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of Sobel_vxPhase is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_true : BOOLEAN := true;

    signal Sobel_upstrm2downstrm_array_of_pixel_U0_ap_start : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_ap_done : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_ap_continue : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_ap_idle : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel1_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel2_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel3_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel4_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel5_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel6_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel7_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel8_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel9_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel10_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel11_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel12_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel13_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel14_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel15_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel16_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel17_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel18_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel19_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel20_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel21_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel22_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel23_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel24_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel25_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel26_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel27_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel28_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel29_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel30_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel31_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel32_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel33_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel34_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel35_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel36_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel37_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel38_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel39_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel40_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel41_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel42_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel42_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel43_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel43_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel44_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel44_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel45_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel45_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel46_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel46_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel47_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel47_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel48_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel48_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel49_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel49_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel50_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel50_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel51_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel51_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel52_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel52_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel53_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel53_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel54_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel54_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel55_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel55_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel56_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel56_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel57_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel57_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel58_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel58_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel59_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel59_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel60_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel60_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel61_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel61_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel62_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel62_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel63_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel63_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel64_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel64_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel65_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel65_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel66_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel66_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel67_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel67_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel68_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel68_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel69_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel69_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel70_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel70_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel71_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel71_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel72_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel72_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel73_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel73_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel74_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel74_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel75_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel75_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel76_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel76_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel77_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel77_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel78_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel78_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel79_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel79_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel80_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel80_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel81_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel81_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel82_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel82_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_start : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_done : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_continue : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_idle : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_0_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_1_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_2_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_3_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_4_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_5_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_6_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_7_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_8_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_9_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_10_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_11_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_12_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_13_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_14_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_15_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_16_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_17_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_18_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_19_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_20_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_21_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_22_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_23_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_24_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_25_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_26_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_27_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_28_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_29_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_30_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_31_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_32_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_33_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_34_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_35_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_36_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_37_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_38_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_39_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_40_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_41_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_0_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_0_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_1_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_2_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_3_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_3_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_4_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_4_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_5_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_5_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_6_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_6_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_7_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_7_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_8_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_8_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_9_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_9_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_10_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_10_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_11_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_11_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_12_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_12_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_13_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_13_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_14_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_14_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_15_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_15_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_16_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_16_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_17_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_17_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_18_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_18_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_19_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_19_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_20_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_20_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_21_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_21_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_22_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_22_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_23_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_23_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_24_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_24_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_25_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_25_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_26_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_26_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_27_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_27_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_28_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_28_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_29_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_29_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_30_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_30_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_31_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_31_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_32_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_32_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_33_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_33_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_34_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_34_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_35_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_35_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_36_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_36_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_37_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_37_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_38_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_38_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_39_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_39_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_40_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_40_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_41_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_41_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_ap_start : STD_LOGIC := '0';
    signal Sobel_phase_strm_U0_ap_done : STD_LOGIC;
    signal Sobel_phase_strm_U0_ap_continue : STD_LOGIC;
    signal Sobel_phase_strm_U0_ap_idle : STD_LOGIC;
    signal Sobel_phase_strm_U0_ap_ready : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_0_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_1_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_2_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_3_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_4_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_5_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_6_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_7_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_8_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_9_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_10_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_11_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_12_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_13_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_14_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_15_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_16_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_17_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_18_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_19_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_20_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_21_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_22_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_23_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_24_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_25_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_26_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_27_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_28_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_29_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_30_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_31_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_32_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_33_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_34_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_35_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_36_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_37_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_38_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_39_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_40_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_x_V_pixel_41_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_0_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_1_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_2_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_3_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_4_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_5_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_6_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_7_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_8_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_9_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_10_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_11_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_12_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_13_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_14_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_15_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_16_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_17_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_18_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_19_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_20_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_21_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_22_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_23_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_24_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_25_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_26_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_27_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_28_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_29_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_30_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_31_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_32_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_33_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_34_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_35_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_36_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_37_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_38_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_39_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_40_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_grad_y_V_pixel_41_read : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_0_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_0_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_1_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_2_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_3_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_3_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_4_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_4_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_5_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_5_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_6_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_6_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_7_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_7_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_8_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_8_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_9_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_9_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_10_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_10_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_11_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_11_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_12_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_12_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_13_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_13_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_14_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_14_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_15_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_15_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_16_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_16_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_17_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_17_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_18_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_18_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_19_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_19_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_20_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_20_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_21_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_21_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_22_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_22_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_23_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_23_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_24_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_24_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_25_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_25_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_26_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_26_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_27_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_27_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_28_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_28_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_29_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_29_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_30_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_30_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_31_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_31_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_32_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_32_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_33_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_33_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_34_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_34_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_35_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_35_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_36_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_36_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_37_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_37_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_38_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_38_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_39_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_39_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_40_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_40_write : STD_LOGIC;
    signal Sobel_phase_strm_U0_output_V_pixel_41_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_phase_strm_U0_output_V_pixel_41_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_start : STD_LOGIC := '0';
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_done : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_continue : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_idle : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_ready : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_0_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_1_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_2_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_3_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_4_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_5_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_6_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_7_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_8_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_9_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_10_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_11_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_12_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_13_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_14_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_15_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_16_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_17_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_18_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_19_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_20_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_21_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_22_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_23_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_24_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_25_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_26_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_27_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_28_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_29_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_30_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_31_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_32_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_33_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_34_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_35_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_36_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_37_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_38_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_39_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_40_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_41_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_0_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_0_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_1_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_1_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_2_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_2_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_3_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_3_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_4_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_4_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_5_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_5_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_6_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_6_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_7_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_7_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_8_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_8_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_9_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_9_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_10_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_10_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_11_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_11_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_12_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_12_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_13_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_13_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_14_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_14_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_15_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_15_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_16_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_16_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_17_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_17_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_18_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_18_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_19_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_19_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_20_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_20_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_21_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_21_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_22_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_22_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_23_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_23_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_24_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_24_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_25_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_25_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_26_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_26_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_27_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_27_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_28_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_28_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_29_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_29_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_30_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_30_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_31_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_31_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_32_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_32_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_33_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_33_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_34_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_34_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_35_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_35_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_36_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_36_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_37_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_37_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_38_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_38_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_39_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_39_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_40_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_40_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_41_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_41_TVALID : STD_LOGIC;
    signal ap_sig_hs_continue : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_0_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_0_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_1_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_1_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_2_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_2_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_3_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_3_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_4_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_4_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_5_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_5_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_6_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_6_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_7_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_7_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_8_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_8_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_9_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_9_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_10_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_10_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_11_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_11_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_12_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_12_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_13_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_13_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_14_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_14_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_15_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_15_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_16_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_16_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_17_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_17_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_18_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_18_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_19_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_19_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_20_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_20_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_21_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_21_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_22_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_22_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_23_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_23_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_24_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_24_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_25_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_25_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_26_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_26_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_27_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_27_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_28_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_28_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_29_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_29_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_30_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_30_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_31_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_31_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_32_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_32_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_33_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_33_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_34_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_34_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_35_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_35_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_36_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_36_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_37_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_37_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_38_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_38_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_39_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_39_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_40_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_40_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_41_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_41_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_0_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_0_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_1_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_1_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_2_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_2_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_3_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_3_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_4_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_4_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_5_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_5_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_6_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_6_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_7_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_7_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_8_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_8_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_9_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_9_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_10_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_10_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_11_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_11_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_12_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_12_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_13_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_13_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_14_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_14_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_15_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_15_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_16_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_16_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_17_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_17_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_18_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_18_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_19_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_19_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_20_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_20_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_21_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_21_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_22_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_22_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_23_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_23_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_24_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_24_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_25_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_25_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_26_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_26_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_27_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_27_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_28_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_28_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_29_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_29_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_30_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_30_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_31_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_31_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_32_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_32_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_33_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_33_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_34_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_34_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_35_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_35_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_36_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_36_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_37_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_37_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_38_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_38_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_39_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_39_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_40_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_40_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_41_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_41_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_0_full_n : STD_LOGIC;
    signal strm_out_V_pixel_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_0_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_1_full_n : STD_LOGIC;
    signal strm_out_V_pixel_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_1_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_2_full_n : STD_LOGIC;
    signal strm_out_V_pixel_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_2_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_3_full_n : STD_LOGIC;
    signal strm_out_V_pixel_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_3_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_4_full_n : STD_LOGIC;
    signal strm_out_V_pixel_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_4_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_5_full_n : STD_LOGIC;
    signal strm_out_V_pixel_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_5_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_6_full_n : STD_LOGIC;
    signal strm_out_V_pixel_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_6_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_7_full_n : STD_LOGIC;
    signal strm_out_V_pixel_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_7_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_8_full_n : STD_LOGIC;
    signal strm_out_V_pixel_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_8_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_9_full_n : STD_LOGIC;
    signal strm_out_V_pixel_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_9_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_10_full_n : STD_LOGIC;
    signal strm_out_V_pixel_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_10_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_11_full_n : STD_LOGIC;
    signal strm_out_V_pixel_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_11_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_12_full_n : STD_LOGIC;
    signal strm_out_V_pixel_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_12_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_13_full_n : STD_LOGIC;
    signal strm_out_V_pixel_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_13_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_14_full_n : STD_LOGIC;
    signal strm_out_V_pixel_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_14_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_15_full_n : STD_LOGIC;
    signal strm_out_V_pixel_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_15_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_16_full_n : STD_LOGIC;
    signal strm_out_V_pixel_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_16_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_17_full_n : STD_LOGIC;
    signal strm_out_V_pixel_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_17_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_18_full_n : STD_LOGIC;
    signal strm_out_V_pixel_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_18_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_19_full_n : STD_LOGIC;
    signal strm_out_V_pixel_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_19_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_20_full_n : STD_LOGIC;
    signal strm_out_V_pixel_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_20_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_21_full_n : STD_LOGIC;
    signal strm_out_V_pixel_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_21_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_22_full_n : STD_LOGIC;
    signal strm_out_V_pixel_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_22_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_23_full_n : STD_LOGIC;
    signal strm_out_V_pixel_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_23_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_24_full_n : STD_LOGIC;
    signal strm_out_V_pixel_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_24_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_25_full_n : STD_LOGIC;
    signal strm_out_V_pixel_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_25_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_26_full_n : STD_LOGIC;
    signal strm_out_V_pixel_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_26_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_27_full_n : STD_LOGIC;
    signal strm_out_V_pixel_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_27_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_28_full_n : STD_LOGIC;
    signal strm_out_V_pixel_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_28_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_29_full_n : STD_LOGIC;
    signal strm_out_V_pixel_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_29_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_30_full_n : STD_LOGIC;
    signal strm_out_V_pixel_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_30_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_31_full_n : STD_LOGIC;
    signal strm_out_V_pixel_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_31_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_32_full_n : STD_LOGIC;
    signal strm_out_V_pixel_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_32_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_33_full_n : STD_LOGIC;
    signal strm_out_V_pixel_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_33_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_34_full_n : STD_LOGIC;
    signal strm_out_V_pixel_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_34_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_35_full_n : STD_LOGIC;
    signal strm_out_V_pixel_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_35_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_36_full_n : STD_LOGIC;
    signal strm_out_V_pixel_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_36_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_37_full_n : STD_LOGIC;
    signal strm_out_V_pixel_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_37_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_38_full_n : STD_LOGIC;
    signal strm_out_V_pixel_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_38_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_39_full_n : STD_LOGIC;
    signal strm_out_V_pixel_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_39_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_40_full_n : STD_LOGIC;
    signal strm_out_V_pixel_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_40_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_41_full_n : STD_LOGIC;
    signal strm_out_V_pixel_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_41_empty_n : STD_LOGIC;
    signal ap_sig_hs_done : STD_LOGIC;
    signal ap_sig_hs_ready : STD_LOGIC;
    signal ap_reg_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sig_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready : STD_LOGIC;
    signal ap_reg_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sig_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready : STD_LOGIC;
    signal ap_sig_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_start : STD_LOGIC;
    signal ap_sig_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_start : STD_LOGIC;

    component Sobel_upstrm2downstrm_array_of_pixel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_empty_n : IN STD_LOGIC;
        src_V_pixel_read : OUT STD_LOGIC;
        src_V_pixel1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel1_empty_n : IN STD_LOGIC;
        src_V_pixel1_read : OUT STD_LOGIC;
        src_V_pixel2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel2_empty_n : IN STD_LOGIC;
        src_V_pixel2_read : OUT STD_LOGIC;
        src_V_pixel3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel3_empty_n : IN STD_LOGIC;
        src_V_pixel3_read : OUT STD_LOGIC;
        src_V_pixel4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel4_empty_n : IN STD_LOGIC;
        src_V_pixel4_read : OUT STD_LOGIC;
        src_V_pixel5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel5_empty_n : IN STD_LOGIC;
        src_V_pixel5_read : OUT STD_LOGIC;
        src_V_pixel6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel6_empty_n : IN STD_LOGIC;
        src_V_pixel6_read : OUT STD_LOGIC;
        src_V_pixel7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel7_empty_n : IN STD_LOGIC;
        src_V_pixel7_read : OUT STD_LOGIC;
        src_V_pixel8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel8_empty_n : IN STD_LOGIC;
        src_V_pixel8_read : OUT STD_LOGIC;
        src_V_pixel9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel9_empty_n : IN STD_LOGIC;
        src_V_pixel9_read : OUT STD_LOGIC;
        src_V_pixel10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel10_empty_n : IN STD_LOGIC;
        src_V_pixel10_read : OUT STD_LOGIC;
        src_V_pixel11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel11_empty_n : IN STD_LOGIC;
        src_V_pixel11_read : OUT STD_LOGIC;
        src_V_pixel12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel12_empty_n : IN STD_LOGIC;
        src_V_pixel12_read : OUT STD_LOGIC;
        src_V_pixel13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel13_empty_n : IN STD_LOGIC;
        src_V_pixel13_read : OUT STD_LOGIC;
        src_V_pixel14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel14_empty_n : IN STD_LOGIC;
        src_V_pixel14_read : OUT STD_LOGIC;
        src_V_pixel15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel15_empty_n : IN STD_LOGIC;
        src_V_pixel15_read : OUT STD_LOGIC;
        src_V_pixel16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel16_empty_n : IN STD_LOGIC;
        src_V_pixel16_read : OUT STD_LOGIC;
        src_V_pixel17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel17_empty_n : IN STD_LOGIC;
        src_V_pixel17_read : OUT STD_LOGIC;
        src_V_pixel18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel18_empty_n : IN STD_LOGIC;
        src_V_pixel18_read : OUT STD_LOGIC;
        src_V_pixel19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel19_empty_n : IN STD_LOGIC;
        src_V_pixel19_read : OUT STD_LOGIC;
        src_V_pixel20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel20_empty_n : IN STD_LOGIC;
        src_V_pixel20_read : OUT STD_LOGIC;
        src_V_pixel21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel21_empty_n : IN STD_LOGIC;
        src_V_pixel21_read : OUT STD_LOGIC;
        src_V_pixel22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel22_empty_n : IN STD_LOGIC;
        src_V_pixel22_read : OUT STD_LOGIC;
        src_V_pixel23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel23_empty_n : IN STD_LOGIC;
        src_V_pixel23_read : OUT STD_LOGIC;
        src_V_pixel24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel24_empty_n : IN STD_LOGIC;
        src_V_pixel24_read : OUT STD_LOGIC;
        src_V_pixel25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel25_empty_n : IN STD_LOGIC;
        src_V_pixel25_read : OUT STD_LOGIC;
        src_V_pixel26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel26_empty_n : IN STD_LOGIC;
        src_V_pixel26_read : OUT STD_LOGIC;
        src_V_pixel27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel27_empty_n : IN STD_LOGIC;
        src_V_pixel27_read : OUT STD_LOGIC;
        src_V_pixel28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel28_empty_n : IN STD_LOGIC;
        src_V_pixel28_read : OUT STD_LOGIC;
        src_V_pixel29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel29_empty_n : IN STD_LOGIC;
        src_V_pixel29_read : OUT STD_LOGIC;
        src_V_pixel30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel30_empty_n : IN STD_LOGIC;
        src_V_pixel30_read : OUT STD_LOGIC;
        src_V_pixel31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel31_empty_n : IN STD_LOGIC;
        src_V_pixel31_read : OUT STD_LOGIC;
        src_V_pixel32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel32_empty_n : IN STD_LOGIC;
        src_V_pixel32_read : OUT STD_LOGIC;
        src_V_pixel33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel33_empty_n : IN STD_LOGIC;
        src_V_pixel33_read : OUT STD_LOGIC;
        src_V_pixel34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel34_empty_n : IN STD_LOGIC;
        src_V_pixel34_read : OUT STD_LOGIC;
        src_V_pixel35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel35_empty_n : IN STD_LOGIC;
        src_V_pixel35_read : OUT STD_LOGIC;
        src_V_pixel36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel36_empty_n : IN STD_LOGIC;
        src_V_pixel36_read : OUT STD_LOGIC;
        src_V_pixel37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel37_empty_n : IN STD_LOGIC;
        src_V_pixel37_read : OUT STD_LOGIC;
        src_V_pixel38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel38_empty_n : IN STD_LOGIC;
        src_V_pixel38_read : OUT STD_LOGIC;
        src_V_pixel39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel39_empty_n : IN STD_LOGIC;
        src_V_pixel39_read : OUT STD_LOGIC;
        src_V_pixel40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel40_empty_n : IN STD_LOGIC;
        src_V_pixel40_read : OUT STD_LOGIC;
        src_V_pixel41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel41_empty_n : IN STD_LOGIC;
        src_V_pixel41_read : OUT STD_LOGIC;
        dst_V_pixel_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_full_n : IN STD_LOGIC;
        dst_V_pixel_write : OUT STD_LOGIC;
        dst_V_pixel42_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel42_full_n : IN STD_LOGIC;
        dst_V_pixel42_write : OUT STD_LOGIC;
        dst_V_pixel43_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel43_full_n : IN STD_LOGIC;
        dst_V_pixel43_write : OUT STD_LOGIC;
        dst_V_pixel44_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel44_full_n : IN STD_LOGIC;
        dst_V_pixel44_write : OUT STD_LOGIC;
        dst_V_pixel45_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel45_full_n : IN STD_LOGIC;
        dst_V_pixel45_write : OUT STD_LOGIC;
        dst_V_pixel46_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel46_full_n : IN STD_LOGIC;
        dst_V_pixel46_write : OUT STD_LOGIC;
        dst_V_pixel47_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel47_full_n : IN STD_LOGIC;
        dst_V_pixel47_write : OUT STD_LOGIC;
        dst_V_pixel48_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel48_full_n : IN STD_LOGIC;
        dst_V_pixel48_write : OUT STD_LOGIC;
        dst_V_pixel49_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel49_full_n : IN STD_LOGIC;
        dst_V_pixel49_write : OUT STD_LOGIC;
        dst_V_pixel50_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel50_full_n : IN STD_LOGIC;
        dst_V_pixel50_write : OUT STD_LOGIC;
        dst_V_pixel51_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel51_full_n : IN STD_LOGIC;
        dst_V_pixel51_write : OUT STD_LOGIC;
        dst_V_pixel52_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel52_full_n : IN STD_LOGIC;
        dst_V_pixel52_write : OUT STD_LOGIC;
        dst_V_pixel53_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel53_full_n : IN STD_LOGIC;
        dst_V_pixel53_write : OUT STD_LOGIC;
        dst_V_pixel54_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel54_full_n : IN STD_LOGIC;
        dst_V_pixel54_write : OUT STD_LOGIC;
        dst_V_pixel55_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel55_full_n : IN STD_LOGIC;
        dst_V_pixel55_write : OUT STD_LOGIC;
        dst_V_pixel56_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel56_full_n : IN STD_LOGIC;
        dst_V_pixel56_write : OUT STD_LOGIC;
        dst_V_pixel57_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel57_full_n : IN STD_LOGIC;
        dst_V_pixel57_write : OUT STD_LOGIC;
        dst_V_pixel58_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel58_full_n : IN STD_LOGIC;
        dst_V_pixel58_write : OUT STD_LOGIC;
        dst_V_pixel59_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel59_full_n : IN STD_LOGIC;
        dst_V_pixel59_write : OUT STD_LOGIC;
        dst_V_pixel60_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel60_full_n : IN STD_LOGIC;
        dst_V_pixel60_write : OUT STD_LOGIC;
        dst_V_pixel61_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel61_full_n : IN STD_LOGIC;
        dst_V_pixel61_write : OUT STD_LOGIC;
        dst_V_pixel62_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel62_full_n : IN STD_LOGIC;
        dst_V_pixel62_write : OUT STD_LOGIC;
        dst_V_pixel63_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel63_full_n : IN STD_LOGIC;
        dst_V_pixel63_write : OUT STD_LOGIC;
        dst_V_pixel64_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel64_full_n : IN STD_LOGIC;
        dst_V_pixel64_write : OUT STD_LOGIC;
        dst_V_pixel65_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel65_full_n : IN STD_LOGIC;
        dst_V_pixel65_write : OUT STD_LOGIC;
        dst_V_pixel66_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel66_full_n : IN STD_LOGIC;
        dst_V_pixel66_write : OUT STD_LOGIC;
        dst_V_pixel67_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel67_full_n : IN STD_LOGIC;
        dst_V_pixel67_write : OUT STD_LOGIC;
        dst_V_pixel68_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel68_full_n : IN STD_LOGIC;
        dst_V_pixel68_write : OUT STD_LOGIC;
        dst_V_pixel69_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel69_full_n : IN STD_LOGIC;
        dst_V_pixel69_write : OUT STD_LOGIC;
        dst_V_pixel70_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel70_full_n : IN STD_LOGIC;
        dst_V_pixel70_write : OUT STD_LOGIC;
        dst_V_pixel71_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel71_full_n : IN STD_LOGIC;
        dst_V_pixel71_write : OUT STD_LOGIC;
        dst_V_pixel72_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel72_full_n : IN STD_LOGIC;
        dst_V_pixel72_write : OUT STD_LOGIC;
        dst_V_pixel73_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel73_full_n : IN STD_LOGIC;
        dst_V_pixel73_write : OUT STD_LOGIC;
        dst_V_pixel74_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel74_full_n : IN STD_LOGIC;
        dst_V_pixel74_write : OUT STD_LOGIC;
        dst_V_pixel75_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel75_full_n : IN STD_LOGIC;
        dst_V_pixel75_write : OUT STD_LOGIC;
        dst_V_pixel76_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel76_full_n : IN STD_LOGIC;
        dst_V_pixel76_write : OUT STD_LOGIC;
        dst_V_pixel77_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel77_full_n : IN STD_LOGIC;
        dst_V_pixel77_write : OUT STD_LOGIC;
        dst_V_pixel78_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel78_full_n : IN STD_LOGIC;
        dst_V_pixel78_write : OUT STD_LOGIC;
        dst_V_pixel79_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel79_full_n : IN STD_LOGIC;
        dst_V_pixel79_write : OUT STD_LOGIC;
        dst_V_pixel80_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel80_full_n : IN STD_LOGIC;
        dst_V_pixel80_write : OUT STD_LOGIC;
        dst_V_pixel81_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel81_full_n : IN STD_LOGIC;
        dst_V_pixel81_write : OUT STD_LOGIC;
        dst_V_pixel82_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel82_full_n : IN STD_LOGIC;
        dst_V_pixel82_write : OUT STD_LOGIC );
    end component;


    component Sobel_upstrm2downstrm_array_of_pixel_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_0_empty_n : IN STD_LOGIC;
        src_V_pixel_0_read : OUT STD_LOGIC;
        src_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_1_empty_n : IN STD_LOGIC;
        src_V_pixel_1_read : OUT STD_LOGIC;
        src_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_2_empty_n : IN STD_LOGIC;
        src_V_pixel_2_read : OUT STD_LOGIC;
        src_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_3_empty_n : IN STD_LOGIC;
        src_V_pixel_3_read : OUT STD_LOGIC;
        src_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_4_empty_n : IN STD_LOGIC;
        src_V_pixel_4_read : OUT STD_LOGIC;
        src_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_5_empty_n : IN STD_LOGIC;
        src_V_pixel_5_read : OUT STD_LOGIC;
        src_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_6_empty_n : IN STD_LOGIC;
        src_V_pixel_6_read : OUT STD_LOGIC;
        src_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_7_empty_n : IN STD_LOGIC;
        src_V_pixel_7_read : OUT STD_LOGIC;
        src_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_8_empty_n : IN STD_LOGIC;
        src_V_pixel_8_read : OUT STD_LOGIC;
        src_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_9_empty_n : IN STD_LOGIC;
        src_V_pixel_9_read : OUT STD_LOGIC;
        src_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_10_empty_n : IN STD_LOGIC;
        src_V_pixel_10_read : OUT STD_LOGIC;
        src_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_11_empty_n : IN STD_LOGIC;
        src_V_pixel_11_read : OUT STD_LOGIC;
        src_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_12_empty_n : IN STD_LOGIC;
        src_V_pixel_12_read : OUT STD_LOGIC;
        src_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_13_empty_n : IN STD_LOGIC;
        src_V_pixel_13_read : OUT STD_LOGIC;
        src_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_14_empty_n : IN STD_LOGIC;
        src_V_pixel_14_read : OUT STD_LOGIC;
        src_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_15_empty_n : IN STD_LOGIC;
        src_V_pixel_15_read : OUT STD_LOGIC;
        src_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_16_empty_n : IN STD_LOGIC;
        src_V_pixel_16_read : OUT STD_LOGIC;
        src_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_17_empty_n : IN STD_LOGIC;
        src_V_pixel_17_read : OUT STD_LOGIC;
        src_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_18_empty_n : IN STD_LOGIC;
        src_V_pixel_18_read : OUT STD_LOGIC;
        src_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_19_empty_n : IN STD_LOGIC;
        src_V_pixel_19_read : OUT STD_LOGIC;
        src_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_20_empty_n : IN STD_LOGIC;
        src_V_pixel_20_read : OUT STD_LOGIC;
        src_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_21_empty_n : IN STD_LOGIC;
        src_V_pixel_21_read : OUT STD_LOGIC;
        src_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_22_empty_n : IN STD_LOGIC;
        src_V_pixel_22_read : OUT STD_LOGIC;
        src_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_23_empty_n : IN STD_LOGIC;
        src_V_pixel_23_read : OUT STD_LOGIC;
        src_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_24_empty_n : IN STD_LOGIC;
        src_V_pixel_24_read : OUT STD_LOGIC;
        src_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_25_empty_n : IN STD_LOGIC;
        src_V_pixel_25_read : OUT STD_LOGIC;
        src_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_26_empty_n : IN STD_LOGIC;
        src_V_pixel_26_read : OUT STD_LOGIC;
        src_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_27_empty_n : IN STD_LOGIC;
        src_V_pixel_27_read : OUT STD_LOGIC;
        src_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_28_empty_n : IN STD_LOGIC;
        src_V_pixel_28_read : OUT STD_LOGIC;
        src_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_29_empty_n : IN STD_LOGIC;
        src_V_pixel_29_read : OUT STD_LOGIC;
        src_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_30_empty_n : IN STD_LOGIC;
        src_V_pixel_30_read : OUT STD_LOGIC;
        src_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_31_empty_n : IN STD_LOGIC;
        src_V_pixel_31_read : OUT STD_LOGIC;
        src_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_32_empty_n : IN STD_LOGIC;
        src_V_pixel_32_read : OUT STD_LOGIC;
        src_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_33_empty_n : IN STD_LOGIC;
        src_V_pixel_33_read : OUT STD_LOGIC;
        src_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_34_empty_n : IN STD_LOGIC;
        src_V_pixel_34_read : OUT STD_LOGIC;
        src_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_35_empty_n : IN STD_LOGIC;
        src_V_pixel_35_read : OUT STD_LOGIC;
        src_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_36_empty_n : IN STD_LOGIC;
        src_V_pixel_36_read : OUT STD_LOGIC;
        src_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_37_empty_n : IN STD_LOGIC;
        src_V_pixel_37_read : OUT STD_LOGIC;
        src_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_38_empty_n : IN STD_LOGIC;
        src_V_pixel_38_read : OUT STD_LOGIC;
        src_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_39_empty_n : IN STD_LOGIC;
        src_V_pixel_39_read : OUT STD_LOGIC;
        src_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_40_empty_n : IN STD_LOGIC;
        src_V_pixel_40_read : OUT STD_LOGIC;
        src_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_41_empty_n : IN STD_LOGIC;
        src_V_pixel_41_read : OUT STD_LOGIC;
        dst_V_pixel_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_0_full_n : IN STD_LOGIC;
        dst_V_pixel_0_write : OUT STD_LOGIC;
        dst_V_pixel_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_1_full_n : IN STD_LOGIC;
        dst_V_pixel_1_write : OUT STD_LOGIC;
        dst_V_pixel_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_2_full_n : IN STD_LOGIC;
        dst_V_pixel_2_write : OUT STD_LOGIC;
        dst_V_pixel_3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_3_full_n : IN STD_LOGIC;
        dst_V_pixel_3_write : OUT STD_LOGIC;
        dst_V_pixel_4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_4_full_n : IN STD_LOGIC;
        dst_V_pixel_4_write : OUT STD_LOGIC;
        dst_V_pixel_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_5_full_n : IN STD_LOGIC;
        dst_V_pixel_5_write : OUT STD_LOGIC;
        dst_V_pixel_6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_6_full_n : IN STD_LOGIC;
        dst_V_pixel_6_write : OUT STD_LOGIC;
        dst_V_pixel_7_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_7_full_n : IN STD_LOGIC;
        dst_V_pixel_7_write : OUT STD_LOGIC;
        dst_V_pixel_8_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_8_full_n : IN STD_LOGIC;
        dst_V_pixel_8_write : OUT STD_LOGIC;
        dst_V_pixel_9_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_9_full_n : IN STD_LOGIC;
        dst_V_pixel_9_write : OUT STD_LOGIC;
        dst_V_pixel_10_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_10_full_n : IN STD_LOGIC;
        dst_V_pixel_10_write : OUT STD_LOGIC;
        dst_V_pixel_11_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_11_full_n : IN STD_LOGIC;
        dst_V_pixel_11_write : OUT STD_LOGIC;
        dst_V_pixel_12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_12_full_n : IN STD_LOGIC;
        dst_V_pixel_12_write : OUT STD_LOGIC;
        dst_V_pixel_13_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_13_full_n : IN STD_LOGIC;
        dst_V_pixel_13_write : OUT STD_LOGIC;
        dst_V_pixel_14_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_14_full_n : IN STD_LOGIC;
        dst_V_pixel_14_write : OUT STD_LOGIC;
        dst_V_pixel_15_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_15_full_n : IN STD_LOGIC;
        dst_V_pixel_15_write : OUT STD_LOGIC;
        dst_V_pixel_16_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_16_full_n : IN STD_LOGIC;
        dst_V_pixel_16_write : OUT STD_LOGIC;
        dst_V_pixel_17_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_17_full_n : IN STD_LOGIC;
        dst_V_pixel_17_write : OUT STD_LOGIC;
        dst_V_pixel_18_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_18_full_n : IN STD_LOGIC;
        dst_V_pixel_18_write : OUT STD_LOGIC;
        dst_V_pixel_19_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_19_full_n : IN STD_LOGIC;
        dst_V_pixel_19_write : OUT STD_LOGIC;
        dst_V_pixel_20_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_20_full_n : IN STD_LOGIC;
        dst_V_pixel_20_write : OUT STD_LOGIC;
        dst_V_pixel_21_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_21_full_n : IN STD_LOGIC;
        dst_V_pixel_21_write : OUT STD_LOGIC;
        dst_V_pixel_22_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_22_full_n : IN STD_LOGIC;
        dst_V_pixel_22_write : OUT STD_LOGIC;
        dst_V_pixel_23_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_23_full_n : IN STD_LOGIC;
        dst_V_pixel_23_write : OUT STD_LOGIC;
        dst_V_pixel_24_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_24_full_n : IN STD_LOGIC;
        dst_V_pixel_24_write : OUT STD_LOGIC;
        dst_V_pixel_25_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_25_full_n : IN STD_LOGIC;
        dst_V_pixel_25_write : OUT STD_LOGIC;
        dst_V_pixel_26_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_26_full_n : IN STD_LOGIC;
        dst_V_pixel_26_write : OUT STD_LOGIC;
        dst_V_pixel_27_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_27_full_n : IN STD_LOGIC;
        dst_V_pixel_27_write : OUT STD_LOGIC;
        dst_V_pixel_28_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_28_full_n : IN STD_LOGIC;
        dst_V_pixel_28_write : OUT STD_LOGIC;
        dst_V_pixel_29_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_29_full_n : IN STD_LOGIC;
        dst_V_pixel_29_write : OUT STD_LOGIC;
        dst_V_pixel_30_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_30_full_n : IN STD_LOGIC;
        dst_V_pixel_30_write : OUT STD_LOGIC;
        dst_V_pixel_31_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_31_full_n : IN STD_LOGIC;
        dst_V_pixel_31_write : OUT STD_LOGIC;
        dst_V_pixel_32_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_32_full_n : IN STD_LOGIC;
        dst_V_pixel_32_write : OUT STD_LOGIC;
        dst_V_pixel_33_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_33_full_n : IN STD_LOGIC;
        dst_V_pixel_33_write : OUT STD_LOGIC;
        dst_V_pixel_34_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_34_full_n : IN STD_LOGIC;
        dst_V_pixel_34_write : OUT STD_LOGIC;
        dst_V_pixel_35_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_35_full_n : IN STD_LOGIC;
        dst_V_pixel_35_write : OUT STD_LOGIC;
        dst_V_pixel_36_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_36_full_n : IN STD_LOGIC;
        dst_V_pixel_36_write : OUT STD_LOGIC;
        dst_V_pixel_37_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_37_full_n : IN STD_LOGIC;
        dst_V_pixel_37_write : OUT STD_LOGIC;
        dst_V_pixel_38_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_38_full_n : IN STD_LOGIC;
        dst_V_pixel_38_write : OUT STD_LOGIC;
        dst_V_pixel_39_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_39_full_n : IN STD_LOGIC;
        dst_V_pixel_39_write : OUT STD_LOGIC;
        dst_V_pixel_40_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_40_full_n : IN STD_LOGIC;
        dst_V_pixel_40_write : OUT STD_LOGIC;
        dst_V_pixel_41_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_41_full_n : IN STD_LOGIC;
        dst_V_pixel_41_write : OUT STD_LOGIC );
    end component;


    component Sobel_phase_strm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        grad_x_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_0_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_0_read : OUT STD_LOGIC;
        grad_x_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_1_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_1_read : OUT STD_LOGIC;
        grad_x_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_2_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_2_read : OUT STD_LOGIC;
        grad_x_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_3_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_3_read : OUT STD_LOGIC;
        grad_x_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_4_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_4_read : OUT STD_LOGIC;
        grad_x_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_5_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_5_read : OUT STD_LOGIC;
        grad_x_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_6_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_6_read : OUT STD_LOGIC;
        grad_x_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_7_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_7_read : OUT STD_LOGIC;
        grad_x_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_8_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_8_read : OUT STD_LOGIC;
        grad_x_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_9_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_9_read : OUT STD_LOGIC;
        grad_x_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_10_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_10_read : OUT STD_LOGIC;
        grad_x_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_11_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_11_read : OUT STD_LOGIC;
        grad_x_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_12_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_12_read : OUT STD_LOGIC;
        grad_x_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_13_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_13_read : OUT STD_LOGIC;
        grad_x_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_14_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_14_read : OUT STD_LOGIC;
        grad_x_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_15_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_15_read : OUT STD_LOGIC;
        grad_x_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_16_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_16_read : OUT STD_LOGIC;
        grad_x_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_17_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_17_read : OUT STD_LOGIC;
        grad_x_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_18_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_18_read : OUT STD_LOGIC;
        grad_x_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_19_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_19_read : OUT STD_LOGIC;
        grad_x_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_20_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_20_read : OUT STD_LOGIC;
        grad_x_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_21_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_21_read : OUT STD_LOGIC;
        grad_x_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_22_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_22_read : OUT STD_LOGIC;
        grad_x_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_23_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_23_read : OUT STD_LOGIC;
        grad_x_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_24_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_24_read : OUT STD_LOGIC;
        grad_x_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_25_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_25_read : OUT STD_LOGIC;
        grad_x_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_26_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_26_read : OUT STD_LOGIC;
        grad_x_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_27_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_27_read : OUT STD_LOGIC;
        grad_x_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_28_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_28_read : OUT STD_LOGIC;
        grad_x_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_29_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_29_read : OUT STD_LOGIC;
        grad_x_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_30_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_30_read : OUT STD_LOGIC;
        grad_x_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_31_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_31_read : OUT STD_LOGIC;
        grad_x_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_32_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_32_read : OUT STD_LOGIC;
        grad_x_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_33_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_33_read : OUT STD_LOGIC;
        grad_x_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_34_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_34_read : OUT STD_LOGIC;
        grad_x_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_35_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_35_read : OUT STD_LOGIC;
        grad_x_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_36_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_36_read : OUT STD_LOGIC;
        grad_x_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_37_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_37_read : OUT STD_LOGIC;
        grad_x_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_38_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_38_read : OUT STD_LOGIC;
        grad_x_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_39_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_39_read : OUT STD_LOGIC;
        grad_x_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_40_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_40_read : OUT STD_LOGIC;
        grad_x_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_41_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_41_read : OUT STD_LOGIC;
        grad_y_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_0_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_0_read : OUT STD_LOGIC;
        grad_y_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_1_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_1_read : OUT STD_LOGIC;
        grad_y_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_2_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_2_read : OUT STD_LOGIC;
        grad_y_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_3_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_3_read : OUT STD_LOGIC;
        grad_y_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_4_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_4_read : OUT STD_LOGIC;
        grad_y_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_5_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_5_read : OUT STD_LOGIC;
        grad_y_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_6_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_6_read : OUT STD_LOGIC;
        grad_y_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_7_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_7_read : OUT STD_LOGIC;
        grad_y_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_8_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_8_read : OUT STD_LOGIC;
        grad_y_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_9_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_9_read : OUT STD_LOGIC;
        grad_y_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_10_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_10_read : OUT STD_LOGIC;
        grad_y_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_11_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_11_read : OUT STD_LOGIC;
        grad_y_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_12_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_12_read : OUT STD_LOGIC;
        grad_y_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_13_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_13_read : OUT STD_LOGIC;
        grad_y_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_14_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_14_read : OUT STD_LOGIC;
        grad_y_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_15_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_15_read : OUT STD_LOGIC;
        grad_y_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_16_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_16_read : OUT STD_LOGIC;
        grad_y_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_17_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_17_read : OUT STD_LOGIC;
        grad_y_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_18_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_18_read : OUT STD_LOGIC;
        grad_y_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_19_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_19_read : OUT STD_LOGIC;
        grad_y_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_20_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_20_read : OUT STD_LOGIC;
        grad_y_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_21_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_21_read : OUT STD_LOGIC;
        grad_y_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_22_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_22_read : OUT STD_LOGIC;
        grad_y_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_23_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_23_read : OUT STD_LOGIC;
        grad_y_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_24_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_24_read : OUT STD_LOGIC;
        grad_y_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_25_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_25_read : OUT STD_LOGIC;
        grad_y_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_26_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_26_read : OUT STD_LOGIC;
        grad_y_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_27_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_27_read : OUT STD_LOGIC;
        grad_y_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_28_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_28_read : OUT STD_LOGIC;
        grad_y_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_29_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_29_read : OUT STD_LOGIC;
        grad_y_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_30_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_30_read : OUT STD_LOGIC;
        grad_y_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_31_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_31_read : OUT STD_LOGIC;
        grad_y_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_32_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_32_read : OUT STD_LOGIC;
        grad_y_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_33_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_33_read : OUT STD_LOGIC;
        grad_y_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_34_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_34_read : OUT STD_LOGIC;
        grad_y_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_35_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_35_read : OUT STD_LOGIC;
        grad_y_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_36_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_36_read : OUT STD_LOGIC;
        grad_y_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_37_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_37_read : OUT STD_LOGIC;
        grad_y_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_38_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_38_read : OUT STD_LOGIC;
        grad_y_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_39_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_39_read : OUT STD_LOGIC;
        grad_y_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_40_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_40_read : OUT STD_LOGIC;
        grad_y_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_41_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_41_read : OUT STD_LOGIC;
        output_V_pixel_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_0_full_n : IN STD_LOGIC;
        output_V_pixel_0_write : OUT STD_LOGIC;
        output_V_pixel_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_1_full_n : IN STD_LOGIC;
        output_V_pixel_1_write : OUT STD_LOGIC;
        output_V_pixel_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_2_full_n : IN STD_LOGIC;
        output_V_pixel_2_write : OUT STD_LOGIC;
        output_V_pixel_3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_3_full_n : IN STD_LOGIC;
        output_V_pixel_3_write : OUT STD_LOGIC;
        output_V_pixel_4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_4_full_n : IN STD_LOGIC;
        output_V_pixel_4_write : OUT STD_LOGIC;
        output_V_pixel_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_5_full_n : IN STD_LOGIC;
        output_V_pixel_5_write : OUT STD_LOGIC;
        output_V_pixel_6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_6_full_n : IN STD_LOGIC;
        output_V_pixel_6_write : OUT STD_LOGIC;
        output_V_pixel_7_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_7_full_n : IN STD_LOGIC;
        output_V_pixel_7_write : OUT STD_LOGIC;
        output_V_pixel_8_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_8_full_n : IN STD_LOGIC;
        output_V_pixel_8_write : OUT STD_LOGIC;
        output_V_pixel_9_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_9_full_n : IN STD_LOGIC;
        output_V_pixel_9_write : OUT STD_LOGIC;
        output_V_pixel_10_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_10_full_n : IN STD_LOGIC;
        output_V_pixel_10_write : OUT STD_LOGIC;
        output_V_pixel_11_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_11_full_n : IN STD_LOGIC;
        output_V_pixel_11_write : OUT STD_LOGIC;
        output_V_pixel_12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_12_full_n : IN STD_LOGIC;
        output_V_pixel_12_write : OUT STD_LOGIC;
        output_V_pixel_13_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_13_full_n : IN STD_LOGIC;
        output_V_pixel_13_write : OUT STD_LOGIC;
        output_V_pixel_14_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_14_full_n : IN STD_LOGIC;
        output_V_pixel_14_write : OUT STD_LOGIC;
        output_V_pixel_15_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_15_full_n : IN STD_LOGIC;
        output_V_pixel_15_write : OUT STD_LOGIC;
        output_V_pixel_16_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_16_full_n : IN STD_LOGIC;
        output_V_pixel_16_write : OUT STD_LOGIC;
        output_V_pixel_17_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_17_full_n : IN STD_LOGIC;
        output_V_pixel_17_write : OUT STD_LOGIC;
        output_V_pixel_18_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_18_full_n : IN STD_LOGIC;
        output_V_pixel_18_write : OUT STD_LOGIC;
        output_V_pixel_19_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_19_full_n : IN STD_LOGIC;
        output_V_pixel_19_write : OUT STD_LOGIC;
        output_V_pixel_20_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_20_full_n : IN STD_LOGIC;
        output_V_pixel_20_write : OUT STD_LOGIC;
        output_V_pixel_21_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_21_full_n : IN STD_LOGIC;
        output_V_pixel_21_write : OUT STD_LOGIC;
        output_V_pixel_22_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_22_full_n : IN STD_LOGIC;
        output_V_pixel_22_write : OUT STD_LOGIC;
        output_V_pixel_23_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_23_full_n : IN STD_LOGIC;
        output_V_pixel_23_write : OUT STD_LOGIC;
        output_V_pixel_24_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_24_full_n : IN STD_LOGIC;
        output_V_pixel_24_write : OUT STD_LOGIC;
        output_V_pixel_25_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_25_full_n : IN STD_LOGIC;
        output_V_pixel_25_write : OUT STD_LOGIC;
        output_V_pixel_26_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_26_full_n : IN STD_LOGIC;
        output_V_pixel_26_write : OUT STD_LOGIC;
        output_V_pixel_27_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_27_full_n : IN STD_LOGIC;
        output_V_pixel_27_write : OUT STD_LOGIC;
        output_V_pixel_28_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_28_full_n : IN STD_LOGIC;
        output_V_pixel_28_write : OUT STD_LOGIC;
        output_V_pixel_29_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_29_full_n : IN STD_LOGIC;
        output_V_pixel_29_write : OUT STD_LOGIC;
        output_V_pixel_30_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_30_full_n : IN STD_LOGIC;
        output_V_pixel_30_write : OUT STD_LOGIC;
        output_V_pixel_31_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_31_full_n : IN STD_LOGIC;
        output_V_pixel_31_write : OUT STD_LOGIC;
        output_V_pixel_32_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_32_full_n : IN STD_LOGIC;
        output_V_pixel_32_write : OUT STD_LOGIC;
        output_V_pixel_33_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_33_full_n : IN STD_LOGIC;
        output_V_pixel_33_write : OUT STD_LOGIC;
        output_V_pixel_34_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_34_full_n : IN STD_LOGIC;
        output_V_pixel_34_write : OUT STD_LOGIC;
        output_V_pixel_35_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_35_full_n : IN STD_LOGIC;
        output_V_pixel_35_write : OUT STD_LOGIC;
        output_V_pixel_36_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_36_full_n : IN STD_LOGIC;
        output_V_pixel_36_write : OUT STD_LOGIC;
        output_V_pixel_37_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_37_full_n : IN STD_LOGIC;
        output_V_pixel_37_write : OUT STD_LOGIC;
        output_V_pixel_38_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_38_full_n : IN STD_LOGIC;
        output_V_pixel_38_write : OUT STD_LOGIC;
        output_V_pixel_39_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_39_full_n : IN STD_LOGIC;
        output_V_pixel_39_write : OUT STD_LOGIC;
        output_V_pixel_40_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_40_full_n : IN STD_LOGIC;
        output_V_pixel_40_write : OUT STD_LOGIC;
        output_V_pixel_41_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_41_full_n : IN STD_LOGIC;
        output_V_pixel_41_write : OUT STD_LOGIC );
    end component;


    component Sobel_downstrm2upstrm_array_of_pixel_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_0_empty_n : IN STD_LOGIC;
        src_V_pixel_0_read : OUT STD_LOGIC;
        src_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_1_empty_n : IN STD_LOGIC;
        src_V_pixel_1_read : OUT STD_LOGIC;
        src_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_2_empty_n : IN STD_LOGIC;
        src_V_pixel_2_read : OUT STD_LOGIC;
        src_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_3_empty_n : IN STD_LOGIC;
        src_V_pixel_3_read : OUT STD_LOGIC;
        src_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_4_empty_n : IN STD_LOGIC;
        src_V_pixel_4_read : OUT STD_LOGIC;
        src_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_5_empty_n : IN STD_LOGIC;
        src_V_pixel_5_read : OUT STD_LOGIC;
        src_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_6_empty_n : IN STD_LOGIC;
        src_V_pixel_6_read : OUT STD_LOGIC;
        src_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_7_empty_n : IN STD_LOGIC;
        src_V_pixel_7_read : OUT STD_LOGIC;
        src_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_8_empty_n : IN STD_LOGIC;
        src_V_pixel_8_read : OUT STD_LOGIC;
        src_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_9_empty_n : IN STD_LOGIC;
        src_V_pixel_9_read : OUT STD_LOGIC;
        src_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_10_empty_n : IN STD_LOGIC;
        src_V_pixel_10_read : OUT STD_LOGIC;
        src_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_11_empty_n : IN STD_LOGIC;
        src_V_pixel_11_read : OUT STD_LOGIC;
        src_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_12_empty_n : IN STD_LOGIC;
        src_V_pixel_12_read : OUT STD_LOGIC;
        src_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_13_empty_n : IN STD_LOGIC;
        src_V_pixel_13_read : OUT STD_LOGIC;
        src_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_14_empty_n : IN STD_LOGIC;
        src_V_pixel_14_read : OUT STD_LOGIC;
        src_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_15_empty_n : IN STD_LOGIC;
        src_V_pixel_15_read : OUT STD_LOGIC;
        src_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_16_empty_n : IN STD_LOGIC;
        src_V_pixel_16_read : OUT STD_LOGIC;
        src_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_17_empty_n : IN STD_LOGIC;
        src_V_pixel_17_read : OUT STD_LOGIC;
        src_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_18_empty_n : IN STD_LOGIC;
        src_V_pixel_18_read : OUT STD_LOGIC;
        src_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_19_empty_n : IN STD_LOGIC;
        src_V_pixel_19_read : OUT STD_LOGIC;
        src_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_20_empty_n : IN STD_LOGIC;
        src_V_pixel_20_read : OUT STD_LOGIC;
        src_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_21_empty_n : IN STD_LOGIC;
        src_V_pixel_21_read : OUT STD_LOGIC;
        src_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_22_empty_n : IN STD_LOGIC;
        src_V_pixel_22_read : OUT STD_LOGIC;
        src_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_23_empty_n : IN STD_LOGIC;
        src_V_pixel_23_read : OUT STD_LOGIC;
        src_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_24_empty_n : IN STD_LOGIC;
        src_V_pixel_24_read : OUT STD_LOGIC;
        src_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_25_empty_n : IN STD_LOGIC;
        src_V_pixel_25_read : OUT STD_LOGIC;
        src_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_26_empty_n : IN STD_LOGIC;
        src_V_pixel_26_read : OUT STD_LOGIC;
        src_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_27_empty_n : IN STD_LOGIC;
        src_V_pixel_27_read : OUT STD_LOGIC;
        src_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_28_empty_n : IN STD_LOGIC;
        src_V_pixel_28_read : OUT STD_LOGIC;
        src_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_29_empty_n : IN STD_LOGIC;
        src_V_pixel_29_read : OUT STD_LOGIC;
        src_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_30_empty_n : IN STD_LOGIC;
        src_V_pixel_30_read : OUT STD_LOGIC;
        src_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_31_empty_n : IN STD_LOGIC;
        src_V_pixel_31_read : OUT STD_LOGIC;
        src_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_32_empty_n : IN STD_LOGIC;
        src_V_pixel_32_read : OUT STD_LOGIC;
        src_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_33_empty_n : IN STD_LOGIC;
        src_V_pixel_33_read : OUT STD_LOGIC;
        src_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_34_empty_n : IN STD_LOGIC;
        src_V_pixel_34_read : OUT STD_LOGIC;
        src_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_35_empty_n : IN STD_LOGIC;
        src_V_pixel_35_read : OUT STD_LOGIC;
        src_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_36_empty_n : IN STD_LOGIC;
        src_V_pixel_36_read : OUT STD_LOGIC;
        src_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_37_empty_n : IN STD_LOGIC;
        src_V_pixel_37_read : OUT STD_LOGIC;
        src_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_38_empty_n : IN STD_LOGIC;
        src_V_pixel_38_read : OUT STD_LOGIC;
        src_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_39_empty_n : IN STD_LOGIC;
        src_V_pixel_39_read : OUT STD_LOGIC;
        src_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_40_empty_n : IN STD_LOGIC;
        src_V_pixel_40_read : OUT STD_LOGIC;
        src_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_41_empty_n : IN STD_LOGIC;
        src_V_pixel_41_read : OUT STD_LOGIC;
        dst_V_pixel_0_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_0_TVALID : OUT STD_LOGIC;
        dst_V_pixel_0_TREADY : IN STD_LOGIC;
        dst_V_pixel_1_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_1_TVALID : OUT STD_LOGIC;
        dst_V_pixel_1_TREADY : IN STD_LOGIC;
        dst_V_pixel_2_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_2_TVALID : OUT STD_LOGIC;
        dst_V_pixel_2_TREADY : IN STD_LOGIC;
        dst_V_pixel_3_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_3_TVALID : OUT STD_LOGIC;
        dst_V_pixel_3_TREADY : IN STD_LOGIC;
        dst_V_pixel_4_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_4_TVALID : OUT STD_LOGIC;
        dst_V_pixel_4_TREADY : IN STD_LOGIC;
        dst_V_pixel_5_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_5_TVALID : OUT STD_LOGIC;
        dst_V_pixel_5_TREADY : IN STD_LOGIC;
        dst_V_pixel_6_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_6_TVALID : OUT STD_LOGIC;
        dst_V_pixel_6_TREADY : IN STD_LOGIC;
        dst_V_pixel_7_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_7_TVALID : OUT STD_LOGIC;
        dst_V_pixel_7_TREADY : IN STD_LOGIC;
        dst_V_pixel_8_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_8_TVALID : OUT STD_LOGIC;
        dst_V_pixel_8_TREADY : IN STD_LOGIC;
        dst_V_pixel_9_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_9_TVALID : OUT STD_LOGIC;
        dst_V_pixel_9_TREADY : IN STD_LOGIC;
        dst_V_pixel_10_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_10_TVALID : OUT STD_LOGIC;
        dst_V_pixel_10_TREADY : IN STD_LOGIC;
        dst_V_pixel_11_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_11_TVALID : OUT STD_LOGIC;
        dst_V_pixel_11_TREADY : IN STD_LOGIC;
        dst_V_pixel_12_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_12_TVALID : OUT STD_LOGIC;
        dst_V_pixel_12_TREADY : IN STD_LOGIC;
        dst_V_pixel_13_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_13_TVALID : OUT STD_LOGIC;
        dst_V_pixel_13_TREADY : IN STD_LOGIC;
        dst_V_pixel_14_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_14_TVALID : OUT STD_LOGIC;
        dst_V_pixel_14_TREADY : IN STD_LOGIC;
        dst_V_pixel_15_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_15_TVALID : OUT STD_LOGIC;
        dst_V_pixel_15_TREADY : IN STD_LOGIC;
        dst_V_pixel_16_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_16_TVALID : OUT STD_LOGIC;
        dst_V_pixel_16_TREADY : IN STD_LOGIC;
        dst_V_pixel_17_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_17_TVALID : OUT STD_LOGIC;
        dst_V_pixel_17_TREADY : IN STD_LOGIC;
        dst_V_pixel_18_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_18_TVALID : OUT STD_LOGIC;
        dst_V_pixel_18_TREADY : IN STD_LOGIC;
        dst_V_pixel_19_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_19_TVALID : OUT STD_LOGIC;
        dst_V_pixel_19_TREADY : IN STD_LOGIC;
        dst_V_pixel_20_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_20_TVALID : OUT STD_LOGIC;
        dst_V_pixel_20_TREADY : IN STD_LOGIC;
        dst_V_pixel_21_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_21_TVALID : OUT STD_LOGIC;
        dst_V_pixel_21_TREADY : IN STD_LOGIC;
        dst_V_pixel_22_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_22_TVALID : OUT STD_LOGIC;
        dst_V_pixel_22_TREADY : IN STD_LOGIC;
        dst_V_pixel_23_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_23_TVALID : OUT STD_LOGIC;
        dst_V_pixel_23_TREADY : IN STD_LOGIC;
        dst_V_pixel_24_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_24_TVALID : OUT STD_LOGIC;
        dst_V_pixel_24_TREADY : IN STD_LOGIC;
        dst_V_pixel_25_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_25_TVALID : OUT STD_LOGIC;
        dst_V_pixel_25_TREADY : IN STD_LOGIC;
        dst_V_pixel_26_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_26_TVALID : OUT STD_LOGIC;
        dst_V_pixel_26_TREADY : IN STD_LOGIC;
        dst_V_pixel_27_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_27_TVALID : OUT STD_LOGIC;
        dst_V_pixel_27_TREADY : IN STD_LOGIC;
        dst_V_pixel_28_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_28_TVALID : OUT STD_LOGIC;
        dst_V_pixel_28_TREADY : IN STD_LOGIC;
        dst_V_pixel_29_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_29_TVALID : OUT STD_LOGIC;
        dst_V_pixel_29_TREADY : IN STD_LOGIC;
        dst_V_pixel_30_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_30_TVALID : OUT STD_LOGIC;
        dst_V_pixel_30_TREADY : IN STD_LOGIC;
        dst_V_pixel_31_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_31_TVALID : OUT STD_LOGIC;
        dst_V_pixel_31_TREADY : IN STD_LOGIC;
        dst_V_pixel_32_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_32_TVALID : OUT STD_LOGIC;
        dst_V_pixel_32_TREADY : IN STD_LOGIC;
        dst_V_pixel_33_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_33_TVALID : OUT STD_LOGIC;
        dst_V_pixel_33_TREADY : IN STD_LOGIC;
        dst_V_pixel_34_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_34_TVALID : OUT STD_LOGIC;
        dst_V_pixel_34_TREADY : IN STD_LOGIC;
        dst_V_pixel_35_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_35_TVALID : OUT STD_LOGIC;
        dst_V_pixel_35_TREADY : IN STD_LOGIC;
        dst_V_pixel_36_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_36_TVALID : OUT STD_LOGIC;
        dst_V_pixel_36_TREADY : IN STD_LOGIC;
        dst_V_pixel_37_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_37_TVALID : OUT STD_LOGIC;
        dst_V_pixel_37_TREADY : IN STD_LOGIC;
        dst_V_pixel_38_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_38_TVALID : OUT STD_LOGIC;
        dst_V_pixel_38_TREADY : IN STD_LOGIC;
        dst_V_pixel_39_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_39_TVALID : OUT STD_LOGIC;
        dst_V_pixel_39_TREADY : IN STD_LOGIC;
        dst_V_pixel_40_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_40_TVALID : OUT STD_LOGIC;
        dst_V_pixel_40_TREADY : IN STD_LOGIC;
        dst_V_pixel_41_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_41_TVALID : OUT STD_LOGIC;
        dst_V_pixel_41_TREADY : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_5 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_9 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_10 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_11 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_12 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_14 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_17 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_18 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_19 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_20 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_21 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_22 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_23 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_24 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_26 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_28 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_29 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_30 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_35 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_36 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_37 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_38 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_39 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_40 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_41 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_5 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_9 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_10 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_11 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_12 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_14 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_17 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_18 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_19 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_20 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_21 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_22 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_23 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_24 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_26 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_28 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_29 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_30 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_35 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_36 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_37 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_38 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_39 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_40 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_41 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_5 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_9 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_10 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_11 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_12 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_14 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_17 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_18 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_19 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_20 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_21 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_22 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_23 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_24 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_26 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_28 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_29 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_30 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_35 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_36 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_37 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_38 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_39 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_40 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxPhase_strm_out_V_pixel_41 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Sobel_upstrm2downstrm_array_of_pixel_U0 : component Sobel_upstrm2downstrm_array_of_pixel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_upstrm2downstrm_array_of_pixel_U0_ap_start,
        ap_done => Sobel_upstrm2downstrm_array_of_pixel_U0_ap_done,
        ap_continue => Sobel_upstrm2downstrm_array_of_pixel_U0_ap_continue,
        ap_idle => Sobel_upstrm2downstrm_array_of_pixel_U0_ap_idle,
        ap_ready => Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready,
        src_V_pixel_dout => grad_x_V_pixel_0_s_dout,
        src_V_pixel_empty_n => grad_x_V_pixel_0_s_empty_n,
        src_V_pixel_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel_read,
        src_V_pixel1_dout => grad_x_V_pixel_1_s_dout,
        src_V_pixel1_empty_n => grad_x_V_pixel_1_s_empty_n,
        src_V_pixel1_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel1_read,
        src_V_pixel2_dout => grad_x_V_pixel_2_s_dout,
        src_V_pixel2_empty_n => grad_x_V_pixel_2_s_empty_n,
        src_V_pixel2_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel2_read,
        src_V_pixel3_dout => grad_x_V_pixel_3_s_dout,
        src_V_pixel3_empty_n => grad_x_V_pixel_3_s_empty_n,
        src_V_pixel3_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel3_read,
        src_V_pixel4_dout => grad_x_V_pixel_4_s_dout,
        src_V_pixel4_empty_n => grad_x_V_pixel_4_s_empty_n,
        src_V_pixel4_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel4_read,
        src_V_pixel5_dout => grad_x_V_pixel_5_s_dout,
        src_V_pixel5_empty_n => grad_x_V_pixel_5_s_empty_n,
        src_V_pixel5_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel5_read,
        src_V_pixel6_dout => grad_x_V_pixel_6_s_dout,
        src_V_pixel6_empty_n => grad_x_V_pixel_6_s_empty_n,
        src_V_pixel6_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel6_read,
        src_V_pixel7_dout => grad_x_V_pixel_7_s_dout,
        src_V_pixel7_empty_n => grad_x_V_pixel_7_s_empty_n,
        src_V_pixel7_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel7_read,
        src_V_pixel8_dout => grad_x_V_pixel_8_s_dout,
        src_V_pixel8_empty_n => grad_x_V_pixel_8_s_empty_n,
        src_V_pixel8_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel8_read,
        src_V_pixel9_dout => grad_x_V_pixel_9_s_dout,
        src_V_pixel9_empty_n => grad_x_V_pixel_9_s_empty_n,
        src_V_pixel9_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel9_read,
        src_V_pixel10_dout => grad_x_V_pixel_10_s_dout,
        src_V_pixel10_empty_n => grad_x_V_pixel_10_s_empty_n,
        src_V_pixel10_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel10_read,
        src_V_pixel11_dout => grad_x_V_pixel_11_s_dout,
        src_V_pixel11_empty_n => grad_x_V_pixel_11_s_empty_n,
        src_V_pixel11_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel11_read,
        src_V_pixel12_dout => grad_x_V_pixel_12_s_dout,
        src_V_pixel12_empty_n => grad_x_V_pixel_12_s_empty_n,
        src_V_pixel12_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel12_read,
        src_V_pixel13_dout => grad_x_V_pixel_13_s_dout,
        src_V_pixel13_empty_n => grad_x_V_pixel_13_s_empty_n,
        src_V_pixel13_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel13_read,
        src_V_pixel14_dout => grad_x_V_pixel_14_s_dout,
        src_V_pixel14_empty_n => grad_x_V_pixel_14_s_empty_n,
        src_V_pixel14_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel14_read,
        src_V_pixel15_dout => grad_x_V_pixel_15_s_dout,
        src_V_pixel15_empty_n => grad_x_V_pixel_15_s_empty_n,
        src_V_pixel15_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel15_read,
        src_V_pixel16_dout => grad_x_V_pixel_16_s_dout,
        src_V_pixel16_empty_n => grad_x_V_pixel_16_s_empty_n,
        src_V_pixel16_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel16_read,
        src_V_pixel17_dout => grad_x_V_pixel_17_s_dout,
        src_V_pixel17_empty_n => grad_x_V_pixel_17_s_empty_n,
        src_V_pixel17_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel17_read,
        src_V_pixel18_dout => grad_x_V_pixel_18_s_dout,
        src_V_pixel18_empty_n => grad_x_V_pixel_18_s_empty_n,
        src_V_pixel18_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel18_read,
        src_V_pixel19_dout => grad_x_V_pixel_19_s_dout,
        src_V_pixel19_empty_n => grad_x_V_pixel_19_s_empty_n,
        src_V_pixel19_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel19_read,
        src_V_pixel20_dout => grad_x_V_pixel_20_s_dout,
        src_V_pixel20_empty_n => grad_x_V_pixel_20_s_empty_n,
        src_V_pixel20_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel20_read,
        src_V_pixel21_dout => grad_x_V_pixel_21_s_dout,
        src_V_pixel21_empty_n => grad_x_V_pixel_21_s_empty_n,
        src_V_pixel21_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel21_read,
        src_V_pixel22_dout => grad_x_V_pixel_22_s_dout,
        src_V_pixel22_empty_n => grad_x_V_pixel_22_s_empty_n,
        src_V_pixel22_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel22_read,
        src_V_pixel23_dout => grad_x_V_pixel_23_s_dout,
        src_V_pixel23_empty_n => grad_x_V_pixel_23_s_empty_n,
        src_V_pixel23_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel23_read,
        src_V_pixel24_dout => grad_x_V_pixel_24_s_dout,
        src_V_pixel24_empty_n => grad_x_V_pixel_24_s_empty_n,
        src_V_pixel24_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel24_read,
        src_V_pixel25_dout => grad_x_V_pixel_25_s_dout,
        src_V_pixel25_empty_n => grad_x_V_pixel_25_s_empty_n,
        src_V_pixel25_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel25_read,
        src_V_pixel26_dout => grad_x_V_pixel_26_s_dout,
        src_V_pixel26_empty_n => grad_x_V_pixel_26_s_empty_n,
        src_V_pixel26_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel26_read,
        src_V_pixel27_dout => grad_x_V_pixel_27_s_dout,
        src_V_pixel27_empty_n => grad_x_V_pixel_27_s_empty_n,
        src_V_pixel27_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel27_read,
        src_V_pixel28_dout => grad_x_V_pixel_28_s_dout,
        src_V_pixel28_empty_n => grad_x_V_pixel_28_s_empty_n,
        src_V_pixel28_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel28_read,
        src_V_pixel29_dout => grad_x_V_pixel_29_s_dout,
        src_V_pixel29_empty_n => grad_x_V_pixel_29_s_empty_n,
        src_V_pixel29_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel29_read,
        src_V_pixel30_dout => grad_x_V_pixel_30_s_dout,
        src_V_pixel30_empty_n => grad_x_V_pixel_30_s_empty_n,
        src_V_pixel30_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel30_read,
        src_V_pixel31_dout => grad_x_V_pixel_31_s_dout,
        src_V_pixel31_empty_n => grad_x_V_pixel_31_s_empty_n,
        src_V_pixel31_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel31_read,
        src_V_pixel32_dout => grad_x_V_pixel_32_s_dout,
        src_V_pixel32_empty_n => grad_x_V_pixel_32_s_empty_n,
        src_V_pixel32_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel32_read,
        src_V_pixel33_dout => grad_x_V_pixel_33_s_dout,
        src_V_pixel33_empty_n => grad_x_V_pixel_33_s_empty_n,
        src_V_pixel33_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel33_read,
        src_V_pixel34_dout => grad_x_V_pixel_34_s_dout,
        src_V_pixel34_empty_n => grad_x_V_pixel_34_s_empty_n,
        src_V_pixel34_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel34_read,
        src_V_pixel35_dout => grad_x_V_pixel_35_s_dout,
        src_V_pixel35_empty_n => grad_x_V_pixel_35_s_empty_n,
        src_V_pixel35_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel35_read,
        src_V_pixel36_dout => grad_x_V_pixel_36_s_dout,
        src_V_pixel36_empty_n => grad_x_V_pixel_36_s_empty_n,
        src_V_pixel36_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel36_read,
        src_V_pixel37_dout => grad_x_V_pixel_37_s_dout,
        src_V_pixel37_empty_n => grad_x_V_pixel_37_s_empty_n,
        src_V_pixel37_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel37_read,
        src_V_pixel38_dout => grad_x_V_pixel_38_s_dout,
        src_V_pixel38_empty_n => grad_x_V_pixel_38_s_empty_n,
        src_V_pixel38_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel38_read,
        src_V_pixel39_dout => grad_x_V_pixel_39_s_dout,
        src_V_pixel39_empty_n => grad_x_V_pixel_39_s_empty_n,
        src_V_pixel39_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel39_read,
        src_V_pixel40_dout => grad_x_V_pixel_40_s_dout,
        src_V_pixel40_empty_n => grad_x_V_pixel_40_s_empty_n,
        src_V_pixel40_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel40_read,
        src_V_pixel41_dout => grad_x_V_pixel_41_s_dout,
        src_V_pixel41_empty_n => grad_x_V_pixel_41_s_empty_n,
        src_V_pixel41_read => Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel41_read,
        dst_V_pixel_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel_din,
        dst_V_pixel_full_n => grad_x_strm_in_V_pixel_0_full_n,
        dst_V_pixel_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel_write,
        dst_V_pixel42_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel42_din,
        dst_V_pixel42_full_n => grad_x_strm_in_V_pixel_1_full_n,
        dst_V_pixel42_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel42_write,
        dst_V_pixel43_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel43_din,
        dst_V_pixel43_full_n => grad_x_strm_in_V_pixel_2_full_n,
        dst_V_pixel43_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel43_write,
        dst_V_pixel44_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel44_din,
        dst_V_pixel44_full_n => grad_x_strm_in_V_pixel_3_full_n,
        dst_V_pixel44_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel44_write,
        dst_V_pixel45_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel45_din,
        dst_V_pixel45_full_n => grad_x_strm_in_V_pixel_4_full_n,
        dst_V_pixel45_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel45_write,
        dst_V_pixel46_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel46_din,
        dst_V_pixel46_full_n => grad_x_strm_in_V_pixel_5_full_n,
        dst_V_pixel46_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel46_write,
        dst_V_pixel47_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel47_din,
        dst_V_pixel47_full_n => grad_x_strm_in_V_pixel_6_full_n,
        dst_V_pixel47_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel47_write,
        dst_V_pixel48_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel48_din,
        dst_V_pixel48_full_n => grad_x_strm_in_V_pixel_7_full_n,
        dst_V_pixel48_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel48_write,
        dst_V_pixel49_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel49_din,
        dst_V_pixel49_full_n => grad_x_strm_in_V_pixel_8_full_n,
        dst_V_pixel49_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel49_write,
        dst_V_pixel50_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel50_din,
        dst_V_pixel50_full_n => grad_x_strm_in_V_pixel_9_full_n,
        dst_V_pixel50_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel50_write,
        dst_V_pixel51_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel51_din,
        dst_V_pixel51_full_n => grad_x_strm_in_V_pixel_10_full_n,
        dst_V_pixel51_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel51_write,
        dst_V_pixel52_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel52_din,
        dst_V_pixel52_full_n => grad_x_strm_in_V_pixel_11_full_n,
        dst_V_pixel52_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel52_write,
        dst_V_pixel53_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel53_din,
        dst_V_pixel53_full_n => grad_x_strm_in_V_pixel_12_full_n,
        dst_V_pixel53_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel53_write,
        dst_V_pixel54_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel54_din,
        dst_V_pixel54_full_n => grad_x_strm_in_V_pixel_13_full_n,
        dst_V_pixel54_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel54_write,
        dst_V_pixel55_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel55_din,
        dst_V_pixel55_full_n => grad_x_strm_in_V_pixel_14_full_n,
        dst_V_pixel55_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel55_write,
        dst_V_pixel56_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel56_din,
        dst_V_pixel56_full_n => grad_x_strm_in_V_pixel_15_full_n,
        dst_V_pixel56_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel56_write,
        dst_V_pixel57_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel57_din,
        dst_V_pixel57_full_n => grad_x_strm_in_V_pixel_16_full_n,
        dst_V_pixel57_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel57_write,
        dst_V_pixel58_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel58_din,
        dst_V_pixel58_full_n => grad_x_strm_in_V_pixel_17_full_n,
        dst_V_pixel58_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel58_write,
        dst_V_pixel59_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel59_din,
        dst_V_pixel59_full_n => grad_x_strm_in_V_pixel_18_full_n,
        dst_V_pixel59_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel59_write,
        dst_V_pixel60_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel60_din,
        dst_V_pixel60_full_n => grad_x_strm_in_V_pixel_19_full_n,
        dst_V_pixel60_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel60_write,
        dst_V_pixel61_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel61_din,
        dst_V_pixel61_full_n => grad_x_strm_in_V_pixel_20_full_n,
        dst_V_pixel61_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel61_write,
        dst_V_pixel62_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel62_din,
        dst_V_pixel62_full_n => grad_x_strm_in_V_pixel_21_full_n,
        dst_V_pixel62_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel62_write,
        dst_V_pixel63_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel63_din,
        dst_V_pixel63_full_n => grad_x_strm_in_V_pixel_22_full_n,
        dst_V_pixel63_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel63_write,
        dst_V_pixel64_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel64_din,
        dst_V_pixel64_full_n => grad_x_strm_in_V_pixel_23_full_n,
        dst_V_pixel64_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel64_write,
        dst_V_pixel65_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel65_din,
        dst_V_pixel65_full_n => grad_x_strm_in_V_pixel_24_full_n,
        dst_V_pixel65_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel65_write,
        dst_V_pixel66_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel66_din,
        dst_V_pixel66_full_n => grad_x_strm_in_V_pixel_25_full_n,
        dst_V_pixel66_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel66_write,
        dst_V_pixel67_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel67_din,
        dst_V_pixel67_full_n => grad_x_strm_in_V_pixel_26_full_n,
        dst_V_pixel67_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel67_write,
        dst_V_pixel68_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel68_din,
        dst_V_pixel68_full_n => grad_x_strm_in_V_pixel_27_full_n,
        dst_V_pixel68_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel68_write,
        dst_V_pixel69_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel69_din,
        dst_V_pixel69_full_n => grad_x_strm_in_V_pixel_28_full_n,
        dst_V_pixel69_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel69_write,
        dst_V_pixel70_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel70_din,
        dst_V_pixel70_full_n => grad_x_strm_in_V_pixel_29_full_n,
        dst_V_pixel70_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel70_write,
        dst_V_pixel71_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel71_din,
        dst_V_pixel71_full_n => grad_x_strm_in_V_pixel_30_full_n,
        dst_V_pixel71_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel71_write,
        dst_V_pixel72_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel72_din,
        dst_V_pixel72_full_n => grad_x_strm_in_V_pixel_31_full_n,
        dst_V_pixel72_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel72_write,
        dst_V_pixel73_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel73_din,
        dst_V_pixel73_full_n => grad_x_strm_in_V_pixel_32_full_n,
        dst_V_pixel73_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel73_write,
        dst_V_pixel74_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel74_din,
        dst_V_pixel74_full_n => grad_x_strm_in_V_pixel_33_full_n,
        dst_V_pixel74_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel74_write,
        dst_V_pixel75_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel75_din,
        dst_V_pixel75_full_n => grad_x_strm_in_V_pixel_34_full_n,
        dst_V_pixel75_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel75_write,
        dst_V_pixel76_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel76_din,
        dst_V_pixel76_full_n => grad_x_strm_in_V_pixel_35_full_n,
        dst_V_pixel76_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel76_write,
        dst_V_pixel77_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel77_din,
        dst_V_pixel77_full_n => grad_x_strm_in_V_pixel_36_full_n,
        dst_V_pixel77_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel77_write,
        dst_V_pixel78_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel78_din,
        dst_V_pixel78_full_n => grad_x_strm_in_V_pixel_37_full_n,
        dst_V_pixel78_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel78_write,
        dst_V_pixel79_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel79_din,
        dst_V_pixel79_full_n => grad_x_strm_in_V_pixel_38_full_n,
        dst_V_pixel79_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel79_write,
        dst_V_pixel80_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel80_din,
        dst_V_pixel80_full_n => grad_x_strm_in_V_pixel_39_full_n,
        dst_V_pixel80_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel80_write,
        dst_V_pixel81_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel81_din,
        dst_V_pixel81_full_n => grad_x_strm_in_V_pixel_40_full_n,
        dst_V_pixel81_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel81_write,
        dst_V_pixel82_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel82_din,
        dst_V_pixel82_full_n => grad_x_strm_in_V_pixel_41_full_n,
        dst_V_pixel82_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel82_write);

    Sobel_upstrm2downstrm_array_of_pixel_3_U0 : component Sobel_upstrm2downstrm_array_of_pixel_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_start,
        ap_done => Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_done,
        ap_continue => Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_continue,
        ap_idle => Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_idle,
        ap_ready => Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready,
        src_V_pixel_0_dout => grad_y_V_pixel_0_s_dout,
        src_V_pixel_0_empty_n => grad_y_V_pixel_0_s_empty_n,
        src_V_pixel_0_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_0_read,
        src_V_pixel_1_dout => grad_y_V_pixel_1_s_dout,
        src_V_pixel_1_empty_n => grad_y_V_pixel_1_s_empty_n,
        src_V_pixel_1_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_1_read,
        src_V_pixel_2_dout => grad_y_V_pixel_2_s_dout,
        src_V_pixel_2_empty_n => grad_y_V_pixel_2_s_empty_n,
        src_V_pixel_2_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_2_read,
        src_V_pixel_3_dout => grad_y_V_pixel_3_s_dout,
        src_V_pixel_3_empty_n => grad_y_V_pixel_3_s_empty_n,
        src_V_pixel_3_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_3_read,
        src_V_pixel_4_dout => grad_y_V_pixel_4_s_dout,
        src_V_pixel_4_empty_n => grad_y_V_pixel_4_s_empty_n,
        src_V_pixel_4_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_4_read,
        src_V_pixel_5_dout => grad_y_V_pixel_5_s_dout,
        src_V_pixel_5_empty_n => grad_y_V_pixel_5_s_empty_n,
        src_V_pixel_5_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_5_read,
        src_V_pixel_6_dout => grad_y_V_pixel_6_s_dout,
        src_V_pixel_6_empty_n => grad_y_V_pixel_6_s_empty_n,
        src_V_pixel_6_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_6_read,
        src_V_pixel_7_dout => grad_y_V_pixel_7_s_dout,
        src_V_pixel_7_empty_n => grad_y_V_pixel_7_s_empty_n,
        src_V_pixel_7_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_7_read,
        src_V_pixel_8_dout => grad_y_V_pixel_8_s_dout,
        src_V_pixel_8_empty_n => grad_y_V_pixel_8_s_empty_n,
        src_V_pixel_8_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_8_read,
        src_V_pixel_9_dout => grad_y_V_pixel_9_s_dout,
        src_V_pixel_9_empty_n => grad_y_V_pixel_9_s_empty_n,
        src_V_pixel_9_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_9_read,
        src_V_pixel_10_dout => grad_y_V_pixel_10_s_dout,
        src_V_pixel_10_empty_n => grad_y_V_pixel_10_s_empty_n,
        src_V_pixel_10_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_10_read,
        src_V_pixel_11_dout => grad_y_V_pixel_11_s_dout,
        src_V_pixel_11_empty_n => grad_y_V_pixel_11_s_empty_n,
        src_V_pixel_11_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_11_read,
        src_V_pixel_12_dout => grad_y_V_pixel_12_s_dout,
        src_V_pixel_12_empty_n => grad_y_V_pixel_12_s_empty_n,
        src_V_pixel_12_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_12_read,
        src_V_pixel_13_dout => grad_y_V_pixel_13_s_dout,
        src_V_pixel_13_empty_n => grad_y_V_pixel_13_s_empty_n,
        src_V_pixel_13_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_13_read,
        src_V_pixel_14_dout => grad_y_V_pixel_14_s_dout,
        src_V_pixel_14_empty_n => grad_y_V_pixel_14_s_empty_n,
        src_V_pixel_14_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_14_read,
        src_V_pixel_15_dout => grad_y_V_pixel_15_s_dout,
        src_V_pixel_15_empty_n => grad_y_V_pixel_15_s_empty_n,
        src_V_pixel_15_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_15_read,
        src_V_pixel_16_dout => grad_y_V_pixel_16_s_dout,
        src_V_pixel_16_empty_n => grad_y_V_pixel_16_s_empty_n,
        src_V_pixel_16_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_16_read,
        src_V_pixel_17_dout => grad_y_V_pixel_17_s_dout,
        src_V_pixel_17_empty_n => grad_y_V_pixel_17_s_empty_n,
        src_V_pixel_17_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_17_read,
        src_V_pixel_18_dout => grad_y_V_pixel_18_s_dout,
        src_V_pixel_18_empty_n => grad_y_V_pixel_18_s_empty_n,
        src_V_pixel_18_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_18_read,
        src_V_pixel_19_dout => grad_y_V_pixel_19_s_dout,
        src_V_pixel_19_empty_n => grad_y_V_pixel_19_s_empty_n,
        src_V_pixel_19_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_19_read,
        src_V_pixel_20_dout => grad_y_V_pixel_20_s_dout,
        src_V_pixel_20_empty_n => grad_y_V_pixel_20_s_empty_n,
        src_V_pixel_20_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_20_read,
        src_V_pixel_21_dout => grad_y_V_pixel_21_s_dout,
        src_V_pixel_21_empty_n => grad_y_V_pixel_21_s_empty_n,
        src_V_pixel_21_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_21_read,
        src_V_pixel_22_dout => grad_y_V_pixel_22_s_dout,
        src_V_pixel_22_empty_n => grad_y_V_pixel_22_s_empty_n,
        src_V_pixel_22_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_22_read,
        src_V_pixel_23_dout => grad_y_V_pixel_23_s_dout,
        src_V_pixel_23_empty_n => grad_y_V_pixel_23_s_empty_n,
        src_V_pixel_23_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_23_read,
        src_V_pixel_24_dout => grad_y_V_pixel_24_s_dout,
        src_V_pixel_24_empty_n => grad_y_V_pixel_24_s_empty_n,
        src_V_pixel_24_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_24_read,
        src_V_pixel_25_dout => grad_y_V_pixel_25_s_dout,
        src_V_pixel_25_empty_n => grad_y_V_pixel_25_s_empty_n,
        src_V_pixel_25_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_25_read,
        src_V_pixel_26_dout => grad_y_V_pixel_26_s_dout,
        src_V_pixel_26_empty_n => grad_y_V_pixel_26_s_empty_n,
        src_V_pixel_26_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_26_read,
        src_V_pixel_27_dout => grad_y_V_pixel_27_s_dout,
        src_V_pixel_27_empty_n => grad_y_V_pixel_27_s_empty_n,
        src_V_pixel_27_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_27_read,
        src_V_pixel_28_dout => grad_y_V_pixel_28_s_dout,
        src_V_pixel_28_empty_n => grad_y_V_pixel_28_s_empty_n,
        src_V_pixel_28_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_28_read,
        src_V_pixel_29_dout => grad_y_V_pixel_29_s_dout,
        src_V_pixel_29_empty_n => grad_y_V_pixel_29_s_empty_n,
        src_V_pixel_29_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_29_read,
        src_V_pixel_30_dout => grad_y_V_pixel_30_s_dout,
        src_V_pixel_30_empty_n => grad_y_V_pixel_30_s_empty_n,
        src_V_pixel_30_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_30_read,
        src_V_pixel_31_dout => grad_y_V_pixel_31_s_dout,
        src_V_pixel_31_empty_n => grad_y_V_pixel_31_s_empty_n,
        src_V_pixel_31_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_31_read,
        src_V_pixel_32_dout => grad_y_V_pixel_32_s_dout,
        src_V_pixel_32_empty_n => grad_y_V_pixel_32_s_empty_n,
        src_V_pixel_32_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_32_read,
        src_V_pixel_33_dout => grad_y_V_pixel_33_s_dout,
        src_V_pixel_33_empty_n => grad_y_V_pixel_33_s_empty_n,
        src_V_pixel_33_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_33_read,
        src_V_pixel_34_dout => grad_y_V_pixel_34_s_dout,
        src_V_pixel_34_empty_n => grad_y_V_pixel_34_s_empty_n,
        src_V_pixel_34_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_34_read,
        src_V_pixel_35_dout => grad_y_V_pixel_35_s_dout,
        src_V_pixel_35_empty_n => grad_y_V_pixel_35_s_empty_n,
        src_V_pixel_35_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_35_read,
        src_V_pixel_36_dout => grad_y_V_pixel_36_s_dout,
        src_V_pixel_36_empty_n => grad_y_V_pixel_36_s_empty_n,
        src_V_pixel_36_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_36_read,
        src_V_pixel_37_dout => grad_y_V_pixel_37_s_dout,
        src_V_pixel_37_empty_n => grad_y_V_pixel_37_s_empty_n,
        src_V_pixel_37_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_37_read,
        src_V_pixel_38_dout => grad_y_V_pixel_38_s_dout,
        src_V_pixel_38_empty_n => grad_y_V_pixel_38_s_empty_n,
        src_V_pixel_38_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_38_read,
        src_V_pixel_39_dout => grad_y_V_pixel_39_s_dout,
        src_V_pixel_39_empty_n => grad_y_V_pixel_39_s_empty_n,
        src_V_pixel_39_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_39_read,
        src_V_pixel_40_dout => grad_y_V_pixel_40_s_dout,
        src_V_pixel_40_empty_n => grad_y_V_pixel_40_s_empty_n,
        src_V_pixel_40_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_40_read,
        src_V_pixel_41_dout => grad_y_V_pixel_41_s_dout,
        src_V_pixel_41_empty_n => grad_y_V_pixel_41_s_empty_n,
        src_V_pixel_41_read => Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_41_read,
        dst_V_pixel_0_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_0_din,
        dst_V_pixel_0_full_n => grad_y_strm_in_V_pixel_0_full_n,
        dst_V_pixel_0_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_0_write,
        dst_V_pixel_1_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_1_din,
        dst_V_pixel_1_full_n => grad_y_strm_in_V_pixel_1_full_n,
        dst_V_pixel_1_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_1_write,
        dst_V_pixel_2_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_2_din,
        dst_V_pixel_2_full_n => grad_y_strm_in_V_pixel_2_full_n,
        dst_V_pixel_2_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_2_write,
        dst_V_pixel_3_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_3_din,
        dst_V_pixel_3_full_n => grad_y_strm_in_V_pixel_3_full_n,
        dst_V_pixel_3_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_3_write,
        dst_V_pixel_4_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_4_din,
        dst_V_pixel_4_full_n => grad_y_strm_in_V_pixel_4_full_n,
        dst_V_pixel_4_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_4_write,
        dst_V_pixel_5_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_5_din,
        dst_V_pixel_5_full_n => grad_y_strm_in_V_pixel_5_full_n,
        dst_V_pixel_5_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_5_write,
        dst_V_pixel_6_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_6_din,
        dst_V_pixel_6_full_n => grad_y_strm_in_V_pixel_6_full_n,
        dst_V_pixel_6_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_6_write,
        dst_V_pixel_7_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_7_din,
        dst_V_pixel_7_full_n => grad_y_strm_in_V_pixel_7_full_n,
        dst_V_pixel_7_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_7_write,
        dst_V_pixel_8_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_8_din,
        dst_V_pixel_8_full_n => grad_y_strm_in_V_pixel_8_full_n,
        dst_V_pixel_8_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_8_write,
        dst_V_pixel_9_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_9_din,
        dst_V_pixel_9_full_n => grad_y_strm_in_V_pixel_9_full_n,
        dst_V_pixel_9_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_9_write,
        dst_V_pixel_10_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_10_din,
        dst_V_pixel_10_full_n => grad_y_strm_in_V_pixel_10_full_n,
        dst_V_pixel_10_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_10_write,
        dst_V_pixel_11_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_11_din,
        dst_V_pixel_11_full_n => grad_y_strm_in_V_pixel_11_full_n,
        dst_V_pixel_11_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_11_write,
        dst_V_pixel_12_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_12_din,
        dst_V_pixel_12_full_n => grad_y_strm_in_V_pixel_12_full_n,
        dst_V_pixel_12_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_12_write,
        dst_V_pixel_13_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_13_din,
        dst_V_pixel_13_full_n => grad_y_strm_in_V_pixel_13_full_n,
        dst_V_pixel_13_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_13_write,
        dst_V_pixel_14_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_14_din,
        dst_V_pixel_14_full_n => grad_y_strm_in_V_pixel_14_full_n,
        dst_V_pixel_14_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_14_write,
        dst_V_pixel_15_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_15_din,
        dst_V_pixel_15_full_n => grad_y_strm_in_V_pixel_15_full_n,
        dst_V_pixel_15_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_15_write,
        dst_V_pixel_16_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_16_din,
        dst_V_pixel_16_full_n => grad_y_strm_in_V_pixel_16_full_n,
        dst_V_pixel_16_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_16_write,
        dst_V_pixel_17_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_17_din,
        dst_V_pixel_17_full_n => grad_y_strm_in_V_pixel_17_full_n,
        dst_V_pixel_17_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_17_write,
        dst_V_pixel_18_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_18_din,
        dst_V_pixel_18_full_n => grad_y_strm_in_V_pixel_18_full_n,
        dst_V_pixel_18_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_18_write,
        dst_V_pixel_19_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_19_din,
        dst_V_pixel_19_full_n => grad_y_strm_in_V_pixel_19_full_n,
        dst_V_pixel_19_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_19_write,
        dst_V_pixel_20_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_20_din,
        dst_V_pixel_20_full_n => grad_y_strm_in_V_pixel_20_full_n,
        dst_V_pixel_20_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_20_write,
        dst_V_pixel_21_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_21_din,
        dst_V_pixel_21_full_n => grad_y_strm_in_V_pixel_21_full_n,
        dst_V_pixel_21_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_21_write,
        dst_V_pixel_22_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_22_din,
        dst_V_pixel_22_full_n => grad_y_strm_in_V_pixel_22_full_n,
        dst_V_pixel_22_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_22_write,
        dst_V_pixel_23_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_23_din,
        dst_V_pixel_23_full_n => grad_y_strm_in_V_pixel_23_full_n,
        dst_V_pixel_23_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_23_write,
        dst_V_pixel_24_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_24_din,
        dst_V_pixel_24_full_n => grad_y_strm_in_V_pixel_24_full_n,
        dst_V_pixel_24_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_24_write,
        dst_V_pixel_25_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_25_din,
        dst_V_pixel_25_full_n => grad_y_strm_in_V_pixel_25_full_n,
        dst_V_pixel_25_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_25_write,
        dst_V_pixel_26_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_26_din,
        dst_V_pixel_26_full_n => grad_y_strm_in_V_pixel_26_full_n,
        dst_V_pixel_26_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_26_write,
        dst_V_pixel_27_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_27_din,
        dst_V_pixel_27_full_n => grad_y_strm_in_V_pixel_27_full_n,
        dst_V_pixel_27_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_27_write,
        dst_V_pixel_28_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_28_din,
        dst_V_pixel_28_full_n => grad_y_strm_in_V_pixel_28_full_n,
        dst_V_pixel_28_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_28_write,
        dst_V_pixel_29_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_29_din,
        dst_V_pixel_29_full_n => grad_y_strm_in_V_pixel_29_full_n,
        dst_V_pixel_29_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_29_write,
        dst_V_pixel_30_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_30_din,
        dst_V_pixel_30_full_n => grad_y_strm_in_V_pixel_30_full_n,
        dst_V_pixel_30_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_30_write,
        dst_V_pixel_31_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_31_din,
        dst_V_pixel_31_full_n => grad_y_strm_in_V_pixel_31_full_n,
        dst_V_pixel_31_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_31_write,
        dst_V_pixel_32_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_32_din,
        dst_V_pixel_32_full_n => grad_y_strm_in_V_pixel_32_full_n,
        dst_V_pixel_32_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_32_write,
        dst_V_pixel_33_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_33_din,
        dst_V_pixel_33_full_n => grad_y_strm_in_V_pixel_33_full_n,
        dst_V_pixel_33_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_33_write,
        dst_V_pixel_34_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_34_din,
        dst_V_pixel_34_full_n => grad_y_strm_in_V_pixel_34_full_n,
        dst_V_pixel_34_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_34_write,
        dst_V_pixel_35_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_35_din,
        dst_V_pixel_35_full_n => grad_y_strm_in_V_pixel_35_full_n,
        dst_V_pixel_35_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_35_write,
        dst_V_pixel_36_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_36_din,
        dst_V_pixel_36_full_n => grad_y_strm_in_V_pixel_36_full_n,
        dst_V_pixel_36_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_36_write,
        dst_V_pixel_37_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_37_din,
        dst_V_pixel_37_full_n => grad_y_strm_in_V_pixel_37_full_n,
        dst_V_pixel_37_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_37_write,
        dst_V_pixel_38_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_38_din,
        dst_V_pixel_38_full_n => grad_y_strm_in_V_pixel_38_full_n,
        dst_V_pixel_38_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_38_write,
        dst_V_pixel_39_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_39_din,
        dst_V_pixel_39_full_n => grad_y_strm_in_V_pixel_39_full_n,
        dst_V_pixel_39_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_39_write,
        dst_V_pixel_40_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_40_din,
        dst_V_pixel_40_full_n => grad_y_strm_in_V_pixel_40_full_n,
        dst_V_pixel_40_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_40_write,
        dst_V_pixel_41_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_41_din,
        dst_V_pixel_41_full_n => grad_y_strm_in_V_pixel_41_full_n,
        dst_V_pixel_41_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_41_write);

    Sobel_phase_strm_U0 : component Sobel_phase_strm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_phase_strm_U0_ap_start,
        ap_done => Sobel_phase_strm_U0_ap_done,
        ap_continue => Sobel_phase_strm_U0_ap_continue,
        ap_idle => Sobel_phase_strm_U0_ap_idle,
        ap_ready => Sobel_phase_strm_U0_ap_ready,
        grad_x_V_pixel_0_dout => grad_x_strm_in_V_pixel_0_dout,
        grad_x_V_pixel_0_empty_n => grad_x_strm_in_V_pixel_0_empty_n,
        grad_x_V_pixel_0_read => Sobel_phase_strm_U0_grad_x_V_pixel_0_read,
        grad_x_V_pixel_1_dout => grad_x_strm_in_V_pixel_1_dout,
        grad_x_V_pixel_1_empty_n => grad_x_strm_in_V_pixel_1_empty_n,
        grad_x_V_pixel_1_read => Sobel_phase_strm_U0_grad_x_V_pixel_1_read,
        grad_x_V_pixel_2_dout => grad_x_strm_in_V_pixel_2_dout,
        grad_x_V_pixel_2_empty_n => grad_x_strm_in_V_pixel_2_empty_n,
        grad_x_V_pixel_2_read => Sobel_phase_strm_U0_grad_x_V_pixel_2_read,
        grad_x_V_pixel_3_dout => grad_x_strm_in_V_pixel_3_dout,
        grad_x_V_pixel_3_empty_n => grad_x_strm_in_V_pixel_3_empty_n,
        grad_x_V_pixel_3_read => Sobel_phase_strm_U0_grad_x_V_pixel_3_read,
        grad_x_V_pixel_4_dout => grad_x_strm_in_V_pixel_4_dout,
        grad_x_V_pixel_4_empty_n => grad_x_strm_in_V_pixel_4_empty_n,
        grad_x_V_pixel_4_read => Sobel_phase_strm_U0_grad_x_V_pixel_4_read,
        grad_x_V_pixel_5_dout => grad_x_strm_in_V_pixel_5_dout,
        grad_x_V_pixel_5_empty_n => grad_x_strm_in_V_pixel_5_empty_n,
        grad_x_V_pixel_5_read => Sobel_phase_strm_U0_grad_x_V_pixel_5_read,
        grad_x_V_pixel_6_dout => grad_x_strm_in_V_pixel_6_dout,
        grad_x_V_pixel_6_empty_n => grad_x_strm_in_V_pixel_6_empty_n,
        grad_x_V_pixel_6_read => Sobel_phase_strm_U0_grad_x_V_pixel_6_read,
        grad_x_V_pixel_7_dout => grad_x_strm_in_V_pixel_7_dout,
        grad_x_V_pixel_7_empty_n => grad_x_strm_in_V_pixel_7_empty_n,
        grad_x_V_pixel_7_read => Sobel_phase_strm_U0_grad_x_V_pixel_7_read,
        grad_x_V_pixel_8_dout => grad_x_strm_in_V_pixel_8_dout,
        grad_x_V_pixel_8_empty_n => grad_x_strm_in_V_pixel_8_empty_n,
        grad_x_V_pixel_8_read => Sobel_phase_strm_U0_grad_x_V_pixel_8_read,
        grad_x_V_pixel_9_dout => grad_x_strm_in_V_pixel_9_dout,
        grad_x_V_pixel_9_empty_n => grad_x_strm_in_V_pixel_9_empty_n,
        grad_x_V_pixel_9_read => Sobel_phase_strm_U0_grad_x_V_pixel_9_read,
        grad_x_V_pixel_10_dout => grad_x_strm_in_V_pixel_10_dout,
        grad_x_V_pixel_10_empty_n => grad_x_strm_in_V_pixel_10_empty_n,
        grad_x_V_pixel_10_read => Sobel_phase_strm_U0_grad_x_V_pixel_10_read,
        grad_x_V_pixel_11_dout => grad_x_strm_in_V_pixel_11_dout,
        grad_x_V_pixel_11_empty_n => grad_x_strm_in_V_pixel_11_empty_n,
        grad_x_V_pixel_11_read => Sobel_phase_strm_U0_grad_x_V_pixel_11_read,
        grad_x_V_pixel_12_dout => grad_x_strm_in_V_pixel_12_dout,
        grad_x_V_pixel_12_empty_n => grad_x_strm_in_V_pixel_12_empty_n,
        grad_x_V_pixel_12_read => Sobel_phase_strm_U0_grad_x_V_pixel_12_read,
        grad_x_V_pixel_13_dout => grad_x_strm_in_V_pixel_13_dout,
        grad_x_V_pixel_13_empty_n => grad_x_strm_in_V_pixel_13_empty_n,
        grad_x_V_pixel_13_read => Sobel_phase_strm_U0_grad_x_V_pixel_13_read,
        grad_x_V_pixel_14_dout => grad_x_strm_in_V_pixel_14_dout,
        grad_x_V_pixel_14_empty_n => grad_x_strm_in_V_pixel_14_empty_n,
        grad_x_V_pixel_14_read => Sobel_phase_strm_U0_grad_x_V_pixel_14_read,
        grad_x_V_pixel_15_dout => grad_x_strm_in_V_pixel_15_dout,
        grad_x_V_pixel_15_empty_n => grad_x_strm_in_V_pixel_15_empty_n,
        grad_x_V_pixel_15_read => Sobel_phase_strm_U0_grad_x_V_pixel_15_read,
        grad_x_V_pixel_16_dout => grad_x_strm_in_V_pixel_16_dout,
        grad_x_V_pixel_16_empty_n => grad_x_strm_in_V_pixel_16_empty_n,
        grad_x_V_pixel_16_read => Sobel_phase_strm_U0_grad_x_V_pixel_16_read,
        grad_x_V_pixel_17_dout => grad_x_strm_in_V_pixel_17_dout,
        grad_x_V_pixel_17_empty_n => grad_x_strm_in_V_pixel_17_empty_n,
        grad_x_V_pixel_17_read => Sobel_phase_strm_U0_grad_x_V_pixel_17_read,
        grad_x_V_pixel_18_dout => grad_x_strm_in_V_pixel_18_dout,
        grad_x_V_pixel_18_empty_n => grad_x_strm_in_V_pixel_18_empty_n,
        grad_x_V_pixel_18_read => Sobel_phase_strm_U0_grad_x_V_pixel_18_read,
        grad_x_V_pixel_19_dout => grad_x_strm_in_V_pixel_19_dout,
        grad_x_V_pixel_19_empty_n => grad_x_strm_in_V_pixel_19_empty_n,
        grad_x_V_pixel_19_read => Sobel_phase_strm_U0_grad_x_V_pixel_19_read,
        grad_x_V_pixel_20_dout => grad_x_strm_in_V_pixel_20_dout,
        grad_x_V_pixel_20_empty_n => grad_x_strm_in_V_pixel_20_empty_n,
        grad_x_V_pixel_20_read => Sobel_phase_strm_U0_grad_x_V_pixel_20_read,
        grad_x_V_pixel_21_dout => grad_x_strm_in_V_pixel_21_dout,
        grad_x_V_pixel_21_empty_n => grad_x_strm_in_V_pixel_21_empty_n,
        grad_x_V_pixel_21_read => Sobel_phase_strm_U0_grad_x_V_pixel_21_read,
        grad_x_V_pixel_22_dout => grad_x_strm_in_V_pixel_22_dout,
        grad_x_V_pixel_22_empty_n => grad_x_strm_in_V_pixel_22_empty_n,
        grad_x_V_pixel_22_read => Sobel_phase_strm_U0_grad_x_V_pixel_22_read,
        grad_x_V_pixel_23_dout => grad_x_strm_in_V_pixel_23_dout,
        grad_x_V_pixel_23_empty_n => grad_x_strm_in_V_pixel_23_empty_n,
        grad_x_V_pixel_23_read => Sobel_phase_strm_U0_grad_x_V_pixel_23_read,
        grad_x_V_pixel_24_dout => grad_x_strm_in_V_pixel_24_dout,
        grad_x_V_pixel_24_empty_n => grad_x_strm_in_V_pixel_24_empty_n,
        grad_x_V_pixel_24_read => Sobel_phase_strm_U0_grad_x_V_pixel_24_read,
        grad_x_V_pixel_25_dout => grad_x_strm_in_V_pixel_25_dout,
        grad_x_V_pixel_25_empty_n => grad_x_strm_in_V_pixel_25_empty_n,
        grad_x_V_pixel_25_read => Sobel_phase_strm_U0_grad_x_V_pixel_25_read,
        grad_x_V_pixel_26_dout => grad_x_strm_in_V_pixel_26_dout,
        grad_x_V_pixel_26_empty_n => grad_x_strm_in_V_pixel_26_empty_n,
        grad_x_V_pixel_26_read => Sobel_phase_strm_U0_grad_x_V_pixel_26_read,
        grad_x_V_pixel_27_dout => grad_x_strm_in_V_pixel_27_dout,
        grad_x_V_pixel_27_empty_n => grad_x_strm_in_V_pixel_27_empty_n,
        grad_x_V_pixel_27_read => Sobel_phase_strm_U0_grad_x_V_pixel_27_read,
        grad_x_V_pixel_28_dout => grad_x_strm_in_V_pixel_28_dout,
        grad_x_V_pixel_28_empty_n => grad_x_strm_in_V_pixel_28_empty_n,
        grad_x_V_pixel_28_read => Sobel_phase_strm_U0_grad_x_V_pixel_28_read,
        grad_x_V_pixel_29_dout => grad_x_strm_in_V_pixel_29_dout,
        grad_x_V_pixel_29_empty_n => grad_x_strm_in_V_pixel_29_empty_n,
        grad_x_V_pixel_29_read => Sobel_phase_strm_U0_grad_x_V_pixel_29_read,
        grad_x_V_pixel_30_dout => grad_x_strm_in_V_pixel_30_dout,
        grad_x_V_pixel_30_empty_n => grad_x_strm_in_V_pixel_30_empty_n,
        grad_x_V_pixel_30_read => Sobel_phase_strm_U0_grad_x_V_pixel_30_read,
        grad_x_V_pixel_31_dout => grad_x_strm_in_V_pixel_31_dout,
        grad_x_V_pixel_31_empty_n => grad_x_strm_in_V_pixel_31_empty_n,
        grad_x_V_pixel_31_read => Sobel_phase_strm_U0_grad_x_V_pixel_31_read,
        grad_x_V_pixel_32_dout => grad_x_strm_in_V_pixel_32_dout,
        grad_x_V_pixel_32_empty_n => grad_x_strm_in_V_pixel_32_empty_n,
        grad_x_V_pixel_32_read => Sobel_phase_strm_U0_grad_x_V_pixel_32_read,
        grad_x_V_pixel_33_dout => grad_x_strm_in_V_pixel_33_dout,
        grad_x_V_pixel_33_empty_n => grad_x_strm_in_V_pixel_33_empty_n,
        grad_x_V_pixel_33_read => Sobel_phase_strm_U0_grad_x_V_pixel_33_read,
        grad_x_V_pixel_34_dout => grad_x_strm_in_V_pixel_34_dout,
        grad_x_V_pixel_34_empty_n => grad_x_strm_in_V_pixel_34_empty_n,
        grad_x_V_pixel_34_read => Sobel_phase_strm_U0_grad_x_V_pixel_34_read,
        grad_x_V_pixel_35_dout => grad_x_strm_in_V_pixel_35_dout,
        grad_x_V_pixel_35_empty_n => grad_x_strm_in_V_pixel_35_empty_n,
        grad_x_V_pixel_35_read => Sobel_phase_strm_U0_grad_x_V_pixel_35_read,
        grad_x_V_pixel_36_dout => grad_x_strm_in_V_pixel_36_dout,
        grad_x_V_pixel_36_empty_n => grad_x_strm_in_V_pixel_36_empty_n,
        grad_x_V_pixel_36_read => Sobel_phase_strm_U0_grad_x_V_pixel_36_read,
        grad_x_V_pixel_37_dout => grad_x_strm_in_V_pixel_37_dout,
        grad_x_V_pixel_37_empty_n => grad_x_strm_in_V_pixel_37_empty_n,
        grad_x_V_pixel_37_read => Sobel_phase_strm_U0_grad_x_V_pixel_37_read,
        grad_x_V_pixel_38_dout => grad_x_strm_in_V_pixel_38_dout,
        grad_x_V_pixel_38_empty_n => grad_x_strm_in_V_pixel_38_empty_n,
        grad_x_V_pixel_38_read => Sobel_phase_strm_U0_grad_x_V_pixel_38_read,
        grad_x_V_pixel_39_dout => grad_x_strm_in_V_pixel_39_dout,
        grad_x_V_pixel_39_empty_n => grad_x_strm_in_V_pixel_39_empty_n,
        grad_x_V_pixel_39_read => Sobel_phase_strm_U0_grad_x_V_pixel_39_read,
        grad_x_V_pixel_40_dout => grad_x_strm_in_V_pixel_40_dout,
        grad_x_V_pixel_40_empty_n => grad_x_strm_in_V_pixel_40_empty_n,
        grad_x_V_pixel_40_read => Sobel_phase_strm_U0_grad_x_V_pixel_40_read,
        grad_x_V_pixel_41_dout => grad_x_strm_in_V_pixel_41_dout,
        grad_x_V_pixel_41_empty_n => grad_x_strm_in_V_pixel_41_empty_n,
        grad_x_V_pixel_41_read => Sobel_phase_strm_U0_grad_x_V_pixel_41_read,
        grad_y_V_pixel_0_dout => grad_y_strm_in_V_pixel_0_dout,
        grad_y_V_pixel_0_empty_n => grad_y_strm_in_V_pixel_0_empty_n,
        grad_y_V_pixel_0_read => Sobel_phase_strm_U0_grad_y_V_pixel_0_read,
        grad_y_V_pixel_1_dout => grad_y_strm_in_V_pixel_1_dout,
        grad_y_V_pixel_1_empty_n => grad_y_strm_in_V_pixel_1_empty_n,
        grad_y_V_pixel_1_read => Sobel_phase_strm_U0_grad_y_V_pixel_1_read,
        grad_y_V_pixel_2_dout => grad_y_strm_in_V_pixel_2_dout,
        grad_y_V_pixel_2_empty_n => grad_y_strm_in_V_pixel_2_empty_n,
        grad_y_V_pixel_2_read => Sobel_phase_strm_U0_grad_y_V_pixel_2_read,
        grad_y_V_pixel_3_dout => grad_y_strm_in_V_pixel_3_dout,
        grad_y_V_pixel_3_empty_n => grad_y_strm_in_V_pixel_3_empty_n,
        grad_y_V_pixel_3_read => Sobel_phase_strm_U0_grad_y_V_pixel_3_read,
        grad_y_V_pixel_4_dout => grad_y_strm_in_V_pixel_4_dout,
        grad_y_V_pixel_4_empty_n => grad_y_strm_in_V_pixel_4_empty_n,
        grad_y_V_pixel_4_read => Sobel_phase_strm_U0_grad_y_V_pixel_4_read,
        grad_y_V_pixel_5_dout => grad_y_strm_in_V_pixel_5_dout,
        grad_y_V_pixel_5_empty_n => grad_y_strm_in_V_pixel_5_empty_n,
        grad_y_V_pixel_5_read => Sobel_phase_strm_U0_grad_y_V_pixel_5_read,
        grad_y_V_pixel_6_dout => grad_y_strm_in_V_pixel_6_dout,
        grad_y_V_pixel_6_empty_n => grad_y_strm_in_V_pixel_6_empty_n,
        grad_y_V_pixel_6_read => Sobel_phase_strm_U0_grad_y_V_pixel_6_read,
        grad_y_V_pixel_7_dout => grad_y_strm_in_V_pixel_7_dout,
        grad_y_V_pixel_7_empty_n => grad_y_strm_in_V_pixel_7_empty_n,
        grad_y_V_pixel_7_read => Sobel_phase_strm_U0_grad_y_V_pixel_7_read,
        grad_y_V_pixel_8_dout => grad_y_strm_in_V_pixel_8_dout,
        grad_y_V_pixel_8_empty_n => grad_y_strm_in_V_pixel_8_empty_n,
        grad_y_V_pixel_8_read => Sobel_phase_strm_U0_grad_y_V_pixel_8_read,
        grad_y_V_pixel_9_dout => grad_y_strm_in_V_pixel_9_dout,
        grad_y_V_pixel_9_empty_n => grad_y_strm_in_V_pixel_9_empty_n,
        grad_y_V_pixel_9_read => Sobel_phase_strm_U0_grad_y_V_pixel_9_read,
        grad_y_V_pixel_10_dout => grad_y_strm_in_V_pixel_10_dout,
        grad_y_V_pixel_10_empty_n => grad_y_strm_in_V_pixel_10_empty_n,
        grad_y_V_pixel_10_read => Sobel_phase_strm_U0_grad_y_V_pixel_10_read,
        grad_y_V_pixel_11_dout => grad_y_strm_in_V_pixel_11_dout,
        grad_y_V_pixel_11_empty_n => grad_y_strm_in_V_pixel_11_empty_n,
        grad_y_V_pixel_11_read => Sobel_phase_strm_U0_grad_y_V_pixel_11_read,
        grad_y_V_pixel_12_dout => grad_y_strm_in_V_pixel_12_dout,
        grad_y_V_pixel_12_empty_n => grad_y_strm_in_V_pixel_12_empty_n,
        grad_y_V_pixel_12_read => Sobel_phase_strm_U0_grad_y_V_pixel_12_read,
        grad_y_V_pixel_13_dout => grad_y_strm_in_V_pixel_13_dout,
        grad_y_V_pixel_13_empty_n => grad_y_strm_in_V_pixel_13_empty_n,
        grad_y_V_pixel_13_read => Sobel_phase_strm_U0_grad_y_V_pixel_13_read,
        grad_y_V_pixel_14_dout => grad_y_strm_in_V_pixel_14_dout,
        grad_y_V_pixel_14_empty_n => grad_y_strm_in_V_pixel_14_empty_n,
        grad_y_V_pixel_14_read => Sobel_phase_strm_U0_grad_y_V_pixel_14_read,
        grad_y_V_pixel_15_dout => grad_y_strm_in_V_pixel_15_dout,
        grad_y_V_pixel_15_empty_n => grad_y_strm_in_V_pixel_15_empty_n,
        grad_y_V_pixel_15_read => Sobel_phase_strm_U0_grad_y_V_pixel_15_read,
        grad_y_V_pixel_16_dout => grad_y_strm_in_V_pixel_16_dout,
        grad_y_V_pixel_16_empty_n => grad_y_strm_in_V_pixel_16_empty_n,
        grad_y_V_pixel_16_read => Sobel_phase_strm_U0_grad_y_V_pixel_16_read,
        grad_y_V_pixel_17_dout => grad_y_strm_in_V_pixel_17_dout,
        grad_y_V_pixel_17_empty_n => grad_y_strm_in_V_pixel_17_empty_n,
        grad_y_V_pixel_17_read => Sobel_phase_strm_U0_grad_y_V_pixel_17_read,
        grad_y_V_pixel_18_dout => grad_y_strm_in_V_pixel_18_dout,
        grad_y_V_pixel_18_empty_n => grad_y_strm_in_V_pixel_18_empty_n,
        grad_y_V_pixel_18_read => Sobel_phase_strm_U0_grad_y_V_pixel_18_read,
        grad_y_V_pixel_19_dout => grad_y_strm_in_V_pixel_19_dout,
        grad_y_V_pixel_19_empty_n => grad_y_strm_in_V_pixel_19_empty_n,
        grad_y_V_pixel_19_read => Sobel_phase_strm_U0_grad_y_V_pixel_19_read,
        grad_y_V_pixel_20_dout => grad_y_strm_in_V_pixel_20_dout,
        grad_y_V_pixel_20_empty_n => grad_y_strm_in_V_pixel_20_empty_n,
        grad_y_V_pixel_20_read => Sobel_phase_strm_U0_grad_y_V_pixel_20_read,
        grad_y_V_pixel_21_dout => grad_y_strm_in_V_pixel_21_dout,
        grad_y_V_pixel_21_empty_n => grad_y_strm_in_V_pixel_21_empty_n,
        grad_y_V_pixel_21_read => Sobel_phase_strm_U0_grad_y_V_pixel_21_read,
        grad_y_V_pixel_22_dout => grad_y_strm_in_V_pixel_22_dout,
        grad_y_V_pixel_22_empty_n => grad_y_strm_in_V_pixel_22_empty_n,
        grad_y_V_pixel_22_read => Sobel_phase_strm_U0_grad_y_V_pixel_22_read,
        grad_y_V_pixel_23_dout => grad_y_strm_in_V_pixel_23_dout,
        grad_y_V_pixel_23_empty_n => grad_y_strm_in_V_pixel_23_empty_n,
        grad_y_V_pixel_23_read => Sobel_phase_strm_U0_grad_y_V_pixel_23_read,
        grad_y_V_pixel_24_dout => grad_y_strm_in_V_pixel_24_dout,
        grad_y_V_pixel_24_empty_n => grad_y_strm_in_V_pixel_24_empty_n,
        grad_y_V_pixel_24_read => Sobel_phase_strm_U0_grad_y_V_pixel_24_read,
        grad_y_V_pixel_25_dout => grad_y_strm_in_V_pixel_25_dout,
        grad_y_V_pixel_25_empty_n => grad_y_strm_in_V_pixel_25_empty_n,
        grad_y_V_pixel_25_read => Sobel_phase_strm_U0_grad_y_V_pixel_25_read,
        grad_y_V_pixel_26_dout => grad_y_strm_in_V_pixel_26_dout,
        grad_y_V_pixel_26_empty_n => grad_y_strm_in_V_pixel_26_empty_n,
        grad_y_V_pixel_26_read => Sobel_phase_strm_U0_grad_y_V_pixel_26_read,
        grad_y_V_pixel_27_dout => grad_y_strm_in_V_pixel_27_dout,
        grad_y_V_pixel_27_empty_n => grad_y_strm_in_V_pixel_27_empty_n,
        grad_y_V_pixel_27_read => Sobel_phase_strm_U0_grad_y_V_pixel_27_read,
        grad_y_V_pixel_28_dout => grad_y_strm_in_V_pixel_28_dout,
        grad_y_V_pixel_28_empty_n => grad_y_strm_in_V_pixel_28_empty_n,
        grad_y_V_pixel_28_read => Sobel_phase_strm_U0_grad_y_V_pixel_28_read,
        grad_y_V_pixel_29_dout => grad_y_strm_in_V_pixel_29_dout,
        grad_y_V_pixel_29_empty_n => grad_y_strm_in_V_pixel_29_empty_n,
        grad_y_V_pixel_29_read => Sobel_phase_strm_U0_grad_y_V_pixel_29_read,
        grad_y_V_pixel_30_dout => grad_y_strm_in_V_pixel_30_dout,
        grad_y_V_pixel_30_empty_n => grad_y_strm_in_V_pixel_30_empty_n,
        grad_y_V_pixel_30_read => Sobel_phase_strm_U0_grad_y_V_pixel_30_read,
        grad_y_V_pixel_31_dout => grad_y_strm_in_V_pixel_31_dout,
        grad_y_V_pixel_31_empty_n => grad_y_strm_in_V_pixel_31_empty_n,
        grad_y_V_pixel_31_read => Sobel_phase_strm_U0_grad_y_V_pixel_31_read,
        grad_y_V_pixel_32_dout => grad_y_strm_in_V_pixel_32_dout,
        grad_y_V_pixel_32_empty_n => grad_y_strm_in_V_pixel_32_empty_n,
        grad_y_V_pixel_32_read => Sobel_phase_strm_U0_grad_y_V_pixel_32_read,
        grad_y_V_pixel_33_dout => grad_y_strm_in_V_pixel_33_dout,
        grad_y_V_pixel_33_empty_n => grad_y_strm_in_V_pixel_33_empty_n,
        grad_y_V_pixel_33_read => Sobel_phase_strm_U0_grad_y_V_pixel_33_read,
        grad_y_V_pixel_34_dout => grad_y_strm_in_V_pixel_34_dout,
        grad_y_V_pixel_34_empty_n => grad_y_strm_in_V_pixel_34_empty_n,
        grad_y_V_pixel_34_read => Sobel_phase_strm_U0_grad_y_V_pixel_34_read,
        grad_y_V_pixel_35_dout => grad_y_strm_in_V_pixel_35_dout,
        grad_y_V_pixel_35_empty_n => grad_y_strm_in_V_pixel_35_empty_n,
        grad_y_V_pixel_35_read => Sobel_phase_strm_U0_grad_y_V_pixel_35_read,
        grad_y_V_pixel_36_dout => grad_y_strm_in_V_pixel_36_dout,
        grad_y_V_pixel_36_empty_n => grad_y_strm_in_V_pixel_36_empty_n,
        grad_y_V_pixel_36_read => Sobel_phase_strm_U0_grad_y_V_pixel_36_read,
        grad_y_V_pixel_37_dout => grad_y_strm_in_V_pixel_37_dout,
        grad_y_V_pixel_37_empty_n => grad_y_strm_in_V_pixel_37_empty_n,
        grad_y_V_pixel_37_read => Sobel_phase_strm_U0_grad_y_V_pixel_37_read,
        grad_y_V_pixel_38_dout => grad_y_strm_in_V_pixel_38_dout,
        grad_y_V_pixel_38_empty_n => grad_y_strm_in_V_pixel_38_empty_n,
        grad_y_V_pixel_38_read => Sobel_phase_strm_U0_grad_y_V_pixel_38_read,
        grad_y_V_pixel_39_dout => grad_y_strm_in_V_pixel_39_dout,
        grad_y_V_pixel_39_empty_n => grad_y_strm_in_V_pixel_39_empty_n,
        grad_y_V_pixel_39_read => Sobel_phase_strm_U0_grad_y_V_pixel_39_read,
        grad_y_V_pixel_40_dout => grad_y_strm_in_V_pixel_40_dout,
        grad_y_V_pixel_40_empty_n => grad_y_strm_in_V_pixel_40_empty_n,
        grad_y_V_pixel_40_read => Sobel_phase_strm_U0_grad_y_V_pixel_40_read,
        grad_y_V_pixel_41_dout => grad_y_strm_in_V_pixel_41_dout,
        grad_y_V_pixel_41_empty_n => grad_y_strm_in_V_pixel_41_empty_n,
        grad_y_V_pixel_41_read => Sobel_phase_strm_U0_grad_y_V_pixel_41_read,
        output_V_pixel_0_din => Sobel_phase_strm_U0_output_V_pixel_0_din,
        output_V_pixel_0_full_n => strm_out_V_pixel_0_full_n,
        output_V_pixel_0_write => Sobel_phase_strm_U0_output_V_pixel_0_write,
        output_V_pixel_1_din => Sobel_phase_strm_U0_output_V_pixel_1_din,
        output_V_pixel_1_full_n => strm_out_V_pixel_1_full_n,
        output_V_pixel_1_write => Sobel_phase_strm_U0_output_V_pixel_1_write,
        output_V_pixel_2_din => Sobel_phase_strm_U0_output_V_pixel_2_din,
        output_V_pixel_2_full_n => strm_out_V_pixel_2_full_n,
        output_V_pixel_2_write => Sobel_phase_strm_U0_output_V_pixel_2_write,
        output_V_pixel_3_din => Sobel_phase_strm_U0_output_V_pixel_3_din,
        output_V_pixel_3_full_n => strm_out_V_pixel_3_full_n,
        output_V_pixel_3_write => Sobel_phase_strm_U0_output_V_pixel_3_write,
        output_V_pixel_4_din => Sobel_phase_strm_U0_output_V_pixel_4_din,
        output_V_pixel_4_full_n => strm_out_V_pixel_4_full_n,
        output_V_pixel_4_write => Sobel_phase_strm_U0_output_V_pixel_4_write,
        output_V_pixel_5_din => Sobel_phase_strm_U0_output_V_pixel_5_din,
        output_V_pixel_5_full_n => strm_out_V_pixel_5_full_n,
        output_V_pixel_5_write => Sobel_phase_strm_U0_output_V_pixel_5_write,
        output_V_pixel_6_din => Sobel_phase_strm_U0_output_V_pixel_6_din,
        output_V_pixel_6_full_n => strm_out_V_pixel_6_full_n,
        output_V_pixel_6_write => Sobel_phase_strm_U0_output_V_pixel_6_write,
        output_V_pixel_7_din => Sobel_phase_strm_U0_output_V_pixel_7_din,
        output_V_pixel_7_full_n => strm_out_V_pixel_7_full_n,
        output_V_pixel_7_write => Sobel_phase_strm_U0_output_V_pixel_7_write,
        output_V_pixel_8_din => Sobel_phase_strm_U0_output_V_pixel_8_din,
        output_V_pixel_8_full_n => strm_out_V_pixel_8_full_n,
        output_V_pixel_8_write => Sobel_phase_strm_U0_output_V_pixel_8_write,
        output_V_pixel_9_din => Sobel_phase_strm_U0_output_V_pixel_9_din,
        output_V_pixel_9_full_n => strm_out_V_pixel_9_full_n,
        output_V_pixel_9_write => Sobel_phase_strm_U0_output_V_pixel_9_write,
        output_V_pixel_10_din => Sobel_phase_strm_U0_output_V_pixel_10_din,
        output_V_pixel_10_full_n => strm_out_V_pixel_10_full_n,
        output_V_pixel_10_write => Sobel_phase_strm_U0_output_V_pixel_10_write,
        output_V_pixel_11_din => Sobel_phase_strm_U0_output_V_pixel_11_din,
        output_V_pixel_11_full_n => strm_out_V_pixel_11_full_n,
        output_V_pixel_11_write => Sobel_phase_strm_U0_output_V_pixel_11_write,
        output_V_pixel_12_din => Sobel_phase_strm_U0_output_V_pixel_12_din,
        output_V_pixel_12_full_n => strm_out_V_pixel_12_full_n,
        output_V_pixel_12_write => Sobel_phase_strm_U0_output_V_pixel_12_write,
        output_V_pixel_13_din => Sobel_phase_strm_U0_output_V_pixel_13_din,
        output_V_pixel_13_full_n => strm_out_V_pixel_13_full_n,
        output_V_pixel_13_write => Sobel_phase_strm_U0_output_V_pixel_13_write,
        output_V_pixel_14_din => Sobel_phase_strm_U0_output_V_pixel_14_din,
        output_V_pixel_14_full_n => strm_out_V_pixel_14_full_n,
        output_V_pixel_14_write => Sobel_phase_strm_U0_output_V_pixel_14_write,
        output_V_pixel_15_din => Sobel_phase_strm_U0_output_V_pixel_15_din,
        output_V_pixel_15_full_n => strm_out_V_pixel_15_full_n,
        output_V_pixel_15_write => Sobel_phase_strm_U0_output_V_pixel_15_write,
        output_V_pixel_16_din => Sobel_phase_strm_U0_output_V_pixel_16_din,
        output_V_pixel_16_full_n => strm_out_V_pixel_16_full_n,
        output_V_pixel_16_write => Sobel_phase_strm_U0_output_V_pixel_16_write,
        output_V_pixel_17_din => Sobel_phase_strm_U0_output_V_pixel_17_din,
        output_V_pixel_17_full_n => strm_out_V_pixel_17_full_n,
        output_V_pixel_17_write => Sobel_phase_strm_U0_output_V_pixel_17_write,
        output_V_pixel_18_din => Sobel_phase_strm_U0_output_V_pixel_18_din,
        output_V_pixel_18_full_n => strm_out_V_pixel_18_full_n,
        output_V_pixel_18_write => Sobel_phase_strm_U0_output_V_pixel_18_write,
        output_V_pixel_19_din => Sobel_phase_strm_U0_output_V_pixel_19_din,
        output_V_pixel_19_full_n => strm_out_V_pixel_19_full_n,
        output_V_pixel_19_write => Sobel_phase_strm_U0_output_V_pixel_19_write,
        output_V_pixel_20_din => Sobel_phase_strm_U0_output_V_pixel_20_din,
        output_V_pixel_20_full_n => strm_out_V_pixel_20_full_n,
        output_V_pixel_20_write => Sobel_phase_strm_U0_output_V_pixel_20_write,
        output_V_pixel_21_din => Sobel_phase_strm_U0_output_V_pixel_21_din,
        output_V_pixel_21_full_n => strm_out_V_pixel_21_full_n,
        output_V_pixel_21_write => Sobel_phase_strm_U0_output_V_pixel_21_write,
        output_V_pixel_22_din => Sobel_phase_strm_U0_output_V_pixel_22_din,
        output_V_pixel_22_full_n => strm_out_V_pixel_22_full_n,
        output_V_pixel_22_write => Sobel_phase_strm_U0_output_V_pixel_22_write,
        output_V_pixel_23_din => Sobel_phase_strm_U0_output_V_pixel_23_din,
        output_V_pixel_23_full_n => strm_out_V_pixel_23_full_n,
        output_V_pixel_23_write => Sobel_phase_strm_U0_output_V_pixel_23_write,
        output_V_pixel_24_din => Sobel_phase_strm_U0_output_V_pixel_24_din,
        output_V_pixel_24_full_n => strm_out_V_pixel_24_full_n,
        output_V_pixel_24_write => Sobel_phase_strm_U0_output_V_pixel_24_write,
        output_V_pixel_25_din => Sobel_phase_strm_U0_output_V_pixel_25_din,
        output_V_pixel_25_full_n => strm_out_V_pixel_25_full_n,
        output_V_pixel_25_write => Sobel_phase_strm_U0_output_V_pixel_25_write,
        output_V_pixel_26_din => Sobel_phase_strm_U0_output_V_pixel_26_din,
        output_V_pixel_26_full_n => strm_out_V_pixel_26_full_n,
        output_V_pixel_26_write => Sobel_phase_strm_U0_output_V_pixel_26_write,
        output_V_pixel_27_din => Sobel_phase_strm_U0_output_V_pixel_27_din,
        output_V_pixel_27_full_n => strm_out_V_pixel_27_full_n,
        output_V_pixel_27_write => Sobel_phase_strm_U0_output_V_pixel_27_write,
        output_V_pixel_28_din => Sobel_phase_strm_U0_output_V_pixel_28_din,
        output_V_pixel_28_full_n => strm_out_V_pixel_28_full_n,
        output_V_pixel_28_write => Sobel_phase_strm_U0_output_V_pixel_28_write,
        output_V_pixel_29_din => Sobel_phase_strm_U0_output_V_pixel_29_din,
        output_V_pixel_29_full_n => strm_out_V_pixel_29_full_n,
        output_V_pixel_29_write => Sobel_phase_strm_U0_output_V_pixel_29_write,
        output_V_pixel_30_din => Sobel_phase_strm_U0_output_V_pixel_30_din,
        output_V_pixel_30_full_n => strm_out_V_pixel_30_full_n,
        output_V_pixel_30_write => Sobel_phase_strm_U0_output_V_pixel_30_write,
        output_V_pixel_31_din => Sobel_phase_strm_U0_output_V_pixel_31_din,
        output_V_pixel_31_full_n => strm_out_V_pixel_31_full_n,
        output_V_pixel_31_write => Sobel_phase_strm_U0_output_V_pixel_31_write,
        output_V_pixel_32_din => Sobel_phase_strm_U0_output_V_pixel_32_din,
        output_V_pixel_32_full_n => strm_out_V_pixel_32_full_n,
        output_V_pixel_32_write => Sobel_phase_strm_U0_output_V_pixel_32_write,
        output_V_pixel_33_din => Sobel_phase_strm_U0_output_V_pixel_33_din,
        output_V_pixel_33_full_n => strm_out_V_pixel_33_full_n,
        output_V_pixel_33_write => Sobel_phase_strm_U0_output_V_pixel_33_write,
        output_V_pixel_34_din => Sobel_phase_strm_U0_output_V_pixel_34_din,
        output_V_pixel_34_full_n => strm_out_V_pixel_34_full_n,
        output_V_pixel_34_write => Sobel_phase_strm_U0_output_V_pixel_34_write,
        output_V_pixel_35_din => Sobel_phase_strm_U0_output_V_pixel_35_din,
        output_V_pixel_35_full_n => strm_out_V_pixel_35_full_n,
        output_V_pixel_35_write => Sobel_phase_strm_U0_output_V_pixel_35_write,
        output_V_pixel_36_din => Sobel_phase_strm_U0_output_V_pixel_36_din,
        output_V_pixel_36_full_n => strm_out_V_pixel_36_full_n,
        output_V_pixel_36_write => Sobel_phase_strm_U0_output_V_pixel_36_write,
        output_V_pixel_37_din => Sobel_phase_strm_U0_output_V_pixel_37_din,
        output_V_pixel_37_full_n => strm_out_V_pixel_37_full_n,
        output_V_pixel_37_write => Sobel_phase_strm_U0_output_V_pixel_37_write,
        output_V_pixel_38_din => Sobel_phase_strm_U0_output_V_pixel_38_din,
        output_V_pixel_38_full_n => strm_out_V_pixel_38_full_n,
        output_V_pixel_38_write => Sobel_phase_strm_U0_output_V_pixel_38_write,
        output_V_pixel_39_din => Sobel_phase_strm_U0_output_V_pixel_39_din,
        output_V_pixel_39_full_n => strm_out_V_pixel_39_full_n,
        output_V_pixel_39_write => Sobel_phase_strm_U0_output_V_pixel_39_write,
        output_V_pixel_40_din => Sobel_phase_strm_U0_output_V_pixel_40_din,
        output_V_pixel_40_full_n => strm_out_V_pixel_40_full_n,
        output_V_pixel_40_write => Sobel_phase_strm_U0_output_V_pixel_40_write,
        output_V_pixel_41_din => Sobel_phase_strm_U0_output_V_pixel_41_din,
        output_V_pixel_41_full_n => strm_out_V_pixel_41_full_n,
        output_V_pixel_41_write => Sobel_phase_strm_U0_output_V_pixel_41_write);

    Sobel_downstrm2upstrm_array_of_pixel_1_U0 : component Sobel_downstrm2upstrm_array_of_pixel_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_start,
        ap_done => Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_done,
        ap_continue => Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_continue,
        ap_idle => Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_idle,
        ap_ready => Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_ready,
        src_V_pixel_0_dout => strm_out_V_pixel_0_dout,
        src_V_pixel_0_empty_n => strm_out_V_pixel_0_empty_n,
        src_V_pixel_0_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_0_read,
        src_V_pixel_1_dout => strm_out_V_pixel_1_dout,
        src_V_pixel_1_empty_n => strm_out_V_pixel_1_empty_n,
        src_V_pixel_1_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_1_read,
        src_V_pixel_2_dout => strm_out_V_pixel_2_dout,
        src_V_pixel_2_empty_n => strm_out_V_pixel_2_empty_n,
        src_V_pixel_2_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_2_read,
        src_V_pixel_3_dout => strm_out_V_pixel_3_dout,
        src_V_pixel_3_empty_n => strm_out_V_pixel_3_empty_n,
        src_V_pixel_3_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_3_read,
        src_V_pixel_4_dout => strm_out_V_pixel_4_dout,
        src_V_pixel_4_empty_n => strm_out_V_pixel_4_empty_n,
        src_V_pixel_4_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_4_read,
        src_V_pixel_5_dout => strm_out_V_pixel_5_dout,
        src_V_pixel_5_empty_n => strm_out_V_pixel_5_empty_n,
        src_V_pixel_5_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_5_read,
        src_V_pixel_6_dout => strm_out_V_pixel_6_dout,
        src_V_pixel_6_empty_n => strm_out_V_pixel_6_empty_n,
        src_V_pixel_6_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_6_read,
        src_V_pixel_7_dout => strm_out_V_pixel_7_dout,
        src_V_pixel_7_empty_n => strm_out_V_pixel_7_empty_n,
        src_V_pixel_7_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_7_read,
        src_V_pixel_8_dout => strm_out_V_pixel_8_dout,
        src_V_pixel_8_empty_n => strm_out_V_pixel_8_empty_n,
        src_V_pixel_8_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_8_read,
        src_V_pixel_9_dout => strm_out_V_pixel_9_dout,
        src_V_pixel_9_empty_n => strm_out_V_pixel_9_empty_n,
        src_V_pixel_9_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_9_read,
        src_V_pixel_10_dout => strm_out_V_pixel_10_dout,
        src_V_pixel_10_empty_n => strm_out_V_pixel_10_empty_n,
        src_V_pixel_10_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_10_read,
        src_V_pixel_11_dout => strm_out_V_pixel_11_dout,
        src_V_pixel_11_empty_n => strm_out_V_pixel_11_empty_n,
        src_V_pixel_11_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_11_read,
        src_V_pixel_12_dout => strm_out_V_pixel_12_dout,
        src_V_pixel_12_empty_n => strm_out_V_pixel_12_empty_n,
        src_V_pixel_12_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_12_read,
        src_V_pixel_13_dout => strm_out_V_pixel_13_dout,
        src_V_pixel_13_empty_n => strm_out_V_pixel_13_empty_n,
        src_V_pixel_13_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_13_read,
        src_V_pixel_14_dout => strm_out_V_pixel_14_dout,
        src_V_pixel_14_empty_n => strm_out_V_pixel_14_empty_n,
        src_V_pixel_14_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_14_read,
        src_V_pixel_15_dout => strm_out_V_pixel_15_dout,
        src_V_pixel_15_empty_n => strm_out_V_pixel_15_empty_n,
        src_V_pixel_15_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_15_read,
        src_V_pixel_16_dout => strm_out_V_pixel_16_dout,
        src_V_pixel_16_empty_n => strm_out_V_pixel_16_empty_n,
        src_V_pixel_16_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_16_read,
        src_V_pixel_17_dout => strm_out_V_pixel_17_dout,
        src_V_pixel_17_empty_n => strm_out_V_pixel_17_empty_n,
        src_V_pixel_17_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_17_read,
        src_V_pixel_18_dout => strm_out_V_pixel_18_dout,
        src_V_pixel_18_empty_n => strm_out_V_pixel_18_empty_n,
        src_V_pixel_18_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_18_read,
        src_V_pixel_19_dout => strm_out_V_pixel_19_dout,
        src_V_pixel_19_empty_n => strm_out_V_pixel_19_empty_n,
        src_V_pixel_19_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_19_read,
        src_V_pixel_20_dout => strm_out_V_pixel_20_dout,
        src_V_pixel_20_empty_n => strm_out_V_pixel_20_empty_n,
        src_V_pixel_20_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_20_read,
        src_V_pixel_21_dout => strm_out_V_pixel_21_dout,
        src_V_pixel_21_empty_n => strm_out_V_pixel_21_empty_n,
        src_V_pixel_21_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_21_read,
        src_V_pixel_22_dout => strm_out_V_pixel_22_dout,
        src_V_pixel_22_empty_n => strm_out_V_pixel_22_empty_n,
        src_V_pixel_22_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_22_read,
        src_V_pixel_23_dout => strm_out_V_pixel_23_dout,
        src_V_pixel_23_empty_n => strm_out_V_pixel_23_empty_n,
        src_V_pixel_23_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_23_read,
        src_V_pixel_24_dout => strm_out_V_pixel_24_dout,
        src_V_pixel_24_empty_n => strm_out_V_pixel_24_empty_n,
        src_V_pixel_24_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_24_read,
        src_V_pixel_25_dout => strm_out_V_pixel_25_dout,
        src_V_pixel_25_empty_n => strm_out_V_pixel_25_empty_n,
        src_V_pixel_25_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_25_read,
        src_V_pixel_26_dout => strm_out_V_pixel_26_dout,
        src_V_pixel_26_empty_n => strm_out_V_pixel_26_empty_n,
        src_V_pixel_26_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_26_read,
        src_V_pixel_27_dout => strm_out_V_pixel_27_dout,
        src_V_pixel_27_empty_n => strm_out_V_pixel_27_empty_n,
        src_V_pixel_27_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_27_read,
        src_V_pixel_28_dout => strm_out_V_pixel_28_dout,
        src_V_pixel_28_empty_n => strm_out_V_pixel_28_empty_n,
        src_V_pixel_28_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_28_read,
        src_V_pixel_29_dout => strm_out_V_pixel_29_dout,
        src_V_pixel_29_empty_n => strm_out_V_pixel_29_empty_n,
        src_V_pixel_29_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_29_read,
        src_V_pixel_30_dout => strm_out_V_pixel_30_dout,
        src_V_pixel_30_empty_n => strm_out_V_pixel_30_empty_n,
        src_V_pixel_30_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_30_read,
        src_V_pixel_31_dout => strm_out_V_pixel_31_dout,
        src_V_pixel_31_empty_n => strm_out_V_pixel_31_empty_n,
        src_V_pixel_31_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_31_read,
        src_V_pixel_32_dout => strm_out_V_pixel_32_dout,
        src_V_pixel_32_empty_n => strm_out_V_pixel_32_empty_n,
        src_V_pixel_32_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_32_read,
        src_V_pixel_33_dout => strm_out_V_pixel_33_dout,
        src_V_pixel_33_empty_n => strm_out_V_pixel_33_empty_n,
        src_V_pixel_33_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_33_read,
        src_V_pixel_34_dout => strm_out_V_pixel_34_dout,
        src_V_pixel_34_empty_n => strm_out_V_pixel_34_empty_n,
        src_V_pixel_34_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_34_read,
        src_V_pixel_35_dout => strm_out_V_pixel_35_dout,
        src_V_pixel_35_empty_n => strm_out_V_pixel_35_empty_n,
        src_V_pixel_35_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_35_read,
        src_V_pixel_36_dout => strm_out_V_pixel_36_dout,
        src_V_pixel_36_empty_n => strm_out_V_pixel_36_empty_n,
        src_V_pixel_36_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_36_read,
        src_V_pixel_37_dout => strm_out_V_pixel_37_dout,
        src_V_pixel_37_empty_n => strm_out_V_pixel_37_empty_n,
        src_V_pixel_37_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_37_read,
        src_V_pixel_38_dout => strm_out_V_pixel_38_dout,
        src_V_pixel_38_empty_n => strm_out_V_pixel_38_empty_n,
        src_V_pixel_38_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_38_read,
        src_V_pixel_39_dout => strm_out_V_pixel_39_dout,
        src_V_pixel_39_empty_n => strm_out_V_pixel_39_empty_n,
        src_V_pixel_39_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_39_read,
        src_V_pixel_40_dout => strm_out_V_pixel_40_dout,
        src_V_pixel_40_empty_n => strm_out_V_pixel_40_empty_n,
        src_V_pixel_40_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_40_read,
        src_V_pixel_41_dout => strm_out_V_pixel_41_dout,
        src_V_pixel_41_empty_n => strm_out_V_pixel_41_empty_n,
        src_V_pixel_41_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_41_read,
        dst_V_pixel_0_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_0_TDATA,
        dst_V_pixel_0_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_0_TVALID,
        dst_V_pixel_0_TREADY => output_V_pixel_0_TREADY,
        dst_V_pixel_1_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_1_TDATA,
        dst_V_pixel_1_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_1_TVALID,
        dst_V_pixel_1_TREADY => output_V_pixel_1_TREADY,
        dst_V_pixel_2_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_2_TDATA,
        dst_V_pixel_2_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_2_TVALID,
        dst_V_pixel_2_TREADY => output_V_pixel_2_TREADY,
        dst_V_pixel_3_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_3_TDATA,
        dst_V_pixel_3_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_3_TVALID,
        dst_V_pixel_3_TREADY => output_V_pixel_3_TREADY,
        dst_V_pixel_4_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_4_TDATA,
        dst_V_pixel_4_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_4_TVALID,
        dst_V_pixel_4_TREADY => output_V_pixel_4_TREADY,
        dst_V_pixel_5_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_5_TDATA,
        dst_V_pixel_5_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_5_TVALID,
        dst_V_pixel_5_TREADY => output_V_pixel_5_TREADY,
        dst_V_pixel_6_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_6_TDATA,
        dst_V_pixel_6_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_6_TVALID,
        dst_V_pixel_6_TREADY => output_V_pixel_6_TREADY,
        dst_V_pixel_7_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_7_TDATA,
        dst_V_pixel_7_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_7_TVALID,
        dst_V_pixel_7_TREADY => output_V_pixel_7_TREADY,
        dst_V_pixel_8_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_8_TDATA,
        dst_V_pixel_8_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_8_TVALID,
        dst_V_pixel_8_TREADY => output_V_pixel_8_TREADY,
        dst_V_pixel_9_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_9_TDATA,
        dst_V_pixel_9_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_9_TVALID,
        dst_V_pixel_9_TREADY => output_V_pixel_9_TREADY,
        dst_V_pixel_10_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_10_TDATA,
        dst_V_pixel_10_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_10_TVALID,
        dst_V_pixel_10_TREADY => output_V_pixel_10_TREADY,
        dst_V_pixel_11_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_11_TDATA,
        dst_V_pixel_11_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_11_TVALID,
        dst_V_pixel_11_TREADY => output_V_pixel_11_TREADY,
        dst_V_pixel_12_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_12_TDATA,
        dst_V_pixel_12_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_12_TVALID,
        dst_V_pixel_12_TREADY => output_V_pixel_12_TREADY,
        dst_V_pixel_13_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_13_TDATA,
        dst_V_pixel_13_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_13_TVALID,
        dst_V_pixel_13_TREADY => output_V_pixel_13_TREADY,
        dst_V_pixel_14_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_14_TDATA,
        dst_V_pixel_14_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_14_TVALID,
        dst_V_pixel_14_TREADY => output_V_pixel_14_TREADY,
        dst_V_pixel_15_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_15_TDATA,
        dst_V_pixel_15_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_15_TVALID,
        dst_V_pixel_15_TREADY => output_V_pixel_15_TREADY,
        dst_V_pixel_16_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_16_TDATA,
        dst_V_pixel_16_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_16_TVALID,
        dst_V_pixel_16_TREADY => output_V_pixel_16_TREADY,
        dst_V_pixel_17_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_17_TDATA,
        dst_V_pixel_17_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_17_TVALID,
        dst_V_pixel_17_TREADY => output_V_pixel_17_TREADY,
        dst_V_pixel_18_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_18_TDATA,
        dst_V_pixel_18_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_18_TVALID,
        dst_V_pixel_18_TREADY => output_V_pixel_18_TREADY,
        dst_V_pixel_19_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_19_TDATA,
        dst_V_pixel_19_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_19_TVALID,
        dst_V_pixel_19_TREADY => output_V_pixel_19_TREADY,
        dst_V_pixel_20_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_20_TDATA,
        dst_V_pixel_20_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_20_TVALID,
        dst_V_pixel_20_TREADY => output_V_pixel_20_TREADY,
        dst_V_pixel_21_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_21_TDATA,
        dst_V_pixel_21_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_21_TVALID,
        dst_V_pixel_21_TREADY => output_V_pixel_21_TREADY,
        dst_V_pixel_22_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_22_TDATA,
        dst_V_pixel_22_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_22_TVALID,
        dst_V_pixel_22_TREADY => output_V_pixel_22_TREADY,
        dst_V_pixel_23_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_23_TDATA,
        dst_V_pixel_23_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_23_TVALID,
        dst_V_pixel_23_TREADY => output_V_pixel_23_TREADY,
        dst_V_pixel_24_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_24_TDATA,
        dst_V_pixel_24_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_24_TVALID,
        dst_V_pixel_24_TREADY => output_V_pixel_24_TREADY,
        dst_V_pixel_25_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_25_TDATA,
        dst_V_pixel_25_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_25_TVALID,
        dst_V_pixel_25_TREADY => output_V_pixel_25_TREADY,
        dst_V_pixel_26_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_26_TDATA,
        dst_V_pixel_26_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_26_TVALID,
        dst_V_pixel_26_TREADY => output_V_pixel_26_TREADY,
        dst_V_pixel_27_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_27_TDATA,
        dst_V_pixel_27_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_27_TVALID,
        dst_V_pixel_27_TREADY => output_V_pixel_27_TREADY,
        dst_V_pixel_28_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_28_TDATA,
        dst_V_pixel_28_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_28_TVALID,
        dst_V_pixel_28_TREADY => output_V_pixel_28_TREADY,
        dst_V_pixel_29_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_29_TDATA,
        dst_V_pixel_29_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_29_TVALID,
        dst_V_pixel_29_TREADY => output_V_pixel_29_TREADY,
        dst_V_pixel_30_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_30_TDATA,
        dst_V_pixel_30_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_30_TVALID,
        dst_V_pixel_30_TREADY => output_V_pixel_30_TREADY,
        dst_V_pixel_31_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_31_TDATA,
        dst_V_pixel_31_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_31_TVALID,
        dst_V_pixel_31_TREADY => output_V_pixel_31_TREADY,
        dst_V_pixel_32_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_32_TDATA,
        dst_V_pixel_32_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_32_TVALID,
        dst_V_pixel_32_TREADY => output_V_pixel_32_TREADY,
        dst_V_pixel_33_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_33_TDATA,
        dst_V_pixel_33_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_33_TVALID,
        dst_V_pixel_33_TREADY => output_V_pixel_33_TREADY,
        dst_V_pixel_34_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_34_TDATA,
        dst_V_pixel_34_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_34_TVALID,
        dst_V_pixel_34_TREADY => output_V_pixel_34_TREADY,
        dst_V_pixel_35_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_35_TDATA,
        dst_V_pixel_35_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_35_TVALID,
        dst_V_pixel_35_TREADY => output_V_pixel_35_TREADY,
        dst_V_pixel_36_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_36_TDATA,
        dst_V_pixel_36_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_36_TVALID,
        dst_V_pixel_36_TREADY => output_V_pixel_36_TREADY,
        dst_V_pixel_37_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_37_TDATA,
        dst_V_pixel_37_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_37_TVALID,
        dst_V_pixel_37_TREADY => output_V_pixel_37_TREADY,
        dst_V_pixel_38_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_38_TDATA,
        dst_V_pixel_38_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_38_TVALID,
        dst_V_pixel_38_TREADY => output_V_pixel_38_TREADY,
        dst_V_pixel_39_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_39_TDATA,
        dst_V_pixel_39_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_39_TVALID,
        dst_V_pixel_39_TREADY => output_V_pixel_39_TREADY,
        dst_V_pixel_40_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_40_TDATA,
        dst_V_pixel_40_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_40_TVALID,
        dst_V_pixel_40_TREADY => output_V_pixel_40_TREADY,
        dst_V_pixel_41_TDATA => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_41_TDATA,
        dst_V_pixel_41_TVALID => Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_41_TVALID,
        dst_V_pixel_41_TREADY => output_V_pixel_41_TREADY);

    grad_x_strm_in_V_pixel_0_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel_din,
        if_full_n => grad_x_strm_in_V_pixel_0_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel_write,
        if_dout => grad_x_strm_in_V_pixel_0_dout,
        if_empty_n => grad_x_strm_in_V_pixel_0_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_0_read);

    grad_x_strm_in_V_pixel_1_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel42_din,
        if_full_n => grad_x_strm_in_V_pixel_1_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel42_write,
        if_dout => grad_x_strm_in_V_pixel_1_dout,
        if_empty_n => grad_x_strm_in_V_pixel_1_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_1_read);

    grad_x_strm_in_V_pixel_2_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel43_din,
        if_full_n => grad_x_strm_in_V_pixel_2_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel43_write,
        if_dout => grad_x_strm_in_V_pixel_2_dout,
        if_empty_n => grad_x_strm_in_V_pixel_2_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_2_read);

    grad_x_strm_in_V_pixel_3_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel44_din,
        if_full_n => grad_x_strm_in_V_pixel_3_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel44_write,
        if_dout => grad_x_strm_in_V_pixel_3_dout,
        if_empty_n => grad_x_strm_in_V_pixel_3_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_3_read);

    grad_x_strm_in_V_pixel_4_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel45_din,
        if_full_n => grad_x_strm_in_V_pixel_4_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel45_write,
        if_dout => grad_x_strm_in_V_pixel_4_dout,
        if_empty_n => grad_x_strm_in_V_pixel_4_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_4_read);

    grad_x_strm_in_V_pixel_5_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_5
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel46_din,
        if_full_n => grad_x_strm_in_V_pixel_5_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel46_write,
        if_dout => grad_x_strm_in_V_pixel_5_dout,
        if_empty_n => grad_x_strm_in_V_pixel_5_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_5_read);

    grad_x_strm_in_V_pixel_6_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel47_din,
        if_full_n => grad_x_strm_in_V_pixel_6_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel47_write,
        if_dout => grad_x_strm_in_V_pixel_6_dout,
        if_empty_n => grad_x_strm_in_V_pixel_6_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_6_read);

    grad_x_strm_in_V_pixel_7_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel48_din,
        if_full_n => grad_x_strm_in_V_pixel_7_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel48_write,
        if_dout => grad_x_strm_in_V_pixel_7_dout,
        if_empty_n => grad_x_strm_in_V_pixel_7_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_7_read);

    grad_x_strm_in_V_pixel_8_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_8
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel49_din,
        if_full_n => grad_x_strm_in_V_pixel_8_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel49_write,
        if_dout => grad_x_strm_in_V_pixel_8_dout,
        if_empty_n => grad_x_strm_in_V_pixel_8_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_8_read);

    grad_x_strm_in_V_pixel_9_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_9
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel50_din,
        if_full_n => grad_x_strm_in_V_pixel_9_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel50_write,
        if_dout => grad_x_strm_in_V_pixel_9_dout,
        if_empty_n => grad_x_strm_in_V_pixel_9_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_9_read);

    grad_x_strm_in_V_pixel_10_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_10
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel51_din,
        if_full_n => grad_x_strm_in_V_pixel_10_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel51_write,
        if_dout => grad_x_strm_in_V_pixel_10_dout,
        if_empty_n => grad_x_strm_in_V_pixel_10_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_10_read);

    grad_x_strm_in_V_pixel_11_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_11
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel52_din,
        if_full_n => grad_x_strm_in_V_pixel_11_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel52_write,
        if_dout => grad_x_strm_in_V_pixel_11_dout,
        if_empty_n => grad_x_strm_in_V_pixel_11_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_11_read);

    grad_x_strm_in_V_pixel_12_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_12
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel53_din,
        if_full_n => grad_x_strm_in_V_pixel_12_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel53_write,
        if_dout => grad_x_strm_in_V_pixel_12_dout,
        if_empty_n => grad_x_strm_in_V_pixel_12_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_12_read);

    grad_x_strm_in_V_pixel_13_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel54_din,
        if_full_n => grad_x_strm_in_V_pixel_13_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel54_write,
        if_dout => grad_x_strm_in_V_pixel_13_dout,
        if_empty_n => grad_x_strm_in_V_pixel_13_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_13_read);

    grad_x_strm_in_V_pixel_14_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_14
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel55_din,
        if_full_n => grad_x_strm_in_V_pixel_14_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel55_write,
        if_dout => grad_x_strm_in_V_pixel_14_dout,
        if_empty_n => grad_x_strm_in_V_pixel_14_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_14_read);

    grad_x_strm_in_V_pixel_15_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_15
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel56_din,
        if_full_n => grad_x_strm_in_V_pixel_15_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel56_write,
        if_dout => grad_x_strm_in_V_pixel_15_dout,
        if_empty_n => grad_x_strm_in_V_pixel_15_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_15_read);

    grad_x_strm_in_V_pixel_16_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel57_din,
        if_full_n => grad_x_strm_in_V_pixel_16_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel57_write,
        if_dout => grad_x_strm_in_V_pixel_16_dout,
        if_empty_n => grad_x_strm_in_V_pixel_16_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_16_read);

    grad_x_strm_in_V_pixel_17_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_17
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel58_din,
        if_full_n => grad_x_strm_in_V_pixel_17_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel58_write,
        if_dout => grad_x_strm_in_V_pixel_17_dout,
        if_empty_n => grad_x_strm_in_V_pixel_17_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_17_read);

    grad_x_strm_in_V_pixel_18_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_18
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel59_din,
        if_full_n => grad_x_strm_in_V_pixel_18_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel59_write,
        if_dout => grad_x_strm_in_V_pixel_18_dout,
        if_empty_n => grad_x_strm_in_V_pixel_18_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_18_read);

    grad_x_strm_in_V_pixel_19_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_19
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel60_din,
        if_full_n => grad_x_strm_in_V_pixel_19_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel60_write,
        if_dout => grad_x_strm_in_V_pixel_19_dout,
        if_empty_n => grad_x_strm_in_V_pixel_19_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_19_read);

    grad_x_strm_in_V_pixel_20_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_20
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel61_din,
        if_full_n => grad_x_strm_in_V_pixel_20_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel61_write,
        if_dout => grad_x_strm_in_V_pixel_20_dout,
        if_empty_n => grad_x_strm_in_V_pixel_20_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_20_read);

    grad_x_strm_in_V_pixel_21_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_21
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel62_din,
        if_full_n => grad_x_strm_in_V_pixel_21_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel62_write,
        if_dout => grad_x_strm_in_V_pixel_21_dout,
        if_empty_n => grad_x_strm_in_V_pixel_21_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_21_read);

    grad_x_strm_in_V_pixel_22_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_22
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel63_din,
        if_full_n => grad_x_strm_in_V_pixel_22_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel63_write,
        if_dout => grad_x_strm_in_V_pixel_22_dout,
        if_empty_n => grad_x_strm_in_V_pixel_22_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_22_read);

    grad_x_strm_in_V_pixel_23_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_23
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel64_din,
        if_full_n => grad_x_strm_in_V_pixel_23_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel64_write,
        if_dout => grad_x_strm_in_V_pixel_23_dout,
        if_empty_n => grad_x_strm_in_V_pixel_23_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_23_read);

    grad_x_strm_in_V_pixel_24_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_24
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel65_din,
        if_full_n => grad_x_strm_in_V_pixel_24_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel65_write,
        if_dout => grad_x_strm_in_V_pixel_24_dout,
        if_empty_n => grad_x_strm_in_V_pixel_24_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_24_read);

    grad_x_strm_in_V_pixel_25_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_25
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel66_din,
        if_full_n => grad_x_strm_in_V_pixel_25_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel66_write,
        if_dout => grad_x_strm_in_V_pixel_25_dout,
        if_empty_n => grad_x_strm_in_V_pixel_25_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_25_read);

    grad_x_strm_in_V_pixel_26_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_26
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel67_din,
        if_full_n => grad_x_strm_in_V_pixel_26_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel67_write,
        if_dout => grad_x_strm_in_V_pixel_26_dout,
        if_empty_n => grad_x_strm_in_V_pixel_26_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_26_read);

    grad_x_strm_in_V_pixel_27_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_27
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel68_din,
        if_full_n => grad_x_strm_in_V_pixel_27_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel68_write,
        if_dout => grad_x_strm_in_V_pixel_27_dout,
        if_empty_n => grad_x_strm_in_V_pixel_27_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_27_read);

    grad_x_strm_in_V_pixel_28_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_28
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel69_din,
        if_full_n => grad_x_strm_in_V_pixel_28_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel69_write,
        if_dout => grad_x_strm_in_V_pixel_28_dout,
        if_empty_n => grad_x_strm_in_V_pixel_28_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_28_read);

    grad_x_strm_in_V_pixel_29_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_29
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel70_din,
        if_full_n => grad_x_strm_in_V_pixel_29_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel70_write,
        if_dout => grad_x_strm_in_V_pixel_29_dout,
        if_empty_n => grad_x_strm_in_V_pixel_29_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_29_read);

    grad_x_strm_in_V_pixel_30_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_30
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel71_din,
        if_full_n => grad_x_strm_in_V_pixel_30_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel71_write,
        if_dout => grad_x_strm_in_V_pixel_30_dout,
        if_empty_n => grad_x_strm_in_V_pixel_30_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_30_read);

    grad_x_strm_in_V_pixel_31_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_31
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel72_din,
        if_full_n => grad_x_strm_in_V_pixel_31_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel72_write,
        if_dout => grad_x_strm_in_V_pixel_31_dout,
        if_empty_n => grad_x_strm_in_V_pixel_31_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_31_read);

    grad_x_strm_in_V_pixel_32_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_32
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel73_din,
        if_full_n => grad_x_strm_in_V_pixel_32_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel73_write,
        if_dout => grad_x_strm_in_V_pixel_32_dout,
        if_empty_n => grad_x_strm_in_V_pixel_32_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_32_read);

    grad_x_strm_in_V_pixel_33_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_33
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel74_din,
        if_full_n => grad_x_strm_in_V_pixel_33_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel74_write,
        if_dout => grad_x_strm_in_V_pixel_33_dout,
        if_empty_n => grad_x_strm_in_V_pixel_33_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_33_read);

    grad_x_strm_in_V_pixel_34_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_34
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel75_din,
        if_full_n => grad_x_strm_in_V_pixel_34_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel75_write,
        if_dout => grad_x_strm_in_V_pixel_34_dout,
        if_empty_n => grad_x_strm_in_V_pixel_34_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_34_read);

    grad_x_strm_in_V_pixel_35_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_35
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel76_din,
        if_full_n => grad_x_strm_in_V_pixel_35_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel76_write,
        if_dout => grad_x_strm_in_V_pixel_35_dout,
        if_empty_n => grad_x_strm_in_V_pixel_35_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_35_read);

    grad_x_strm_in_V_pixel_36_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_36
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel77_din,
        if_full_n => grad_x_strm_in_V_pixel_36_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel77_write,
        if_dout => grad_x_strm_in_V_pixel_36_dout,
        if_empty_n => grad_x_strm_in_V_pixel_36_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_36_read);

    grad_x_strm_in_V_pixel_37_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_37
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel78_din,
        if_full_n => grad_x_strm_in_V_pixel_37_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel78_write,
        if_dout => grad_x_strm_in_V_pixel_37_dout,
        if_empty_n => grad_x_strm_in_V_pixel_37_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_37_read);

    grad_x_strm_in_V_pixel_38_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_38
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel79_din,
        if_full_n => grad_x_strm_in_V_pixel_38_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel79_write,
        if_dout => grad_x_strm_in_V_pixel_38_dout,
        if_empty_n => grad_x_strm_in_V_pixel_38_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_38_read);

    grad_x_strm_in_V_pixel_39_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_39
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel80_din,
        if_full_n => grad_x_strm_in_V_pixel_39_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel80_write,
        if_dout => grad_x_strm_in_V_pixel_39_dout,
        if_empty_n => grad_x_strm_in_V_pixel_39_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_39_read);

    grad_x_strm_in_V_pixel_40_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_40
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel81_din,
        if_full_n => grad_x_strm_in_V_pixel_40_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel81_write,
        if_dout => grad_x_strm_in_V_pixel_40_dout,
        if_empty_n => grad_x_strm_in_V_pixel_40_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_40_read);

    grad_x_strm_in_V_pixel_41_U : component FIFO_Sobel_vxPhase_grad_x_strm_in_V_pixel_41
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel82_din,
        if_full_n => grad_x_strm_in_V_pixel_41_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_U0_dst_V_pixel82_write,
        if_dout => grad_x_strm_in_V_pixel_41_dout,
        if_empty_n => grad_x_strm_in_V_pixel_41_empty_n,
        if_read => Sobel_phase_strm_U0_grad_x_V_pixel_41_read);

    grad_y_strm_in_V_pixel_0_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_0_din,
        if_full_n => grad_y_strm_in_V_pixel_0_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_0_write,
        if_dout => grad_y_strm_in_V_pixel_0_dout,
        if_empty_n => grad_y_strm_in_V_pixel_0_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_0_read);

    grad_y_strm_in_V_pixel_1_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_1_din,
        if_full_n => grad_y_strm_in_V_pixel_1_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_1_write,
        if_dout => grad_y_strm_in_V_pixel_1_dout,
        if_empty_n => grad_y_strm_in_V_pixel_1_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_1_read);

    grad_y_strm_in_V_pixel_2_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_2_din,
        if_full_n => grad_y_strm_in_V_pixel_2_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_2_write,
        if_dout => grad_y_strm_in_V_pixel_2_dout,
        if_empty_n => grad_y_strm_in_V_pixel_2_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_2_read);

    grad_y_strm_in_V_pixel_3_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_3_din,
        if_full_n => grad_y_strm_in_V_pixel_3_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_3_write,
        if_dout => grad_y_strm_in_V_pixel_3_dout,
        if_empty_n => grad_y_strm_in_V_pixel_3_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_3_read);

    grad_y_strm_in_V_pixel_4_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_4_din,
        if_full_n => grad_y_strm_in_V_pixel_4_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_4_write,
        if_dout => grad_y_strm_in_V_pixel_4_dout,
        if_empty_n => grad_y_strm_in_V_pixel_4_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_4_read);

    grad_y_strm_in_V_pixel_5_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_5
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_5_din,
        if_full_n => grad_y_strm_in_V_pixel_5_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_5_write,
        if_dout => grad_y_strm_in_V_pixel_5_dout,
        if_empty_n => grad_y_strm_in_V_pixel_5_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_5_read);

    grad_y_strm_in_V_pixel_6_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_6_din,
        if_full_n => grad_y_strm_in_V_pixel_6_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_6_write,
        if_dout => grad_y_strm_in_V_pixel_6_dout,
        if_empty_n => grad_y_strm_in_V_pixel_6_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_6_read);

    grad_y_strm_in_V_pixel_7_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_7_din,
        if_full_n => grad_y_strm_in_V_pixel_7_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_7_write,
        if_dout => grad_y_strm_in_V_pixel_7_dout,
        if_empty_n => grad_y_strm_in_V_pixel_7_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_7_read);

    grad_y_strm_in_V_pixel_8_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_8
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_8_din,
        if_full_n => grad_y_strm_in_V_pixel_8_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_8_write,
        if_dout => grad_y_strm_in_V_pixel_8_dout,
        if_empty_n => grad_y_strm_in_V_pixel_8_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_8_read);

    grad_y_strm_in_V_pixel_9_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_9
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_9_din,
        if_full_n => grad_y_strm_in_V_pixel_9_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_9_write,
        if_dout => grad_y_strm_in_V_pixel_9_dout,
        if_empty_n => grad_y_strm_in_V_pixel_9_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_9_read);

    grad_y_strm_in_V_pixel_10_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_10
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_10_din,
        if_full_n => grad_y_strm_in_V_pixel_10_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_10_write,
        if_dout => grad_y_strm_in_V_pixel_10_dout,
        if_empty_n => grad_y_strm_in_V_pixel_10_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_10_read);

    grad_y_strm_in_V_pixel_11_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_11
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_11_din,
        if_full_n => grad_y_strm_in_V_pixel_11_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_11_write,
        if_dout => grad_y_strm_in_V_pixel_11_dout,
        if_empty_n => grad_y_strm_in_V_pixel_11_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_11_read);

    grad_y_strm_in_V_pixel_12_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_12
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_12_din,
        if_full_n => grad_y_strm_in_V_pixel_12_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_12_write,
        if_dout => grad_y_strm_in_V_pixel_12_dout,
        if_empty_n => grad_y_strm_in_V_pixel_12_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_12_read);

    grad_y_strm_in_V_pixel_13_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_13_din,
        if_full_n => grad_y_strm_in_V_pixel_13_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_13_write,
        if_dout => grad_y_strm_in_V_pixel_13_dout,
        if_empty_n => grad_y_strm_in_V_pixel_13_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_13_read);

    grad_y_strm_in_V_pixel_14_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_14
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_14_din,
        if_full_n => grad_y_strm_in_V_pixel_14_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_14_write,
        if_dout => grad_y_strm_in_V_pixel_14_dout,
        if_empty_n => grad_y_strm_in_V_pixel_14_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_14_read);

    grad_y_strm_in_V_pixel_15_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_15
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_15_din,
        if_full_n => grad_y_strm_in_V_pixel_15_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_15_write,
        if_dout => grad_y_strm_in_V_pixel_15_dout,
        if_empty_n => grad_y_strm_in_V_pixel_15_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_15_read);

    grad_y_strm_in_V_pixel_16_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_16_din,
        if_full_n => grad_y_strm_in_V_pixel_16_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_16_write,
        if_dout => grad_y_strm_in_V_pixel_16_dout,
        if_empty_n => grad_y_strm_in_V_pixel_16_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_16_read);

    grad_y_strm_in_V_pixel_17_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_17
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_17_din,
        if_full_n => grad_y_strm_in_V_pixel_17_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_17_write,
        if_dout => grad_y_strm_in_V_pixel_17_dout,
        if_empty_n => grad_y_strm_in_V_pixel_17_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_17_read);

    grad_y_strm_in_V_pixel_18_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_18
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_18_din,
        if_full_n => grad_y_strm_in_V_pixel_18_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_18_write,
        if_dout => grad_y_strm_in_V_pixel_18_dout,
        if_empty_n => grad_y_strm_in_V_pixel_18_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_18_read);

    grad_y_strm_in_V_pixel_19_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_19
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_19_din,
        if_full_n => grad_y_strm_in_V_pixel_19_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_19_write,
        if_dout => grad_y_strm_in_V_pixel_19_dout,
        if_empty_n => grad_y_strm_in_V_pixel_19_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_19_read);

    grad_y_strm_in_V_pixel_20_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_20
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_20_din,
        if_full_n => grad_y_strm_in_V_pixel_20_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_20_write,
        if_dout => grad_y_strm_in_V_pixel_20_dout,
        if_empty_n => grad_y_strm_in_V_pixel_20_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_20_read);

    grad_y_strm_in_V_pixel_21_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_21
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_21_din,
        if_full_n => grad_y_strm_in_V_pixel_21_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_21_write,
        if_dout => grad_y_strm_in_V_pixel_21_dout,
        if_empty_n => grad_y_strm_in_V_pixel_21_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_21_read);

    grad_y_strm_in_V_pixel_22_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_22
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_22_din,
        if_full_n => grad_y_strm_in_V_pixel_22_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_22_write,
        if_dout => grad_y_strm_in_V_pixel_22_dout,
        if_empty_n => grad_y_strm_in_V_pixel_22_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_22_read);

    grad_y_strm_in_V_pixel_23_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_23
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_23_din,
        if_full_n => grad_y_strm_in_V_pixel_23_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_23_write,
        if_dout => grad_y_strm_in_V_pixel_23_dout,
        if_empty_n => grad_y_strm_in_V_pixel_23_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_23_read);

    grad_y_strm_in_V_pixel_24_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_24
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_24_din,
        if_full_n => grad_y_strm_in_V_pixel_24_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_24_write,
        if_dout => grad_y_strm_in_V_pixel_24_dout,
        if_empty_n => grad_y_strm_in_V_pixel_24_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_24_read);

    grad_y_strm_in_V_pixel_25_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_25
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_25_din,
        if_full_n => grad_y_strm_in_V_pixel_25_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_25_write,
        if_dout => grad_y_strm_in_V_pixel_25_dout,
        if_empty_n => grad_y_strm_in_V_pixel_25_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_25_read);

    grad_y_strm_in_V_pixel_26_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_26
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_26_din,
        if_full_n => grad_y_strm_in_V_pixel_26_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_26_write,
        if_dout => grad_y_strm_in_V_pixel_26_dout,
        if_empty_n => grad_y_strm_in_V_pixel_26_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_26_read);

    grad_y_strm_in_V_pixel_27_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_27
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_27_din,
        if_full_n => grad_y_strm_in_V_pixel_27_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_27_write,
        if_dout => grad_y_strm_in_V_pixel_27_dout,
        if_empty_n => grad_y_strm_in_V_pixel_27_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_27_read);

    grad_y_strm_in_V_pixel_28_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_28
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_28_din,
        if_full_n => grad_y_strm_in_V_pixel_28_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_28_write,
        if_dout => grad_y_strm_in_V_pixel_28_dout,
        if_empty_n => grad_y_strm_in_V_pixel_28_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_28_read);

    grad_y_strm_in_V_pixel_29_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_29
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_29_din,
        if_full_n => grad_y_strm_in_V_pixel_29_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_29_write,
        if_dout => grad_y_strm_in_V_pixel_29_dout,
        if_empty_n => grad_y_strm_in_V_pixel_29_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_29_read);

    grad_y_strm_in_V_pixel_30_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_30
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_30_din,
        if_full_n => grad_y_strm_in_V_pixel_30_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_30_write,
        if_dout => grad_y_strm_in_V_pixel_30_dout,
        if_empty_n => grad_y_strm_in_V_pixel_30_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_30_read);

    grad_y_strm_in_V_pixel_31_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_31
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_31_din,
        if_full_n => grad_y_strm_in_V_pixel_31_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_31_write,
        if_dout => grad_y_strm_in_V_pixel_31_dout,
        if_empty_n => grad_y_strm_in_V_pixel_31_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_31_read);

    grad_y_strm_in_V_pixel_32_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_32
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_32_din,
        if_full_n => grad_y_strm_in_V_pixel_32_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_32_write,
        if_dout => grad_y_strm_in_V_pixel_32_dout,
        if_empty_n => grad_y_strm_in_V_pixel_32_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_32_read);

    grad_y_strm_in_V_pixel_33_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_33
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_33_din,
        if_full_n => grad_y_strm_in_V_pixel_33_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_33_write,
        if_dout => grad_y_strm_in_V_pixel_33_dout,
        if_empty_n => grad_y_strm_in_V_pixel_33_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_33_read);

    grad_y_strm_in_V_pixel_34_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_34
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_34_din,
        if_full_n => grad_y_strm_in_V_pixel_34_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_34_write,
        if_dout => grad_y_strm_in_V_pixel_34_dout,
        if_empty_n => grad_y_strm_in_V_pixel_34_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_34_read);

    grad_y_strm_in_V_pixel_35_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_35
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_35_din,
        if_full_n => grad_y_strm_in_V_pixel_35_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_35_write,
        if_dout => grad_y_strm_in_V_pixel_35_dout,
        if_empty_n => grad_y_strm_in_V_pixel_35_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_35_read);

    grad_y_strm_in_V_pixel_36_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_36
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_36_din,
        if_full_n => grad_y_strm_in_V_pixel_36_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_36_write,
        if_dout => grad_y_strm_in_V_pixel_36_dout,
        if_empty_n => grad_y_strm_in_V_pixel_36_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_36_read);

    grad_y_strm_in_V_pixel_37_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_37
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_37_din,
        if_full_n => grad_y_strm_in_V_pixel_37_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_37_write,
        if_dout => grad_y_strm_in_V_pixel_37_dout,
        if_empty_n => grad_y_strm_in_V_pixel_37_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_37_read);

    grad_y_strm_in_V_pixel_38_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_38
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_38_din,
        if_full_n => grad_y_strm_in_V_pixel_38_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_38_write,
        if_dout => grad_y_strm_in_V_pixel_38_dout,
        if_empty_n => grad_y_strm_in_V_pixel_38_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_38_read);

    grad_y_strm_in_V_pixel_39_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_39
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_39_din,
        if_full_n => grad_y_strm_in_V_pixel_39_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_39_write,
        if_dout => grad_y_strm_in_V_pixel_39_dout,
        if_empty_n => grad_y_strm_in_V_pixel_39_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_39_read);

    grad_y_strm_in_V_pixel_40_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_40
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_40_din,
        if_full_n => grad_y_strm_in_V_pixel_40_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_40_write,
        if_dout => grad_y_strm_in_V_pixel_40_dout,
        if_empty_n => grad_y_strm_in_V_pixel_40_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_40_read);

    grad_y_strm_in_V_pixel_41_U : component FIFO_Sobel_vxPhase_grad_y_strm_in_V_pixel_41
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_41_din,
        if_full_n => grad_y_strm_in_V_pixel_41_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_3_U0_dst_V_pixel_41_write,
        if_dout => grad_y_strm_in_V_pixel_41_dout,
        if_empty_n => grad_y_strm_in_V_pixel_41_empty_n,
        if_read => Sobel_phase_strm_U0_grad_y_V_pixel_41_read);

    strm_out_V_pixel_0_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_0_din,
        if_full_n => strm_out_V_pixel_0_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_0_write,
        if_dout => strm_out_V_pixel_0_dout,
        if_empty_n => strm_out_V_pixel_0_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_0_read);

    strm_out_V_pixel_1_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_1_din,
        if_full_n => strm_out_V_pixel_1_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_1_write,
        if_dout => strm_out_V_pixel_1_dout,
        if_empty_n => strm_out_V_pixel_1_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_1_read);

    strm_out_V_pixel_2_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_2_din,
        if_full_n => strm_out_V_pixel_2_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_2_write,
        if_dout => strm_out_V_pixel_2_dout,
        if_empty_n => strm_out_V_pixel_2_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_2_read);

    strm_out_V_pixel_3_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_3_din,
        if_full_n => strm_out_V_pixel_3_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_3_write,
        if_dout => strm_out_V_pixel_3_dout,
        if_empty_n => strm_out_V_pixel_3_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_3_read);

    strm_out_V_pixel_4_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_4_din,
        if_full_n => strm_out_V_pixel_4_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_4_write,
        if_dout => strm_out_V_pixel_4_dout,
        if_empty_n => strm_out_V_pixel_4_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_4_read);

    strm_out_V_pixel_5_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_5
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_5_din,
        if_full_n => strm_out_V_pixel_5_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_5_write,
        if_dout => strm_out_V_pixel_5_dout,
        if_empty_n => strm_out_V_pixel_5_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_5_read);

    strm_out_V_pixel_6_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_6_din,
        if_full_n => strm_out_V_pixel_6_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_6_write,
        if_dout => strm_out_V_pixel_6_dout,
        if_empty_n => strm_out_V_pixel_6_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_6_read);

    strm_out_V_pixel_7_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_7_din,
        if_full_n => strm_out_V_pixel_7_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_7_write,
        if_dout => strm_out_V_pixel_7_dout,
        if_empty_n => strm_out_V_pixel_7_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_7_read);

    strm_out_V_pixel_8_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_8
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_8_din,
        if_full_n => strm_out_V_pixel_8_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_8_write,
        if_dout => strm_out_V_pixel_8_dout,
        if_empty_n => strm_out_V_pixel_8_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_8_read);

    strm_out_V_pixel_9_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_9
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_9_din,
        if_full_n => strm_out_V_pixel_9_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_9_write,
        if_dout => strm_out_V_pixel_9_dout,
        if_empty_n => strm_out_V_pixel_9_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_9_read);

    strm_out_V_pixel_10_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_10
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_10_din,
        if_full_n => strm_out_V_pixel_10_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_10_write,
        if_dout => strm_out_V_pixel_10_dout,
        if_empty_n => strm_out_V_pixel_10_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_10_read);

    strm_out_V_pixel_11_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_11
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_11_din,
        if_full_n => strm_out_V_pixel_11_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_11_write,
        if_dout => strm_out_V_pixel_11_dout,
        if_empty_n => strm_out_V_pixel_11_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_11_read);

    strm_out_V_pixel_12_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_12
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_12_din,
        if_full_n => strm_out_V_pixel_12_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_12_write,
        if_dout => strm_out_V_pixel_12_dout,
        if_empty_n => strm_out_V_pixel_12_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_12_read);

    strm_out_V_pixel_13_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_13_din,
        if_full_n => strm_out_V_pixel_13_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_13_write,
        if_dout => strm_out_V_pixel_13_dout,
        if_empty_n => strm_out_V_pixel_13_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_13_read);

    strm_out_V_pixel_14_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_14
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_14_din,
        if_full_n => strm_out_V_pixel_14_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_14_write,
        if_dout => strm_out_V_pixel_14_dout,
        if_empty_n => strm_out_V_pixel_14_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_14_read);

    strm_out_V_pixel_15_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_15
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_15_din,
        if_full_n => strm_out_V_pixel_15_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_15_write,
        if_dout => strm_out_V_pixel_15_dout,
        if_empty_n => strm_out_V_pixel_15_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_15_read);

    strm_out_V_pixel_16_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_16_din,
        if_full_n => strm_out_V_pixel_16_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_16_write,
        if_dout => strm_out_V_pixel_16_dout,
        if_empty_n => strm_out_V_pixel_16_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_16_read);

    strm_out_V_pixel_17_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_17
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_17_din,
        if_full_n => strm_out_V_pixel_17_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_17_write,
        if_dout => strm_out_V_pixel_17_dout,
        if_empty_n => strm_out_V_pixel_17_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_17_read);

    strm_out_V_pixel_18_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_18
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_18_din,
        if_full_n => strm_out_V_pixel_18_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_18_write,
        if_dout => strm_out_V_pixel_18_dout,
        if_empty_n => strm_out_V_pixel_18_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_18_read);

    strm_out_V_pixel_19_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_19
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_19_din,
        if_full_n => strm_out_V_pixel_19_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_19_write,
        if_dout => strm_out_V_pixel_19_dout,
        if_empty_n => strm_out_V_pixel_19_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_19_read);

    strm_out_V_pixel_20_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_20
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_20_din,
        if_full_n => strm_out_V_pixel_20_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_20_write,
        if_dout => strm_out_V_pixel_20_dout,
        if_empty_n => strm_out_V_pixel_20_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_20_read);

    strm_out_V_pixel_21_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_21
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_21_din,
        if_full_n => strm_out_V_pixel_21_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_21_write,
        if_dout => strm_out_V_pixel_21_dout,
        if_empty_n => strm_out_V_pixel_21_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_21_read);

    strm_out_V_pixel_22_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_22
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_22_din,
        if_full_n => strm_out_V_pixel_22_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_22_write,
        if_dout => strm_out_V_pixel_22_dout,
        if_empty_n => strm_out_V_pixel_22_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_22_read);

    strm_out_V_pixel_23_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_23
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_23_din,
        if_full_n => strm_out_V_pixel_23_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_23_write,
        if_dout => strm_out_V_pixel_23_dout,
        if_empty_n => strm_out_V_pixel_23_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_23_read);

    strm_out_V_pixel_24_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_24
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_24_din,
        if_full_n => strm_out_V_pixel_24_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_24_write,
        if_dout => strm_out_V_pixel_24_dout,
        if_empty_n => strm_out_V_pixel_24_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_24_read);

    strm_out_V_pixel_25_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_25
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_25_din,
        if_full_n => strm_out_V_pixel_25_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_25_write,
        if_dout => strm_out_V_pixel_25_dout,
        if_empty_n => strm_out_V_pixel_25_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_25_read);

    strm_out_V_pixel_26_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_26
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_26_din,
        if_full_n => strm_out_V_pixel_26_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_26_write,
        if_dout => strm_out_V_pixel_26_dout,
        if_empty_n => strm_out_V_pixel_26_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_26_read);

    strm_out_V_pixel_27_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_27
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_27_din,
        if_full_n => strm_out_V_pixel_27_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_27_write,
        if_dout => strm_out_V_pixel_27_dout,
        if_empty_n => strm_out_V_pixel_27_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_27_read);

    strm_out_V_pixel_28_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_28
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_28_din,
        if_full_n => strm_out_V_pixel_28_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_28_write,
        if_dout => strm_out_V_pixel_28_dout,
        if_empty_n => strm_out_V_pixel_28_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_28_read);

    strm_out_V_pixel_29_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_29
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_29_din,
        if_full_n => strm_out_V_pixel_29_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_29_write,
        if_dout => strm_out_V_pixel_29_dout,
        if_empty_n => strm_out_V_pixel_29_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_29_read);

    strm_out_V_pixel_30_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_30
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_30_din,
        if_full_n => strm_out_V_pixel_30_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_30_write,
        if_dout => strm_out_V_pixel_30_dout,
        if_empty_n => strm_out_V_pixel_30_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_30_read);

    strm_out_V_pixel_31_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_31
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_31_din,
        if_full_n => strm_out_V_pixel_31_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_31_write,
        if_dout => strm_out_V_pixel_31_dout,
        if_empty_n => strm_out_V_pixel_31_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_31_read);

    strm_out_V_pixel_32_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_32
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_32_din,
        if_full_n => strm_out_V_pixel_32_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_32_write,
        if_dout => strm_out_V_pixel_32_dout,
        if_empty_n => strm_out_V_pixel_32_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_32_read);

    strm_out_V_pixel_33_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_33
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_33_din,
        if_full_n => strm_out_V_pixel_33_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_33_write,
        if_dout => strm_out_V_pixel_33_dout,
        if_empty_n => strm_out_V_pixel_33_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_33_read);

    strm_out_V_pixel_34_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_34
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_34_din,
        if_full_n => strm_out_V_pixel_34_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_34_write,
        if_dout => strm_out_V_pixel_34_dout,
        if_empty_n => strm_out_V_pixel_34_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_34_read);

    strm_out_V_pixel_35_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_35
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_35_din,
        if_full_n => strm_out_V_pixel_35_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_35_write,
        if_dout => strm_out_V_pixel_35_dout,
        if_empty_n => strm_out_V_pixel_35_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_35_read);

    strm_out_V_pixel_36_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_36
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_36_din,
        if_full_n => strm_out_V_pixel_36_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_36_write,
        if_dout => strm_out_V_pixel_36_dout,
        if_empty_n => strm_out_V_pixel_36_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_36_read);

    strm_out_V_pixel_37_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_37
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_37_din,
        if_full_n => strm_out_V_pixel_37_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_37_write,
        if_dout => strm_out_V_pixel_37_dout,
        if_empty_n => strm_out_V_pixel_37_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_37_read);

    strm_out_V_pixel_38_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_38
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_38_din,
        if_full_n => strm_out_V_pixel_38_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_38_write,
        if_dout => strm_out_V_pixel_38_dout,
        if_empty_n => strm_out_V_pixel_38_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_38_read);

    strm_out_V_pixel_39_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_39
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_39_din,
        if_full_n => strm_out_V_pixel_39_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_39_write,
        if_dout => strm_out_V_pixel_39_dout,
        if_empty_n => strm_out_V_pixel_39_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_39_read);

    strm_out_V_pixel_40_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_40
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_40_din,
        if_full_n => strm_out_V_pixel_40_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_40_write,
        if_dout => strm_out_V_pixel_40_dout,
        if_empty_n => strm_out_V_pixel_40_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_40_read);

    strm_out_V_pixel_41_U : component FIFO_Sobel_vxPhase_strm_out_V_pixel_41
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_phase_strm_U0_output_V_pixel_41_din,
        if_full_n => strm_out_V_pixel_41_full_n,
        if_write => Sobel_phase_strm_U0_output_V_pixel_41_write,
        if_dout => strm_out_V_pixel_41_dout,
        if_empty_n => strm_out_V_pixel_41_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_1_U0_src_V_pixel_41_read);





    Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_start <= ap_const_logic_0;
            else
                Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    Sobel_phase_strm_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Sobel_phase_strm_U0_ap_start <= ap_const_logic_0;
            else
                Sobel_phase_strm_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    ap_reg_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_hs_ready))) then 
                    ap_reg_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready <= ap_const_logic_0;
                elsif ((ap_const_logic_0 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready)) then 
                    ap_reg_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_hs_ready))) then 
                    ap_reg_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready <= ap_const_logic_0;
                elsif ((ap_const_logic_0 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready)) then 
                    ap_reg_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready <= Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_continue <= ap_continue;
    Sobel_phase_strm_U0_ap_continue <= ap_const_logic_1;
    Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_continue <= ap_const_logic_1;
    Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_start <= ap_sig_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_start;
    Sobel_upstrm2downstrm_array_of_pixel_U0_ap_continue <= ap_const_logic_1;
    Sobel_upstrm2downstrm_array_of_pixel_U0_ap_start <= ap_sig_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_start;
    ap_done <= ap_sig_hs_done;

    ap_idle_assign_proc : process(Sobel_upstrm2downstrm_array_of_pixel_U0_ap_idle, Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_idle, Sobel_phase_strm_U0_ap_idle, Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_idle)
    begin
        if (((Sobel_upstrm2downstrm_array_of_pixel_U0_ap_idle = ap_const_logic_1) and (ap_const_logic_1 = Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_idle) and (ap_const_logic_1 = Sobel_phase_strm_U0_ap_idle) and (ap_const_logic_1 = Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_idle))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= ap_sig_hs_ready;

    ap_sig_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready_assign_proc : process(Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready, ap_reg_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready)
    begin
        if ((ap_const_logic_1 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready)) then 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready <= ap_const_logic_1;
        elsif ((ap_const_logic_0 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready)) then 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready;
        end if; 
    end process;


    ap_sig_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_start_assign_proc : process(ap_start, ap_reg_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready)) then 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_start <= ap_start;
        else 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready_assign_proc : process(Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready, ap_reg_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready)
    begin
        if ((ap_const_logic_1 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready)) then 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready <= ap_const_logic_1;
        elsif ((ap_const_logic_0 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready)) then 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready <= Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready;
        end if; 
    end process;


    ap_sig_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_start_assign_proc : process(ap_start, ap_reg_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready)) then 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_start <= ap_start;
        else 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    ap_sig_hs_continue <= ap_continue;

    ap_sig_hs_done_assign_proc : process(Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_done)
    begin
        if ((ap_const_logic_1 = Sobel_downstrm2upstrm_array_of_pixel_1_U0_ap_done)) then 
            ap_sig_hs_done <= ap_const_logic_1;
        else 
            ap_sig_hs_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_hs_ready_assign_proc : process(ap_sig_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready, ap_sig_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready)
    begin
        if (((ap_const_logic_1 = ap_sig_Sobel_upstrm2downstrm_array_of_pixel_U0_ap_ready) and (ap_const_logic_1 = ap_sig_Sobel_upstrm2downstrm_array_of_pixel_3_U0_ap_ready))) then 
            ap_sig_hs_ready <= ap_const_logic_1;
        else 
            ap_sig_hs_ready <= ap_const_logic_0;
        end if; 
    end process;

    grad_x_V_pixel_0_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel_read;
    grad_x_V_pixel_10_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel10_read;
    grad_x_V_pixel_11_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel11_read;
    grad_x_V_pixel_12_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel12_read;
    grad_x_V_pixel_13_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel13_read;
    grad_x_V_pixel_14_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel14_read;
    grad_x_V_pixel_15_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel15_read;
    grad_x_V_pixel_16_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel16_read;
    grad_x_V_pixel_17_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel17_read;
    grad_x_V_pixel_18_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel18_read;
    grad_x_V_pixel_19_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel19_read;
    grad_x_V_pixel_1_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel1_read;
    grad_x_V_pixel_20_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel20_read;
    grad_x_V_pixel_21_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel21_read;
    grad_x_V_pixel_22_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel22_read;
    grad_x_V_pixel_23_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel23_read;
    grad_x_V_pixel_24_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel24_read;
    grad_x_V_pixel_25_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel25_read;
    grad_x_V_pixel_26_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel26_read;
    grad_x_V_pixel_27_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel27_read;
    grad_x_V_pixel_28_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel28_read;
    grad_x_V_pixel_29_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel29_read;
    grad_x_V_pixel_2_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel2_read;
    grad_x_V_pixel_30_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel30_read;
    grad_x_V_pixel_31_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel31_read;
    grad_x_V_pixel_32_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel32_read;
    grad_x_V_pixel_33_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel33_read;
    grad_x_V_pixel_34_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel34_read;
    grad_x_V_pixel_35_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel35_read;
    grad_x_V_pixel_36_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel36_read;
    grad_x_V_pixel_37_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel37_read;
    grad_x_V_pixel_38_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel38_read;
    grad_x_V_pixel_39_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel39_read;
    grad_x_V_pixel_3_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel3_read;
    grad_x_V_pixel_40_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel40_read;
    grad_x_V_pixel_41_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel41_read;
    grad_x_V_pixel_4_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel4_read;
    grad_x_V_pixel_5_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel5_read;
    grad_x_V_pixel_6_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel6_read;
    grad_x_V_pixel_7_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel7_read;
    grad_x_V_pixel_8_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel8_read;
    grad_x_V_pixel_9_s_read <= Sobel_upstrm2downstrm_array_of_pixel_U0_src_V_pixel9_read;
    grad_y_V_pixel_0_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_0_read;
    grad_y_V_pixel_10_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_10_read;
    grad_y_V_pixel_11_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_11_read;
    grad_y_V_pixel_12_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_12_read;
    grad_y_V_pixel_13_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_13_read;
    grad_y_V_pixel_14_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_14_read;
    grad_y_V_pixel_15_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_15_read;
    grad_y_V_pixel_16_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_16_read;
    grad_y_V_pixel_17_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_17_read;
    grad_y_V_pixel_18_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_18_read;
    grad_y_V_pixel_19_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_19_read;
    grad_y_V_pixel_1_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_1_read;
    grad_y_V_pixel_20_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_20_read;
    grad_y_V_pixel_21_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_21_read;
    grad_y_V_pixel_22_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_22_read;
    grad_y_V_pixel_23_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_23_read;
    grad_y_V_pixel_24_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_24_read;
    grad_y_V_pixel_25_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_25_read;
    grad_y_V_pixel_26_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_26_read;
    grad_y_V_pixel_27_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_27_read;
    grad_y_V_pixel_28_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_28_read;
    grad_y_V_pixel_29_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_29_read;
    grad_y_V_pixel_2_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_2_read;
    grad_y_V_pixel_30_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_30_read;
    grad_y_V_pixel_31_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_31_read;
    grad_y_V_pixel_32_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_32_read;
    grad_y_V_pixel_33_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_33_read;
    grad_y_V_pixel_34_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_34_read;
    grad_y_V_pixel_35_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_35_read;
    grad_y_V_pixel_36_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_36_read;
    grad_y_V_pixel_37_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_37_read;
    grad_y_V_pixel_38_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_38_read;
    grad_y_V_pixel_39_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_39_read;
    grad_y_V_pixel_3_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_3_read;
    grad_y_V_pixel_40_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_40_read;
    grad_y_V_pixel_41_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_41_read;
    grad_y_V_pixel_4_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_4_read;
    grad_y_V_pixel_5_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_5_read;
    grad_y_V_pixel_6_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_6_read;
    grad_y_V_pixel_7_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_7_read;
    grad_y_V_pixel_8_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_8_read;
    grad_y_V_pixel_9_s_read <= Sobel_upstrm2downstrm_array_of_pixel_3_U0_src_V_pixel_9_read;
    output_V_pixel_0_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_0_TDATA;
    output_V_pixel_0_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_0_TVALID;
    output_V_pixel_10_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_10_TDATA;
    output_V_pixel_10_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_10_TVALID;
    output_V_pixel_11_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_11_TDATA;
    output_V_pixel_11_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_11_TVALID;
    output_V_pixel_12_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_12_TDATA;
    output_V_pixel_12_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_12_TVALID;
    output_V_pixel_13_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_13_TDATA;
    output_V_pixel_13_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_13_TVALID;
    output_V_pixel_14_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_14_TDATA;
    output_V_pixel_14_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_14_TVALID;
    output_V_pixel_15_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_15_TDATA;
    output_V_pixel_15_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_15_TVALID;
    output_V_pixel_16_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_16_TDATA;
    output_V_pixel_16_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_16_TVALID;
    output_V_pixel_17_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_17_TDATA;
    output_V_pixel_17_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_17_TVALID;
    output_V_pixel_18_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_18_TDATA;
    output_V_pixel_18_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_18_TVALID;
    output_V_pixel_19_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_19_TDATA;
    output_V_pixel_19_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_19_TVALID;
    output_V_pixel_1_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_1_TDATA;
    output_V_pixel_1_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_1_TVALID;
    output_V_pixel_20_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_20_TDATA;
    output_V_pixel_20_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_20_TVALID;
    output_V_pixel_21_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_21_TDATA;
    output_V_pixel_21_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_21_TVALID;
    output_V_pixel_22_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_22_TDATA;
    output_V_pixel_22_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_22_TVALID;
    output_V_pixel_23_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_23_TDATA;
    output_V_pixel_23_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_23_TVALID;
    output_V_pixel_24_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_24_TDATA;
    output_V_pixel_24_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_24_TVALID;
    output_V_pixel_25_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_25_TDATA;
    output_V_pixel_25_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_25_TVALID;
    output_V_pixel_26_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_26_TDATA;
    output_V_pixel_26_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_26_TVALID;
    output_V_pixel_27_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_27_TDATA;
    output_V_pixel_27_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_27_TVALID;
    output_V_pixel_28_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_28_TDATA;
    output_V_pixel_28_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_28_TVALID;
    output_V_pixel_29_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_29_TDATA;
    output_V_pixel_29_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_29_TVALID;
    output_V_pixel_2_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_2_TDATA;
    output_V_pixel_2_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_2_TVALID;
    output_V_pixel_30_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_30_TDATA;
    output_V_pixel_30_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_30_TVALID;
    output_V_pixel_31_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_31_TDATA;
    output_V_pixel_31_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_31_TVALID;
    output_V_pixel_32_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_32_TDATA;
    output_V_pixel_32_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_32_TVALID;
    output_V_pixel_33_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_33_TDATA;
    output_V_pixel_33_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_33_TVALID;
    output_V_pixel_34_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_34_TDATA;
    output_V_pixel_34_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_34_TVALID;
    output_V_pixel_35_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_35_TDATA;
    output_V_pixel_35_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_35_TVALID;
    output_V_pixel_36_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_36_TDATA;
    output_V_pixel_36_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_36_TVALID;
    output_V_pixel_37_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_37_TDATA;
    output_V_pixel_37_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_37_TVALID;
    output_V_pixel_38_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_38_TDATA;
    output_V_pixel_38_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_38_TVALID;
    output_V_pixel_39_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_39_TDATA;
    output_V_pixel_39_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_39_TVALID;
    output_V_pixel_3_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_3_TDATA;
    output_V_pixel_3_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_3_TVALID;
    output_V_pixel_40_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_40_TDATA;
    output_V_pixel_40_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_40_TVALID;
    output_V_pixel_41_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_41_TDATA;
    output_V_pixel_41_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_41_TVALID;
    output_V_pixel_4_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_4_TDATA;
    output_V_pixel_4_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_4_TVALID;
    output_V_pixel_5_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_5_TDATA;
    output_V_pixel_5_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_5_TVALID;
    output_V_pixel_6_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_6_TDATA;
    output_V_pixel_6_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_6_TVALID;
    output_V_pixel_7_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_7_TDATA;
    output_V_pixel_7_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_7_TVALID;
    output_V_pixel_8_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_8_TDATA;
    output_V_pixel_8_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_8_TVALID;
    output_V_pixel_9_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_9_TDATA;
    output_V_pixel_9_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_1_U0_dst_V_pixel_9_TVALID;
end behav;
