// Seed: 2148314931
module module_0 (
    input wor  id_0,
    input wire id_1
);
  assign id_3[1] = 1;
  always @(posedge (1'h0)) begin : LABEL_0
    if (1) begin : LABEL_0$display
      ;
    end else $display;
  end
  wire id_4;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    output supply0 id_2,
    output wire id_3
);
  integer id_5;
  bufif1 primCall (id_3, id_0, id_5);
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    output wor id_0,
    output wire id_1,
    output uwire id_2,
    input wire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wor id_6,
    input wor id_7,
    output tri id_8,
    input tri id_9,
    output supply1 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input tri0 id_13
    , id_21,
    output wand id_14,
    input wire id_15,
    output uwire id_16,
    input wor id_17,
    input uwire id_18,
    input tri0 id_19
);
  final $display(id_6);
  xnor primCall (id_1, id_19, id_6, id_9, id_18, id_11, id_17, id_4, id_3, id_12, id_21, id_7);
  module_0 modCall_1 (
      id_19,
      id_15
  );
  assign modCall_1.id_0 = 0;
endmodule
