(S (NP (NP (JJ Convolutional) (JJ Neural) (NNS Networks)) (-LRB- -LRB-) (NP (NNS CNNs)) (-RRB- -RRB-)) (VP (VBP are) (ADVP (RB rapidly)) (VP (VBG gaining) (NP (NN popularity)) (PP (IN in) (NP (JJ varied) (NNS fields))))) (. .))
(S (PP (IN Due) (PP (IN to) (NP (PRP$ their) (ADJP (ADJP (RB increasingly) (JJ deep)) (CC and) (ADJP (ADVP (RB computationally)) (JJ heavy))) (NNS structures)))) (, ,) (NP (PRP it)) (VP (VBZ is) (ADJP (JJ difficult) (S (VP (TO to) (VP (VB deploy) (NP (PRP them)) (PP (IN on) (NP (ADJP (NN energy) (VBN constrained)) (JJ mobile) (NNS applications)))))))) (. .))
(S (NP (NP (NN Hardware) (NNS accelerators)) (PP (JJ such) (IN as) (NP (NNS FPGAs)))) (VP (VBP have) (VP (VBN come) (PRT (RP up)) (PP (IN as) (NP (DT an) (JJ attractive) (NN alternative))))) (. .))
(S (ADVP (RB However)) (, ,) (PP (IN with) (NP (NP (DT the) (VBN limited) (NML (PP (IN on) (HYPH -) (NP (NN chip)))) (NN memory)) (CC and) (NP (NP (NN computation) (NNS resources)) (PP (IN of) (NP (NNP FPGA)))))) (, ,) (S (S (VP (VP (VBG meeting) (NP (DT the) (NML (JJ high) (NN memory) (NN throughput)) (NN requirement))) (CC and) (VP (VBG exploiting) (NP (NP (DT the) (NN parallelism)) (PP (IN of) (NP (NNS CNNs))))))) (VP (VBZ is) (NP (DT a) (JJ major) (NN challenge)))) (. .))
(S (NP (PRP We)) (VP (VP (VBP propose) (NP (DT a) (NML (JJ high) (HYPH -) (NN performance)) (NN FPGA)) (PP (VBN based) (NP (NP (NN architecture) (HYPH -) (NN Depth) (NN Concatenation)) (CC and) (NP (NP (NNP Inter-Layer) (NNP Fusion)) (VP (VBN based) (NP (NP (NNP ConvNet) (NNP Accelerator) (HYPH -) (NNP DeCoILFNet)) (SBAR (WHNP (WDT which)) (S (VP (VBZ exploits) (NP (NP (DT the) (JJ intra-layer) (NN parallelism)) (PP (IN of) (NP (NNS CNNs)))) (PP (IN by) (S (VP (VBG flattening) (PP (IN across) (NP (NN depth))))))))))))))) (CC and) (VP (VBZ combines) (NP (PRP it)) (PP (IN with) (NP (NP (DT a) (ADJP (RB highly) (JJ pipelined)) (NN data) (NN flow)) (PP (IN across) (NP (NP (DT the) (NNS layers)) (VP (VBG enabling) (NP (NN inter-layer) (NN fusion))))))))) (. .))
(S (NP (DT This) (NN architecture)) (ADVP (RB significantly)) (VP (VBZ reduces) (SBAR (S (NP (NML (PP (IN off) (HYPH -) (NP (NN chip)))) (NN memory)) (VP (VBZ accesses) (CC and) (VBZ maximizes) (NP (DT the) (NN throughput)))))) (. .))
(S (PP (VBN Compared) (PP (IN to) (NP (NP (DT a) (NML (CD 3.5) (NN GHz)) (NML (NN hexa) (HYPH -) (NN core)) (NNP Intel)) (NP (NML (NNP Xeon) (NN E7)) (NN caffe) (HYPH -) (NN implementation))))) (, ,) (NP (PRP$ our) (CD 120) (NML (NNP MHz) (NNP FPGA)) (NN accelerator)) (VP (VBZ is) (NP (NP (NN 30X)) (ADVP (RBR faster)))) (. .))
(S (PP (IN In) (NP (NN addition))) (, ,) (NP (PRP$ our) (NN design)) (VP (VBZ reduces) (NP (JJ external) (NN memory) (NN access)) (PP (IN by) (NP (NP (CD 11.5) (NN X)) (ADVP (IN along) (PP (IN with) (NP (NP (DT a) (NN speedup)) (PP (IN of) (NP (NP (QP (JJR more) (IN than) (NN 2X))) (PP (IN in) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NN clock) (NNS cycles)))))))))))) (PP (VBN compared) (PP (IN to) (NP (NML (NML (NN state)) (HYPH -) (PP (IN of) (HYPH -) (NP (DT the) (HYPH -) (NN art)))) (NNP FPGA) (NNS accelerators))))) (. .))
