--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf -ucf
nexys3.ucf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnD        |    2.862(R)|      SLOW  |   -1.713(R)|      FAST  |clkdb             |   0.000|
btnL        |    2.856(R)|      SLOW  |   -1.762(R)|      FAST  |clkdb             |   0.000|
btnR        |    2.983(R)|      SLOW  |   -1.806(R)|      FAST  |clkdb             |   0.000|
btnU        |    1.949(R)|      SLOW  |   -1.111(R)|      FAST  |clkdb             |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Hsync       |         8.794(R)|      SLOW  |         4.925(R)|      FAST  |clk50             |   0.000|
Vsync       |         9.168(R)|      SLOW  |         5.245(R)|      FAST  |clk50             |   0.000|
vgaBlue<0>  |         8.516(R)|      SLOW  |         4.978(R)|      FAST  |clk50             |   0.000|
vgaBlue<1>  |         8.516(R)|      SLOW  |         4.978(R)|      FAST  |clk50             |   0.000|
vgaGreen<0> |         7.938(R)|      SLOW  |         4.747(R)|      FAST  |clk50             |   0.000|
vgaGreen<1> |         8.129(R)|      SLOW  |         4.912(R)|      FAST  |clk50             |   0.000|
vgaGreen<2> |         8.296(R)|      SLOW  |         5.041(R)|      FAST  |clk50             |   0.000|
vgaRed<0>   |        10.966(R)|      SLOW  |         6.548(R)|      FAST  |clk50             |   0.000|
vgaRed<1>   |        10.969(R)|      SLOW  |         6.559(R)|      FAST  |clk50             |   0.000|
vgaRed<2>   |        11.123(R)|      SLOW  |         6.629(R)|      FAST  |clk50             |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   56.962|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 03 12:04:18 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 279 MB



