Inserting stop event at cycle 300000ns, 300000000
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU cpu0 Finished after 1000 issued reads, 1000 returned (102955 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  93227
  [2, 4]  9279
  [4, 6]  445
  [6, 8]  4

------------------------------------------------------------------------
--- Cache Stats
--- Name: c2.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1000
     GetS:                                       907
     GetX:                                       93
     GetSEx:                                     0
- Total misses:                                  233
     GetS, miss on arrival:                      141
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      91
     GetX, miss after being blocked:             1
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    767
     GetS, hit on arrival:                       758
     GetS, hit after being blocked:              8
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              1
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     76.700%
- Miss ratio:                                    23.300%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   141
- GetX   I->M:                                   13
- GetX   S->M:                                   79
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1403
- Requests handled by MSHR (MSHR hits):          243
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        545
- Latency GetS   I->S                            387
- Latency GetX   I->M                            525
- Latency GetX   S->M                            838

------------------------------------------------------------------------
--- Cache Stats
--- Name: c0.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1000
     GetS:                                       907
     GetX:                                       93
     GetSEx:                                     0
- Total misses:                                  233
     GetS, miss on arrival:                      141
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      91
     GetX, miss after being blocked:             1
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    767
     GetS, hit on arrival:                       759
     GetS, hit after being blocked:              7
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              1
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     76.700%
- Miss ratio:                                    23.300%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   141
- GetX   I->M:                                   13
- GetX   S->M:                                   79
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1326
- Requests handled by MSHR (MSHR hits):          242
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        405
- Latency GetS   I->S                            285
- Latency GetX   I->M                            277
- Latency GetX   S->M                            640

------------------------------------------------------------------------
--- Cache Stats
--- Name: c3.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1000
     GetS:                                       907
     GetX:                                       93
     GetSEx:                                     0
- Total misses:                                  220
     GetS, miss on arrival:                      129
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      90
     GetX, miss after being blocked:             1
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    780
     GetS, hit on arrival:                       770
     GetS, hit after being blocked:              8
     GetX, hit on arrival:                       1
     GetX, hit after being blocked:              1
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     78.000%
- Miss ratio:                                    22.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   129
- GetX   I->M:                                   12
- GetX   S->M:                                   79
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1390
- Requests handled by MSHR (MSHR hits):          230
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        599
- Latency GetS   I->S                            409
- Latency GetX   I->M                            628
- Latency GetX   S->M                            911

------------------------------------------------------------------------
--- Cache Stats
--- Name: l3cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           453
     GetS:                                       200
     GetX:                                       253
     GetSEx:                                     0
- Total misses:                                  361
     GetS, miss on arrival:                      141
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      137
     GetX, miss after being blocked:             83
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    92
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              59
     GetX, hit on arrival:                       33
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     20.309%
- Miss ratio:                                    79.691%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   59
- GetS   M(present at another cache):            82
- GetX   I->M:                                   5
- GetX   S->M:                                   46
- GetX   M(present at another cache):            169
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 79
- PutM received:                                 0
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    893
- Requests handled by MSHR (MSHR hits):          582
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        240
- Latency GetS   I->S                            205
- Latency GetS   M                               202
- Latency GetX   I->M                            198
- Latency GetX   S->M                            426
- Latency GetX   M                               443
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0
TrivialCPU cpu3 Finished after 1000 issued reads, 1000 returned (102955 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  88209
  [2, 4]  13517
  [4, 6]  1209
  [6, 8]  20
TrivialCPU cpu1 Finished after 1000 issued reads, 1000 returned (102955 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  89731
  [2, 4]  12585
  [4, 6]  635
  [6, 8]  4

------------------------------------------------------------------------
--- Cache Stats
--- Name: c1.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1000
     GetS:                                       907
     GetX:                                       93
     GetSEx:                                     0
- Total misses:                                  156
     GetS, miss on arrival:                      72
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      84
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    844
     GetS, hit on arrival:                       830
     GetS, hit after being blocked:              5
     GetX, hit on arrival:                       8
     GetX, hit after being blocked:              1
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     84.400%
- Miss ratio:                                    15.600%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   72
- GetX   I->M:                                   6
- GetX   S->M:                                   78
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1318
- Requests handled by MSHR (MSHR hits):          162
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        767
- Latency GetS   I->S                            405
- Latency GetX   I->M                            488
- Latency GetX   S->M                            1122

------------------------------------------------------------------------
--- Cache Stats
--- Name: n0.l2cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           389
     GetS:                                       213
     GetX:                                       176
     GetSEx:                                     0
- Total misses:                                  316
     GetS, miss on arrival:                      141
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      91
     GetX, miss after being blocked:             84
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    73
     GetS, hit on arrival:                       1
     GetS, hit after being blocked:              71
     GetX, hit on arrival:                       1
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     18.766%
- Miss ratio:                                    81.234%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   71
- GetS   M(present at another cache):            70
- GetX   I->M:                                   84
- GetX   S->M:                                   78
- GetX   M(present at another cache):            13
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 81
- PutM received:                                 0
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1038
- Requests handled by MSHR (MSHR hits):          726
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        189
- Latency GetS   I->S                            336
- Latency GetS   M                               88
- Latency GetX   I->M                            999
- Latency GetX   S->M                            573
- Latency GetX   M                               239
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

------------------------------------------------------------------------
--- Cache Stats
--- Name: n1.l2cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           453
     GetS:                                       270
     GetX:                                       183
     GetSEx:                                     0
- Total misses:                                  324
     GetS, miss on arrival:                      141
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      92
     GetX, miss after being blocked:             91
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    129
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              129
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     28.477%
- Miss ratio:                                    71.523%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   129
- GetS   M(present at another cache):            12
- GetX   I->M:                                   12
- GetX   S->M:                                   79
- GetX   M(present at another cache):            92
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 1
- PutM received:                                 0
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1182
- Requests handled by MSHR (MSHR hits):          780
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        211
- Latency GetS   I->S                            336
- Latency GetS   M                               88
- Latency GetX   I->M                            483
- Latency GetX   S->M                            760
- Latency GetX   M                               788
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0
TrivialCPU cpu2 Finished after 1000 issued reads, 1000 returned (102955 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  88650
  [2, 4]  13206
  [4, 6]  1081
  [6, 8]  18
 
Simulation is complete, simulated time: 102.955 us
