INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/Vivado Timing files/Wrapper_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Wrapper' [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/Vivado Timing files/Wrapper_timing.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/official_serial/official_serial.srcs/sources_1/imports/Downloads/button_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_send
WARNING: [VRFC 10-3380] identifier 'IDLE' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/official_serial/official_serial.srcs/sources_1/imports/Downloads/button_send.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/count_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/count_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/decode_6ops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_6ops
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/decoder5to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder5to32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/dffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/official_serial/official_serial.srcs/sources_1/imports/Downloads/float_to_ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/multdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/not32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
WARNING: [VRFC 10-3380] identifier 'is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:70]
WARNING: [VRFC 10-3380] identifier 'is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:71]
WARNING: [VRFC 10-3380] identifier 'fd_valid' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:131]
WARNING: [VRFC 10-3380] identifier 'dx_is_bne' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:134]
WARNING: [VRFC 10-3380] identifier 'md_rdy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:208]
WARNING: [VRFC 10-3380] identifier 'md_result' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:209]
WARNING: [VRFC 10-3380] identifier 'xm_is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:221]
WARNING: [VRFC 10-3380] identifier 'mw_is_r_type' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:222]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:225]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:228]
WARNING: [VRFC 10-3380] identifier 'xm_is_lw' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:232]
WARNING: [VRFC 10-3380] identifier 'xm_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:233]
WARNING: [VRFC 10-3380] identifier 'mw_rd' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:234]
WARNING: [VRFC 10-3380] identifier 'xm_valid' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:238]
WARNING: [VRFC 10-3380] identifier 'md_rdy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:242]
WARNING: [VRFC 10-3380] identifier 'm_busy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:259]
WARNING: [VRFC 10-3380] identifier 'd_busy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/processor.v:260]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/sll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/proc/sra.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sra
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmit
WARNING: [VRFC 10-3380] identifier 'IDLE' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v:18]
WARNING: [VRFC 10-3380] identifier 'IDLE' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/ECE350-final-project/serialSendTest/serialSendTest.srcs/sources_1/imports/Downloads/uart_transmit.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/sending_tx2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sending_tx
INFO: [VRFC 10-2458] undeclared symbol b_valid, assumed default net type wire [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/sending_tx2.v:38]
WARNING: [VRFC 10-3380] identifier 'g_busy' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/sending_tx2.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcode_sender
WARNING: [VRFC 10-3380] identifier 'START' is used before its declaration [C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/gcode_sender4.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/check_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sources_1/imports/rm519/Downloads/uart_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rm519/Documents/working_cpu/working_cpu.srcs/sim_1/imports/rm519/Downloads/wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
