Pipelined FIFO with parity bit