// Seed: 190921617
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri id_4;
  output wire id_3;
  assign module_1.id_11 = 0;
  inout wire id_2;
  inout wire id_1;
  generate
    assign id_4 = 1;
  endgenerate
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input uwire id_2,
    output tri id_3,
    output wand id_4,
    input wor id_5,
    input wire id_6,
    output uwire id_7,
    input wire id_8,
    input uwire id_9,
    input tri1 id_10,
    input wand id_11,
    output supply1 id_12,
    output uwire id_13,
    input supply1 id_14,
    input wire id_15,
    output supply0 id_16
);
  assign id_1 = !id_11 - id_6;
  assign id_7 = (-1'b0);
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18
  );
  wire id_19;
endmodule
