
*** Running vivado
    with args -log evo_v1_Quadramp_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source evo_v1_Quadramp_1_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source evo_v1_Quadramp_1_1.tcl -notrace
Command: synth_design -top evo_v1_Quadramp_1_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7684 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 382.625 ; gain = 77.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'evo_v1_Quadramp_1_1' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Quadramp_1_1/synth/evo_v1_Quadramp_1_1.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DIVIDER bound to: 390625 - type: integer 
	Parameter UPPER_LIMIT bound to: 2500 - type: integer 
	Parameter LOWER_LIMIT bound to: -2500 - type: integer 
	Parameter INCREMENT_POSITIVE bound to: 1 - type: integer 
	Parameter INCREMENT_NEGATIVE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Quadramp_v1_0' declared at 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0.vhd:5' bound to instance 'U0' of component 'Quadramp_v1_0' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Quadramp_1_1/synth/evo_v1_Quadramp_1_1.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Quadramp_v1_0' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0.vhd:55]
	Parameter UPPER_LIMIT bound to: 2500 - type: integer 
	Parameter LOWER_LIMIT bound to: -2500 - type: integer 
	Parameter INCREMENT_POSITIVE bound to: 1 - type: integer 
	Parameter INCREMENT_NEGATIVE bound to: 1 - type: integer 
	Parameter DIVIDER bound to: 390625 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter UPPER_LIMIT bound to: 2500 - type: integer 
	Parameter LOWER_LIMIT bound to: -2500 - type: integer 
	Parameter INCREMENT_POSITIVE bound to: 1 - type: integer 
	Parameter INCREMENT_NEGATIVE bound to: 1 - type: integer 
	Parameter DIVIDER bound to: 390625 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Quadramp_v1_0_S00_AXI' declared at 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:5' bound to instance 'Quadramp_v1_0_S00_AXI_inst' of component 'Quadramp_v1_0_S00_AXI' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Quadramp_v1_0_S00_AXI' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:92]
	Parameter UPPER_LIMIT bound to: 2500 - type: integer 
	Parameter LOWER_LIMIT bound to: -2500 - type: integer 
	Parameter INCREMENT_POSITIVE bound to: 1 - type: integer 
	Parameter INCREMENT_NEGATIVE bound to: 1 - type: integer 
	Parameter DIVIDER bound to: 390625 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:267]
INFO: [Synth 8-226] default block is never used [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:505]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:257]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:504]
WARNING: [Synth 8-6014] Unused sequential element command_choice_reg was removed.  [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:616]
INFO: [Synth 8-256] done synthesizing module 'Quadramp_v1_0_S00_AXI' (1#1) [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'Quadramp_v1_0' (2#1) [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'evo_v1_Quadramp_1_1' (3#1) [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Quadramp_1_1/synth/evo_v1_Quadramp_1_1.vhd:85]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[31]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[30]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[29]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[28]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[27]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[26]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[25]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[24]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[23]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[22]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[21]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[20]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[19]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[18]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[17]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[16]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[15]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[14]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[13]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[12]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[11]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[10]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[9]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[8]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[7]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[6]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[5]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[4]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[3]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[2]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[1]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[0]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 422.703 ; gain = 118.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 422.703 ; gain = 118.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 718.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 718.977 ; gain = 414.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 718.977 ; gain = 414.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 718.977 ; gain = 414.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:599]
WARNING: [Synth 8-6014] Unused sequential element counter_i_reg was removed.  [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:584]
WARNING: [Synth 8-327] inferring latch for variable 'command_i_reg' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:599]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 718.977 ; gain = 414.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	  16 Input     32 Bit        Muxes := 13    
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Quadramp_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	  16 Input     32 Bit        Muxes := 13    
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_i_reg was removed.  [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/fda0/hdl/Quadramp_v1_0_S00_AXI.vhd:584]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[31]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[30]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[29]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[28]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[27]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[26]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[25]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[24]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[23]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[22]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[21]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[20]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[19]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[18]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[17]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[16]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[15]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[14]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[13]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[12]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[11]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[10]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[9]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[8]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[7]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[6]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[5]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[4]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[3]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[2]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[1]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[0]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/Quadramp_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/Quadramp_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/Quadramp_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Quadramp_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/Quadramp_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/Quadramp_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Quadramp_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[31]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[30]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[29]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[28]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[27]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[26]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[25]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[24]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[23]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[22]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[21]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[20]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[19]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[18]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[17]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[16]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[15]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[14]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[13]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[12]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[11]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[10]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[9]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[8]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[7]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[6]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[5]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[4]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[3]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[2]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg1_reg[1]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg7_reg[31]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg6_reg[31]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/slv_reg8_reg[31]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module evo_v1_Quadramp_1_1.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module evo_v1_Quadramp_1_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 718.977 ; gain = 414.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 718.977 ; gain = 414.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 718.977 ; gain = 414.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 724.805 ; gain = 420.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 724.805 ; gain = 420.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 724.805 ; gain = 420.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 724.805 ; gain = 420.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 724.805 ; gain = 420.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 724.805 ; gain = 420.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 724.805 ; gain = 420.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    44|
|2     |LUT1   |    33|
|3     |LUT2   |    64|
|4     |LUT3   |     7|
|5     |LUT4   |    97|
|6     |LUT5   |   192|
|7     |LUT6   |   177|
|8     |MUXF7  |    31|
|9     |FDRE   |   486|
|10    |FDSE   |     4|
|11    |LD     |    32|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |  1167|
|2     |  U0                           |Quadramp_v1_0         |  1167|
|3     |    Quadramp_v1_0_S00_AXI_inst |Quadramp_v1_0_S00_AXI |  1163|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 724.805 ; gain = 420.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 724.805 ; gain = 123.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 724.805 ; gain = 420.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'evo_v1_Quadramp_1_1' is not ideal for floorplanning, since the cellview 'Quadramp_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

67 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 725.219 ; gain = 427.191
INFO: [Common 17-1381] The checkpoint 'C:/Projet/Vivado/Evo/Evo.runs/evo_v1_Quadramp_1_1_synth_1/evo_v1_Quadramp_1_1.dcp' has been generated.
