Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Apr 25 15:14:14 2023
| Host         : VILASHN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AU_control_sets_placed.rpt
| Design       : AU
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |              16 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+-------------------------+------------------+----------------+
|   Clock Signal  | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------+---------------+-------------------------+------------------+----------------+
|  Clk_IBUF_BUFG  |               |                         |                1 |              6 |
|  Slow_Clk_1/CLK | Reg_1/En      |                         |                1 |              8 |
|  Slow_Clk_1/CLK | RegSel_IBUF   |                         |                1 |              8 |
|  Clk_IBUF_BUFG  |               | Slow_Clk_1/clk_status_1 |                8 |             62 |
+-----------------+---------------+-------------------------+------------------+----------------+


