{
	"Starting Architecture Code": {
		"prefix": "component",
		"body": [
		  "--------------------------------------------------------------------",
		  "-- Component: ${1:name}",
		  "-- Designer: ${2:engineer}",
		  "--",
		  "-- Description: ${3:describe component}",
		  "-- ",
		  "-- ",
		  "--------------------------------------------------------------------",
		  "library IEEE;",
		  "use IEEE.STD_LOGIC_1164.ALL;",
		  "use IEEE.STD_LOGIC_ARITH.ALL;",
		  "use IEEE.STD_LOGIC_UNSIGNED.ALL;",
		  "use IEEE.NUMERIC_STD.ALL;",
		  "",
		  "entity ${4:name} is",
		  "    port (",
		  "        clock : in std_logic;",
		  "        reset : in std_logic;",
		  "        ${5:portName}",
		  "    );",
		  "end ${4:name} ;",
		  "",
		  "architecture ${4:name}_ARCH of ${4:name} is",
		  "    --declerations--------------------------------------------------",
		  "--------------------------------------------------------------------",
		  "begin",
		  "--------------------------------------------------------------------",
		  "",
		  "",
		  "--------------------------------------------------------------------",
		  "end ${4:name}_ARCH;",
		  ""
		],
		"description": "Starting Architecture Code"
	  },
	  "Selected Signal Assignment": {
		"prefix": "selected",
		"body": [
		  " --selected signal assignment------------------------------------",
		  "    ${1:NAME_SSA}:  with ${2:SIGNAL}select",
		  "        leds <= ${3:CONSTANT_NAME}when ,",
		  "               ",
		  "                ${2:CONSTANT_NAME}when others;"
		],
		"description": "Selected Signal Assignment"
	  },
	    "Statring Process": {
		"prefix": "process",
		"body": [
		  "    --process declaration ------------------------------------------",
		  "    ${1:NAME_PROCESS}: process (${2:sensitivity list})",
		  "        --variable declaration--------------------------------------",
		  "        ",
		  "        ------------------------------------------------------------",
		  "        begin",
		  "            ",
		  "            ",
		  "            ",
		  "            ",
		  "            ",
		  "            ",
		  "        end process ${1:NAME_PROCESS};"
		],
		"description": "Statring Process"
	  },
	  "Test Bench": {
		"prefix": "test",
		"body": [
		  "--------------------------------------------------------------------",
		  "-- Test Bench: ${1:name}",
		  "-- Designer: ${2:engineer}",
		  "--",
		  "-- Description: Tesing the capabilities of the presented component",
		  "-- and atempting to replicate real world situations that the ",
		  "-- component was designed for.",
		  "--               *NOT*       TESTED & FUNCTIONAL",
		  "--------------------------------------------------------------------",
		  "library IEEE;",
		  "use IEEE.STD_LOGIC_1164.ALL;",
		  "use IEEE.STD_LOGIC_ARITH.ALL;",
		  "use IEEE.STD_LOGIC_UNSIGNED.ALL;",
		  "use IEEE.NUMERIC_STD.ALL;",
		  "",
		  "entity ${4:name}_tb is",
		  "end ${4:name}_tb;",
		  "",
		  "architecture ${4:name}_tb_ARCH of ${4:name}_tb is",
		  "--------------------------------------------------------------------",
		  "    --component declaration-----------------------------------------",
		  "    component ${4:name}",
		  "        port (",
		  "            clock :     in STD_LOGIC;",
		  "            reset :     in STD_LOGIC;",
		  "            ${5:portName}",
		  "        );",
		  "    end component;",
		  "--------------------------------------------------------------------",
		  "    --decleration of signals----------------------------------------",
		  "    signal ",
		  "    signal ",
		  "    signal ",
		  "    signal ",
		  "    signal ",
		  "    signal ",
		  "    signal ",
		  "",
		  "--------------------------------------------------------------------",
		  "begin",
		  "--------------------------------------------------------------------",
		  "    --UUT-----------------------------------------------------------",
		  "    UUT: ${4:name} port map( ",
		  "            clock  => clock,",
		  "            reset  => reset, ",
		  "            ${6:portName}",
		  "            );",
		  "--------------------------------------------------------------------",
		  "    --signal driver-------------------------------------------------",
		  "    reset <= '1', '0' after 40ns ;",
		  "    (input signals insert here) <= '0', '1' after 60ns;",
		  "    ${4:name}_DRIVER: process",
		  "    begin",
		  "        clock <= '0'; wait for 20ns;",
		  "        clock <= '1'; wait for 20ns;        ",
		  "    end process;",
		  "end ${4:name}_tb_ARCH;",
		  ""
		],
		"description": "Test Bench"
	  }
	}
