<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ROSE: Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="ROSE"/>
<link href="roseDoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ROSE<span id="projectnumber">&#160;0.11.145.141</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,true,'search.html','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceRose.html">Rose</a></li><li class="navelem"><a class="el" href="namespaceRose_1_1BinaryAnalysis.html">BinaryAnalysis</a></li><li class="navelem"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics.html">InstructionSemantics</a></li><li class="navelem"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html">DispatcherM68k</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k Class Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Dispatches Motorola 68k instructions through the semantics layer. </p>
<p>The instruction is lowered to a set of a few dozen operations that operate on values and states in a semantic domain. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00028">28</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>
</div>
<p><code>#include &lt;<a class="el" href="DispatcherM68k_8h_source.html">Rose/BinaryAnalysis/InstructionSemantics/DispatcherM68k.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k:</div>
<div class="dyncontent">
<div class="center"><img src="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k__inherit__graph.png" border="0" usemap="#aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k_inherit__map" alt="Inheritance graph"/></div>
<map name="aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k_inherit__map" id="aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k_inherit__map">
<area shape="rect" title="Dispatches Motorola 68k instructions through the semantics layer." alt="" coords="25,108,179,163"/>
<area shape="rect" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html" title="Dispatches instructions through the RISC layer." alt="" coords="5,5,199,60"/>
<area shape="poly" title=" " alt="" coords="105,74,105,108,99,108,99,74"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k:</div>
<div class="dyncontent">
<div class="center"><img src="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k__coll__graph.png" border="0" usemap="#aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k_coll__map" alt="Collaboration graph"/></div>
<map name="aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k_coll__map" id="aRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k_coll__map">
<area shape="rect" title="Dispatches Motorola 68k instructions through the semantics layer." alt="" coords="361,96,515,151"/>
<area shape="rect" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html" title="Dispatches instructions through the RISC layer." alt="" coords="5,5,199,60"/>
<area shape="poly" title=" " alt="" coords="213,27,276,33,338,49,377,69,410,94,407,98,375,74,336,54,275,38,212,32"/>
<area shape="rect" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html" title="Describes (part of) a physical CPU register." alt="" coords="28,194,176,234"/>
<area shape="poly" title=" " alt="" coords="190,229,263,231,301,226,336,216,360,203,382,186,416,149,420,153,386,190,363,207,338,220,302,231,263,236,190,234"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a70260eb26d9b8119dbdb153c77783e81" id="r_a70260eb26d9b8119dbdb153c77783e81"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a70260eb26d9b8119dbdb153c77783e81">Super</a> = <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html">BaseSemantics::Dispatcher</a></td></tr>
<tr class="memdesc:a70260eb26d9b8119dbdb153c77783e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base type.  <br /></td></tr>
<tr class="separator:a70260eb26d9b8119dbdb153c77783e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5f43efc2581265120699b98205c738" id="r_a9e5f43efc2581265120699b98205c738"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a9e5f43efc2581265120699b98205c738">Ptr</a> = <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics.html#a419eb9091df671582ad3986820bbcfae">DispatcherM68kPtr</a></td></tr>
<tr class="memdesc:a9e5f43efc2581265120699b98205c738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shared-ownership pointer.  <br /></td></tr>
<tr class="separator:a9e5f43efc2581265120699b98205c738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher</a></td></tr>
<tr class="memitem:aba83aa8cc8aafe5b0552bea311dda4d7 inherit pub_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_aba83aa8cc8aafe5b0552bea311dda4d7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aba83aa8cc8aafe5b0552bea311dda4d7">Ptr</a> = <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a75ee406f19167965f5217e58fe9dc707">DispatcherPtr</a></td></tr>
<tr class="memdesc:aba83aa8cc8aafe5b0552bea311dda4d7 inherit pub_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shared-ownership pointer.  <br /></td></tr>
<tr class="separator:aba83aa8cc8aafe5b0552bea311dda4d7 inherit pub_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab626e624f6d95aeeed22265e976fa6fc" id="r_ab626e624f6d95aeeed22265e976fa6fc"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a75ee406f19167965f5217e58fe9dc707">BaseSemantics::DispatcherPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ab626e624f6d95aeeed22265e976fa6fc">create</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">BaseSemantics::RiscOperatorsPtr</a> &amp;) const override</td></tr>
<tr class="memdesc:ab626e624f6d95aeeed22265e976fa6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual constructor.  <br /></td></tr>
<tr class="separator:ab626e624f6d95aeeed22265e976fa6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4649dfa9a759ef47f6117f1b5454919a" id="r_a4649dfa9a759ef47f6117f1b5454919a"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a4649dfa9a759ef47f6117f1b5454919a">instructionPointerRegister</a> () const override</td></tr>
<tr class="memdesc:a4649dfa9a759ef47f6117f1b5454919a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the instruction pointer register.  <br /></td></tr>
<tr class="separator:a4649dfa9a759ef47f6117f1b5454919a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ad5044089ed05702651aa2329bebf5" id="r_a37ad5044089ed05702651aa2329bebf5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a37ad5044089ed05702651aa2329bebf5">stackPointerRegister</a> () const override</td></tr>
<tr class="memdesc:a37ad5044089ed05702651aa2329bebf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the stack pointer register.  <br /></td></tr>
<tr class="separator:a37ad5044089ed05702651aa2329bebf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a510ac9e4858c34d120f8e695008180d7" id="r_a510ac9e4858c34d120f8e695008180d7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a510ac9e4858c34d120f8e695008180d7">stackFrameRegister</a> () const override</td></tr>
<tr class="memdesc:a510ac9e4858c34d120f8e695008180d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the stack call frame register.  <br /></td></tr>
<tr class="separator:a510ac9e4858c34d120f8e695008180d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca0d39a3979cc9b923fc0942d4608a6" id="r_a5ca0d39a3979cc9b923fc0942d4608a6"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a5ca0d39a3979cc9b923fc0942d4608a6">callReturnRegister</a> () const override</td></tr>
<tr class="memdesc:a5ca0d39a3979cc9b923fc0942d4608a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the function call return address register.  <br /></td></tr>
<tr class="separator:a5ca0d39a3979cc9b923fc0942d4608a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf397f8535d6bcf3a68f114c7adcd79" id="r_adcf397f8535d6bcf3a68f114c7adcd79"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#adcf397f8535d6bcf3a68f114c7adcd79">iprocKey</a> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *insn_) const override</td></tr>
<tr class="memdesc:adcf397f8535d6bcf3a68f114c7adcd79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an instruction, return the InsnProcessor key that can be used as an index into the iproc_table.  <br /></td></tr>
<tr class="separator:adcf397f8535d6bcf3a68f114c7adcd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780b6dd3318aa5080d592fc99cefb6c0" id="r_a780b6dd3318aa5080d592fc99cefb6c0"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a780b6dd3318aa5080d592fc99cefb6c0">read</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *, size_t value_nbits, size_t addr_nbits=0) override</td></tr>
<tr class="memdesc:a780b6dd3318aa5080d592fc99cefb6c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads an R-value expression.  <br /></td></tr>
<tr class="separator:a780b6dd3318aa5080d592fc99cefb6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae50a542d552006745952f8c2662f7f9" id="r_aae50a542d552006745952f8c2662f7f9"><td class="memItemLeft" align="right" valign="top"><a id="aae50a542d552006745952f8c2662f7f9" name="aae50a542d552006745952f8c2662f7f9"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>updateFpsrExcInan</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;a, <a class="el" href="classSgAsmType.html">SgAsmType</a> *aType, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;b, <a class="el" href="classSgAsmType.html">SgAsmType</a> *bType)</td></tr>
<tr class="memdesc:aae50a542d552006745952f8c2662f7f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set or clear FPSR EXC INAN bit. <br /></td></tr>
<tr class="separator:aae50a542d552006745952f8c2662f7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1df4da625613a52dd7691b7f776bde" id="r_a2b1df4da625613a52dd7691b7f776bde"><td class="memItemLeft" align="right" valign="top"><a id="a2b1df4da625613a52dd7691b7f776bde" name="a2b1df4da625613a52dd7691b7f776bde"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>updateFpsrExcIde</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;a, <a class="el" href="classSgAsmType.html">SgAsmType</a> *aType, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;b, <a class="el" href="classSgAsmType.html">SgAsmType</a> *bType)</td></tr>
<tr class="memdesc:a2b1df4da625613a52dd7691b7f776bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set or clear FPSR EXC IDE bit. <br /></td></tr>
<tr class="separator:a2b1df4da625613a52dd7691b7f776bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6523b2f1978ae659a62bd349fb0901ae" id="r_a6523b2f1978ae659a62bd349fb0901ae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a6523b2f1978ae659a62bd349fb0901ae">updateFpsrExcOvfl</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;intermediate, <a class="el" href="classSgAsmType.html">SgAsmType</a> *valueType, <a class="el" href="classSgAsmType.html">SgAsmType</a> *rounding, <a class="el" href="classSgAsmType.html">SgAsmType</a> *dstType)</td></tr>
<tr class="memdesc:a6523b2f1978ae659a62bd349fb0901ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set or clear FPSR EXC OVFL bit.  <br /></td></tr>
<tr class="separator:a6523b2f1978ae659a62bd349fb0901ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb56d9833a68e5e39d12cf5125dd5c5" id="r_aafb56d9833a68e5e39d12cf5125dd5c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#aafb56d9833a68e5e39d12cf5125dd5c5">updateFpsrExcUnfl</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;intermediate, <a class="el" href="classSgAsmType.html">SgAsmType</a> *valueType, <a class="el" href="classSgAsmType.html">SgAsmType</a> *rounding, <a class="el" href="classSgAsmType.html">SgAsmType</a> *dstType)</td></tr>
<tr class="memdesc:aafb56d9833a68e5e39d12cf5125dd5c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set or clear FPSR EXC UVFL bit.  <br /></td></tr>
<tr class="separator:aafb56d9833a68e5e39d12cf5125dd5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13150d6c77c630ea27e6c768d37c4277" id="r_a13150d6c77c630ea27e6c768d37c4277"><td class="memItemLeft" align="right" valign="top"><a id="a13150d6c77c630ea27e6c768d37c4277" name="a13150d6c77c630ea27e6c768d37c4277"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>updateFpsrExcInex</b> ()</td></tr>
<tr class="memdesc:a13150d6c77c630ea27e6c768d37c4277"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set or clear FPSR EXC INEX bit. <br /></td></tr>
<tr class="separator:a13150d6c77c630ea27e6c768d37c4277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad070e903fa3ee1e049456e2c6afd1e40" id="r_ad070e903fa3ee1e049456e2c6afd1e40"><td class="memItemLeft" align="right" valign="top"><a id="ad070e903fa3ee1e049456e2c6afd1e40" name="ad070e903fa3ee1e049456e2c6afd1e40"></a>
<a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><b>condition</b> (M68kInstructionKind, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1RiscOperators.html">BaseSemantics::RiscOperators</a> *)</td></tr>
<tr class="memdesc:ad070e903fa3ee1e049456e2c6afd1e40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if an instruction should branch. <br /></td></tr>
<tr class="separator:ad070e903fa3ee1e049456e2c6afd1e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6ca43b6245e57390cc2ebbb920853e" id="r_aae6ca43b6245e57390cc2ebbb920853e"><td class="memItemLeft" align="right" valign="top"><a id="aae6ca43b6245e57390cc2ebbb920853e" name="aae6ca43b6245e57390cc2ebbb920853e"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>accumulateFpExceptions</b> ()</td></tr>
<tr class="memdesc:aae6ca43b6245e57390cc2ebbb920853e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update accrued floating-point exceptions. <br /></td></tr>
<tr class="separator:aae6ca43b6245e57390cc2ebbb920853e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e2d03b0803aa7b14402671e9281885" id="r_a08e2d03b0803aa7b14402671e9281885"><td class="memItemLeft" align="right" valign="top"><a id="a08e2d03b0803aa7b14402671e9281885" name="a08e2d03b0803aa7b14402671e9281885"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>adjustFpConditionCodes</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;result, <a class="el" href="classSgAsmFloatType.html">SgAsmFloatType</a> *)</td></tr>
<tr class="memdesc:a08e2d03b0803aa7b14402671e9281885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set floating point condition codes according to result. <br /></td></tr>
<tr class="separator:a08e2d03b0803aa7b14402671e9281885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher</a></td></tr>
<tr class="memitem:a8f9821e5f9103b613fa166e85a69cb3e inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a8f9821e5f9103b613fa166e85a69cb3e"><td class="memItemLeft" align="right" valign="top">
virtual void&#160;</td><td class="memItemRight" valign="bottom"><b>processInstruction</b> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *insn)</td></tr>
<tr class="memdesc:a8f9821e5f9103b613fa166e85a69cb3e inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Process a single instruction. <br /></td></tr>
<tr class="separator:a8f9821e5f9103b613fa166e85a69cb3e inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16aef72da7c3dea593ae12f8364738ca inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a16aef72da7c3dea593ae12f8364738ca"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a16aef72da7c3dea593ae12f8364738ca">iprocLookup</a> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *insn)</td></tr>
<tr class="memdesc:a16aef72da7c3dea593ae12f8364738ca inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lookup the processor for an instruction.  <br /></td></tr>
<tr class="separator:a16aef72da7c3dea593ae12f8364738ca inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f5205e6614e17e9f74eda965f3220c inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a89f5205e6614e17e9f74eda965f3220c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a89f5205e6614e17e9f74eda965f3220c">iprocReplace</a> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *insn, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> *iproc)</td></tr>
<tr class="memdesc:a89f5205e6614e17e9f74eda965f3220c inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace an instruction processor with another.  <br /></td></tr>
<tr class="separator:a89f5205e6614e17e9f74eda965f3220c inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae923f64d1c228fbffa9a9fee67d0cc92 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_ae923f64d1c228fbffa9a9fee67d0cc92"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#ae923f64d1c228fbffa9a9fee67d0cc92">iprocSet</a> (int key, <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> *iproc)</td></tr>
<tr class="memdesc:ae923f64d1c228fbffa9a9fee67d0cc92 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set an iproc table entry to the specified value.  <br /></td></tr>
<tr class="separator:ae923f64d1c228fbffa9a9fee67d0cc92 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5d7c3dbdaee2162cbb0b4422e70f28 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a6e5d7c3dbdaee2162cbb0b4422e70f28"><td class="memItemLeft" align="right" valign="top">
virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>iprocGet</b> (int key)</td></tr>
<tr class="memdesc:a6e5d7c3dbdaee2162cbb0b4422e70f28 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain an iproc table entry for the specified key. <br /></td></tr>
<tr class="separator:a6e5d7c3dbdaee2162cbb0b4422e70f28 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16a9eb5e4f868d9c08dae40a2ed36603 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a16a9eb5e4f868d9c08dae40a2ed36603"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a16a9eb5e4f868d9c08dae40a2ed36603">architecture</a> () const</td></tr>
<tr class="memdesc:a16a9eb5e4f868d9c08dae40a2ed36603 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html" title="Architecture-specific information and algorithms.">Architecture</a>.  <br /></td></tr>
<tr class="separator:a16a9eb5e4f868d9c08dae40a2ed36603 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0aab79f974c3d55056869f0943c7b9 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a3d0aab79f974c3d55056869f0943c7b9"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#aae5e1a00d709df3fc68381fdd5383db9">StatePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a3d0aab79f974c3d55056869f0943c7b9">currentState</a> () const</td></tr>
<tr class="memdesc:a3d0aab79f974c3d55056869f0943c7b9 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a pointer to the state object.  <br /></td></tr>
<tr class="separator:a3d0aab79f974c3d55056869f0943c7b9 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2348a14e91b4f686215ca9934b5e691b inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a2348a14e91b4f686215ca9934b5e691b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a2348a14e91b4f686215ca9934b5e691b">protoval</a> () const</td></tr>
<tr class="memdesc:a2348a14e91b4f686215ca9934b5e691b inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the prototypical value.  <br /></td></tr>
<tr class="separator:a2348a14e91b4f686215ca9934b5e691b inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56bb02c9c1596853119d7ed38b0fad3 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_ac56bb02c9c1596853119d7ed38b0fad3"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#ac56bb02c9c1596853119d7ed38b0fad3">currentInstruction</a> () const</td></tr>
<tr class="memdesc:ac56bb02c9c1596853119d7ed38b0fad3 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the instruction that is being processed.  <br /></td></tr>
<tr class="separator:ac56bb02c9c1596853119d7ed38b0fad3 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4d160607c90a3006d20cccfc386b5b inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a4a4d160607c90a3006d20cccfc386b5b"><td class="memItemLeft" align="right" valign="top">
virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><b>number_</b> (size_t nbits, uint64_t number) const</td></tr>
<tr class="memdesc:a4a4d160607c90a3006d20cccfc386b5b inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a semantic value representing a number. <br /></td></tr>
<tr class="separator:a4a4d160607c90a3006d20cccfc386b5b inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebeaae59a296ef66bb42935d57c36ee2 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_aebeaae59a296ef66bb42935d57c36ee2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> () const</td></tr>
<tr class="memdesc:aebeaae59a296ef66bb42935d57c36ee2 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Register dictionary.  <br /></td></tr>
<tr class="separator:aebeaae59a296ef66bb42935d57c36ee2 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721dac0c13cedbdfbe9c2c3fd77f6c91 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a721dac0c13cedbdfbe9c2c3fd77f6c91"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a721dac0c13cedbdfbe9c2c3fd77f6c91">findRegister</a> (const std::string &amp;regname, size_t nbits=0, bool allowMissing=false) const</td></tr>
<tr class="memdesc:a721dac0c13cedbdfbe9c2c3fd77f6c91 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lookup a register by name.  <br /></td></tr>
<tr class="separator:a721dac0c13cedbdfbe9c2c3fd77f6c91 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd2a58a9d9bcb0071af540251f08f2e inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_aacd2a58a9d9bcb0071af540251f08f2e"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aacd2a58a9d9bcb0071af540251f08f2e">addressWidth</a> () const</td></tr>
<tr class="memdesc:aacd2a58a9d9bcb0071af540251f08f2e inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Width of memory addresses in bits.  <br /></td></tr>
<tr class="separator:aacd2a58a9d9bcb0071af540251f08f2e inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142cd8cb14f74a37582d3f34c9da0b20 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a142cd8cb14f74a37582d3f34c9da0b20"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a142cd8cb14f74a37582d3f34c9da0b20">initializeState</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#aae5e1a00d709df3fc68381fdd5383db9">StatePtr</a> &amp;)</td></tr>
<tr class="memdesc:a142cd8cb14f74a37582d3f34c9da0b20 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the state.  <br /></td></tr>
<tr class="separator:a142cd8cb14f74a37582d3f34c9da0b20 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4fbe33a091e72487af026352fb30a55 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_ad4fbe33a091e72487af026352fb30a55"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#ad4fbe33a091e72487af026352fb30a55">advanceInstructionPointer</a> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *)</td></tr>
<tr class="memdesc:ad4fbe33a091e72487af026352fb30a55 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the instruction pointer register.  <br /></td></tr>
<tr class="separator:ad4fbe33a091e72487af026352fb30a55 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae328bd5fc9a88e3272214a6372c676df inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_ae328bd5fc9a88e3272214a6372c676df"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#ae328bd5fc9a88e3272214a6372c676df">segmentRegister</a> (<a class="el" href="classSgAsmMemoryReferenceExpression.html">SgAsmMemoryReferenceExpression</a> *)</td></tr>
<tr class="memdesc:ae328bd5fc9a88e3272214a6372c676df inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a register descriptor for the segment part of a memory reference expression.  <br /></td></tr>
<tr class="separator:ae328bd5fc9a88e3272214a6372c676df inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53dc23330202bac4a18d2f6fafe25918 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a53dc23330202bac4a18d2f6fafe25918"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a53dc23330202bac4a18d2f6fafe25918">incrementRegisters</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *)</td></tr>
<tr class="memdesc:a53dc23330202bac4a18d2f6fafe25918 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment all auto-increment registers in the expression.  <br /></td></tr>
<tr class="separator:a53dc23330202bac4a18d2f6fafe25918 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62323ad51bb87bbb5534b9b42b1ddf66 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a62323ad51bb87bbb5534b9b42b1ddf66"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a62323ad51bb87bbb5534b9b42b1ddf66">decrementRegisters</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *)</td></tr>
<tr class="memdesc:a62323ad51bb87bbb5534b9b42b1ddf66 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement all auto-decrement registers in the expression.  <br /></td></tr>
<tr class="separator:a62323ad51bb87bbb5534b9b42b1ddf66 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c84e257fe94c194581dac72704a84e2 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a2c84e257fe94c194581dac72704a84e2"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a2c84e257fe94c194581dac72704a84e2">preUpdate</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;enabled)</td></tr>
<tr class="memdesc:a2c84e257fe94c194581dac72704a84e2 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update registers for pre-add expressions.  <br /></td></tr>
<tr class="separator:a2c84e257fe94c194581dac72704a84e2 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f04649231673752e70177916e5d1ad1 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a1f04649231673752e70177916e5d1ad1"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a1f04649231673752e70177916e5d1ad1">postUpdate</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;enabled)</td></tr>
<tr class="memdesc:a1f04649231673752e70177916e5d1ad1 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update registers for post-add expressions.  <br /></td></tr>
<tr class="separator:a1f04649231673752e70177916e5d1ad1 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78aeeafff241d9c268521fc1c8859eb5 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a78aeeafff241d9c268521fc1c8859eb5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a78aeeafff241d9c268521fc1c8859eb5">effectiveAddress</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *, size_t nbits=0)</td></tr>
<tr class="memdesc:a78aeeafff241d9c268521fc1c8859eb5 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a memory address by evaluating the address expression.  <br /></td></tr>
<tr class="separator:a78aeeafff241d9c268521fc1c8859eb5 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8498f6505aad9009f2febc11d0d5f77 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_ac8498f6505aad9009f2febc11d0d5f77"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#ac8498f6505aad9009f2febc11d0d5f77">write</a> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a> &amp;value, size_t addr_nbits=0)</td></tr>
<tr class="memdesc:ac8498f6505aad9009f2febc11d0d5f77 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes to an L-value expression.  <br /></td></tr>
<tr class="separator:ac8498f6505aad9009f2febc11d0d5f77 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce81ae380ce539fd013897c75a10ab2 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_afce81ae380ce539fd013897c75a10ab2"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">RiscOperatorsPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#afce81ae380ce539fd013897c75a10ab2">operators</a> () const</td></tr>
<tr class="memdesc:afce81ae380ce539fd013897c75a10ab2 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: RISC operators.  <br /></td></tr>
<tr class="separator:afce81ae380ce539fd013897c75a10ab2 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0532eb61453a9328dc8935bb6f4feafd inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a0532eb61453a9328dc8935bb6f4feafd"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a0532eb61453a9328dc8935bb6f4feafd">operators</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">RiscOperatorsPtr</a> &amp;)</td></tr>
<tr class="memdesc:a0532eb61453a9328dc8935bb6f4feafd inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: RISC operators.  <br /></td></tr>
<tr class="separator:a0532eb61453a9328dc8935bb6f4feafd inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5adc80f3dad7be835b7f136130166d87 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a5adc80f3dad7be835b7f136130166d87"><td class="memItemLeft" align="right" valign="top">
virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><b>undefined_</b> (size_t nbits) const</td></tr>
<tr class="memdesc:a5adc80f3dad7be835b7f136130166d87 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a new undefined semantic value. <br /></td></tr>
<tr class="separator:a5adc80f3dad7be835b7f136130166d87 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a16db8575a25ba54a8a926868cfede inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a31a16db8575a25ba54a8a926868cfede"><td class="memItemLeft" align="right" valign="top">
virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">SValuePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><b>unspecified_</b> (size_t nbits) const</td></tr>
<tr class="memdesc:a31a16db8575a25ba54a8a926868cfede inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a new undefined semantic value. <br /></td></tr>
<tr class="separator:a31a16db8575a25ba54a8a926868cfede inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875f8cba48cf0fbb698078e6d84fe86c inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a875f8cba48cf0fbb698078e6d84fe86c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a875f8cba48cf0fbb698078e6d84fe86c">autoResetInstructionPointer</a> () const</td></tr>
<tr class="memdesc:a875f8cba48cf0fbb698078e6d84fe86c inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Reset instruction pointer register for each instruction.  <br /></td></tr>
<tr class="separator:a875f8cba48cf0fbb698078e6d84fe86c inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdba49f8ab92e6a7593d81de7507061 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_adfdba49f8ab92e6a7593d81de7507061"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#adfdba49f8ab92e6a7593d81de7507061">autoResetInstructionPointer</a> (bool b)</td></tr>
<tr class="memdesc:adfdba49f8ab92e6a7593d81de7507061 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Reset instruction pointer register for each instruction.  <br /></td></tr>
<tr class="separator:adfdba49f8ab92e6a7593d81de7507061 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a7819d1fc46c32553c834a6b333d0c3fd" id="r_a7819d1fc46c32553c834a6b333d0c3fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics.html#a419eb9091df671582ad3986820bbcfae">DispatcherM68kPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a7819d1fc46c32553c834a6b333d0c3fd">instance</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;)</td></tr>
<tr class="memdesc:a7819d1fc46c32553c834a6b333d0c3fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Construct a prototypical dispatcher.  <br /></td></tr>
<tr class="separator:a7819d1fc46c32553c834a6b333d0c3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70edcd85e95c82a2ed2ce3cae9140833" id="r_a70edcd85e95c82a2ed2ce3cae9140833"><td class="memItemLeft" align="right" valign="top"><a id="a70edcd85e95c82a2ed2ce3cae9140833" name="a70edcd85e95c82a2ed2ce3cae9140833"></a>
static <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics.html#a419eb9091df671582ad3986820bbcfae">DispatcherM68kPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><b>instance</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">BaseSemantics::RiscOperatorsPtr</a> &amp;)</td></tr>
<tr class="memdesc:a70edcd85e95c82a2ed2ce3cae9140833"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor. <br /></td></tr>
<tr class="separator:a70edcd85e95c82a2ed2ce3cae9140833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396b354ccb957709e9d75e13a89c9ec8" id="r_a396b354ccb957709e9d75e13a89c9ec8"><td class="memItemLeft" align="right" valign="top"><a id="a396b354ccb957709e9d75e13a89c9ec8" name="a396b354ccb957709e9d75e13a89c9ec8"></a>
static <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics.html#a419eb9091df671582ad3986820bbcfae">DispatcherM68kPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><b>promote</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a75ee406f19167965f5217e58fe9dc707">BaseSemantics::DispatcherPtr</a> &amp;)</td></tr>
<tr class="memdesc:a396b354ccb957709e9d75e13a89c9ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic cast to DispatcherM68kPtr with assertion. <br /></td></tr>
<tr class="separator:a396b354ccb957709e9d75e13a89c9ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ae2241d661cbeb69fb5278864eb1abaa4" id="r_ae2241d661cbeb69fb5278864eb1abaa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ae2241d661cbeb69fb5278864eb1abaa4">REG_D</a> [8]</td></tr>
<tr class="memdesc:ae2241d661cbeb69fb5278864eb1abaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ae2241d661cbeb69fb5278864eb1abaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2e4da57c9177d543b9a7c18b215ad2" id="r_a8c2e4da57c9177d543b9a7c18b215ad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a8c2e4da57c9177d543b9a7c18b215ad2">REG_A</a> [8]</td></tr>
<tr class="memdesc:a8c2e4da57c9177d543b9a7c18b215ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a8c2e4da57c9177d543b9a7c18b215ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1e3c722edf9ee65112c54e8ac21661" id="r_a7b1e3c722edf9ee65112c54e8ac21661"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a7b1e3c722edf9ee65112c54e8ac21661">REG_FP</a> [8]</td></tr>
<tr class="memdesc:a7b1e3c722edf9ee65112c54e8ac21661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a7b1e3c722edf9ee65112c54e8ac21661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2792a8e9cd5622fe3a4f5d2e44d380" id="r_a7e2792a8e9cd5622fe3a4f5d2e44d380"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a7e2792a8e9cd5622fe3a4f5d2e44d380">REG_PC</a></td></tr>
<tr class="memdesc:a7e2792a8e9cd5622fe3a4f5d2e44d380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a7e2792a8e9cd5622fe3a4f5d2e44d380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257681b54c3ccf77a4a998e5b24ef10d" id="r_a257681b54c3ccf77a4a998e5b24ef10d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a257681b54c3ccf77a4a998e5b24ef10d">REG_CCR</a></td></tr>
<tr class="memdesc:a257681b54c3ccf77a4a998e5b24ef10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a257681b54c3ccf77a4a998e5b24ef10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d93e372c0e290d8322aed8c103bd34" id="r_ab1d93e372c0e290d8322aed8c103bd34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ab1d93e372c0e290d8322aed8c103bd34">REG_CCR_C</a></td></tr>
<tr class="memdesc:ab1d93e372c0e290d8322aed8c103bd34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ab1d93e372c0e290d8322aed8c103bd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e47622972390903fb5c9b77532ec248" id="r_a9e47622972390903fb5c9b77532ec248"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a9e47622972390903fb5c9b77532ec248">REG_CCR_V</a></td></tr>
<tr class="memdesc:a9e47622972390903fb5c9b77532ec248"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a9e47622972390903fb5c9b77532ec248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82c59157bf5696b4762a6d5c7e39b0c" id="r_ae82c59157bf5696b4762a6d5c7e39b0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ae82c59157bf5696b4762a6d5c7e39b0c">REG_CCR_Z</a></td></tr>
<tr class="memdesc:ae82c59157bf5696b4762a6d5c7e39b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ae82c59157bf5696b4762a6d5c7e39b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad270a895555f975b6d772fa3761b4b32" id="r_ad270a895555f975b6d772fa3761b4b32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ad270a895555f975b6d772fa3761b4b32">REG_CCR_N</a></td></tr>
<tr class="memdesc:ad270a895555f975b6d772fa3761b4b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ad270a895555f975b6d772fa3761b4b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6cbbfaf88dfc0fb71497c37c6dcf7c4" id="r_ad6cbbfaf88dfc0fb71497c37c6dcf7c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ad6cbbfaf88dfc0fb71497c37c6dcf7c4">REG_CCR_X</a></td></tr>
<tr class="memdesc:ad6cbbfaf88dfc0fb71497c37c6dcf7c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ad6cbbfaf88dfc0fb71497c37c6dcf7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace3e30b059f8bb7d484aa1c1118c65fd" id="r_ace3e30b059f8bb7d484aa1c1118c65fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ace3e30b059f8bb7d484aa1c1118c65fd">REG_MACSR_SU</a></td></tr>
<tr class="memdesc:ace3e30b059f8bb7d484aa1c1118c65fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ace3e30b059f8bb7d484aa1c1118c65fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25334665980c1030e1d5a89a1d650f5" id="r_ad25334665980c1030e1d5a89a1d650f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ad25334665980c1030e1d5a89a1d650f5">REG_MACSR_FI</a></td></tr>
<tr class="memdesc:ad25334665980c1030e1d5a89a1d650f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ad25334665980c1030e1d5a89a1d650f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84bbf09be5972e3530c064eb47e1db96" id="r_a84bbf09be5972e3530c064eb47e1db96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a84bbf09be5972e3530c064eb47e1db96">REG_MACSR_N</a></td></tr>
<tr class="memdesc:a84bbf09be5972e3530c064eb47e1db96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a84bbf09be5972e3530c064eb47e1db96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac314e7ae0c4b2b388bc17a2a37816a1d" id="r_ac314e7ae0c4b2b388bc17a2a37816a1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ac314e7ae0c4b2b388bc17a2a37816a1d">REG_MACSR_Z</a></td></tr>
<tr class="memdesc:ac314e7ae0c4b2b388bc17a2a37816a1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ac314e7ae0c4b2b388bc17a2a37816a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b6f090c20e9d9d4c03854f642eb565" id="r_aa3b6f090c20e9d9d4c03854f642eb565"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#aa3b6f090c20e9d9d4c03854f642eb565">REG_MACSR_V</a></td></tr>
<tr class="memdesc:aa3b6f090c20e9d9d4c03854f642eb565"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:aa3b6f090c20e9d9d4c03854f642eb565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03360020bf87df3697f73560947f3a11" id="r_a03360020bf87df3697f73560947f3a11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a03360020bf87df3697f73560947f3a11">REG_MACSR_C</a></td></tr>
<tr class="memdesc:a03360020bf87df3697f73560947f3a11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a03360020bf87df3697f73560947f3a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ea1d85714aa4a490394bd592a2f748" id="r_ae1ea1d85714aa4a490394bd592a2f748"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ae1ea1d85714aa4a490394bd592a2f748">REG_MAC_MASK</a></td></tr>
<tr class="memdesc:ae1ea1d85714aa4a490394bd592a2f748"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ae1ea1d85714aa4a490394bd592a2f748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df3fd8a24a97b4a2efca92c2702e400" id="r_a8df3fd8a24a97b4a2efca92c2702e400"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a8df3fd8a24a97b4a2efca92c2702e400">REG_MACEXT0</a></td></tr>
<tr class="memdesc:a8df3fd8a24a97b4a2efca92c2702e400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a8df3fd8a24a97b4a2efca92c2702e400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da2c6464bacc352004cb89c53aff082" id="r_a0da2c6464bacc352004cb89c53aff082"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a0da2c6464bacc352004cb89c53aff082">REG_MACEXT1</a></td></tr>
<tr class="memdesc:a0da2c6464bacc352004cb89c53aff082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a0da2c6464bacc352004cb89c53aff082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1eaf92c31645b59d23214497c47259" id="r_a0b1eaf92c31645b59d23214497c47259"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a0b1eaf92c31645b59d23214497c47259">REG_MACEXT2</a></td></tr>
<tr class="memdesc:a0b1eaf92c31645b59d23214497c47259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a0b1eaf92c31645b59d23214497c47259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064d4cfce21721e1a4f090b4d607e777" id="r_a064d4cfce21721e1a4f090b4d607e777"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a064d4cfce21721e1a4f090b4d607e777">REG_MACEXT3</a></td></tr>
<tr class="memdesc:a064d4cfce21721e1a4f090b4d607e777"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a064d4cfce21721e1a4f090b4d607e777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26441dad83def9f4a68954d9d4b5b629" id="r_a26441dad83def9f4a68954d9d4b5b629"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a26441dad83def9f4a68954d9d4b5b629">REG_SSP</a></td></tr>
<tr class="memdesc:a26441dad83def9f4a68954d9d4b5b629"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a26441dad83def9f4a68954d9d4b5b629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2323b446f7411762365700fdd518c3" id="r_aae2323b446f7411762365700fdd518c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#aae2323b446f7411762365700fdd518c3">REG_SR_S</a></td></tr>
<tr class="memdesc:aae2323b446f7411762365700fdd518c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:aae2323b446f7411762365700fdd518c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbff4cfc2a40e2c922ed8db8ec04637" id="r_afbbff4cfc2a40e2c922ed8db8ec04637"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#afbbff4cfc2a40e2c922ed8db8ec04637">REG_SR</a></td></tr>
<tr class="memdesc:afbbff4cfc2a40e2c922ed8db8ec04637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:afbbff4cfc2a40e2c922ed8db8ec04637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2491b32546dd2686926e50cccc443748" id="r_a2491b32546dd2686926e50cccc443748"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a2491b32546dd2686926e50cccc443748">REG_VBR</a></td></tr>
<tr class="memdesc:a2491b32546dd2686926e50cccc443748"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a2491b32546dd2686926e50cccc443748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8886ea26bf57cf4746c7d147be2d24f" id="r_ab8886ea26bf57cf4746c7d147be2d24f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ab8886ea26bf57cf4746c7d147be2d24f">REG_FPCC_NAN</a></td></tr>
<tr class="memdesc:ab8886ea26bf57cf4746c7d147be2d24f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ab8886ea26bf57cf4746c7d147be2d24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d32d118871862dfba9fef3bf931c1b" id="r_a38d32d118871862dfba9fef3bf931c1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a38d32d118871862dfba9fef3bf931c1b">REG_FPCC_I</a></td></tr>
<tr class="memdesc:a38d32d118871862dfba9fef3bf931c1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a38d32d118871862dfba9fef3bf931c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec68757f407ee74889389f89bf2447d" id="r_afec68757f407ee74889389f89bf2447d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#afec68757f407ee74889389f89bf2447d">REG_FPCC_Z</a></td></tr>
<tr class="memdesc:afec68757f407ee74889389f89bf2447d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:afec68757f407ee74889389f89bf2447d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4d03939701b966270852b139b7c352" id="r_a7c4d03939701b966270852b139b7c352"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a7c4d03939701b966270852b139b7c352">REG_FPCC_N</a></td></tr>
<tr class="memdesc:a7c4d03939701b966270852b139b7c352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a7c4d03939701b966270852b139b7c352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f77a7f1fe49eba63903f1944c84076" id="r_ae8f77a7f1fe49eba63903f1944c84076"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ae8f77a7f1fe49eba63903f1944c84076">REG_EXC_BSUN</a></td></tr>
<tr class="memdesc:ae8f77a7f1fe49eba63903f1944c84076"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ae8f77a7f1fe49eba63903f1944c84076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342361e60e37a4406159ee43d490db85" id="r_a342361e60e37a4406159ee43d490db85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a342361e60e37a4406159ee43d490db85">REG_EXC_OPERR</a></td></tr>
<tr class="memdesc:a342361e60e37a4406159ee43d490db85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a342361e60e37a4406159ee43d490db85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667a535c07fe0020bece703870c9f47a" id="r_a667a535c07fe0020bece703870c9f47a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a667a535c07fe0020bece703870c9f47a">REG_EXC_OVFL</a></td></tr>
<tr class="memdesc:a667a535c07fe0020bece703870c9f47a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a667a535c07fe0020bece703870c9f47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad12c6a5cfba37a4c301a5a5052e3295d" id="r_ad12c6a5cfba37a4c301a5a5052e3295d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ad12c6a5cfba37a4c301a5a5052e3295d">REG_EXC_UNFL</a></td></tr>
<tr class="memdesc:ad12c6a5cfba37a4c301a5a5052e3295d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ad12c6a5cfba37a4c301a5a5052e3295d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933bd1d13d6ec81bf4a0832ae8289bc5" id="r_a933bd1d13d6ec81bf4a0832ae8289bc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a933bd1d13d6ec81bf4a0832ae8289bc5">REG_EXC_DZ</a></td></tr>
<tr class="memdesc:a933bd1d13d6ec81bf4a0832ae8289bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a933bd1d13d6ec81bf4a0832ae8289bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0cee117ac84116cd9780fdfe22bc558" id="r_aa0cee117ac84116cd9780fdfe22bc558"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#aa0cee117ac84116cd9780fdfe22bc558">REG_EXC_INAN</a></td></tr>
<tr class="memdesc:aa0cee117ac84116cd9780fdfe22bc558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:aa0cee117ac84116cd9780fdfe22bc558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525eb549a4b322f240374b92ee650289" id="r_a525eb549a4b322f240374b92ee650289"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a525eb549a4b322f240374b92ee650289">REG_EXC_IDE</a></td></tr>
<tr class="memdesc:a525eb549a4b322f240374b92ee650289"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a525eb549a4b322f240374b92ee650289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89dae1752c3578c6f25a09ac3b9f6fd8" id="r_a89dae1752c3578c6f25a09ac3b9f6fd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a89dae1752c3578c6f25a09ac3b9f6fd8">REG_EXC_INEX</a></td></tr>
<tr class="memdesc:a89dae1752c3578c6f25a09ac3b9f6fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a89dae1752c3578c6f25a09ac3b9f6fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae716a5a49db07ef8b3c463298ed6d4" id="r_a3ae716a5a49db07ef8b3c463298ed6d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a3ae716a5a49db07ef8b3c463298ed6d4">REG_AEXC_IOP</a></td></tr>
<tr class="memdesc:a3ae716a5a49db07ef8b3c463298ed6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a3ae716a5a49db07ef8b3c463298ed6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08785a37d855ae1d893d6129aeccc606" id="r_a08785a37d855ae1d893d6129aeccc606"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a08785a37d855ae1d893d6129aeccc606">REG_AEXC_OVFL</a></td></tr>
<tr class="memdesc:a08785a37d855ae1d893d6129aeccc606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:a08785a37d855ae1d893d6129aeccc606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3946bb8386b41e5c371ddb619ad6bbd" id="r_ad3946bb8386b41e5c371ddb619ad6bbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ad3946bb8386b41e5c371ddb619ad6bbd">REG_AEXC_UNFL</a></td></tr>
<tr class="memdesc:ad3946bb8386b41e5c371ddb619ad6bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ad3946bb8386b41e5c371ddb619ad6bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf698df180fff6e673516b5c7d959db9" id="r_acf698df180fff6e673516b5c7d959db9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#acf698df180fff6e673516b5c7d959db9">REG_AEXC_DZ</a></td></tr>
<tr class="memdesc:acf698df180fff6e673516b5c7d959db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:acf698df180fff6e673516b5c7d959db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e07349c64896d79204d9a6e57da559" id="r_ad9e07349c64896d79204d9a6e57da559"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ad9e07349c64896d79204d9a6e57da559">REG_AEXC_INEX</a></td></tr>
<tr class="memdesc:ad9e07349c64896d79204d9a6e57da559"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached register.  <br /></td></tr>
<tr class="separator:ad9e07349c64896d79204d9a6e57da559"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:af706a585de872fbb54d5c7b5ba0c88dd" id="r_af706a585de872fbb54d5c7b5ba0c88dd"><td class="memItemLeft" align="right" valign="top"><a id="af706a585de872fbb54d5c7b5ba0c88dd" name="af706a585de872fbb54d5c7b5ba0c88dd"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>DispatcherM68k</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;)</td></tr>
<tr class="separator:af706a585de872fbb54d5c7b5ba0c88dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e02530c8656969be9b4664f8e8ab00" id="r_ad1e02530c8656969be9b4664f8e8ab00"><td class="memItemLeft" align="right" valign="top"><a id="ad1e02530c8656969be9b4664f8e8ab00" name="ad1e02530c8656969be9b4664f8e8ab00"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>DispatcherM68k</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">BaseSemantics::RiscOperatorsPtr</a> &amp;)</td></tr>
<tr class="separator:ad1e02530c8656969be9b4664f8e8ab00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08623b4b7055f64142544a5b9b5cccfe" id="r_a08623b4b7055f64142544a5b9b5cccfe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a08623b4b7055f64142544a5b9b5cccfe">iproc_init</a> ()</td></tr>
<tr class="memdesc:a08623b4b7055f64142544a5b9b5cccfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loads the iproc table with instruction processing functors.  <br /></td></tr>
<tr class="separator:a08623b4b7055f64142544a5b9b5cccfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf6321a38a62ba0676409adbbee158b" id="r_adbf6321a38a62ba0676409adbbee158b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#adbf6321a38a62ba0676409adbbee158b">regcache_init</a> ()</td></tr>
<tr class="memdesc:adbf6321a38a62ba0676409adbbee158b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load the cached register descriptors.  <br /></td></tr>
<tr class="separator:adbf6321a38a62ba0676409adbbee158b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00b7bfb86e8f244c50e99f12a91254a" id="r_aa00b7bfb86e8f244c50e99f12a91254a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#aa00b7bfb86e8f244c50e99f12a91254a">memory_init</a> ()</td></tr>
<tr class="memdesc:aa00b7bfb86e8f244c50e99f12a91254a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make sure memory is set up correctly.  <br /></td></tr>
<tr class="separator:aa00b7bfb86e8f244c50e99f12a91254a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher</a></td></tr>
<tr class="memitem:aba7f2d2d7ca311fd87215369bd56290b inherit pro_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_aba7f2d2d7ca311fd87215369bd56290b"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>Dispatcher</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;)</td></tr>
<tr class="separator:aba7f2d2d7ca311fd87215369bd56290b inherit pro_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ec7c72f093832292b83b10439d2475 inherit pro_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a10ec7c72f093832292b83b10439d2475"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>Dispatcher</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;, const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">RiscOperatorsPtr</a> &amp;)</td></tr>
<tr class="separator:a10ec7c72f093832292b83b10439d2475 inherit pro_methods_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td colspan="2" onclick="javascript:toggleInherit('pro_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher')"><img src="closed.png" alt="-"/>&#160;Protected Types inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher</a></td></tr>
<tr class="memitem:af42cef3c16485fb9b2ab37d94db0bb29 inherit pro_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_af42cef3c16485fb9b2ab37d94db0bb29"><td class="memItemLeft" align="right" valign="top">typedef std::vector&lt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1InsnProcessor.html">InsnProcessor</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#af42cef3c16485fb9b2ab37d94db0bb29">InsnProcessors</a></td></tr>
<tr class="separator:af42cef3c16485fb9b2ab37d94db0bb29 inherit pro_types_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher</a></td></tr>
<tr class="memitem:a275b5514a883af198964f9b4a169efbf inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_a275b5514a883af198964f9b4a169efbf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a275b5514a883af198964f9b4a169efbf">autoResetInstructionPointer_</a> = true</td></tr>
<tr class="memdesc:a275b5514a883af198964f9b4a169efbf inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset instruction pointer register for each instruction.  <br /></td></tr>
<tr class="separator:a275b5514a883af198964f9b4a169efbf inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaabe1cb66d47e1a978047bdb5f2b0bc inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher" id="r_adaabe1cb66d47e1a978047bdb5f2b0bc"><td class="memItemLeft" align="right" valign="top">InsnProcessors&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#adaabe1cb66d47e1a978047bdb5f2b0bc">iproc_table</a></td></tr>
<tr class="separator:adaabe1cb66d47e1a978047bdb5f2b0bc inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a70260eb26d9b8119dbdb153c77783e81" name="a70260eb26d9b8119dbdb153c77783e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70260eb26d9b8119dbdb153c77783e81">&#9670;&#160;</a></span>Super</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a70260eb26d9b8119dbdb153c77783e81">Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::Super</a> =  <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html">BaseSemantics::Dispatcher</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base type. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00031">31</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a9e5f43efc2581265120699b98205c738" name="a9e5f43efc2581265120699b98205c738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e5f43efc2581265120699b98205c738">&#9670;&#160;</a></span>Ptr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#a9e5f43efc2581265120699b98205c738">Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::Ptr</a> =  <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics.html#a419eb9091df671582ad3986820bbcfae">DispatcherM68kPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shared-ownership pointer. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00034">34</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a08623b4b7055f64142544a5b9b5cccfe" name="a08623b4b7055f64142544a5b9b5cccfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08623b4b7055f64142544a5b9b5cccfe">&#9670;&#160;</a></span>iproc_init()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::iproc_init </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Loads the iproc table with instruction processing functors. </p>
<p>This normally happens from the constructor. </p>

</div>
</div>
<a id="adbf6321a38a62ba0676409adbbee158b" name="adbf6321a38a62ba0676409adbbee158b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf6321a38a62ba0676409adbbee158b">&#9670;&#160;</a></span>regcache_init()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::regcache_init </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Load the cached register descriptors. </p>
<p>This happens at construction when the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property is changed. </p>

</div>
</div>
<a id="aa00b7bfb86e8f244c50e99f12a91254a" name="aa00b7bfb86e8f244c50e99f12a91254a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00b7bfb86e8f244c50e99f12a91254a">&#9670;&#160;</a></span>memory_init()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::memory_init </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Make sure memory is set up correctly. </p>
<p>For instance, byte order should be big endian. </p>

</div>
</div>
<a id="a7819d1fc46c32553c834a6b333d0c3fd" name="a7819d1fc46c32553c834a6b333d0c3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7819d1fc46c32553c834a6b333d0c3fd">&#9670;&#160;</a></span>instance()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics.html#a419eb9091df671582ad3986820bbcfae">DispatcherM68kPtr</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::instance </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Construct a prototypical dispatcher. </p>
<p>The only thing this dispatcher can be used for is to create another dispatcher with the virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1DispatcherM68k.html#ab626e624f6d95aeeed22265e976fa6fc">create</a> method. </p>

</div>
</div>
<a id="ab626e624f6d95aeeed22265e976fa6fc" name="ab626e624f6d95aeeed22265e976fa6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab626e624f6d95aeeed22265e976fa6fc">&#9670;&#160;</a></span>create()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a75ee406f19167965f5217e58fe9dc707">BaseSemantics::DispatcherPtr</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::create </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#a0c0106c0f124bfd48cf9c198e6bd7d4b">BaseSemantics::RiscOperatorsPtr</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Virtual constructor. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#adde1875d63169dae9641cf67585c894f">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher</a>.</p>

</div>
</div>
<a id="a4649dfa9a759ef47f6117f1b5454919a" name="a4649dfa9a759ef47f6117f1b5454919a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4649dfa9a759ef47f6117f1b5454919a">&#9670;&#160;</a></span>instructionPointerRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::instructionPointerRegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the instruction pointer register. </p>

<p>Reimplemented from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#af2f89eaeac845eed15161632d2979b11">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher</a>.</p>

</div>
</div>
<a id="a37ad5044089ed05702651aa2329bebf5" name="a37ad5044089ed05702651aa2329bebf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ad5044089ed05702651aa2329bebf5">&#9670;&#160;</a></span>stackPointerRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::stackPointerRegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the stack pointer register. </p>

<p>Reimplemented from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a1c79d020a90dc075d4d8a2b8cdee789f">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher</a>.</p>

</div>
</div>
<a id="a510ac9e4858c34d120f8e695008180d7" name="a510ac9e4858c34d120f8e695008180d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a510ac9e4858c34d120f8e695008180d7">&#9670;&#160;</a></span>stackFrameRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::stackFrameRegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the stack call frame register. </p>

<p>Reimplemented from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a43340c65c91715ce146b59bcc8c2744b">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher</a>.</p>

</div>
</div>
<a id="a5ca0d39a3979cc9b923fc0942d4608a6" name="a5ca0d39a3979cc9b923fc0942d4608a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ca0d39a3979cc9b923fc0942d4608a6">&#9670;&#160;</a></span>callReturnRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::callReturnRegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the function call return address register. </p>

<p>Reimplemented from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a4d263b74cf9f31778137bfb63b63244f">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher</a>.</p>

</div>
</div>
<a id="adcf397f8535d6bcf3a68f114c7adcd79" name="adcf397f8535d6bcf3a68f114c7adcd79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf397f8535d6bcf3a68f114c7adcd79">&#9670;&#160;</a></span>iprocKey()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::iprocKey </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given an instruction, return the InsnProcessor key that can be used as an index into the iproc_table. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a46b6c1eb9174a484cc88920b484a993b">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher</a>.</p>

</div>
</div>
<a id="a780b6dd3318aa5080d592fc99cefb6c0" name="a780b6dd3318aa5080d592fc99cefb6c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780b6dd3318aa5080d592fc99cefb6c0">&#9670;&#160;</a></span>read()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>value_nbits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>addr_nbits</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads an R-value expression. </p>
<p>The expression can be a constant, register reference, or memory reference. The width of the returned value is specified by the <code>value_nbits</code> argument, and if this argument is zero then the width of the expression type is used. The width of the address passed to lower-level memory access functions is specified by <code>addr_nbits</code>. If <code>addr_nbits</code> is zero then the natural width of the effective address is passed to lower level functions. </p>

<p>Reimplemented from <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#a373ac4ad46e434812fac9bc58ae5b8c9">Rose::BinaryAnalysis::InstructionSemantics::BaseSemantics::Dispatcher</a>.</p>

</div>
</div>
<a id="a6523b2f1978ae659a62bd349fb0901ae" name="a6523b2f1978ae659a62bd349fb0901ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6523b2f1978ae659a62bd349fb0901ae">&#9670;&#160;</a></span>updateFpsrExcOvfl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::updateFpsrExcOvfl </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>intermediate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmType.html">SgAsmType</a> *&#160;</td>
          <td class="paramname"><em>valueType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmType.html">SgAsmType</a> *&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmType.html">SgAsmType</a> *&#160;</td>
          <td class="paramname"><em>dstType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set or clear FPSR EXC OVFL bit. </p>
<p>Set if the destination is a floating-point data register or memory (<code>dstType</code>) and the intermediate result (<code>intermediate</code>) has an exponent that is greater than or equal to the maximum exponent value of the selected rounding precision (<code>rounding</code>) </p>

</div>
</div>
<a id="aafb56d9833a68e5e39d12cf5125dd5c5" name="aafb56d9833a68e5e39d12cf5125dd5c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb56d9833a68e5e39d12cf5125dd5c5">&#9670;&#160;</a></span>updateFpsrExcUnfl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::updateFpsrExcUnfl </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics.html#ae281182bb99b033e6087f27309dcf603">BaseSemantics::SValuePtr</a> &amp;&#160;</td>
          <td class="paramname"><em>intermediate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmType.html">SgAsmType</a> *&#160;</td>
          <td class="paramname"><em>valueType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmType.html">SgAsmType</a> *&#160;</td>
          <td class="paramname"><em>rounding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmType.html">SgAsmType</a> *&#160;</td>
          <td class="paramname"><em>dstType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set or clear FPSR EXC UVFL bit. </p>
<p>Set if the intermediate result of an arithmetic instruction is too small to be represented as a normalized number in a floating-point register or memory using the selected rounding precision, that is, when the intermediate result exponent is less than or equal to the minimum exponent value of the selected rounding precision. Cleared otherwise. Underflow can ony occur when the desitnation format is single or double precision. When the destination is byte, word, or longword, the conversion ounderflows to zero without causing an underflow or an operand error. </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ae2241d661cbeb69fb5278864eb1abaa4" name="ae2241d661cbeb69fb5278864eb1abaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2241d661cbeb69fb5278864eb1abaa4">&#9670;&#160;</a></span>REG_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_D[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00043">43</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a8c2e4da57c9177d543b9a7c18b215ad2" name="a8c2e4da57c9177d543b9a7c18b215ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c2e4da57c9177d543b9a7c18b215ad2">&#9670;&#160;</a></span>REG_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_A[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00043">43</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a7b1e3c722edf9ee65112c54e8ac21661" name="a7b1e3c722edf9ee65112c54e8ac21661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b1e3c722edf9ee65112c54e8ac21661">&#9670;&#160;</a></span>REG_FP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_FP[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00043">43</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a7e2792a8e9cd5622fe3a4f5d2e44d380" name="a7e2792a8e9cd5622fe3a4f5d2e44d380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2792a8e9cd5622fe3a4f5d2e44d380">&#9670;&#160;</a></span>REG_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_PC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00043">43</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a257681b54c3ccf77a4a998e5b24ef10d" name="a257681b54c3ccf77a4a998e5b24ef10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a257681b54c3ccf77a4a998e5b24ef10d">&#9670;&#160;</a></span>REG_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00043">43</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ab1d93e372c0e290d8322aed8c103bd34" name="ab1d93e372c0e290d8322aed8c103bd34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d93e372c0e290d8322aed8c103bd34">&#9670;&#160;</a></span>REG_CCR_C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_CCR_C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00043">43</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a9e47622972390903fb5c9b77532ec248" name="a9e47622972390903fb5c9b77532ec248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e47622972390903fb5c9b77532ec248">&#9670;&#160;</a></span>REG_CCR_V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_CCR_V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00043">43</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ae82c59157bf5696b4762a6d5c7e39b0c" name="ae82c59157bf5696b4762a6d5c7e39b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82c59157bf5696b4762a6d5c7e39b0c">&#9670;&#160;</a></span>REG_CCR_Z</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_CCR_Z</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00043">43</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ad270a895555f975b6d772fa3761b4b32" name="ad270a895555f975b6d772fa3761b4b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad270a895555f975b6d772fa3761b4b32">&#9670;&#160;</a></span>REG_CCR_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_CCR_N</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00043">43</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ad6cbbfaf88dfc0fb71497c37c6dcf7c4" name="ad6cbbfaf88dfc0fb71497c37c6dcf7c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6cbbfaf88dfc0fb71497c37c6dcf7c4">&#9670;&#160;</a></span>REG_CCR_X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_CCR_X</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00043">43</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ace3e30b059f8bb7d484aa1c1118c65fd" name="ace3e30b059f8bb7d484aa1c1118c65fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace3e30b059f8bb7d484aa1c1118c65fd">&#9670;&#160;</a></span>REG_MACSR_SU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_MACSR_SU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00044">44</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ad25334665980c1030e1d5a89a1d650f5" name="ad25334665980c1030e1d5a89a1d650f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad25334665980c1030e1d5a89a1d650f5">&#9670;&#160;</a></span>REG_MACSR_FI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_MACSR_FI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00044">44</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a84bbf09be5972e3530c064eb47e1db96" name="a84bbf09be5972e3530c064eb47e1db96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84bbf09be5972e3530c064eb47e1db96">&#9670;&#160;</a></span>REG_MACSR_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_MACSR_N</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00044">44</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ac314e7ae0c4b2b388bc17a2a37816a1d" name="ac314e7ae0c4b2b388bc17a2a37816a1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac314e7ae0c4b2b388bc17a2a37816a1d">&#9670;&#160;</a></span>REG_MACSR_Z</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_MACSR_Z</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00044">44</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="aa3b6f090c20e9d9d4c03854f642eb565" name="aa3b6f090c20e9d9d4c03854f642eb565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b6f090c20e9d9d4c03854f642eb565">&#9670;&#160;</a></span>REG_MACSR_V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_MACSR_V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00044">44</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a03360020bf87df3697f73560947f3a11" name="a03360020bf87df3697f73560947f3a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03360020bf87df3697f73560947f3a11">&#9670;&#160;</a></span>REG_MACSR_C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_MACSR_C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00044">44</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ae1ea1d85714aa4a490394bd592a2f748" name="ae1ea1d85714aa4a490394bd592a2f748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ea1d85714aa4a490394bd592a2f748">&#9670;&#160;</a></span>REG_MAC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_MAC_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00044">44</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a8df3fd8a24a97b4a2efca92c2702e400" name="a8df3fd8a24a97b4a2efca92c2702e400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8df3fd8a24a97b4a2efca92c2702e400">&#9670;&#160;</a></span>REG_MACEXT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_MACEXT0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00045">45</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a0da2c6464bacc352004cb89c53aff082" name="a0da2c6464bacc352004cb89c53aff082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da2c6464bacc352004cb89c53aff082">&#9670;&#160;</a></span>REG_MACEXT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_MACEXT1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00045">45</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a0b1eaf92c31645b59d23214497c47259" name="a0b1eaf92c31645b59d23214497c47259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1eaf92c31645b59d23214497c47259">&#9670;&#160;</a></span>REG_MACEXT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_MACEXT2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00045">45</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a064d4cfce21721e1a4f090b4d607e777" name="a064d4cfce21721e1a4f090b4d607e777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064d4cfce21721e1a4f090b4d607e777">&#9670;&#160;</a></span>REG_MACEXT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_MACEXT3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00045">45</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a26441dad83def9f4a68954d9d4b5b629" name="a26441dad83def9f4a68954d9d4b5b629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26441dad83def9f4a68954d9d4b5b629">&#9670;&#160;</a></span>REG_SSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_SSP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00045">45</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="aae2323b446f7411762365700fdd518c3" name="aae2323b446f7411762365700fdd518c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2323b446f7411762365700fdd518c3">&#9670;&#160;</a></span>REG_SR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_SR_S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00045">45</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="afbbff4cfc2a40e2c922ed8db8ec04637" name="afbbff4cfc2a40e2c922ed8db8ec04637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbbff4cfc2a40e2c922ed8db8ec04637">&#9670;&#160;</a></span>REG_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00045">45</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a2491b32546dd2686926e50cccc443748" name="a2491b32546dd2686926e50cccc443748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2491b32546dd2686926e50cccc443748">&#9670;&#160;</a></span>REG_VBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_VBR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00045">45</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ab8886ea26bf57cf4746c7d147be2d24f" name="ab8886ea26bf57cf4746c7d147be2d24f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8886ea26bf57cf4746c7d147be2d24f">&#9670;&#160;</a></span>REG_FPCC_NAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_FPCC_NAN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00047">47</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a38d32d118871862dfba9fef3bf931c1b" name="a38d32d118871862dfba9fef3bf931c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38d32d118871862dfba9fef3bf931c1b">&#9670;&#160;</a></span>REG_FPCC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_FPCC_I</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00047">47</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="afec68757f407ee74889389f89bf2447d" name="afec68757f407ee74889389f89bf2447d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec68757f407ee74889389f89bf2447d">&#9670;&#160;</a></span>REG_FPCC_Z</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_FPCC_Z</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00047">47</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a7c4d03939701b966270852b139b7c352" name="a7c4d03939701b966270852b139b7c352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c4d03939701b966270852b139b7c352">&#9670;&#160;</a></span>REG_FPCC_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_FPCC_N</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00047">47</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ae8f77a7f1fe49eba63903f1944c84076" name="ae8f77a7f1fe49eba63903f1944c84076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f77a7f1fe49eba63903f1944c84076">&#9670;&#160;</a></span>REG_EXC_BSUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_EXC_BSUN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00049">49</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a342361e60e37a4406159ee43d490db85" name="a342361e60e37a4406159ee43d490db85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a342361e60e37a4406159ee43d490db85">&#9670;&#160;</a></span>REG_EXC_OPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_EXC_OPERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00049">49</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a667a535c07fe0020bece703870c9f47a" name="a667a535c07fe0020bece703870c9f47a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667a535c07fe0020bece703870c9f47a">&#9670;&#160;</a></span>REG_EXC_OVFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_EXC_OVFL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00049">49</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ad12c6a5cfba37a4c301a5a5052e3295d" name="ad12c6a5cfba37a4c301a5a5052e3295d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad12c6a5cfba37a4c301a5a5052e3295d">&#9670;&#160;</a></span>REG_EXC_UNFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_EXC_UNFL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00049">49</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a933bd1d13d6ec81bf4a0832ae8289bc5" name="a933bd1d13d6ec81bf4a0832ae8289bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933bd1d13d6ec81bf4a0832ae8289bc5">&#9670;&#160;</a></span>REG_EXC_DZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_EXC_DZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00049">49</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="aa0cee117ac84116cd9780fdfe22bc558" name="aa0cee117ac84116cd9780fdfe22bc558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0cee117ac84116cd9780fdfe22bc558">&#9670;&#160;</a></span>REG_EXC_INAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_EXC_INAN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00049">49</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a525eb549a4b322f240374b92ee650289" name="a525eb549a4b322f240374b92ee650289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a525eb549a4b322f240374b92ee650289">&#9670;&#160;</a></span>REG_EXC_IDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_EXC_IDE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00050">50</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a89dae1752c3578c6f25a09ac3b9f6fd8" name="a89dae1752c3578c6f25a09ac3b9f6fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89dae1752c3578c6f25a09ac3b9f6fd8">&#9670;&#160;</a></span>REG_EXC_INEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_EXC_INEX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00050">50</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a3ae716a5a49db07ef8b3c463298ed6d4" name="a3ae716a5a49db07ef8b3c463298ed6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae716a5a49db07ef8b3c463298ed6d4">&#9670;&#160;</a></span>REG_AEXC_IOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_AEXC_IOP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00052">52</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="a08785a37d855ae1d893d6129aeccc606" name="a08785a37d855ae1d893d6129aeccc606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08785a37d855ae1d893d6129aeccc606">&#9670;&#160;</a></span>REG_AEXC_OVFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_AEXC_OVFL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00052">52</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ad3946bb8386b41e5c371ddb619ad6bbd" name="ad3946bb8386b41e5c371ddb619ad6bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3946bb8386b41e5c371ddb619ad6bbd">&#9670;&#160;</a></span>REG_AEXC_UNFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_AEXC_UNFL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00052">52</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="acf698df180fff6e673516b5c7d959db9" name="acf698df180fff6e673516b5c7d959db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf698df180fff6e673516b5c7d959db9">&#9670;&#160;</a></span>REG_AEXC_DZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_AEXC_DZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00052">52</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<a id="ad9e07349c64896d79204d9a6e57da559" name="ad9e07349c64896d79204d9a6e57da559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9e07349c64896d79204d9a6e57da559">&#9670;&#160;</a></span>REG_AEXC_INEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a> Rose::BinaryAnalysis::InstructionSemantics::DispatcherM68k::REG_AEXC_INEX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached register. </p>
<p>This register is cached so that there are not so many calls to Dispatcher::findRegister(). Changing the <a class="el" href="classRose_1_1BinaryAnalysis_1_1InstructionSemantics_1_1BaseSemantics_1_1Dispatcher.html#aebeaae59a296ef66bb42935d57c36ee2">registerDictionary</a> property invalidates all entries of the cache. </p>

<p class="definition">Definition at line <a class="el" href="DispatcherM68k_8h_source.html#l00052">52</a> of file <a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="DispatcherM68k_8h_source.html">DispatcherM68k.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Oct 2 2024 00:09:09 for ROSE by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
