
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003504                       # Number of seconds simulated
sim_ticks                                  3503854176                       # Number of ticks simulated
final_tick                               531514633476                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168923                       # Simulator instruction rate (inst/s)
host_op_rate                                   213486                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 292536                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889368                       # Number of bytes of host memory used
host_seconds                                 11977.50                       # Real time elapsed on the host
sim_insts                                  2023277411                       # Number of instructions simulated
sim_ops                                    2557033415                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        65152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        66304                       # Number of bytes read from this memory
system.physmem.bytes_read::total               142720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11264                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        94592                       # Number of bytes written to this memory
system.physmem.bytes_written::total             94592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          509                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          518                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1115                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             739                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  739                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1716966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18594381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1497779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18923162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                40732289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1716966                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1497779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3214746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26996557                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26996557                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26996557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1716966                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18594381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1497779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18923162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               67728846                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8402529                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3193993                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2601008                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211673                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1322730                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242410                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          341190                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9312                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3290063                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17451255                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3193993                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583600                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3655630                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1141030                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        448362                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1614538                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8320309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.598390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.376797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4664679     56.06%     56.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254317      3.06%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          264731      3.18%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420584      5.05%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          197740      2.38%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          280931      3.38%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          190454      2.29%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          139448      1.68%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1907425     22.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8320309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.380123                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.076905                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3464255                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       403624                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3498361                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29012                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        925046                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542547                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1215                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20847625                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4539                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        925046                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3638600                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          98611                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80975                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3351144                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       225923                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20096555                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        130512                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66710                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28131616                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93701538                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93701538                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10971165                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3454                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1759                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           592932                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1868452                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       967018                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10358                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       314125                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18833396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3472                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14959523                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27091                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6492388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20034483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8320309                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.797953                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.932294                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2854643     34.31%     34.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1815353     21.82%     56.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1183129     14.22%     70.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       795333      9.56%     79.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       735104      8.84%     88.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       406653      4.89%     93.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       370239      4.45%     98.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        82042      0.99%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77813      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8320309                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         112992     78.05%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15787     10.91%     88.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15982     11.04%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12481518     83.44%     83.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198784      1.33%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1485260      9.93%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792273      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14959523                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.780360                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144761                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009677                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38411202                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25329375                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14530449                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15104284                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        20998                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       745377                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       256206                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        925046                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          57943                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12474                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18836871                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        46961                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1868452                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       967018                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1758                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10363                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118579                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       246188                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14687102                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1385154                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       272416                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2148227                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2086838                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            763073                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.747938                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14541517                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14530449                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9534802                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27112282                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.729295                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351678                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6524507                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213509                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7395263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.664898                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176436                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2798637     37.84%     37.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2108968     28.52%     66.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       839110     11.35%     77.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420724      5.69%     83.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       387226      5.24%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       177134      2.40%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       190465      2.58%     93.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        98355      1.33%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       374644      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7395263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       374644                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25857318                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38599839                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  82220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840253                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840253                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.190118                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.190118                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65948440                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20145877                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19195817                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8402529                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3130578                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2549681                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211888                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1288443                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1223539                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          331117                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9421                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3283825                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17077882                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3130578                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1554656                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3789303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1087885                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        425036                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1608706                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8372251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.523533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4582948     54.74%     54.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          391593      4.68%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          392635      4.69%     64.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          488872      5.84%     69.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          151878      1.81%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          190995      2.28%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159137      1.90%     75.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          146683      1.75%     77.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1867510     22.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8372251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372576                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032469                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3443867                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       397959                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3622890                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33799                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        873735                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530353                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          337                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20365865                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2009                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        873735                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3599148                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48310                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       169809                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3499223                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       182020                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19667865                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        112687                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49332                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27606236                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91640835                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91640835                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17172507                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10433631                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3667                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1961                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           499119                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1823667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       945168                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8701                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       320077                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18492475                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14903282                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30847                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6148252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18564104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          188                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8372251                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780081                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.909291                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2938968     35.10%     35.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1742954     20.82%     55.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1185014     14.15%     70.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       814457      9.73%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       803489      9.60%     89.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       390535      4.66%     94.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       367547      4.39%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        59280      0.71%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70007      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8372251                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94949     75.77%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15704     12.53%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14660     11.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12455999     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       186795      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1703      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1476112      9.90%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       782673      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14903282                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773666                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125313                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008408                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38334969                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24644518                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14488522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15028595                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18125                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       702687                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233383                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        873735                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25850                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4356                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18496154                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39603                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1823667                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       945168                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1940                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3392                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247838                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14647165                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1377893                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       256111                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2135629                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2092405                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            757736                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.743185                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14505301                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14488522                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9411490                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26551225                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724305                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354465                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9989280                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12313768                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6182358                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3487                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213424                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7498516                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.642161                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.164750                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2921251     38.96%     38.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2061194     27.49%     66.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       837906     11.17%     77.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       455958      6.08%     83.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       400160      5.34%     89.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163917      2.19%     91.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184356      2.46%     93.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       107665      1.44%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       366109      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7498516                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9989280                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12313768                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1832760                       # Number of memory references committed
system.switch_cpus1.commit.loads              1120975                       # Number of loads committed
system.switch_cpus1.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1786854                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11084901                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       254506                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       366109                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25628351                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37866862                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  30278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9989280                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12313768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9989280                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841155                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841155                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188842                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188842                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65747675                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20136276                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18810395                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3482                       # number of misc regfile writes
system.l2.replacements                           1114                       # number of replacements
system.l2.tagsinuse                      16380.354070                       # Cycle average of tags in use
system.l2.total_refs                           662879                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17491                       # Sample count of references to valid blocks.
system.l2.avg_refs                          37.898291                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           378.840014                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     40.938537                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    229.892510                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     38.187742                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    267.347666                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8666.088902                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6759.058699                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.023123                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002499                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.014032                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002331                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.016318                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.528936                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.412540                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999777                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3828                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3351                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7182                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2017                       # number of Writeback hits
system.l2.Writeback_hits::total                  2017                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    94                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3880                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3393                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7276                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3880                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3393                       # number of overall hits
system.l2.overall_hits::total                    7276                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          509                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          518                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1115                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          509                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          518                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1115                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          509                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          518                       # number of overall misses
system.l2.overall_misses::total                  1115                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2268505                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     23898009                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1780408                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     23873921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        51820843                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2268505                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     23898009                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1780408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     23873921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         51820843                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2268505                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     23898009                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1780408                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     23873921                       # number of overall miss cycles
system.l2.overall_miss_latency::total        51820843                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4337                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8297                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2017                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2017                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                94                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4389                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3911                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8391                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4389                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3911                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8391                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.959184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.117362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.133885                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.134386                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.959184                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.115972                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.132447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132880                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.959184                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.115972                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.132447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132880                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48266.063830                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46950.901768                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43424.585366                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46088.650579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46476.092377                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48266.063830                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46950.901768                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43424.585366                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46088.650579                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46476.092377                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48266.063830                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46950.901768                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43424.585366                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46088.650579                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46476.092377                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  739                       # number of writebacks
system.l2.writebacks::total                       739                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          509                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          518                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1115                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1115                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1115                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1997249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     20956361                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1547921                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     20882249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     45383780                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1997249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     20956361                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1547921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     20882249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     45383780                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1997249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     20956361                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1547921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     20882249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     45383780                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.959184                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.117362                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.133885                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.134386                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.959184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.115972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.132447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132880                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.959184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.115972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.132447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132880                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42494.659574                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41171.632613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37754.170732                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40313.222008                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40702.941704                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42494.659574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41171.632613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37754.170732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40313.222008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40702.941704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42494.659574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41171.632613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37754.170732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40313.222008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40702.941704                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               504.796689                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001623297                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1960123.868885                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.796689                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068584                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.808969                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1614482                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1614482                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1614482                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1614482                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1614482                       # number of overall hits
system.cpu0.icache.overall_hits::total        1614482                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3036494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3036494                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3036494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3036494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3036494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3036494                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1614538                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1614538                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1614538                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1614538                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1614538                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1614538                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54223.107143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54223.107143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54223.107143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54223.107143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54223.107143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54223.107143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2547426                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2547426                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2547426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2547426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2547426                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2547426                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51988.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51988.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51988.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51988.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51988.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51988.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4389                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153342603                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4645                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33012.401076                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   221.825189                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    34.174811                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.866505                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.133495                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085028                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707196                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707196                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1792224                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1792224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1792224                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1792224                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10838                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10838                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          167                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        11005                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11005                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        11005                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11005                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    312872012                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    312872012                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5547804                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5547804                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    318419816                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    318419816                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    318419816                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    318419816                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1095866                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1095866                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803229                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803229                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803229                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803229                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009890                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009890                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006103                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006103                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006103                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006103                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28868.057944                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28868.057944                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33220.383234                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33220.383234                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28934.104134                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28934.104134                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28934.104134                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28934.104134                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu0.dcache.writebacks::total              953                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6501                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6501                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6616                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6616                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6616                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6616                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4337                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4337                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4389                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4389                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4389                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4389                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     55749324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     55749324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1222282                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1222282                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     56971606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     56971606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     56971606                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     56971606                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003958                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003958                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002434                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002434                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002434                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002434                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12854.351856                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12854.351856                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23505.423077                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23505.423077                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12980.543632                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12980.543632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12980.543632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12980.543632                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               507.858272                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004905557                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1970403.052941                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.858272                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063875                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.813875                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1608656                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1608656                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1608656                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1608656                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1608656                       # number of overall hits
system.cpu1.icache.overall_hits::total        1608656                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2575418                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2575418                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2575418                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2575418                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2575418                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2575418                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1608706                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1608706                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1608706                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1608706                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1608706                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1608706                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51508.360000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51508.360000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51508.360000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51508.360000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51508.360000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51508.360000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2142673                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2142673                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2142673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2142673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2142673                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2142673                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51016.023810                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51016.023810                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51016.023810                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51016.023810                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51016.023810                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51016.023810                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3911                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148402387                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4167                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35613.723782                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.752796                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.247204                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.866222                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.133778                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1080397                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1080397                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       708005                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        708005                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1882                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1882                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1741                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1741                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1788402                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1788402                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1788402                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1788402                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7585                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7585                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          182                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          182                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7767                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7767                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7767                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7767                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    191964822                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    191964822                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6514122                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6514122                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    198478944                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    198478944                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    198478944                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    198478944                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1087982                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1087982                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       708187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       708187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1741                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1741                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1796169                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1796169                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1796169                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1796169                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006972                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006972                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000257                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000257                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004324                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004324                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004324                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004324                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25308.480158                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25308.480158                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35791.879121                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35791.879121                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25554.132097                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25554.132097                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25554.132097                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25554.132097                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1064                       # number of writebacks
system.cpu1.dcache.writebacks::total             1064                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3716                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3716                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          140                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3856                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3856                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3869                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3869                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3911                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3911                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3911                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3911                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     56547382                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     56547382                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1105567                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1105567                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     57652949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     57652949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     57652949                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     57652949                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002177                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002177                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002177                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002177                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14615.503231                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14615.503231                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26323.023810                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26323.023810                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14741.229609                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14741.229609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14741.229609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14741.229609                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
