<?xml version="1.0" encoding="UTF-8" standalone="no" ?><entity name="dual_port_ram_sync_import"><interface bustype="wire" clock="clock" direction="end" name="data"><port direction="Input" name="data" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="16"/></interface><interface bustype="wire" clock="clock" direction="end" name="write_address"><port direction="Input" name="write_address" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="8"/></interface><interface bustype="wire" clock="clock" direction="end" name="read_address"><port direction="Input" name="read_address" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="8"/></interface><interface bustype="wire" clock="clock" direction="end" name="we"><port direction="Input" name="we" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clock" direction="start" name="q"><port direction="Output" name="q" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="16"/></interface><hdl><native hdl-name="dual_port_ram_sync" language="VHDL"/></hdl></entity>