* F=!A+BC
.include "8clocks.jsim"
.include "nominal.jsim"

*name drain gate source substrate NENH
MP1 vdd clk1 out vdd PENH W=1u L=1u
MP2 vdd nclk2 nodea vdd PENH W=1u L=1u
MP3 nodea nclk3 out vdd PENH W=1u L=1u

MN1 out clk1 nodeb 0 NENH W=1u L=1u
MN2 nodeb nclk2 0 0 NENH W=1u L=1u
MN3 nodeb nclk3 0 0 NENH W=1u L=1u

.tran 40ns
.plot clk1
.plot clk2
.plot clk3
.plot out