
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   359273000                       # Number of ticks simulated
final_tick                               2259662617500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              299821671                       # Simulator instruction rate (inst/s)
host_op_rate                                299811644                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1015142197                       # Simulator tick rate (ticks/s)
host_mem_usage                                 743596                       # Number of bytes of host memory used
host_seconds                                     0.35                       # Real time elapsed on the host
sim_insts                                   106104205                       # Number of instructions simulated
sim_ops                                     106104205                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst       242176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       854208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1096384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       242176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        242176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       556224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          556224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        13347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8691                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8691                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst    674072363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   2377601434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3051673797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    674072363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        674072363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1548193157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1548193157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1548193157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    674072363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   2377601434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4599866954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               359076000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           359249500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          373.112040                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   371.397607                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.714433                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.725386                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003349                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.728734                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2367                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336756000     93.71%     93.71% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.29%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           359371500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257657500     71.70%     71.70% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101714000     28.30%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18834                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990979                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240923                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18834                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.791919                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.162890                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.828089                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047193                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952789                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           538252                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          538252                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122385                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122385                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114137                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114137                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236522                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236522                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236522                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236522                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9340                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9340                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9323                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9323                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18663                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18663                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18663                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18663                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131725                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131725                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123460                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123460                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255185                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255185                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255185                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255185                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070905                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070905                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075514                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075514                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073135                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073135                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073135                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073135                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12140                       # number of writebacks
system.cpu1.dcache.writebacks::total            12140                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7407                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966698                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             711595                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7407                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.070609                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.859898                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.106800                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048554                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951380                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1443840                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1443840                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       710805                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         710805                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       710805                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          710805                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       710805                       # number of overall hits
system.cpu1.icache.overall_hits::total         710805                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7410                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7410                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7410                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7410                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7410                       # number of overall misses
system.cpu1.icache.overall_misses::total         7410                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       718215                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       718215                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       718215                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       718215                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       718215                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       718215                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010317                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010317                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7407                       # number of writebacks
system.cpu1.icache.writebacks::total             7407                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17941                       # number of replacements
system.l2.tags.tagsinuse                  3993.658044                       # Cycle average of tags in use
system.l2.tags.total_refs                       22488                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17941                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.253442                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1791.961738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.811865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.352199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        17.084071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        47.616647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   895.690171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1229.141355                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.437491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.011625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.218674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.300083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975014                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    428517                       # Number of tag accesses
system.l2.tags.data_accesses                   428517                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12140                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12140                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5946                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5946                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1117                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3626                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3626                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4149                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3626                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5265                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8892                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3626                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5265                       # number of overall hits
system.l2.overall_hits::total                    8892                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8134                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3784                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3784                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5213                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst         3784                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13347                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17131                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst         3784                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13347                       # number of overall misses
system.l2.overall_misses::total                 17131                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5946                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5946                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7410                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18612                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26023                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7410                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18612                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26023                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.879256                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879256                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.510661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510661                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.556885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.556825                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.510661                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717118                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658302                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.510661                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658302                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8691                       # number of writebacks
system.l2.writebacks::total                      8691                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8997                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8691                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7829                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8157                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8134                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8997                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1652608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1652624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1652624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33740                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   33740    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33740                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518914902                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516481070.258947                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2433831.741053                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132952                       # DTB read hits
system.switch_cpus1.dtb.read_misses               737                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43474                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125555                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20677                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258507                       # DTB hits
system.switch_cpus1.dtb.data_misses               886                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64151                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222788                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         223119                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  718546                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             717303                       # Number of instructions committed
system.switch_cpus1.committedOps               717303                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       690573                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14421                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76511                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              690573                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       972430                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481970                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260793                       # number of memory refs
system.switch_cpus1.num_load_insts             134738                       # Number of load instructions
system.switch_cpus1.num_store_insts            126055                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            718546                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95767                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14772      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418843     58.32%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.47% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138788     19.32%     80.00% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126401     17.60%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17243      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            718215                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        52560                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1447                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          301                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             16980                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5946                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6058                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              53                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             65                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9274                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7410                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9570                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        56000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       854784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1982728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2837776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17941                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70503                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086649                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296683                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64707     91.78%     91.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5483      7.78%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    313      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70503                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002093                       # Number of seconds simulated
sim_ticks                                  2092957500                       # Number of ticks simulated
final_tick                               2262129109000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               59251212                       # Simulator instruction rate (inst/s)
host_op_rate                                 59250840                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1121226635                       # Simulator tick rate (ticks/s)
host_mem_usage                                 754860                       # Number of bytes of host memory used
host_seconds                                     1.87                       # Real time elapsed on the host
sim_insts                                   110600979                       # Number of instructions simulated
sim_ops                                     110600979                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       804672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       858112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        91072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       219008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1972864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       804672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        91072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        895744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4421376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4421376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        12573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        13408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         69084                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              69084                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    384466479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    409999725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     43513545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    104640443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             942620192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    384466479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     43513545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        427980023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2112501568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2112501568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2112501568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    384466479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    409999725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     43513545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    104640443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3055121760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     246                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     14035                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3006     37.29%     37.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    157      1.95%     39.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.02%     39.26% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     39.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4895     60.72%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                8061                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3003     48.71%     48.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     157      2.55%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.03%     51.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     51.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3002     48.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6165                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1466808500     70.08%     70.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               11547500      0.55%     70.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.00%     70.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     70.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              614599500     29.36%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2093165500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999002                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.613279                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.764793                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         3      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::4                         3      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::6                         3      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        4     11.11%     36.11% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      2.78%     38.89% # number of syscalls executed
system.cpu0.kern.syscall::33                        5     13.89%     52.78% # number of syscalls executed
system.cpu0.kern.syscall::45                        8     22.22%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      2.78%     77.78% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      2.78%     80.56% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      2.78%     83.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      5.56%     88.89% # number of syscalls executed
system.cpu0.kern.syscall::92                        1      2.78%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      2.78%     94.44% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      2.78%     97.22% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      2.78%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    36                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  349      3.60%      3.62% # number of callpals executed
system.cpu0.kern.callpal::tbi                      10      0.10%      3.73% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7387     76.23%     79.96% # number of callpals executed
system.cpu0.kern.callpal::rdps                    349      3.60%     83.56% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     83.57% # number of callpals executed
system.cpu0.kern.callpal::rti                     514      5.30%     88.88% # number of callpals executed
system.cpu0.kern.callpal::callsys                  72      0.74%     89.62% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.03%     89.65% # number of callpals executed
system.cpu0.kern.callpal::rdunique               1002     10.34%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  9690                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              863                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                351                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                351                      
system.cpu0.kern.mode_good::user                  351                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.406721                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.578254                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1723257000     82.33%     82.33% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           369908500     17.67%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     349                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            40214                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          509.644307                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             987371                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            40214                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.552917                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   509.644307                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.995399                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995399                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          376                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2125887                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2125887                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       612682                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         612682                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       363071                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        363071                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        12815                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        12815                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        13691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        13691                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       975753                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          975753                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       975753                       # number of overall hits
system.cpu0.dcache.overall_hits::total         975753                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        28963                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        28963                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        10441                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        10441                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1048                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1048                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           30                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        39404                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         39404                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        39404                       # number of overall misses
system.cpu0.dcache.overall_misses::total        39404                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       641645                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       641645                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       373512                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       373512                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        13863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        13863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        13721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        13721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1015157                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1015157                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1015157                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1015157                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.045139                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045139                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.027954                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.027954                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.075597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.075597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.002186                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.002186                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.038816                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.038816                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.038816                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038816                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21543                       # number of writebacks
system.cpu0.dcache.writebacks::total            21543                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            85274                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3541241                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            85274                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            41.527793                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.010381                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.989619                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000020                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999980                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7090466                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7090466                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      3417322                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3417322                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      3417322                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3417322                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      3417322                       # number of overall hits
system.cpu0.icache.overall_hits::total        3417322                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        85274                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        85274                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        85274                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         85274                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        85274                       # number of overall misses
system.cpu0.icache.overall_misses::total        85274                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      3502596                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3502596                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      3502596                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3502596                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      3502596                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3502596                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.024346                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.024346                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.024346                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.024346                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.024346                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.024346                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        85274                       # number of writebacks
system.cpu0.icache.writebacks::total            85274                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       617                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     167     46.13%     46.13% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.55%     46.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.55%     47.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    191     52.76%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 362                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      167     49.70%     49.70% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.60%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.60%     50.89% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     165     49.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  336                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1885286500     99.50%     99.50% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     99.51% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 285500      0.02%     99.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                9053000      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1894723000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.863874                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.928177                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   11      2.85%      3.11% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.52%      3.63% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  336     87.05%     90.67% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      1.04%     91.71% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.26%     91.97% # number of callpals executed
system.cpu1.kern.callpal::rti                      22      5.70%     97.67% # number of callpals executed
system.cpu1.kern.callpal::callsys                   8      2.07%     99.74% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   386                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 18                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 19                      
system.cpu1.kern.mode_good::user                   18                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.678571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.745098                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          45443500     13.03%     13.03% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            61860000     17.73%     30.76% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           241507500     69.24%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      11                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4516                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          442.470509                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              87593                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4516                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            19.396147                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   442.470509                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.864200                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.864200                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           180455                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          180455                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        46584                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          46584                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        35777                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         35777                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          262                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          262                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          310                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          310                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        82361                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           82361                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        82361                       # number of overall hits
system.cpu1.dcache.overall_hits::total          82361                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2683                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2683                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2117                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2117                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           80                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           80                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           32                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         4800                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4800                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         4800                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4800                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        49267                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        49267                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        37894                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        37894                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          342                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          342                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        87161                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        87161                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        87161                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        87161                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.054458                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.054458                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.055866                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.055866                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.233918                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.233918                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.093567                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.093567                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.055071                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.055071                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.055071                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.055071                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2626                       # number of writebacks
system.cpu1.dcache.writebacks::total             2626                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2390                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998716                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             235504                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2390                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            98.537238                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998716                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           455089                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          455089                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       223958                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         223958                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       223958                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          223958                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       223958                       # number of overall hits
system.cpu1.icache.overall_hits::total         223958                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2391                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2391                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2391                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2391                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2391                       # number of overall misses
system.cpu1.icache.overall_misses::total         2391                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       226349                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       226349                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       226349                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       226349                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       226349                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       226349                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010563                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010563                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010563                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010563                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010563                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010563                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2390                       # number of writebacks
system.cpu1.icache.writebacks::total             2390                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 427                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3559424                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        442                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1374                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1374                       # Transaction distribution
system.iobus.trans_dist::WriteReq               57144                       # Transaction distribution
system.iobus.trans_dist::WriteResp              57144                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          594                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  117036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6143                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3566679                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                55755                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                55755                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               501795                       # Number of tag accesses
system.iocache.tags.data_accesses              501795                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          139                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              139                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        55616                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        55616                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          139                       # number of demand (read+write) misses
system.iocache.demand_misses::total               139                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          139                       # number of overall misses
system.iocache.overall_misses::total              139                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          139                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            139                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        55616                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        55616                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          139                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             139                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          139                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            139                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55616                       # number of writebacks
system.iocache.writebacks::total                55616                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     32833                       # number of replacements
system.l2.tags.tagsinuse                  4001.028145                       # Cycle average of tags in use
system.l2.tags.total_refs                      119856                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32833                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.650474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1232.464434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.417812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.088001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1742.208897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   825.395034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    99.948003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    97.505963                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.300895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.425344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.201512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.024401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.023805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976814                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4064                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          661                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2037735                       # Number of tag accesses
system.l2.tags.data_accesses                  2037735                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        24169                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24169                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        74719                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            74719                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           66                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   73                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         3678                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3850                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        72696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          968                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73664                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        23040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24092                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        72696                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        26718                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          968                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1224                       # number of demand (read+write) hits
system.l2.demand_hits::total                   101606                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        72696                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        26718                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          968                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1224                       # number of overall hits
system.l2.overall_hits::total                  101606                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 30                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6714                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8527                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        12578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14001                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         6776                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8385                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        12578                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13490                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1423                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3422                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30913                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        12578                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13490                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1423                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3422                       # number of overall misses
system.l2.overall_misses::total                 30913                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        24169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        74719                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        74719                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              103                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        10392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        85274                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          87665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        29816                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        85274                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        40208                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2391                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4646                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               132519                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        85274                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        40208                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2391                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4646                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              132519                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.588235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.232558                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.291262                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.646074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.913350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.688939                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.147501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.595148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.159710                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.227261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.604660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.258183                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.147501                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.335505                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.595148                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.736548                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.233272                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.147501                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.335505                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.595148                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.736548                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.233272                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13468                       # number of writebacks
system.l2.writebacks::total                     13468                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1235                       # Transaction distribution
system.membus.trans_dist::ReadResp              23760                       # Transaction distribution
system.membus.trans_dist::WriteReq               1528                       # Transaction distribution
system.membus.trans_dist::WriteResp              1528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        69084                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16211                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              150                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              97                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8485                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8466                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22525                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         55616                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        55616                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       167126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       167126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        91707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        97233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 264359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3568320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3568320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6143                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2836480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2842623                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6410943                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            175032                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  175032    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              175032                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              652730                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1932                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses          111047                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             388217                       # DTB write hits
system.switch_cpus0.dtb.write_misses              319                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  13                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          65673                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             1040947                       # DTB hits
system.switch_cpus0.dtb.data_misses              2251                       # DTB misses
system.switch_cpus0.dtb.data_acv                   25                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          176720                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             849631                       # ITB hits
system.switch_cpus0.itb.fetch_misses             1909                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         851540                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 4186161                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            3500320                       # Number of instructions committed
system.switch_cpus0.committedOps              3500320                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      3348503                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses         17961                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             131227                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       362012                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             3348503                       # number of integer instructions
system.switch_cpus0.num_fp_insts                17961                       # number of float instructions
system.switch_cpus0.num_int_register_reads      4540603                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      2530068                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        10116                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         9979                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              1048289                       # number of memory refs
system.switch_cpus0.num_load_insts             658687                       # Number of load instructions
system.switch_cpus0.num_store_insts            389602                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      681660.099471                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      3504500.900529                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.837163                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.162837                       # Percentage of idle cycles
system.switch_cpus0.Branches                   529140                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        74320      2.12%      2.12% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          2263435     64.62%     66.74% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            9988      0.29%     67.03% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.03% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           4620      0.13%     67.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              5      0.00%     67.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           1949      0.06%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     67.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            652      0.02%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          683197     19.51%     86.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         390760     11.16%     97.90% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         73669      2.10%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           3502596                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               49508                       # DTB read hits
system.switch_cpus1.dtb.read_misses               104                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           28076                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              38225                       # DTB write hits
system.switch_cpus1.dtb.write_misses               14                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16269                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               87733                       # DTB hits
system.switch_cpus1.dtb.data_misses               118                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           44345                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             128122                       # ITB hits
system.switch_cpus1.itb.fetch_misses               99                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         128221                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3789450                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             226221                       # Number of instructions committed
system.switch_cpus1.committedOps               226221                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       218929                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           348                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               5612                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        23710                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              218929                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  348                       # number of float instructions
system.switch_cpus1.num_int_register_reads       300503                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       154259                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                88000                       # number of memory refs
system.switch_cpus1.num_load_insts              49713                       # Number of load instructions
system.switch_cpus1.num_store_insts             38287                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3584453.430459                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      204996.569541                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.054097                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.945903                       # Percentage of idle cycles
system.switch_cpus1.Branches                    31070                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         4319      1.91%      1.91% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           129559     57.24%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             149      0.07%     59.21% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             45      0.02%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.23% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           50215     22.18%     81.42% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          38567     17.04%     98.46% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3492      1.54%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            226349                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       265453                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       132638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        16235                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4031                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3826                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          205                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1235                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            121674                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1528                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        74719                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17509                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             162                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            62                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12396                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         87665                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32774                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       243341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       123981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                388041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     10116288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      3970775                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       276288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       473064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14836415                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          144343                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           412559                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.089035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.286635                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 376044     91.15%     91.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  36298      8.80%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    217      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             412559                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.350670                       # Number of seconds simulated
sim_ticks                                1350669851500                       # Number of ticks simulated
final_tick                               3612798960500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2828178                       # Simulator instruction rate (inst/s)
host_op_rate                                  2828178                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              719807684                       # Simulator tick rate (ticks/s)
host_mem_usage                                 758956                       # Number of bytes of host memory used
host_seconds                                  1876.43                       # Real time elapsed on the host
sim_insts                                  5306882957                       # Number of instructions simulated
sim_ops                                    5306882957                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     19977408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    390660480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     17865152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    342862720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          771365760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     19977408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     17865152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37842560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    478838592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       478838592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       312147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      6104070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       279143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      5357230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12052590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       7481853                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7481853                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     14790741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    289234619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     13226883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    253846430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             571098673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     14790741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     13226883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28017624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       354519346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            354519346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       354519346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     14790741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    289234619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     13226883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    253846430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            925618019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     549                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    735905                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   13582     30.24%     30.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    122      0.27%     30.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1383      3.08%     33.59% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    246      0.55%     34.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  29586     65.87%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               44919                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    13582     47.37%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     122      0.43%     47.80% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1383      4.82%     52.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     246      0.86%     53.48% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   13339     46.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                28672                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1347908007000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8723000      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               67767000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               28373000      0.00%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2582933000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1350595803000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.450855                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.638305                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      0.40%      0.40% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      0.40%      0.80% # number of syscalls executed
system.cpu0.kern.syscall::17                        4      1.60%      2.40% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      0.40%      2.80% # number of syscalls executed
system.cpu0.kern.syscall::71                        7      2.80%      5.60% # number of syscalls executed
system.cpu0.kern.syscall::73                        2      0.80%      6.40% # number of syscalls executed
system.cpu0.kern.syscall::74                       38     15.20%     21.60% # number of syscalls executed
system.cpu0.kern.syscall::75                      196     78.40%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   250                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  532      0.50%      0.50% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  925      0.88%      1.38% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.00%      1.38% # number of callpals executed
system.cpu0.kern.callpal::swpipl                39026     37.02%     38.41% # number of callpals executed
system.cpu0.kern.callpal::rdps                   3684      3.49%     41.90% # number of callpals executed
system.cpu0.kern.callpal::rti                    4142      3.93%     45.83% # number of callpals executed
system.cpu0.kern.callpal::callsys                1260      1.20%     47.03% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%     47.03% # number of callpals executed
system.cpu0.kern.callpal::rdunique              55837     52.97%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                105410                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             5068                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               3804                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               3805                      
system.cpu0.kern.mode_good::user                 3804                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.750789                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.857642                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       23053965000      1.71%      1.71% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        1327538130500     98.29%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     925                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         10519966                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.780421                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          568911671                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         10519966                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            54.079231                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.780421                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999571                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999571                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1169412984                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1169412984                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    446032502                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      446032502                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    122751445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     122751445                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        50098                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        50098                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        59291                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        59291                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    568783947                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       568783947                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    568783947                       # number of overall hits
system.cpu0.dcache.overall_hits::total      568783947                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      8140757                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8140757                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      2388536                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2388536                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        12907                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12907                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3628                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3628                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     10529293                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10529293                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     10529293                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10529293                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    454173259                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    454173259                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    125139981                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    125139981                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        63005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        63005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        62919                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        62919                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    579313240                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    579313240                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    579313240                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    579313240                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017924                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017924                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.019087                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.019087                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.204857                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.204857                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.057661                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.057661                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018175                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018175                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018175                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018175                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      6324382                       # number of writebacks
system.cpu0.dcache.writebacks::total          6324382                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           586700                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2661658039                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           586700                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4536.659347                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       5330342176                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      5330342176                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   2664291038                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2664291038                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   2664291038                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2664291038                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   2664291038                       # number of overall hits
system.cpu0.icache.overall_hits::total     2664291038                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       586700                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       586700                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       586700                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        586700                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       586700                       # number of overall misses
system.cpu0.icache.overall_misses::total       586700                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   2664877738                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2664877738                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   2664877738                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2664877738                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   2664877738                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2664877738                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000220                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000220                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       586700                       # number of writebacks
system.cpu0.icache.writebacks::total           586700                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     331                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    272838                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   23293     37.87%     37.87% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1383      2.25%     40.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    532      0.86%     40.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  36298     59.02%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               61506                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    23293     48.13%     48.13% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1383      2.86%     50.98% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     532      1.10%     52.08% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   23192     47.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                48400                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1347761107500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               67767000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               77003000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             3166555500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1351072433000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.638933                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.786915                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         3      6.67%      6.67% # number of syscalls executed
system.cpu1.kern.syscall::4                        19     42.22%     48.89% # number of syscalls executed
system.cpu1.kern.syscall::17                       10     22.22%     71.11% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      2.22%     73.33% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      4.44%     77.78% # number of syscalls executed
system.cpu1.kern.syscall::75                       10     22.22%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    45                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  246      0.19%      0.19% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 2417      1.85%      2.03% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.00%      2.04% # number of callpals executed
system.cpu1.kern.callpal::swpipl                53471     40.85%     42.89% # number of callpals executed
system.cpu1.kern.callpal::rdps                   6192      4.73%     47.62% # number of callpals executed
system.cpu1.kern.callpal::rti                    6120      4.68%     52.29% # number of callpals executed
system.cpu1.kern.callpal::callsys                3668      2.80%     55.10% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.00%     55.10% # number of callpals executed
system.cpu1.kern.callpal::rdunique              58773     44.90%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                130891                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             8248                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               5918                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                288                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               5979                      
system.cpu1.kern.mode_good::user                 5918                      
system.cpu1.kern.mode_good::idle                   61                      
system.cpu1.kern.mode_switch_good::kernel     0.724903                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.211806                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.827314                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        9881226000      0.73%      0.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        1256203545500     92.87%     93.60% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         86544809500      6.40%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    2417                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          9742406                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          508.443192                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          535126213                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9742406                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            54.927521                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   508.443192                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.993053                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993053                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1099560430                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1099560430                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    423037601                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      423037601                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    111901810                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     111901810                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        94131                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        94131                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       100556                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       100556                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    534939411                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       534939411                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    534939411                       # number of overall hits
system.cpu1.dcache.overall_hits::total      534939411                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      7344893                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7344893                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      2406042                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2406042                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        12722                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        12722                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         5031                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5031                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      9750935                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9750935                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      9750935                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9750935                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    430382494                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    430382494                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    114307852                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    114307852                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       106853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       106853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       105587                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       105587                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    544690346                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    544690346                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    544690346                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    544690346                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017066                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017066                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.021049                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.021049                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.119061                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.119061                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.047648                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.047648                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017902                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017902                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017902                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017902                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      5520301                       # number of writebacks
system.cpu1.dcache.writebacks::total          5520301                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           605923                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2531394921                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           605923                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4177.750178                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       5064911081                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      5064911081                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   2531546656                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2531546656                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   2531546656                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2531546656                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   2531546656                       # number of overall hits
system.cpu1.icache.overall_hits::total     2531546656                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       605923                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       605923                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       605923                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        605923                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       605923                       # number of overall misses
system.cpu1.icache.overall_misses::total       605923                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   2532152579                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2532152579                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   2532152579                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2532152579                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   2532152579                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2532152579                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000239                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000239                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000239                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000239                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000239                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000239                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       605923                       # number of writebacks
system.cpu1.icache.writebacks::total           605923                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 914                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  7507968                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        919                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1477                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1477                       # Transaction distribution
system.iobus.trans_dist::WriteReq              123723                       # Transaction distribution
system.iobus.trans_dist::WriteResp             123723                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         9376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       235108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       235108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  250400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        37504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        41038                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      7509904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      7509904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  7550942                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               117554                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               117554                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1057986                       # Number of tag accesses
system.iocache.tags.data_accesses             1057986                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          242                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              242                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       117312                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       117312                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          242                       # number of demand (read+write) misses
system.iocache.demand_misses::total               242                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          242                       # number of overall misses
system.iocache.overall_misses::total              242                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          242                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            242                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       117312                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       117312                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          242                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             242                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          242                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            242                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          117312                       # number of writebacks
system.iocache.writebacks::total               117312                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  12785725                       # number of replacements
system.l2.tags.tagsinuse                  4003.526118                       # Cycle average of tags in use
system.l2.tags.total_refs                    24596211                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12785725                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.923724                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1772.464502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.010203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.006674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    94.869011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1100.351196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    60.553955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   975.270577                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.432731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.023161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.268640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.014784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.238103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977423                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          939                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2934                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975098                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 355817608                       # Number of tag accesses
system.l2.tags.data_accesses                355817608                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     11844683                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11844683                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       784007                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           784007                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1804                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         1065                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2869                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          273                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          232                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                505                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        50776                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        34319                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 85095                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       274548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       326780                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             601328                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      4368068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      4346944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8715012                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       274548                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      4418844                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       326780                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      4381263                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9401435                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       274548                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      4418844                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       326780                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      4381263                       # number of overall hits
system.l2.overall_hits::total                 9401435                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          762                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          668                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1430                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          128                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          264                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              392                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data      2329218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data      2362000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4691218                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       312152                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       279143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           591295                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3775194                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      2995315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6770509                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       312152                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      6104412                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       279143                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      5357315                       # number of demand (read+write) misses
system.l2.demand_misses::total               12053022                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       312152                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      6104412                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       279143                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      5357315                       # number of overall misses
system.l2.overall_misses::total              12053022                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     11844683                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11844683                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       784007                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       784007                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2566                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1733                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4299                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          401                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          496                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            897                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      2379994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      2396319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4776313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       586700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       605923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1192623                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      8143262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      7342259                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15485521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       586700                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     10523256                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       605923                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      9738578                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21454457                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       586700                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     10523256                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       605923                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      9738578                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21454457                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.296960                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.385459                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.332635                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.319202                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.532258                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.437012                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.978665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.985678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982184                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.532047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.460691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.495794                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.463597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.407956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.437215                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.532047                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.580088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.460691                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.550113                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.561796                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.532047                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.580088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.460691                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.550113                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.561796                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              7364541                       # number of writebacks
system.l2.writebacks::total                   7364541                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1235                       # Transaction distribution
system.membus.trans_dist::ReadResp            7363281                       # Transaction distribution
system.membus.trans_dist::WriteReq               6411                       # Transaction distribution
system.membus.trans_dist::WriteResp              6411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7481853                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4485488                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13771                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8154                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2119                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4692843                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4690921                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7362046                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        117312                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       117312                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       352420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       352420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35981445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     35996737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36349157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      7523456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      7523456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        41038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1242705024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1242746062                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1250269518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          24169398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                24169398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            24169398                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           454111433                       # DTB read hits
system.switch_cpus0.dtb.read_misses            587738                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       452795554                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          125205741                       # DTB write hits
system.switch_cpus0.dtb.write_misses            30035                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      123446115                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           579317174                       # DTB hits
system.switch_cpus0.dtb.data_misses            617773                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       576241669                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         2655688319                       # ITB hits
system.switch_cpus0.itb.fetch_misses            10971                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     2655699290                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              2701192204                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         2664259965                       # Number of instructions committed
system.switch_cpus0.committedOps           2664259965                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   2169409120                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     484604235                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            8347927                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    181386016                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          2169409120                       # number of integer instructions
system.switch_cpus0.num_fp_insts            484604235                       # number of float instructions
system.switch_cpus0.num_int_register_reads   3574135118                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1731213454                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    545403902                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    394562907                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            580065757                       # number of memory refs
system.switch_cpus0.num_load_insts          454825045                       # Number of load instructions
system.switch_cpus0.num_store_insts         125240712                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      36449505.277344                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2664742698.722656                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.986506                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.013494                       # Percentage of idle cycles
system.switch_cpus0.Branches                227235246                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    175303554      6.58%      6.58% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1553027262     58.28%     64.86% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        50803173      1.91%     66.76% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     66.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      185063009      6.94%     73.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       18588960      0.70%     74.40% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        5587401      0.21%     74.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      78877912      2.96%     77.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv       10911817      0.41%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       454944793     17.07%     95.06% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      125247045      4.70%     99.76% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       6522812      0.24%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        2664877738                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           430405843                       # DTB read hits
system.switch_cpus1.dtb.read_misses            108193                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       427368924                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          114412935                       # DTB write hits
system.switch_cpus1.dtb.write_misses            22373                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      111587629                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           544818778                       # DTB hits
system.switch_cpus1.dtb.data_misses            130566                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       538956553                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         2513277575                       # ITB hits
system.switch_cpus1.itb.fetch_misses             9466                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     2513287041                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              2702152732                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         2532022013                       # Number of instructions committed
system.switch_cpus1.committedOps           2532022013                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   2077196676                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     434934594                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            5614847                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    174965409                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          2077196676                       # number of integer instructions
system.switch_cpus1.num_fp_insts            434934594                       # number of float instructions
system.switch_cpus1.num_int_register_reads   3403368932                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1670990461                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    490277572                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    354639701                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            545042452                       # number of memory refs
system.switch_cpus1.num_load_insts          430597732                       # Number of load instructions
system.switch_cpus1.num_store_insts         114444720                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      169228907.924740                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2532923824.075260                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.937373                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.062627                       # Percentage of idle cycles
system.switch_cpus1.Branches                216908253                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass    164134958      6.48%      6.48% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1500867356     59.27%     65.75% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        50069858      1.98%     67.73% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     67.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      167997117      6.63%     74.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       15618602      0.62%     74.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        4791852      0.19%     75.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      72789957      2.87%     78.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        8931686      0.35%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       430750668     17.01%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      114449298      4.52%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       1751227      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        2532152579                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     42962134                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     21482844                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       660112                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1117394                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       915119                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       202275                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1235                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          16705137                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              6411                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             6411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11844683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       784007                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8191844                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           16343                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          8659                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          25002                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4778235                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4778235                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1192623                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15511279                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1536335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     31486778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1632918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     29194073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              63850104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     60776640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1079001222                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     65727680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    977628424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2183133966                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13020833                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         55990613                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.047200                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.228471                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53550166     95.64%     95.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2238136      4.00%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 202307      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55990613                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000822                       # Number of seconds simulated
sim_ticks                                   821957500                       # Number of ticks simulated
final_tick                               3613620918000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             7140092253                       # Simulator instruction rate (inst/s)
host_op_rate                               7139978533                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1105483697                       # Simulator tick rate (ticks/s)
host_mem_usage                                 759980                       # Number of bytes of host memory used
host_seconds                                     0.74                       # Real time elapsed on the host
sim_insts                                  5308693034                       # Number of instructions simulated
sim_ops                                    5308693034                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       144832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       684032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       288064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       488384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1605312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       144832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       288064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        432896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       655552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          655552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         4501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         7631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10243                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10243                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    176203757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    832198745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    350460942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    594171840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1953035285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    176203757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    350460942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        526664700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       797549752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            797549752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       797549752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    176203757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    832198745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    350460942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    594171840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2750585036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2648                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     622     45.84%     45.84% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      6.78%     52.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.07%     52.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.07%     52.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    641     47.24%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1357                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      620     46.51%     46.51% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      6.90%     53.41% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.08%     53.49% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.08%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     619     46.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1333                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               832009500     92.88%     92.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.77%     93.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     93.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     93.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               56744500      6.33%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           895815000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996785                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.965679                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.982314                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      6.67%      6.67% # number of syscalls executed
system.cpu0.kern.syscall::6                         2     13.33%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      6.67%     26.67% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      6.67%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     20.00%     53.33% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      6.67%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     26.67%     93.33% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    15                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.07%      0.07% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  107      7.58%      7.65% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.35%      8.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1003     71.03%     79.04% # number of callpals executed
system.cpu0.kern.callpal::rdps                      7      0.50%     79.53% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.07%     79.60% # number of callpals executed
system.cpu0.kern.callpal::rti                     260     18.41%     98.02% # number of callpals executed
system.cpu0.kern.callpal::callsys                  24      1.70%     99.72% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.28%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1412                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              366                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                164                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                163                      
system.cpu0.kern.mode_good::user                  164                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.445355                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.616981                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         815820000     90.69%     90.69% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            83702500      9.31%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     107                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            14673                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          462.807974                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             253918                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15185                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.721633                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   462.807974                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.903922                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.903922                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          463                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           509578                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          509578                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       121327                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         121327                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       106478                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        106478                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2232                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2232                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2267                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2267                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       227805                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          227805                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       227805                       # number of overall hits
system.cpu0.dcache.overall_hits::total         227805                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7255                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7255                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         7592                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7592                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          148                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           15                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14847                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14847                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14847                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14847                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       128582                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       128582                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       114070                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       114070                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2282                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2282                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       242652                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       242652                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       242652                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       242652                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.056423                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.056423                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.066556                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.066556                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.062185                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.062185                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.006573                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006573                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.061186                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061186                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.061186                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061186                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9413                       # number of writebacks
system.cpu0.dcache.writebacks::total             9413                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             5682                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.939802                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3383593                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6193                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           546.357662                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.939802                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999882                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999882                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1426403                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1426403                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       704677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         704677                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       704677                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          704677                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       704677                       # number of overall hits
system.cpu0.icache.overall_hits::total         704677                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         5683                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         5683                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         5683                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          5683                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         5683                       # number of overall misses
system.cpu0.icache.overall_misses::total         5683                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       710360                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       710360                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       710360                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       710360                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       710360                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       710360                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.008000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008000                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.008000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.008000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008000                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         5682                       # number of writebacks
system.cpu0.icache.writebacks::total             5682                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      3231                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     688     47.98%     47.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.07%     48.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.07%     48.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    744     51.88%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1434                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      688     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.07%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.07%     50.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     687     49.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1377                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               501420000     81.30%     81.30% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     81.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 173500      0.03%     81.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              115090000     18.66%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           616732500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.923387                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.960251                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.88%      5.88% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      5.88%     11.76% # number of syscalls executed
system.cpu1.kern.syscall::4                         5     29.41%     41.18% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.76%     52.94% # number of syscalls executed
system.cpu1.kern.syscall::19                        2     11.76%     64.71% # number of syscalls executed
system.cpu1.kern.syscall::45                        1      5.88%     70.59% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      5.88%     76.47% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      5.88%     82.35% # number of syscalls executed
system.cpu1.kern.syscall::73                        2     11.76%     94.12% # number of syscalls executed
system.cpu1.kern.syscall::130                       1      5.88%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    17                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   27      1.21%      1.26% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.13%      1.39% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1378     61.96%     63.35% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.09%     63.44% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.04%     63.49% # number of callpals executed
system.cpu1.kern.callpal::rti                      54      2.43%     65.92% # number of callpals executed
system.cpu1.kern.callpal::callsys                  29      1.30%     67.22% # number of callpals executed
system.cpu1.kern.callpal::imb                       6      0.27%     67.49% # number of callpals executed
system.cpu1.kern.callpal::rdunique                723     32.51%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  2224                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               80                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 53                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 54                      
system.cpu1.kern.mode_good::user                   53                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.675000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.800000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         344858500     62.22%     62.22% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           209425000     37.78%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      27                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            13276                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          492.674754                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             341957                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            13678                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.000512                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   492.674754                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.962255                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.962255                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           668784                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          668784                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       191066                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         191066                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       111172                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        111172                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         5709                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5709                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         6281                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         6281                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       302238                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          302238                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       302238                       # number of overall hits
system.cpu1.dcache.overall_hits::total         302238                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9298                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9298                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3571                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3571                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          605                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          605                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           28                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12869                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12869                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12869                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12869                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       200364                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       200364                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       114743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       114743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         6314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         6309                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6309                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       315107                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       315107                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       315107                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       315107                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.046406                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.046406                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.031122                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.031122                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.095819                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.095819                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004438                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004438                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.040840                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040840                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.040840                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040840                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8998                       # number of writebacks
system.cpu1.dcache.writebacks::total             8998                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             8540                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.960162                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1285748                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9052                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           142.040212                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.960162                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999922                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999922                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2210795                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2210795                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1092580                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1092580                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1092580                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1092580                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1092580                       # number of overall hits
system.cpu1.icache.overall_hits::total        1092580                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         8545                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8545                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         8545                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8545                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         8545                       # number of overall misses
system.cpu1.icache.overall_misses::total         8545                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1101125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1101125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1101125                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1101125                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1101125                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1101125                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.007760                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007760                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.007760                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007760                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.007760                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007760                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         8540                       # number of writebacks
system.cpu1.icache.writebacks::total             8540                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 380                       # Transaction distribution
system.iobus.trans_dist::WriteResp                380                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2262                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2262                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     26294                       # number of replacements
system.l2.tags.tagsinuse                  4022.428982                       # Cycle average of tags in use
system.l2.tags.total_refs                       58138                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30299                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.918809                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1088.900477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   259.373382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   421.804766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst  1056.672064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1195.678292                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.265845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.063324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.102980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.257977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.291914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982038                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4005                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2963                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.977783                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    688740                       # Number of tag accesses
system.l2.tags.data_accesses                   688740                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        18411                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18411                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        12210                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12210                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           77                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   84                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          841                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1856                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         3420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         4044                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7464                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         3340                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4553                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7893                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         3420                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4181                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         4044                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5568                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17213                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         3420                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4181                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         4044                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5568                       # number of overall hits
system.l2.overall_hits::total                   17213                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9097                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         4501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6764                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3987                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9227                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2263                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10691                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         4501                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7633                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25088                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2263                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10691                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         4501                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7633                       # number of overall misses
system.l2.overall_misses::total                 25088                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        18411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        12210                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12210                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              130                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         7545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         3408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         5683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         8545                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14228                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         7327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         5683                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        14872                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         8545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        13201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                42301                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         5683                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        14872                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         8545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        13201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               42301                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.293578                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.353846                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.888535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.702171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.830549                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.398205                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.526741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.475401                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.544152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.535076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.538960                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.398205                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.718868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.526741                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.578214                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.593083                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.398205                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.718868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.526741                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.578214                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.593083                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10243                       # number of writebacks
system.l2.writebacks::total                     10243                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              16543                       # Transaction distribution
system.membus.trans_dist::WriteReq                380                       # Transaction distribution
system.membus.trans_dist::WriteResp               380                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10243                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12864                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              116                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             42                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              54                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9107                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9092                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15991                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        73500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        75364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  75364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2262                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2260864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2263126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2263126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             49295                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   49295    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               49295                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              130336                       # DTB read hits
system.switch_cpus0.dtb.read_misses               698                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           35888                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             116662                       # DTB write hits
system.switch_cpus0.dtb.write_misses              141                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          16389                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              246998                       # DTB hits
system.switch_cpus0.dtb.data_misses               839                       # DTB misses
system.switch_cpus0.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           52277                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             198071                       # ITB hits
system.switch_cpus0.itb.fetch_misses              277                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         198348                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1791967                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             709495                       # Number of instructions committed
system.switch_cpus0.committedOps               709495                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       682459                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3712                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              22710                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        70306                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              682459                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3712                       # number of float instructions
system.switch_cpus0.num_int_register_reads       948096                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       485777                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2421                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2405                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               249365                       # number of memory refs
system.switch_cpus0.num_load_insts             132224                       # Number of load instructions
system.switch_cpus0.num_store_insts            117141                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1017335.042035                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      774631.957965                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.432280                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.567720                       # Percentage of idle cycles
system.switch_cpus0.Branches                    98496                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        13089      1.84%      1.84% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           421673     59.36%     61.20% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             674      0.09%     61.30% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1189      0.17%     61.47% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.47% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.47% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.47% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            230      0.03%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          137526     19.36%     80.86% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         117213     16.50%     97.36% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         18766      2.64%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            710360                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              205702                       # DTB read hits
system.switch_cpus1.dtb.read_misses               462                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           83425                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             121028                       # DTB write hits
system.switch_cpus1.dtb.write_misses               69                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          50237                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              326730                       # DTB hits
system.switch_cpus1.dtb.data_misses               531                       # DTB misses
system.switch_cpus1.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          133662                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             426511                       # ITB hits
system.switch_cpus1.itb.fetch_misses              462                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         426973                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1225932                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1100582                       # Number of instructions committed
system.switch_cpus1.committedOps              1100582                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      1046565                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          9198                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              34083                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       129240                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             1046565                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 9198                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1420094                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       783955                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         6070                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         5993                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               328333                       # number of memory refs
system.switch_cpus1.num_load_insts             207140                       # Number of load instructions
system.switch_cpus1.num_store_insts            121193                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      404436.042783                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      821495.957217                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.670099                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.329901                       # Percentage of idle cycles
system.switch_cpus1.Branches                   174881                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        27658      2.51%      2.51% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           714557     64.89%     67.41% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1545      0.14%     67.55% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     67.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           2921      0.27%     67.81% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              1      0.00%     67.81% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           1685      0.15%     67.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             1      0.00%     67.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            576      0.05%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     68.02% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          215730     19.59%     87.61% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         121483     11.03%     98.64% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         14968      1.36%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1101125                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        84911                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        42464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3446                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3391                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3086                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          305                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             32086                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               380                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              380                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8358                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             195                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            43                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10968                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14228                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17306                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        16021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        46039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        24645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        39618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                126323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       661632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1561467                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1030400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1428635                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4682134                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26294                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           112137                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.094964                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.302656                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 101804     90.79%     90.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10018      8.93%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    314      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             112137                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
