<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/R600RegisterInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">R600RegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="R600RegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- R600RegisterInfo.h - R600 Register Info Interface ------*- C++ -*--===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// Interface definition for R600RegisterInfo</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_R600REGISTERINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_R600REGISTERINFO_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="R600RegisterInfo_8h.html#aedf089544bf9a9a8ce4dd3bff13bcca2">   17</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_HEADER</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;R600GenRegisterInfo.inc&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structllvm_1_1R600RegisterInfo.html">   22</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> final : <span class="keyword">public</span> <a class="code" href="classR600GenRegisterInfo.html">R600GenRegisterInfo</a> {</div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structllvm_1_1R600RegisterInfo.html#a5e47c2454a8f688f735f0ec9a5c741a7">   23</a></span>&#160;  <a class="code" href="structllvm_1_1R600RegisterInfo.html#a5e47c2454a8f688f735f0ec9a5c741a7">R600RegisterInfo</a>() : <a class="code" href="classR600GenRegisterInfo.html">R600GenRegisterInfo</a>(0) {}</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  /// \returns the sub reg enum value for the given \p Channel</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  /// (e.g. getSubRegFromChannel(0) -&gt; R600::sub0)</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html#a9769d7d0cd244192d98524db21e2f3c2">getSubRegFromChannel</a>(<span class="keywordtype">unsigned</span> Channel);</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="structllvm_1_1R600RegisterInfo.html#a720d14e23c9a6ff07e6dd0887749f2f7">getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="structllvm_1_1R600RegisterInfo.html#acd9f08ee13527cb2b3749b88e4138497">getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1R600RegisterInfo.html#ae78c9618bb622fa6d27e347cb17e7aa3">getFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  /// get the HW encoding for a register&#39;s channel.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html#a72acf2b975fb767795a57a6b72816cc8">getHWRegChan</a>(<span class="keywordtype">unsigned</span> reg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html#a5fbb7032587a8a3c79283994b6f5ccc8">getHWRegIndex</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// get the register class of the specified type to use in the</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  /// CFGStructurizer</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="structllvm_1_1R600RegisterInfo.html#a6fd629ac485286cbc3f1a3d43da4a75f">getCFGStructurizerRegClass</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structllvm_1_1R600RegisterInfo.html#a7c5f07ff9837d06cdb019eb84aadba87">   42</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html#a7c5f07ff9837d06cdb019eb84aadba87">trackLivenessAfterRegAlloc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  }</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="comment">// \returns true if \p Reg can be defined in one ALU clause and used in</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="comment">// another.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html#aa743547a49287b10ea5489a9c93b3486">isPhysRegLiveAcrossClauses</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html#aa2676bf3a7ff8f00646315f6560f4f3b">eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> SPAdj,</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                           <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                           <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html#aad6959e2460facca35f77df6f777b4bd">reserveRegisterTuples</a>(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;};</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;} <span class="comment">// End namespace llvm</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html_a9769d7d0cd244192d98524db21e2f3c2"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#a9769d7d0cd244192d98524db21e2f3c2">llvm::R600RegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel)</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00024">R600RegisterInfo.cpp:24</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html_a5e47c2454a8f688f735f0ec9a5c741a7"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#a5e47c2454a8f688f735f0ec9a5c741a7">llvm::R600RegisterInfo::R600RegisterInfo</a></div><div class="ttdeci">R600RegisterInfo()</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8h_source.html#l00023">R600RegisterInfo.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html_acd9f08ee13527cb2b3749b88e4138497"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#acd9f08ee13527cb2b3749b88e4138497">llvm::R600RegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00068">R600RegisterInfo.cpp:68</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html">llvm::R600RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8h_source.html#l00022">R600RegisterInfo.h:22</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html_a6fd629ac485286cbc3f1a3d43da4a75f"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#a6fd629ac485286cbc3f1a3d43da4a75f">llvm::R600RegisterInfo::getCFGStructurizerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const</div><div class="ttdoc">get the register class of the specified type to use in the CFGStructurizer</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00085">R600RegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html_a7c5f07ff9837d06cdb019eb84aadba87"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#a7c5f07ff9837d06cdb019eb84aadba87">llvm::R600RegisterInfo::trackLivenessAfterRegAlloc</a></div><div class="ttdeci">bool trackLivenessAfterRegAlloc(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8h_source.html#l00042">R600RegisterInfo.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html_aad6959e2460facca35f77df6f777b4bd"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#aad6959e2460facca35f77df6f777b4bd">llvm::R600RegisterInfo::reserveRegisterTuples</a></div><div class="ttdeci">void reserveRegisterTuples(BitVector &amp;Reserved, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00113">R600RegisterInfo.cpp:113</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html_ae78c9618bb622fa6d27e347cb17e7aa3"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#ae78c9618bb622fa6d27e347cb17e7aa3">llvm::R600RegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00073">R600RegisterInfo.cpp:73</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html_aa2676bf3a7ff8f00646315f6560f4f3b"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#aa2676bf3a7ff8f00646315f6560f4f3b">llvm::R600RegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">bool eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00106">R600RegisterInfo.cpp:106</a></div></div>
<div class="ttc" id="aclassR600GenRegisterInfo_html"><div class="ttname"><a href="classR600GenRegisterInfo.html">R600GenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html_a5fbb7032587a8a3c79283994b6f5ccc8"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#a5fbb7032587a8a3c79283994b6f5ccc8">llvm::R600RegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00081">R600RegisterInfo.cpp:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html_a720d14e23c9a6ff07e6dd0887749f2f7"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#a720d14e23c9a6ff07e6dd0887749f2f7">llvm::R600RegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00036">R600RegisterInfo.cpp:36</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html_aa743547a49287b10ea5489a9c93b3486"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#aa743547a49287b10ea5489a9c93b3486">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses</a></div><div class="ttdeci">bool isPhysRegLiveAcrossClauses(Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00093">R600RegisterInfo.cpp:93</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html_a72acf2b975fb767795a57a6b72816cc8"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#a72acf2b975fb767795a57a6b72816cc8">llvm::R600RegisterInfo::getHWRegChan</a></div><div class="ttdeci">unsigned getHWRegChan(unsigned reg) const</div><div class="ttdoc">get the HW encoding for a register's channel.</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00077">R600RegisterInfo.cpp:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:10:05 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
