{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681709221596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681709221596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 23:27:01 2023 " "Processing started: Sun Apr 16 23:27:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681709221596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681709221596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display7_out -c display7_out " "Command: quartus_map --read_settings_files=on --write_settings_files=off display7_out -c display7_out" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681709221596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681709221856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681709221856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7_out.v 1 1 " "Found 1 design units, including 1 entities, in source file display7_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7_out " "Found entity 1: display7_out" {  } { { "display7_out.v" "" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/display7_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681709227759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681709227759 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "byte_shift_register.v " "Can't analyze file -- file byte_shift_register.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1681709227770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display7_out " "Elaborating entity \"display7_out\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681709227789 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decNumber display7_out.v(30) " "Verilog HDL or VHDL warning at display7_out.v(30): object \"decNumber\" assigned a value but never read" {  } { { "display7_out.v" "" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/display7_out.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681709227789 "|display7_out"}
{ "Warning" "WSGN_SEARCH_FILE" "led_blink.v 1 1 " "Using design file led_blink.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led_blink " "Found entity 1: led_blink" {  } { { "led_blink.v" "" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/led_blink.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681709227800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681709227800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_blink led_blink:clock_1khz " "Elaborating entity \"led_blink\" for hierarchy \"led_blink:clock_1khz\"" {  } { { "display7_out.v" "clock_1khz" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/display7_out.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681709227800 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_register4.v 1 1 " "Using design file shift_register4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register4 " "Found entity 1: shift_register4" {  } { { "shift_register4.v" "" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/shift_register4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681709227810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681709227810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register4 shift_register4:enable_outputs " "Elaborating entity \"shift_register4\" for hierarchy \"shift_register4:enable_outputs\"" {  } { { "display7_out.v" "enable_outputs" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/display7_out.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681709227810 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nibble_shift_register.v 1 1 " "Using design file nibble_shift_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nibble_shift_register " "Found entity 1: nibble_shift_register" {  } { { "nibble_shift_register.v" "" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/nibble_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681709227820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681709227820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nibble_shift_register nibble_shift_register:instance1 " "Elaborating entity \"nibble_shift_register\" for hierarchy \"nibble_shift_register:instance1\"" {  } { { "display7_out.v" "instance1" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/display7_out.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681709227820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nibble_shift_register.v(2) " "Verilog HDL assignment warning at nibble_shift_register.v(2): truncated value with size 32 to match size of target (16)" {  } { { "nibble_shift_register.v" "" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/nibble_shift_register.v" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681709227820 "|display7_out|nibble_shift_register:instance1"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_decoder.v 1 1 " "Using design file bcd_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_decoder " "Found entity 1: bcd_decoder" {  } { { "bcd_decoder.v" "" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/bcd_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681709227840 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681709227840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_decoder bcd_decoder:display1 " "Elaborating entity \"bcd_decoder\" for hierarchy \"bcd_decoder:display1\"" {  } { { "display7_out.v" "display1" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/display7_out.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681709227840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681709228107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681709228380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681709228380 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1 " "No output dependent on input pin \"x1\"" {  } { { "display7_out.v" "" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/display7_out.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681709228411 "|display7_out|x1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2 " "No output dependent on input pin \"x2\"" {  } { { "display7_out.v" "" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/display7_out.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681709228411 "|display7_out|x2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x3 " "No output dependent on input pin \"x3\"" {  } { { "display7_out.v" "" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/display7_out.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681709228411 "|display7_out|x3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x4 " "No output dependent on input pin \"x4\"" {  } { { "display7_out.v" "" { Text "C:/Users/ailozano/OneDrive - Intel Corporation/Documents/github/fpga-training/display7_out/display7_out.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681709228411 "|display7_out|x4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681709228411 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681709228411 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681709228411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681709228411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681709228411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681709228421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 23:27:08 2023 " "Processing ended: Sun Apr 16 23:27:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681709228421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681709228421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681709228421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681709228421 ""}
