From f36ca38760badeb5a43d84df1d0c89ae1d6b9ece Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E9=BB=84=E6=B6=9B?= <huangtao@rock-chips.com>
Date: Wed, 9 Jan 2013 10:07:42 +0800
Subject: [PATCH] rk: add ddr_get_cap to ddr.h

---
 arch/arm/mach-rk2928/common.c       | 4 ----
 arch/arm/mach-rk30/common.c         | 2 --
 arch/arm/plat-rk/include/plat/ddr.h | 1 +
 3 files changed, 1 insertion(+), 6 deletions(-)

diff --git a/arch/arm/mach-rk2928/common.c b/arch/arm/mach-rk2928/common.c
index a4d92cd1d49f..b1bcf3be5987 100755
--- a/arch/arm/mach-rk2928/common.c
+++ b/arch/arm/mach-rk2928/common.c
@@ -114,9 +114,6 @@ void __init rk2928_init_irq(void)
         soc_gpio_init();
 }
 
-extern void __init rk2928_map_common_io(void);
-extern int __init clk_disable_unused(void);
-
 static unsigned int __initdata ddr_freq = DDR_FREQ;
 static int __init ddr_freq_setup(char *str)
 {
@@ -170,7 +167,6 @@ void __init rk2928_map_io(void)
 	rk2928_boot_mode_init();
 }
 
-extern u32 ddr_get_cap(void);
 static __init u32 rk2928_get_ddr_size(void)
 {
 #ifdef CONFIG_MACH_RK2928_FPGA
diff --git a/arch/arm/mach-rk30/common.c b/arch/arm/mach-rk30/common.c
index 0d55008c7d24..d02027ad26fc 100755
--- a/arch/arm/mach-rk30/common.c
+++ b/arch/arm/mach-rk30/common.c
@@ -153,7 +153,6 @@ void __init rk30_init_irq(void)
 #endif
 	rk30_gpio_init();
 }
-int __init clk_disable_unused(void);
 
 void __init rk30_map_io(void)
 {
@@ -170,7 +169,6 @@ void __init rk30_map_io(void)
 	rk30_boot_mode_init();
 }
 
-extern u32 ddr_get_cap(void);
 static __init u32 rk30_get_ddr_size(void)
 {
 	u32 size;
diff --git a/arch/arm/plat-rk/include/plat/ddr.h b/arch/arm/plat-rk/include/plat/ddr.h
index 04b7d186a17b..39eb210bfafb 100644
--- a/arch/arm/plat-rk/include/plat/ddr.h
+++ b/arch/arm/plat-rk/include/plat/ddr.h
@@ -147,6 +147,7 @@ void __sramfunc ddr_suspend(void);
 void __sramfunc ddr_resume(void);
 //void __sramlocalfunc delayus(uint32_t us);
 uint32_t __sramfunc ddr_change_freq(uint32_t nMHz);
+uint32_t ddr_get_cap(void);
 int ddr_init(uint32_t dram_type, uint32_t freq);
 void ddr_set_auto_self_refresh(bool en);
 uint32_t __sramlocalfunc ddr_set_pll(uint32_t nMHz, uint32_t set);
-- 
2.35.3

