

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Apr 28 23:56:08 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          682
LUT:           1742
FF:            1680
DSP:             23
BRAM:             0
SRL:             43
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.640
CP achieved post-implementation:    9.718
Timing met
