Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "E:/Xillinx projects/Tomasulo_lab1v2. 3/v2/Tomasulo_lab1/Reorder_Buffer/ieee_isim_beh.exe" -prj "E:/Xillinx projects/Tomasulo_lab1v2. 3/v2/Tomasulo_lab1/Reorder_Buffer/ieee_beh.prj" "work.ieee" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/Xillinx projects/Tomasulo_lab1v2. 3/v2/Tomasulo_lab1/Reorder_Buffer/my_package_vector_rob.vhd" into library work
Parsing VHDL file "E:/Xillinx projects/Tomasulo_lab1v2. 3/v2/Tomasulo_lab1/Reorder_Buffer/../Counter_Module/Counter_Module.vhd" into library work
Parsing VHDL file "E:/Xillinx projects/Tomasulo_lab1v2. 3/v2/Tomasulo_lab1/Reorder_Buffer/Reorder_Buffer.vhd" into library work
Parsing VHDL file "E:/Xillinx projects/Tomasulo_lab1v2. 3/v2/Tomasulo_lab1/Reorder_Buffer/ieee.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package my_package_vector_rob
Compiling package numeric_std
Compiling architecture behavioral of entity Counter_Module [counter_module_default]
Compiling architecture behavioral of entity Reorder_Buffer [reorder_buffer_default]
Compiling architecture behavior of entity ieee
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable E:/Xillinx projects/Tomasulo_lab1v2. 3/v2/Tomasulo_lab1/Reorder_Buffer/ieee_isim_beh.exe
Fuse Memory Usage: 36964 KB
Fuse CPU Usage: 468 ms
