<root><simulation><result_generated_time />2023-05-12 16:28:35<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 112, 'OX': 112, 'IY': 114, 'IX': 114, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 32}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 288, 'I': 415872, 'O': 401408}<total_data_reuse />{'W': 12544, 'I': 8.686980609418283, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />3/4</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [576, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OX', 8), ('OY', 4)]], [[('FX', 3), ('FY', 3)], []], [], []]<I />[[], [[('FX', 3), ('FY', 3), ('OY', 2)], [('OX', 8), ('OY', 4)]], [], []]<O />[[[('FX', 3), ('FY', 3)], []], [[('OY', 2)], [('OX', 8), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OY', 7), ('OX', 2), ('OY', 2)], [], []]<I />[[('OX', 7), ('OY', 7)], [('OX', 2), ('OY', 2)], []]<O />[[('OX', 7), ('OY', 7)], [('OX', 2), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [64.0, 196, 1, 1], 'I': [5.76, 1.46, 1.04, 1.0], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 72, 72], 'I': [392, 103968, 103968], 'O': [392, 100352, 100352], 'O_partial': [0, 0, 0], 'O_final': [392, 100352, 100352]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.77, 0.0, 0.0], 'O': [0.77, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.01, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.77, 0.01, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [392, 103968, 103968], 'O': [56, 50176, 100352], 'O_partial': [0, 0, 0], 'O_final': [56, 50176, 100352]}<total_unit_count />{'W': [576, 9, 1, 1], 'I': [576, 576, 1, 1], 'O': [576, 64, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [100, 100, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [64.0, 1.0, 1.0, 1.0], 'I': [5.76, 5.76, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[288, 288], [288, 288], [288, 0]]<I />[[3612672, 2480192], [430592, 415872], [415872, 0]]<O />[[(0, 401408), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 401408), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36, 36], [4, 4], [1, 0]]<I />[[451584, 310024], [6728, 6498], [1624, 0]]<O />[[(0, 50176), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 50176], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />2809856</mac_count></basic_info><energy><total_energy />8044903.1<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[265.6, 1312.0, 2163.2]<O />[35.2, 1241.6, 2089.6]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />140492.8<total />8037793.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2269<utilization_without_data_loading />0.3937<utilization_spatial />0.5625<utilization_temporal_with_data_loading />0.4033<mac_utilize_temporal_without_data_loading />0.7</mac_array_utilization><latency><latency_cycle_with_data_loading />15552<latency_cycle_without_data_loading />8960<ideal_computing_cycle />6272<data_loading><load_cycle_total />6592<load_cycle_individual />{'W': [32, 32, 0], 'I': [2464, 6528, 0]}<load_cycle_combined />{'W': 64, 'I': 6528}</data_loading><mem_stalling><mem_stall_cycle_total />2688<mem_stall_cycle_individual />{'W': [[-6240], [-6272, -6272], [-6272, -6272]], 'I': [[-6240], [-4128, 2688], [-6272, -6272]], 'O': [[-6272], [-5504, 0], [0, -4704]]}<mem_stall_cycle_shared />{'W': [[-6240], [-6272, 2688], [0, 0]], 'I': [[-6240], [-4128, 2688], [0, 0]], 'O': [[-6272], [-5504, 0], [0, -4704]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 72, 72], 'I': [392, 103968, 103968], 'O': [392, 100352, 100352], 'O_partial': [0, 0, 0], 'O_final': [392, 100352, 100352]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [39200, 103968, 103968], 'O': [25088, 100352, 100352]}<loop_cycles_each_level />{'W': [196, 196, 196], 'I': [49, 196, 196], 'O': [49, 196, 196]}<top_ir_loop_size />{'W': [196, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.4, 0.4], [0.4, 0.4]], 'I': [[8.0, 8.0], [800.0, 530.4], [530.4, 530.4]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 512.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 0.4], [0.4, 0.4]], 'I': [[8.0, 8.0], [800.0, 530.4], [530.4, 530.4]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 512.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.4, 0.4], [0.4, 0]], 'I': [[8.0, 8.0], [800.0, 530.4], [530.4, 0]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [1312.4, 1042.8], [530.8, 512.0]], 'I': [[8.0, 8.0], [1312.4, 1042.8], [530.8, 512.0]], 'O': [[8.0, 8.0], [1312.4, 1042.8], [530.8, 512.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 196], [196, 196, 1], [196, 196, 1]], 'I': [[1, 1, 196], [49, 49, 4], [196, 196, 1]], 'O': [[1, 1, 196], [49, 49, 4], [196, 196, 1]]}<trans_time_real />{'W': [[0, 1, 196], [[0, 196, 1], [0, 196, 1]], [[0, 196, 1], [0, 196, 1]]], 'I': [[0, 1, 196], [[6, 49, 4], [77, 49, 4]], [[203, 196, 1], [51, 196, 1]]], 'O': [[0, 1, 196], [[6, 49, 4], [49, 49, 4]], [[196, 196, 1], [49, 196, 1]]]}<single_stall_cycle />{'W': [[-1], [-196, -196], [-196, -196]], 'I': [[-1], [-43, 28], [7, -145]], 'O': [[-1], [-43, 0], [0, -147]]}<single_stall_count />{'W': [195, 0, 0], 'I': [195, 3, 0], 'O': [196, 4, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [147, 0], 'O': [196, 196]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-49, -196], [0, 0]], 1: [[-196, -196], [0, -196]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>