

================================================================
== Vivado HLS Report for 'acc_b'
================================================================
* Date:           Mon Mar 07 23:12:34 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        acc_b.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 3.41ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b_in) nounwind, !map !0

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %b_en) nounwind, !map !6

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !10

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @acc_b_str) nounwind

ST_1: b_en_read [1/1] 0.00ns
:4  %b_en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %b_en) nounwind

ST_1: b_in_read [1/1] 0.00ns
:5  %b_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b_in) nounwind

ST_1: cnt_load [1/1] 0.00ns
:6  %cnt_load = load i32* @cnt, align 4

ST_1: stg_9 [1/1] 1.31ns
:7  br i1 %b_en_read, label %._crit_edge, label %1

ST_1: cnt_assign [1/1] 2.10ns
:0  %cnt_assign = add nsw i32 %cnt_load, %b_in_read

ST_1: stg_11 [1/1] 0.00ns
:1  store i32 %cnt_assign, i32* @cnt, align 4

ST_1: stg_12 [1/1] 1.31ns
:2  br label %._crit_edge

ST_1: cnt_loc [1/1] 0.00ns
._crit_edge:0  %cnt_loc = phi i32 [ %cnt_load, %0 ], [ %cnt_assign, %1 ]

ST_1: stg_14 [1/1] 0.00ns
._crit_edge:1  ret i32 %cnt_loc



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
