library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity RAM1 is
	 generic (
		data_width : integer :=8  				--- width of data (bits)
	 );
    port (clk  : in std_logic;
          we   : in std_logic;						--- memory write enable
		  en   : in std_logic;				            --- operation enable
          addr : in std_logic_vector(2 downto 0);			-- memory address
          di   : in std_logic_vector(data_width-1 downto 0);		-- input data
          do   : out std_logic_vector(data_width-1 downto 0));		-- output data
end RAM1;

architecture Behavioral of RAM1 is

    type ram_type is array (7 downto 0) of std_logic_vector (data_width-1 downto 0);
    signal RAM : ram_type := (others => (others => '0'));
	--signal count : std_logic_vector(2 downto 0);
	--signal count : integer range 0 to 7 :=0;
	
begin

--count <= "000";
--int : integer :=0
    process (clk)
    begin
        if clk'event and clk = '1' then
            if en = '1' then
                if we = '1' then				-- write operation
                        for i in 6 downto 0 loop
                            RAM(i+1) <= RAM(i);
                        end loop;   
                        RAM(0) <= di;
                 elsif we = '0' then						-- read operation
                        do <= RAM( conv_integer(addr));
                    end if;
                 end if;
            end if;
    end process;


end Behavioral;
