vhdl xil_defaultlib  \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_microblaze_0_0/sim/Genesys_microblaze_0_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_uartlite_0_0/sim/Genesys_axi_uartlite_0_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_gpio_0_0/sim/Genesys_axi_gpio_0_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_bram_ctrl_0_0/sim/Genesys_axi_bram_ctrl_0_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_dlmb_v10_0/sim/Genesys_dlmb_v10_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_ilmb_v10_0/sim/Genesys_ilmb_v10_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_dlmb_bram_if_cntlr_0/sim/Genesys_dlmb_bram_if_cntlr_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_ilmb_bram_if_cntlr_0/sim/Genesys_ilmb_bram_if_cntlr_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_lmb_v10_0/sim/Genesys_lmb_v10_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_mdm_1_0/sim/Genesys_mdm_1_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_rst_mig_7series_0_100M_0/sim/Genesys_rst_mig_7series_0_100M_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_smc_0/bd_0/ip/ip_1/sim/bd_9714_psr0_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_smc_0/bd_0/ip/ip_2/sim/bd_9714_psr_aclk_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_axi_smc_0/bd_0/ip/ip_3/sim/bd_9714_psr_aclk1_0.vhd" \
"../../../../Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_rst_mig_7series_0_225M_0/sim/Genesys_rst_mig_7series_0_225M_0.vhd" \

nosort
