{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 11:06:56 2018 " "Info: Processing started: Thu Jan 04 11:06:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab -c lab --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab -c lab --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "test_hardware.v" "" { Text "C:/Users/Student/Desktop/BAME2044/test_hardware.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Integrate:lmao\|lab4B_p2:SC\|Q " "Info: Detected ripple clock \"Integrate:lmao\|lab4B_p2:SC\|Q\" as buffer" {  } { { "lab4B_p2.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab4B_p2.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Integrate:lmao\|lab4B_p2:SC\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Integrate:lmao\|lab_cu:CU\|state.S4 register Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Q\[1\] 122.46 MHz 8.166 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 122.46 MHz between source register \"Integrate:lmao\|lab_cu:CU\|state.S4\" and destination register \"Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Q\[1\]\" (period= 8.166 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.935 ns + Longest register register " "Info: + Longest register to register delay is 7.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Integrate:lmao\|lab_cu:CU\|state.S4 1 REG LCFF_X38_Y18_N7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y18_N7; Fanout = 18; REG Node = 'Integrate:lmao\|lab_cu:CU\|state.S4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Integrate:lmao|lab_cu:CU|state.S4 } "NODE_NAME" } } { "lab_cu.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab_cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.521 ns) 1.155 ns Integrate:lmao\|lab_dp_pro:DP\|address\[4\]~2 2 COMB LCCOMB_X38_Y18_N20 40 " "Info: 2: + IC(0.634 ns) + CELL(0.521 ns) = 1.155 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 40; COMB Node = 'Integrate:lmao\|lab_dp_pro:DP\|address\[4\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { Integrate:lmao|lab_cu:CU|state.S4 Integrate:lmao|lab_dp_pro:DP|address[4]~2 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab_dp_pro.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.521 ns) 2.700 ns Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Q\[5\]~6 3 COMB LCCOMB_X37_Y21_N20 16 " "Info: 3: + IC(1.024 ns) + CELL(0.521 ns) = 2.700 ns; Loc. = LCCOMB_X37_Y21_N20; Fanout = 16; COMB Node = 'Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Q\[5\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { Integrate:lmao|lab_dp_pro:DP|address[4]~2 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]~6 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/Student/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.516 ns) 4.462 ns Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Mux6~5 4 COMB LCCOMB_X38_Y20_N16 1 " "Info: 4: + IC(1.246 ns) + CELL(0.516 ns) = 4.462 ns; Loc. = LCCOMB_X38_Y20_N16; Fanout = 1; COMB Node = 'Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Mux6~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]~6 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~5 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/Student/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.178 ns) 5.179 ns Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Mux6~6 5 COMB LCCOMB_X38_Y20_N6 1 " "Info: 5: + IC(0.539 ns) + CELL(0.178 ns) = 5.179 ns; Loc. = LCCOMB_X38_Y20_N6; Fanout = 1; COMB Node = 'Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Mux6~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~5 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~6 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/Student/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.178 ns) 5.910 ns Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Mux6~7 6 COMB LCCOMB_X37_Y20_N24 1 " "Info: 6: + IC(0.553 ns) + CELL(0.178 ns) = 5.910 ns; Loc. = LCCOMB_X37_Y20_N24; Fanout = 1; COMB Node = 'Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Mux6~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~6 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~7 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/Student/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.178 ns) 7.223 ns Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Mux6~8 7 COMB LCCOMB_X33_Y21_N20 1 " "Info: 7: + IC(1.135 ns) + CELL(0.178 ns) = 7.223 ns; Loc. = LCCOMB_X33_Y21_N20; Fanout = 1; COMB Node = 'Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Mux6~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~7 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~8 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/Student/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.319 ns) 7.839 ns Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Mux6~18 8 COMB LCCOMB_X33_Y21_N28 1 " "Info: 8: + IC(0.297 ns) + CELL(0.319 ns) = 7.839 ns; Loc. = LCCOMB_X33_Y21_N28; Fanout = 1; COMB Node = 'Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Mux6~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~8 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~18 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/Student/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.935 ns Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Q\[1\] 9 REG LCFF_X33_Y21_N29 3 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.935 ns; Loc. = LCFF_X33_Y21_N29; Fanout = 3; REG Node = 'Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~18 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/Student/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 31.59 % ) " "Info: Total cell delay = 2.507 ns ( 31.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.428 ns ( 68.41 % ) " "Info: Total interconnect delay = 5.428 ns ( 68.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.935 ns" { Integrate:lmao|lab_cu:CU|state.S4 Integrate:lmao|lab_dp_pro:DP|address[4]~2 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]~6 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~5 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~6 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~7 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~8 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~18 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.935 ns" { Integrate:lmao|lab_cu:CU|state.S4 {} Integrate:lmao|lab_dp_pro:DP|address[4]~2 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]~6 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~5 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~6 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~7 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~8 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~18 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] {} } { 0.000ns 0.634ns 1.024ns 1.246ns 0.539ns 0.553ns 1.135ns 0.297ns 0.000ns } { 0.000ns 0.521ns 0.521ns 0.516ns 0.178ns 0.178ns 0.178ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.015 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 7.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "test_hardware.v" "" { Text "C:/Users/Student/Desktop/BAME2044/test_hardware.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.879 ns) 3.610 ns Integrate:lmao\|lab4B_p2:SC\|Q 2 REG LCFF_X35_Y9_N1 2 " "Info: 2: + IC(1.705 ns) + CELL(0.879 ns) = 3.610 ns; Loc. = LCFF_X35_Y9_N1; Fanout = 2; REG Node = 'Integrate:lmao\|lab4B_p2:SC\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q } "NODE_NAME" } } { "lab4B_p2.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab4B_p2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.000 ns) 5.425 ns Integrate:lmao\|lab4B_p2:SC\|Q~clkctrl 3 COMB CLKCTRL_G6 248 " "Info: 3: + IC(1.815 ns) + CELL(0.000 ns) = 5.425 ns; Loc. = CLKCTRL_G6; Fanout = 248; COMB Node = 'Integrate:lmao\|lab4B_p2:SC\|Q~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl } "NODE_NAME" } } { "lab4B_p2.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab4B_p2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 7.015 ns Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Q\[1\] 4 REG LCFF_X33_Y21_N29 3 " "Info: 4: + IC(0.988 ns) + CELL(0.602 ns) = 7.015 ns; Loc. = LCFF_X33_Y21_N29; Fanout = 3; REG Node = 'Integrate:lmao\|lab_dp_pro:DP\|RamReg:RAM\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/Student/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.74 % ) " "Info: Total cell delay = 2.507 ns ( 35.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.508 ns ( 64.26 % ) " "Info: Total interconnect delay = 4.508 ns ( 64.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.015 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.015 ns" { CLOCK_50 {} CLOCK_50~combout {} Integrate:lmao|lab4B_p2:SC|Q {} Integrate:lmao|lab4B_p2:SC|Q~clkctrl {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] {} } { 0.000ns 0.000ns 1.705ns 1.815ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.007 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 7.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "test_hardware.v" "" { Text "C:/Users/Student/Desktop/BAME2044/test_hardware.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.879 ns) 3.610 ns Integrate:lmao\|lab4B_p2:SC\|Q 2 REG LCFF_X35_Y9_N1 2 " "Info: 2: + IC(1.705 ns) + CELL(0.879 ns) = 3.610 ns; Loc. = LCFF_X35_Y9_N1; Fanout = 2; REG Node = 'Integrate:lmao\|lab4B_p2:SC\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q } "NODE_NAME" } } { "lab4B_p2.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab4B_p2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.000 ns) 5.425 ns Integrate:lmao\|lab4B_p2:SC\|Q~clkctrl 3 COMB CLKCTRL_G6 248 " "Info: 3: + IC(1.815 ns) + CELL(0.000 ns) = 5.425 ns; Loc. = CLKCTRL_G6; Fanout = 248; COMB Node = 'Integrate:lmao\|lab4B_p2:SC\|Q~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl } "NODE_NAME" } } { "lab4B_p2.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab4B_p2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 7.007 ns Integrate:lmao\|lab_cu:CU\|state.S4 4 REG LCFF_X38_Y18_N7 18 " "Info: 4: + IC(0.980 ns) + CELL(0.602 ns) = 7.007 ns; Loc. = LCFF_X38_Y18_N7; Fanout = 18; REG Node = 'Integrate:lmao\|lab_cu:CU\|state.S4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_cu:CU|state.S4 } "NODE_NAME" } } { "lab_cu.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab_cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.78 % ) " "Info: Total cell delay = 2.507 ns ( 35.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 64.22 % ) " "Info: Total interconnect delay = 4.500 ns ( 64.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.007 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_cu:CU|state.S4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.007 ns" { CLOCK_50 {} CLOCK_50~combout {} Integrate:lmao|lab4B_p2:SC|Q {} Integrate:lmao|lab4B_p2:SC|Q~clkctrl {} Integrate:lmao|lab_cu:CU|state.S4 {} } { 0.000ns 0.000ns 1.705ns 1.815ns 0.980ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.015 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.015 ns" { CLOCK_50 {} CLOCK_50~combout {} Integrate:lmao|lab4B_p2:SC|Q {} Integrate:lmao|lab4B_p2:SC|Q~clkctrl {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] {} } { 0.000ns 0.000ns 1.705ns 1.815ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.007 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_cu:CU|state.S4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.007 ns" { CLOCK_50 {} CLOCK_50~combout {} Integrate:lmao|lab4B_p2:SC|Q {} Integrate:lmao|lab4B_p2:SC|Q~clkctrl {} Integrate:lmao|lab_cu:CU|state.S4 {} } { 0.000ns 0.000ns 1.705ns 1.815ns 0.980ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lab_cu.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab_cu.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "RamReg.v" "" { Text "C:/Users/Student/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.935 ns" { Integrate:lmao|lab_cu:CU|state.S4 Integrate:lmao|lab_dp_pro:DP|address[4]~2 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]~6 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~5 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~6 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~7 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~8 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~18 Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.935 ns" { Integrate:lmao|lab_cu:CU|state.S4 {} Integrate:lmao|lab_dp_pro:DP|address[4]~2 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[5]~6 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~5 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~6 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~7 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~8 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Mux6~18 {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] {} } { 0.000ns 0.634ns 1.024ns 1.246ns 0.539ns 0.553ns 1.135ns 0.297ns 0.000ns } { 0.000ns 0.521ns 0.521ns 0.516ns 0.178ns 0.178ns 0.178ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.015 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.015 ns" { CLOCK_50 {} CLOCK_50~combout {} Integrate:lmao|lab4B_p2:SC|Q {} Integrate:lmao|lab4B_p2:SC|Q~clkctrl {} Integrate:lmao|lab_dp_pro:DP|RamReg:RAM|Q[1] {} } { 0.000ns 0.000ns 1.705ns 1.815ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.007 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_cu:CU|state.S4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.007 ns" { CLOCK_50 {} CLOCK_50~combout {} Integrate:lmao|lab4B_p2:SC|Q {} Integrate:lmao|lab4B_p2:SC|Q~clkctrl {} Integrate:lmao|lab_cu:CU|state.S4 {} } { 0.000ns 0.000ns 1.705ns 1.815ns 0.980ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Integrate:lmao\|lab_cu:CU\|state.S0 SW\[0\] CLOCK_50 -3.705 ns register " "Info: tsu for register \"Integrate:lmao\|lab_cu:CU\|state.S0\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is -3.705 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.344 ns + Longest pin register " "Info: + Longest pin to register delay is 3.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[0\] 1 PIN PIN_L22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "test_hardware.v" "" { Text "C:/Users/Student/Desktop/BAME2044/test_hardware.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.545 ns) 3.248 ns Integrate:lmao\|lab_cu:CU\|Selector1~0 2 COMB LCCOMB_X43_Y20_N28 1 " "Info: 2: + IC(1.677 ns) + CELL(0.545 ns) = 3.248 ns; Loc. = LCCOMB_X43_Y20_N28; Fanout = 1; COMB Node = 'Integrate:lmao\|lab_cu:CU\|Selector1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { SW[0] Integrate:lmao|lab_cu:CU|Selector1~0 } "NODE_NAME" } } { "lab_cu.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab_cu.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.344 ns Integrate:lmao\|lab_cu:CU\|state.S0 3 REG LCFF_X43_Y20_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.344 ns; Loc. = LCFF_X43_Y20_N29; Fanout = 2; REG Node = 'Integrate:lmao\|lab_cu:CU\|state.S0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Integrate:lmao|lab_cu:CU|Selector1~0 Integrate:lmao|lab_cu:CU|state.S0 } "NODE_NAME" } } { "lab_cu.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab_cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 49.85 % ) " "Info: Total cell delay = 1.667 ns ( 49.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.677 ns ( 50.15 % ) " "Info: Total interconnect delay = 1.677 ns ( 50.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { SW[0] Integrate:lmao|lab_cu:CU|Selector1~0 Integrate:lmao|lab_cu:CU|state.S0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.344 ns" { SW[0] {} SW[0]~combout {} Integrate:lmao|lab_cu:CU|Selector1~0 {} Integrate:lmao|lab_cu:CU|state.S0 {} } { 0.000ns 0.000ns 1.677ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lab_cu.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab_cu.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.011 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 7.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "test_hardware.v" "" { Text "C:/Users/Student/Desktop/BAME2044/test_hardware.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.879 ns) 3.610 ns Integrate:lmao\|lab4B_p2:SC\|Q 2 REG LCFF_X35_Y9_N1 2 " "Info: 2: + IC(1.705 ns) + CELL(0.879 ns) = 3.610 ns; Loc. = LCFF_X35_Y9_N1; Fanout = 2; REG Node = 'Integrate:lmao\|lab4B_p2:SC\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q } "NODE_NAME" } } { "lab4B_p2.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab4B_p2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.000 ns) 5.425 ns Integrate:lmao\|lab4B_p2:SC\|Q~clkctrl 3 COMB CLKCTRL_G6 248 " "Info: 3: + IC(1.815 ns) + CELL(0.000 ns) = 5.425 ns; Loc. = CLKCTRL_G6; Fanout = 248; COMB Node = 'Integrate:lmao\|lab4B_p2:SC\|Q~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl } "NODE_NAME" } } { "lab4B_p2.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab4B_p2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 7.011 ns Integrate:lmao\|lab_cu:CU\|state.S0 4 REG LCFF_X43_Y20_N29 2 " "Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 7.011 ns; Loc. = LCFF_X43_Y20_N29; Fanout = 2; REG Node = 'Integrate:lmao\|lab_cu:CU\|state.S0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_cu:CU|state.S0 } "NODE_NAME" } } { "lab_cu.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab_cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.76 % ) " "Info: Total cell delay = 2.507 ns ( 35.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.504 ns ( 64.24 % ) " "Info: Total interconnect delay = 4.504 ns ( 64.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_cu:CU|state.S0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { CLOCK_50 {} CLOCK_50~combout {} Integrate:lmao|lab4B_p2:SC|Q {} Integrate:lmao|lab4B_p2:SC|Q~clkctrl {} Integrate:lmao|lab_cu:CU|state.S0 {} } { 0.000ns 0.000ns 1.705ns 1.815ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { SW[0] Integrate:lmao|lab_cu:CU|Selector1~0 Integrate:lmao|lab_cu:CU|state.S0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.344 ns" { SW[0] {} SW[0]~combout {} Integrate:lmao|lab_cu:CU|Selector1~0 {} Integrate:lmao|lab_cu:CU|state.S0 {} } { 0.000ns 0.000ns 1.677ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_cu:CU|state.S0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { CLOCK_50 {} CLOCK_50~combout {} Integrate:lmao|lab4B_p2:SC|Q {} Integrate:lmao|lab4B_p2:SC|Q~clkctrl {} Integrate:lmao|lab_cu:CU|state.S0 {} } { 0.000ns 0.000ns 1.705ns 1.815ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX0\[1\] Integrate:lmao\|lab_dp_pro:DP\|ModuleReg:Aregister\|OUT\[1\] 15.064 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX0\[1\]\" through register \"Integrate:lmao\|lab_dp_pro:DP\|ModuleReg:Aregister\|OUT\[1\]\" is 15.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.021 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 7.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "test_hardware.v" "" { Text "C:/Users/Student/Desktop/BAME2044/test_hardware.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.879 ns) 3.610 ns Integrate:lmao\|lab4B_p2:SC\|Q 2 REG LCFF_X35_Y9_N1 2 " "Info: 2: + IC(1.705 ns) + CELL(0.879 ns) = 3.610 ns; Loc. = LCFF_X35_Y9_N1; Fanout = 2; REG Node = 'Integrate:lmao\|lab4B_p2:SC\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q } "NODE_NAME" } } { "lab4B_p2.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab4B_p2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.000 ns) 5.425 ns Integrate:lmao\|lab4B_p2:SC\|Q~clkctrl 3 COMB CLKCTRL_G6 248 " "Info: 3: + IC(1.815 ns) + CELL(0.000 ns) = 5.425 ns; Loc. = CLKCTRL_G6; Fanout = 248; COMB Node = 'Integrate:lmao\|lab4B_p2:SC\|Q~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl } "NODE_NAME" } } { "lab4B_p2.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab4B_p2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 7.021 ns Integrate:lmao\|lab_dp_pro:DP\|ModuleReg:Aregister\|OUT\[1\] 4 REG LCFF_X34_Y22_N7 36 " "Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 7.021 ns; Loc. = LCFF_X34_Y22_N7; Fanout = 36; REG Node = 'Integrate:lmao\|lab_dp_pro:DP\|ModuleReg:Aregister\|OUT\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1] } "NODE_NAME" } } { "ModuleReg.v" "" { Text "C:/Users/Student/Desktop/BAME2044/ModuleReg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.71 % ) " "Info: Total cell delay = 2.507 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.514 ns ( 64.29 % ) " "Info: Total interconnect delay = 4.514 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.021 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.021 ns" { CLOCK_50 {} CLOCK_50~combout {} Integrate:lmao|lab4B_p2:SC|Q {} Integrate:lmao|lab4B_p2:SC|Q~clkctrl {} Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1] {} } { 0.000ns 0.000ns 1.705ns 1.815ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ModuleReg.v" "" { Text "C:/Users/Student/Desktop/BAME2044/ModuleReg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.766 ns + Longest register pin " "Info: + Longest register to pin delay is 7.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Integrate:lmao\|lab_dp_pro:DP\|ModuleReg:Aregister\|OUT\[1\] 1 REG LCFF_X34_Y22_N7 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y22_N7; Fanout = 36; REG Node = 'Integrate:lmao\|lab_dp_pro:DP\|ModuleReg:Aregister\|OUT\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1] } "NODE_NAME" } } { "ModuleReg.v" "" { Text "C:/Users/Student/Desktop/BAME2044/ModuleReg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.545 ns) 1.833 ns decoder:decode\|WideOr5~0 2 COMB LCCOMB_X32_Y20_N26 1 " "Info: 2: + IC(1.288 ns) + CELL(0.545 ns) = 1.833 ns; Loc. = LCCOMB_X32_Y20_N26; Fanout = 1; COMB Node = 'decoder:decode\|WideOr5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1] decoder:decode|WideOr5~0 } "NODE_NAME" } } { "decoder.v" "" { Text "C:/Users/Student/Desktop/BAME2044/decoder.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(2.840 ns) 7.766 ns HEX0\[1\] 3 PIN PIN_J1 0 " "Info: 3: + IC(3.093 ns) + CELL(2.840 ns) = 7.766 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'HEX0\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.933 ns" { decoder:decode|WideOr5~0 HEX0[1] } "NODE_NAME" } } { "test_hardware.v" "" { Text "C:/Users/Student/Desktop/BAME2044/test_hardware.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.385 ns ( 43.59 % ) " "Info: Total cell delay = 3.385 ns ( 43.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.381 ns ( 56.41 % ) " "Info: Total interconnect delay = 4.381 ns ( 56.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.766 ns" { Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1] decoder:decode|WideOr5~0 HEX0[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.766 ns" { Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1] {} decoder:decode|WideOr5~0 {} HEX0[1] {} } { 0.000ns 1.288ns 3.093ns } { 0.000ns 0.545ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.021 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.021 ns" { CLOCK_50 {} CLOCK_50~combout {} Integrate:lmao|lab4B_p2:SC|Q {} Integrate:lmao|lab4B_p2:SC|Q~clkctrl {} Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1] {} } { 0.000ns 0.000ns 1.705ns 1.815ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.766 ns" { Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1] decoder:decode|WideOr5~0 HEX0[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.766 ns" { Integrate:lmao|lab_dp_pro:DP|ModuleReg:Aregister|OUT[1] {} decoder:decode|WideOr5~0 {} HEX0[1] {} } { 0.000ns 1.288ns 3.093ns } { 0.000ns 0.545ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Integrate:lmao\|lab_cu:CU\|state.S7 SW\[0\] CLOCK_50 4.341 ns register " "Info: th for register \"Integrate:lmao\|lab_cu:CU\|state.S7\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is 4.341 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.011 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "test_hardware.v" "" { Text "C:/Users/Student/Desktop/BAME2044/test_hardware.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.879 ns) 3.610 ns Integrate:lmao\|lab4B_p2:SC\|Q 2 REG LCFF_X35_Y9_N1 2 " "Info: 2: + IC(1.705 ns) + CELL(0.879 ns) = 3.610 ns; Loc. = LCFF_X35_Y9_N1; Fanout = 2; REG Node = 'Integrate:lmao\|lab4B_p2:SC\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q } "NODE_NAME" } } { "lab4B_p2.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab4B_p2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.000 ns) 5.425 ns Integrate:lmao\|lab4B_p2:SC\|Q~clkctrl 3 COMB CLKCTRL_G6 248 " "Info: 3: + IC(1.815 ns) + CELL(0.000 ns) = 5.425 ns; Loc. = CLKCTRL_G6; Fanout = 248; COMB Node = 'Integrate:lmao\|lab4B_p2:SC\|Q~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl } "NODE_NAME" } } { "lab4B_p2.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab4B_p2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 7.011 ns Integrate:lmao\|lab_cu:CU\|state.S7 4 REG LCFF_X43_Y20_N1 12 " "Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 7.011 ns; Loc. = LCFF_X43_Y20_N1; Fanout = 12; REG Node = 'Integrate:lmao\|lab_cu:CU\|state.S7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_cu:CU|state.S7 } "NODE_NAME" } } { "lab_cu.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab_cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.76 % ) " "Info: Total cell delay = 2.507 ns ( 35.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.504 ns ( 64.24 % ) " "Info: Total interconnect delay = 4.504 ns ( 64.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_cu:CU|state.S7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { CLOCK_50 {} CLOCK_50~combout {} Integrate:lmao|lab4B_p2:SC|Q {} Integrate:lmao|lab4B_p2:SC|Q~clkctrl {} Integrate:lmao|lab_cu:CU|state.S7 {} } { 0.000ns 0.000ns 1.705ns 1.815ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lab_cu.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab_cu.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.956 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[0\] 1 PIN PIN_L22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "test_hardware.v" "" { Text "C:/Users/Student/Desktop/BAME2044/test_hardware.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.178 ns) 2.860 ns Integrate:lmao\|lab_cu:CU\|Selector2~0 2 COMB LCCOMB_X43_Y20_N0 1 " "Info: 2: + IC(1.656 ns) + CELL(0.178 ns) = 2.860 ns; Loc. = LCCOMB_X43_Y20_N0; Fanout = 1; COMB Node = 'Integrate:lmao\|lab_cu:CU\|Selector2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { SW[0] Integrate:lmao|lab_cu:CU|Selector2~0 } "NODE_NAME" } } { "lab_cu.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab_cu.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.956 ns Integrate:lmao\|lab_cu:CU\|state.S7 3 REG LCFF_X43_Y20_N1 12 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.956 ns; Loc. = LCFF_X43_Y20_N1; Fanout = 12; REG Node = 'Integrate:lmao\|lab_cu:CU\|state.S7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Integrate:lmao|lab_cu:CU|Selector2~0 Integrate:lmao|lab_cu:CU|state.S7 } "NODE_NAME" } } { "lab_cu.v" "" { Text "C:/Users/Student/Desktop/BAME2044/lab_cu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 43.98 % ) " "Info: Total cell delay = 1.300 ns ( 43.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.656 ns ( 56.02 % ) " "Info: Total interconnect delay = 1.656 ns ( 56.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { SW[0] Integrate:lmao|lab_cu:CU|Selector2~0 Integrate:lmao|lab_cu:CU|state.S7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { SW[0] {} SW[0]~combout {} Integrate:lmao|lab_cu:CU|Selector2~0 {} Integrate:lmao|lab_cu:CU|state.S7 {} } { 0.000ns 0.000ns 1.656ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { CLOCK_50 Integrate:lmao|lab4B_p2:SC|Q Integrate:lmao|lab4B_p2:SC|Q~clkctrl Integrate:lmao|lab_cu:CU|state.S7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { CLOCK_50 {} CLOCK_50~combout {} Integrate:lmao|lab4B_p2:SC|Q {} Integrate:lmao|lab4B_p2:SC|Q~clkctrl {} Integrate:lmao|lab_cu:CU|state.S7 {} } { 0.000ns 0.000ns 1.705ns 1.815ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { SW[0] Integrate:lmao|lab_cu:CU|Selector2~0 Integrate:lmao|lab_cu:CU|state.S7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { SW[0] {} SW[0]~combout {} Integrate:lmao|lab_cu:CU|Selector2~0 {} Integrate:lmao|lab_cu:CU|state.S7 {} } { 0.000ns 0.000ns 1.656ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 11:06:56 2018 " "Info: Processing ended: Thu Jan 04 11:06:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
