********************************************************************************
* Unified simulation Tcl App stack trace dump
*
* File: .usf.tcl_error.log (Sat Nov  1 23:32:59 2025)
*
* This file is generated by the unified simulation automation and contains the
* tcl stack trace of error returned by the simulator App for the current run.
*
********************************************************************************
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "xcs_exec_script" line 16)
    invoked from within
"xcs_exec_script $scr_file error_log"
    (procedure "usf_launch_script" line 37)
    invoked from within
"usf_launch_script "questa" $step"
    (procedure "tclapp::xilinx::questa::compile" line 13)
    invoked from within
"tclapp::xilinx::questa::compile { -simset sim_1 -mode behavioral -run_dir D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RIS..."
