{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600475255846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600475255847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 18 21:27:35 2020 " "Processing started: Fri Sep 18 21:27:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600475255847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600475255847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pseudo_mux -c pseudo_mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off pseudo_mux -c pseudo_mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600475255847 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1600475256421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pseudo_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_pseudo_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pseudo_mux-teste " "Found design unit 1: tb_pseudo_mux-teste" {  } { { "tb_pseudo_mux.vhd" "" { Text "C:/altera/13.0sp1/lsd7/tb_pseudo_mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600475257096 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_pseudo_mux " "Found entity 1: tb_pseudo_mux" {  } { { "tb_pseudo_mux.vhd" "" { Text "C:/altera/13.0sp1/lsd7/tb_pseudo_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600475257096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600475257096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pseudo_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_mux-arch " "Found design unit 1: pseudo_mux-arch" {  } { { "pseudo_mux.vhd" "" { Text "C:/altera/13.0sp1/lsd7/pseudo_mux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600475257101 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_mux " "Found entity 1: pseudo_mux" {  } { { "pseudo_mux.vhd" "" { Text "C:/altera/13.0sp1/lsd7/pseudo_mux.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600475257101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600475257101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pseudo_mux " "Elaborating entity \"pseudo_mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1600475257154 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A pseudo_mux.vhd(40) " "VHDL Process Statement warning at pseudo_mux.vhd(40): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pseudo_mux.vhd" "" { Text "C:/altera/13.0sp1/lsd7/pseudo_mux.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1600475257156 "|pseudo_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_final pseudo_mux.vhd(67) " "VHDL Process Statement warning at pseudo_mux.vhd(67): signal \"state_final\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pseudo_mux.vhd" "" { Text "C:/altera/13.0sp1/lsd7/pseudo_mux.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1600475257157 "|pseudo_mux"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state_final state_final~_emulated state_final~1 " "Register \"state_final\" is converted into an equivalent circuit using register \"state_final~_emulated\" and latch \"state_final~1\"" {  } { { "pseudo_mux.vhd" "" { Text "C:/altera/13.0sp1/lsd7/pseudo_mux.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1600475257767 "|pseudo_mux|state_final"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1600475257767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1600475258102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600475258102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1600475258197 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1600475258197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1600475258197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1600475258197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600475258267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 18 21:27:38 2020 " "Processing ended: Fri Sep 18 21:27:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600475258267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600475258267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600475258267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600475258267 ""}
