 
****************************************
Report : qor
Design : gcd
Version: T-2022.03-SP5
Date   : Tue May 23 04:18:09 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:        113.50
  Critical Path Slack:           0.18
  Critical Path Clk Period:    130.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                175
  Buf/Inv Cell Count:              42
  Buf Cell Count:                   0
  Inv Cell Count:                  42
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       145
  Sequential Cell Count:           30
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      168.661439
  Noncombinational Area:   140.667836
  Buf/Inv Area:             29.393280
  Total Buffer Area:             0.00
  Total Inverter Area:          29.39
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               309.329275
  Design Area:             309.329275


  Design Rules
  -----------------------------------
  Total Number of Nets:           193
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.10
  Logic Optimization:                  0.36
  Mapping Optimization:                1.25
  -----------------------------------------
  Overall Compile Time:                8.27
  Overall Compile Wall Clock Time:     8.58

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
