#
# Tests to make sure that we invalidate the correct internal DMI-cache entry
# when using the trace-cache.
#
= asm

	lwzu r2,0x2004(r10)
	lwzu r3,0x2004(r10)
	lwzu r4,0x2004(r10)
	lwzu r5,0x2004(r10)
	lwzu r6,0x2004(r10)
	lwz  r7,0x0(r11)

= /asm

#
# <GEN>
MD n=Mem ra=0x00000000 d=0x844A2004	#	lwzu r2,0x2004(r10)
MD n=Mem ra=0x00000004 d=0x846A2004	#	lwzu r3,0x2004(r10)
MD n=Mem ra=0x00000008 d=0x848A2004	#	lwzu r4,0x2004(r10)
MD n=Mem ra=0x0000000c d=0x84AA2004	#	lwzu r5,0x2004(r10)
MD n=Mem ra=0x00000010 d=0x84CA2004	#	lwzu r6,0x2004(r10)
MD n=Mem ra=0x00000014 d=0x80EB0000	#	lwz  r7,0x0(r11)
# </GEN>

CORE n=:P

RD n=CCR      d=0xc0000000
RD n=GPR i=10 d=0x10000
RD n=GPR i=11 d=0x12008

MD n=Mem ra=0x12004 d=0x10
MD n=Mem ra=0x12008 d=0x60
MD n=Mem ra=0x14008 d=0x20
MD n=Mem ra=0x1600c d=0x30
MD n=Mem ra=0x18010 d=0x40
MD n=Mem ra=0x1a014 d=0x50

RESULTS

RD n=GPR i=2  d=0x10
RD n=GPR i=3  d=0x20
RD n=GPR i=4  d=0x30
RD n=GPR i=5  d=0x40
RD n=GPR i=6  d=0x50
RD n=GPR i=7  d=0x60
RD n=GPR i=10 d=0x1a014
RD n=GPR i=11 d=0x12008

