[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ForeachSquare/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ForeachSquare/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<88> s<87> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<85> c<2> s<28> l<1:1> el<1:12>
n<> u<5> t<IntegerAtomType_Int> p<6> l<3:5> el<3:8>
n<> u<6> t<Data_type> p<22> c<5> s<21> l<3:5> el<3:8>
n<array> u<7> t<StringConst> p<20> s<13> l<3:9> el<3:14>
n<16> u<8> t<IntConst> p<9> l<3:15> el<3:17>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:15> el<3:17>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:15> el<3:17>
n<> u<11> t<Constant_expression> p<12> c<10> l<3:15> el<3:17>
n<> u<12> t<Unpacked_dimension> p<13> c<11> l<3:14> el<3:18>
n<> u<13> t<Variable_dimension> p<20> c<12> s<19> l<3:14> el<3:18>
n<16> u<14> t<IntConst> p<15> l<3:19> el<3:21>
n<> u<15> t<Primary_literal> p<16> c<14> l<3:19> el<3:21>
n<> u<16> t<Constant_primary> p<17> c<15> l<3:19> el<3:21>
n<> u<17> t<Constant_expression> p<18> c<16> l<3:19> el<3:21>
n<> u<18> t<Unpacked_dimension> p<19> c<17> l<3:18> el<3:22>
n<> u<19> t<Variable_dimension> p<20> c<18> l<3:18> el<3:22>
n<> u<20> t<Variable_decl_assignment> p<21> c<7> l<3:9> el<3:22>
n<> u<21> t<List_of_variable_decl_assignments> p<22> c<20> l<3:9> el<3:22>
n<> u<22> t<Variable_declaration> p<23> c<6> l<3:5> el<3:23>
n<> u<23> t<Data_declaration> p<24> c<22> l<3:5> el<3:23>
n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<3:5> el<3:23>
n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<3:5> el<3:23>
n<> u<26> t<Module_common_item> p<27> c<25> l<3:5> el<3:23>
n<> u<27> t<Module_or_generate_item> p<28> c<26> l<3:5> el<3:23>
n<> u<28> t<Non_port_module_item> p<85> c<27> s<83> l<3:5> el<3:23>
n<array> u<29> t<StringConst> p<30> l<6:17> el<6:22>
n<> u<30> t<Ps_or_hierarchical_array_identifier> p<71> c<29> s<32> l<6:17> el<6:22>
n<i> u<31> t<StringConst> p<32> l<6:23> el<6:24>
n<> u<32> t<Loop_variables> p<71> c<31> s<69> l<6:23> el<6:24>
n<array> u<33> t<StringConst> p<34> l<7:21> el<7:26>
n<> u<34> t<Ps_or_hierarchical_array_identifier> p<67> c<33> s<36> l<7:21> el<7:26>
n<i> u<35> t<StringConst> p<36> l<7:27> el<7:28>
n<> u<36> t<Loop_variables> p<67> c<35> s<37> l<7:27> el<7:28>
n<j> u<37> t<StringConst> p<67> s<65> l<7:30> el<7:31>
n<array> u<38> t<StringConst> p<39> l<8:17> el<8:22>
n<> u<39> t<Ps_or_hierarchical_identifier> p<50> c<38> s<49> l<8:17> el<8:22>
n<i> u<40> t<StringConst> p<41> l<8:23> el<8:24>
n<> u<41> t<Primary_literal> p<42> c<40> l<8:23> el<8:24>
n<> u<42> t<Primary> p<43> c<41> l<8:23> el<8:24>
n<> u<43> t<Expression> p<48> c<42> s<47> l<8:23> el<8:24>
n<j> u<44> t<StringConst> p<45> l<8:26> el<8:27>
n<> u<45> t<Primary_literal> p<46> c<44> l<8:26> el<8:27>
n<> u<46> t<Primary> p<47> c<45> l<8:26> el<8:27>
n<> u<47> t<Expression> p<48> c<46> l<8:26> el<8:27>
n<> u<48> t<Bit_select> p<49> c<43> l<8:22> el<8:28>
n<> u<49> t<Select> p<50> c<48> l<8:22> el<8:28>
n<> u<50> t<Variable_lvalue> p<62> c<39> s<51> l<8:17> el<8:28>
n<> u<51> t<AssignOp_Assign> p<62> s<61> l<8:29> el<8:30>
n<i> u<52> t<StringConst> p<53> l<8:31> el<8:32>
n<> u<53> t<Primary_literal> p<54> c<52> l<8:31> el<8:32>
n<> u<54> t<Primary> p<55> c<53> l<8:31> el<8:32>
n<> u<55> t<Expression> p<61> c<54> s<60> l<8:31> el<8:32>
n<j> u<56> t<StringConst> p<57> l<8:35> el<8:36>
n<> u<57> t<Primary_literal> p<58> c<56> l<8:35> el<8:36>
n<> u<58> t<Primary> p<59> c<57> l<8:35> el<8:36>
n<> u<59> t<Expression> p<61> c<58> l<8:35> el<8:36>
n<> u<60> t<BinOp_Mult> p<61> s<59> l<8:33> el<8:34>
n<> u<61> t<Expression> p<62> c<55> l<8:31> el<8:36>
n<> u<62> t<Operator_assignment> p<63> c<50> l<8:17> el<8:36>
n<> u<63> t<Blocking_assignment> p<64> c<62> l<8:17> el<8:36>
n<> u<64> t<Statement_item> p<65> c<63> l<8:17> el<8:37>
n<> u<65> t<Statement> p<67> c<64> l<8:17> el<8:37>
n<> u<66> t<Foreach> p<67> s<34> l<7:13> el<7:20>
n<> u<67> t<Loop_statement> p<68> c<66> l<7:13> el<8:37>
n<> u<68> t<Statement_item> p<69> c<67> l<7:13> el<8:37>
n<> u<69> t<Statement> p<71> c<68> l<7:13> el<8:37>
n<> u<70> t<Foreach> p<71> s<30> l<6:9> el<6:16>
n<> u<71> t<Loop_statement> p<72> c<70> l<6:9> el<8:37>
n<> u<72> t<Statement_item> p<73> c<71> l<6:9> el<8:37>
n<> u<73> t<Statement> p<74> c<72> l<6:9> el<8:37>
n<> u<74> t<Statement_or_null> p<76> c<73> s<75> l<6:9> el<8:37>
n<> u<75> t<End> p<76> l<9:5> el<9:8>
n<> u<76> t<Seq_block> p<77> c<74> l<5:13> el<9:8>
n<> u<77> t<Statement_item> p<78> c<76> l<5:13> el<9:8>
n<> u<78> t<Statement> p<79> c<77> l<5:13> el<9:8>
n<> u<79> t<Statement_or_null> p<80> c<78> l<5:13> el<9:8>
n<> u<80> t<Initial_construct> p<81> c<79> l<5:5> el<9:8>
n<> u<81> t<Module_common_item> p<82> c<80> l<5:5> el<9:8>
n<> u<82> t<Module_or_generate_item> p<83> c<81> l<5:5> el<9:8>
n<> u<83> t<Non_port_module_item> p<85> c<82> s<84> l<5:5> el<9:8>
n<> u<84> t<Endmodule> p<85> l<11:1> el<11:10>
n<> u<85> t<Module_declaration> p<86> c<4> l<1:1> el<11:10>
n<> u<86> t<Description> p<87> c<85> l<1:1> el<11:10>
n<> u<87> t<Source_text> p<88> c<86> l<1:1> el<11:10>
n<> u<88> t<Top_level_rule> c<1> l<1:1> el<12:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ForeachSquare/dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ForeachSquare/dut.sv:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ForeachSquare/dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                         1
array_var                                              1
assignment                                             1
begin                                                  1
constant                                               6
design                                                 1
foreach_stmt                                           2
initial                                                1
int_typespec                                           2
int_var                                                1
logic_net                                              3
module_inst                                            3
operation                                              3
range                                                  2
ref_obj                                                4
ref_typespec                                          10
ref_var                                                5
unsupported_typespec                                   5
var_select                                             1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_typespec                                         1
array_var                                              1
assignment                                             2
begin                                                  2
constant                                               6
design                                                 1
foreach_stmt                                           4
initial                                                2
int_typespec                                           2
int_var                                                1
logic_net                                              3
module_inst                                            3
operation                                              4
range                                                  2
ref_obj                                                8
ref_typespec                                          12
ref_var                                               10
unsupported_typespec                                   5
var_select                                             2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForeachSquare/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ForeachSquare/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ForeachSquare/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.array), line:3:9, endln:3:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.array)
      |vpiParent:
      \_logic_net: (work@dut.array), line:3:9, endln:3:14
      |vpiFullName:work@dut.array
      |vpiActual:
      \_int_typespec: , line:3:5, endln:3:18
    |vpiName:array
    |vpiFullName:work@dut.array
  |vpiNet:
  \_logic_net: (work@dut.i), line:8:23, endln:8:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.j), line:8:26, endln:8:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
    |vpiName:j
    |vpiFullName:work@dut.j
    |vpiNetType:1
  |vpiProcess:
  \_initial: , line:5:5, endln:9:8
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
    |vpiStmt:
    \_begin: (work@dut), line:5:13, endln:9:8
      |vpiParent:
      \_initial: , line:5:5, endln:9:8
      |vpiFullName:work@dut
      |vpiStmt:
      \_foreach_stmt: (work@dut), line:6:9, endln:6:16
        |vpiParent:
        \_begin: (work@dut), line:5:13, endln:9:8
        |vpiFullName:work@dut
        |vpiVariables:
        \_ref_var: (work@dut.array), line:6:17, endln:6:22
          |vpiParent:
          \_foreach_stmt: (work@dut), line:6:9, endln:6:16
          |vpiTypespec:
          \_ref_typespec: (work@dut.array)
            |vpiParent:
            \_ref_var: (work@dut.array), line:6:17, endln:6:22
            |vpiFullName:work@dut.array
            |vpiActual:
            \_array_typespec: 
          |vpiName:array
          |vpiFullName:work@dut.array
        |vpiLoopVars:
        \_ref_var: (work@dut.i), line:6:23, endln:6:24
          |vpiParent:
          \_foreach_stmt: (work@dut), line:6:9, endln:6:16
          |vpiName:i
          |vpiFullName:work@dut.i
        |vpiStmt:
        \_foreach_stmt: (work@dut), line:7:13, endln:7:20
          |vpiParent:
          \_foreach_stmt: (work@dut), line:6:9, endln:6:16
          |vpiFullName:work@dut
          |vpiVariables:
          \_ref_var: (work@dut.array), line:7:21, endln:7:26
            |vpiParent:
            \_foreach_stmt: (work@dut), line:7:13, endln:7:20
            |vpiTypespec:
            \_ref_typespec: (work@dut.array)
              |vpiParent:
              \_ref_var: (work@dut.array), line:7:21, endln:7:26
              |vpiFullName:work@dut.array
              |vpiActual:
              \_array_typespec: 
            |vpiName:array
            |vpiFullName:work@dut.array
          |vpiLoopVars:
          \_ref_var: (work@dut.i), line:7:27, endln:7:28
            |vpiParent:
            \_foreach_stmt: (work@dut), line:7:13, endln:7:20
            |vpiName:i
            |vpiFullName:work@dut.i
          |vpiLoopVars:
          \_ref_var: (work@dut.j), line:7:30, endln:7:31
            |vpiParent:
            \_foreach_stmt: (work@dut), line:7:13, endln:7:20
            |vpiName:j
            |vpiFullName:work@dut.j
          |vpiStmt:
          \_assignment: , line:8:17, endln:8:36
            |vpiParent:
            \_foreach_stmt: (work@dut), line:7:13, endln:7:20
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:8:31, endln:8:36
              |vpiParent:
              \_assignment: , line:8:17, endln:8:36
              |vpiOpType:25
              |vpiOperand:
              \_ref_obj: (work@dut.i), line:8:31, endln:8:32
                |vpiParent:
                \_operation: , line:8:31, endln:8:36
                |vpiName:i
                |vpiFullName:work@dut.i
                |vpiActual:
                \_ref_var: (work@dut.i), line:7:27, endln:7:28
              |vpiOperand:
              \_ref_obj: (work@dut.j), line:8:35, endln:8:36
                |vpiParent:
                \_operation: , line:8:31, endln:8:36
                |vpiName:j
                |vpiFullName:work@dut.j
                |vpiActual:
                \_ref_var: (work@dut.j), line:7:30, endln:7:31
            |vpiLhs:
            \_var_select: (work@dut.array), line:8:17, endln:8:28
              |vpiParent:
              \_assignment: , line:8:17, endln:8:36
              |vpiName:array
              |vpiFullName:work@dut.array
              |vpiIndex:
              \_ref_obj: (work@dut.array.i), line:8:23, endln:8:24
                |vpiParent:
                \_var_select: (work@dut.array), line:8:17, endln:8:28
                |vpiName:i
                |vpiFullName:work@dut.array.i
                |vpiActual:
                \_ref_var: (work@dut.i), line:7:27, endln:7:28
              |vpiIndex:
              \_ref_obj: (work@dut.array.j), line:8:26, endln:8:27
                |vpiParent:
                \_var_select: (work@dut.array), line:8:17, endln:8:28
                |vpiName:j
                |vpiFullName:work@dut.array.j
                |vpiActual:
                \_ref_var: (work@dut.j), line:7:30, endln:7:31
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
  |vpiName:work@dut
  |vpiVariables:
  \_array_var: (work@dut.array), line:3:9, endln:3:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
    |vpiSize:256
    |vpiTypespec:
    \_ref_typespec: (work@dut.array)
      |vpiParent:
      \_array_var: (work@dut.array), line:3:9, endln:3:14
      |vpiFullName:work@dut.array
      |vpiActual:
      \_array_typespec: 
    |vpiName:array
    |vpiFullName:work@dut.array
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:3:15, endln:3:17
      |vpiParent:
      \_array_var: (work@dut.array), line:3:9, endln:3:14
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:3:15, endln:3:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:3:15, endln:3:17
        |vpiParent:
        \_range: , line:3:15, endln:3:17
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:3:15, endln:3:17
          |vpiParent:
          \_operation: , line:3:15, endln:3:17
          |vpiDecompile:16
          |vpiSize:64
          |UINT:16
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiRange:
    \_range: , line:3:19, endln:3:21
      |vpiParent:
      \_array_var: (work@dut.array), line:3:9, endln:3:14
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:3:19, endln:3:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:3:19, endln:3:21
        |vpiParent:
        \_range: , line:3:19, endln:3:21
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:3:19, endln:3:21
          |vpiParent:
          \_operation: , line:3:19, endln:3:21
          |vpiDecompile:16
          |vpiSize:64
          |UINT:16
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_int_var: (work@dut.array), line:3:9, endln:3:14
      |vpiParent:
      \_array_var: (work@dut.array), line:3:9, endln:3:14
      |vpiTypespec:
      \_ref_typespec: (work@dut.array)
        |vpiParent:
        \_int_var: (work@dut.array), line:3:9, endln:3:14
        |vpiFullName:work@dut.array
        |vpiActual:
        \_int_typespec: , line:3:5, endln:3:8
      |vpiFullName:work@dut.array
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:5:5, endln:9:8
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachSquare/dut.sv, line:1:1, endln:11:10
    |vpiStmt:
    \_begin: (work@dut), line:5:13, endln:9:8
      |vpiParent:
      \_initial: , line:5:5, endln:9:8
      |vpiFullName:work@dut
      |vpiStmt:
      \_foreach_stmt: (work@dut), line:6:9, endln:6:16
        |vpiParent:
        \_begin: (work@dut), line:5:13, endln:9:8
        |vpiFullName:work@dut
        |vpiVariables:
        \_ref_var: (work@dut.array), line:6:17, endln:6:22
          |vpiParent:
          \_foreach_stmt: (work@dut), line:6:9, endln:6:16
          |vpiTypespec:
          \_ref_typespec: (work@dut.array)
            |vpiParent:
            \_ref_var: (work@dut.array), line:6:17, endln:6:22
            |vpiFullName:work@dut.array
            |vpiActual:
            \_array_typespec: 
          |vpiName:array
          |vpiFullName:work@dut.array
          |vpiActual:
          \_array_var: (work@dut.array), line:3:9, endln:3:14
        |vpiLoopVars:
        \_ref_var: (work@dut.i), line:6:23, endln:6:24
          |vpiParent:
          \_foreach_stmt: (work@dut), line:6:9, endln:6:16
          |vpiName:i
          |vpiFullName:work@dut.i
          |vpiActual:
          \_ref_var: (work@dut.i), line:6:23, endln:6:24
        |vpiStmt:
        \_foreach_stmt: (work@dut), line:7:13, endln:7:20
          |vpiParent:
          \_foreach_stmt: (work@dut), line:6:9, endln:6:16
          |vpiFullName:work@dut
          |vpiVariables:
          \_ref_var: (work@dut.array), line:7:21, endln:7:26
            |vpiParent:
            \_foreach_stmt: (work@dut), line:7:13, endln:7:20
            |vpiTypespec:
            \_ref_typespec: (work@dut.array)
              |vpiParent:
              \_ref_var: (work@dut.array), line:7:21, endln:7:26
              |vpiFullName:work@dut.array
              |vpiActual:
              \_array_typespec: 
            |vpiName:array
            |vpiFullName:work@dut.array
            |vpiActual:
            \_array_var: (work@dut.array), line:3:9, endln:3:14
          |vpiLoopVars:
          \_ref_var: (work@dut.i), line:7:27, endln:7:28
            |vpiParent:
            \_foreach_stmt: (work@dut), line:7:13, endln:7:20
            |vpiName:i
            |vpiFullName:work@dut.i
            |vpiActual:
            \_ref_var: (work@dut.i), line:7:27, endln:7:28
          |vpiLoopVars:
          \_ref_var: (work@dut.j), line:7:30, endln:7:31
            |vpiParent:
            \_foreach_stmt: (work@dut), line:7:13, endln:7:20
            |vpiName:j
            |vpiFullName:work@dut.j
            |vpiActual:
            \_ref_var: (work@dut.j), line:7:30, endln:7:31
          |vpiStmt:
          \_assignment: , line:8:17, endln:8:36
            |vpiParent:
            \_foreach_stmt: (work@dut), line:7:13, endln:7:20
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:8:31, endln:8:36
              |vpiParent:
              \_assignment: , line:8:17, endln:8:36
              |vpiOpType:25
              |vpiOperand:
              \_ref_obj: (work@dut.i), line:8:31, endln:8:32
                |vpiParent:
                \_operation: , line:8:31, endln:8:36
                |vpiName:i
                |vpiFullName:work@dut.i
                |vpiActual:
                \_ref_var: (work@dut.i), line:7:27, endln:7:28
              |vpiOperand:
              \_ref_obj: (work@dut.j), line:8:35, endln:8:36
                |vpiParent:
                \_operation: , line:8:31, endln:8:36
                |vpiName:j
                |vpiFullName:work@dut.j
                |vpiActual:
                \_ref_var: (work@dut.j), line:7:30, endln:7:31
            |vpiLhs:
            \_var_select: (work@dut.array), line:8:17, endln:8:28
              |vpiParent:
              \_assignment: , line:8:17, endln:8:36
              |vpiName:array
              |vpiFullName:work@dut.array
              |vpiActual:
              \_array_var: (work@dut.array), line:3:9, endln:3:14
              |vpiIndex:
              \_ref_obj: (work@dut.array.i), line:8:23, endln:8:24
                |vpiParent:
                \_var_select: (work@dut.array), line:8:17, endln:8:28
                |vpiName:i
                |vpiFullName:work@dut.array.i
                |vpiActual:
                \_ref_var: (work@dut.i), line:7:27, endln:7:28
              |vpiIndex:
              \_ref_obj: (work@dut.array.j), line:8:26, endln:8:27
                |vpiParent:
                \_var_select: (work@dut.array), line:8:17, endln:8:28
                |vpiName:j
                |vpiFullName:work@dut.array.j
                |vpiActual:
                \_ref_var: (work@dut.j), line:7:30, endln:7:31
\_weaklyReferenced:
\_int_typespec: , line:3:5, endln:3:8
  |vpiParent:
  \_int_var: (work@dut.array), line:3:9, endln:3:14
  |vpiSigned:1
\_array_typespec: 
\_int_typespec: , line:3:5, endln:3:18
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ForeachSquare/dut.sv | ${SURELOG_DIR}/build/regression/ForeachSquare/roundtrip/dut_000.sv | 4 | 11 |