PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IB1					link count = 0
 IW2					link count = 1
 IX0					link count = 2
 IX0.0					link count = 2
 IX0.1					link count = 4
 IX0.2					link count = 6
 IX0.3					link count = 8
 IX0.4					link count = 10
 IX0.5					link count = 12
 IX0.6					link count = 14
 IX0.7					link count = 16
 QB1					link count = 18
 QB1_0      ARN   OUTW:	IB1,		link count = 19
 QW2					link count = 19
 QW2_0      ARN   OUTW:	IW2,		link count = 20
 QX0					link count = 20
 QX0.0					link count = 20
 QX0.0_0     OR   OUTX:	 IX0.0,		link count = 21
 QX0.1					link count = 21
 QX0.1_0     OR   OUTX:	 IX0.1,		link count = 22
 QX0.2					link count = 22
 QX0.2_0     OR   OUTX:	 IX0.2,		link count = 23
 QX0.3					link count = 23
 QX0.3_0     OR   OUTX:	 IX0.3,		link count = 24
 QX0.4					link count = 24
 QX0.4_0     OR   OUTX:	 IX0.4,		link count = 25
 QX0.5					link count = 25
 QX0.5_0     OR   OUTX:	 IX0.5,		link count = 26
 QX0.6					link count = 26
 QX0.6_0     OR   OUTX:	 IX0.6,		link count = 27
 QX0.7					link count = 27
 QX0.7_0     OR   OUTX:	 IX0.7,		link count = 28
 iClock					link count = 28
 link count = 28
PASS 2 - symbol table: name inputs outputs delay-references
 IB1       -1   1
 IW2       -1   1
 IX0        0 255
 IX0.0      0   1
 IX0.1      0   1
 IX0.2      0   1
 IX0.3      0   1
 IX0.4      0   1
 IX0.5      0   1
 IX0.6      0   1
 IX0.7      0   1
 QB1@	 IB1
 QB1_0      1   0
 QW2@	 IW2
 QW2_0      1   0
 QX0        0 255
 QX0.0@	 IX0.0
 QX0.0_0    1   1
 QX0.1@	 IX0.1
 QX0.1_0    1   2
 QX0.2@	 IX0.2
 QX0.2_0    1   4
 QX0.3@	 IX0.3
 QX0.3_0    1   8
 QX0.4@	 IX0.4
 QX0.4_0    1  16
 QX0.5@	 IX0.5
 QX0.5_0    1  32
 QX0.6@	 IX0.6
 QX0.6_0    1  64
 QX0.7@	 IX0.7
 QX0.7_0    1 128
 iClock    -1   0
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IB1       INPW  ARITH:	QB1_0,
 IW2       INPW  ARITH:	QW2_0,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	QX0.0_0,
 IX0.1     INPX   GATE:	QX0.1_0,
 IX0.2     INPX   GATE:	QX0.2_0,
 IX0.3     INPX   GATE:	QX0.3_0,
 IX0.4     INPX   GATE:	QX0.4_0,
 IX0.5     INPX   GATE:	QX0.5_0,
 IX0.6     INPX   GATE:	QX0.6_0,
 IX0.7     INPX   GATE:	QX0.7_0,
 QB1      ALIAS  ARITH:	IB1
 QB1_0      ARN   OUTW:	0x0()	0x101
 QW2      ALIAS  ARITH:	IW2
 QW2_0      ARN   OUTW:	0x0()	0x102
 QX0       INPB   OUTW:	0xff
 QX0.0    ALIAS   GATE:	IX0.0
 QX0.0_0     OR   OUTX:	QX0	0x01
 QX0.1    ALIAS   GATE:	IX0.1
 QX0.1_0     OR   OUTX:	QX0	0x02
 QX0.2    ALIAS   GATE:	IX0.2
 QX0.2_0     OR   OUTX:	QX0	0x04
 QX0.3    ALIAS   GATE:	IX0.3
 QX0.3_0     OR   OUTX:	QX0	0x08
 QX0.4    ALIAS   GATE:	IX0.4
 QX0.4_0     OR   OUTX:	QX0	0x10
 QX0.5    ALIAS   GATE:	IX0.5
 QX0.5_0     OR   OUTX:	QX0	0x20
 QX0.6    ALIAS   GATE:	IX0.6
 QX0.6_0     OR   OUTX:	QX0	0x40
 QX0.7    ALIAS   GATE:	IX0.7
 QX0.7_0     OR   OUTX:	QX0	0x80
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    [	IB1:	0000 inputs
	    [	IW2:	0000 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    <	IX0.2:	0000 inputs
	    <	IX0.3:	0000 inputs
	    <	IX0.4:	0000 inputs
	    <	IX0.5:	0000 inputs
	    <	IX0.6:	0000 inputs
	    <	IX0.7:	0000 inputs
	    +	QB1_0:	1 inputs
	    +	QW2_0:	1 inputs
	    ]	QX0:	0000 inputs
	    |	QX0.0_0:	1 inputs
	    |	QX0.1_0:	1 inputs
	    |	QX0.2_0:	1 inputs
	    |	QX0.3_0:	1 inputs
	    |	QX0.4_0:	1 inputs
	    |	QX0.5_0:	1 inputs
	    |	QX0.6_0:	1 inputs
	    |	QX0.7_0:	1 inputs
== Pass 4:
IB1:	0	QB1_0 0 ==> 0
IW2:	0	QW2_0 0 ==> 0
IX0.0:	+1
IX0.1:	+1
IX0.2:	+1
IX0.3:	+1
IX0.4:	+1
IX0.5:	+1
IX0.6:	+1
IX0.7:	+1
== Init complete =======
