;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN <30, 9
	SUB <3, 1
	DJN @72, #250
	JMN 0, #2
	JMN 0, #2
	SPL 0, <23
	DJN @72, #250
	JMP -4, @-20
	MOV -4, <-20
	CMP #72, @201
	CMP @127, 100
	ADD <210, 0
	ADD <210, 0
	CMP #72, @201
	DAT #0, <-2
	SUB 200, -0
	MOV -4, <-20
	SUB #72, @201
	SUB 0, 0
	CMP @0, @2
	JMP <125, 106
	JMP <125, 106
	SLT 0, 190
	JMP <125, 106
	JMZ 210, 60
	CMP #12, @13
	CMP #12, @13
	CMP 0, 200
	CMP 0, 200
	MOV -4, <-20
	SUB -805, <-26
	CMP @0, @2
	CMP 0, 0
	JMN 0, 200
	MOV -805, <-26
	SLT 210, 60
	SUB @127, 100
	SPL 0, <-2
	SUB @127, 100
	DJN <30, 9
	SUB 0, 200
	SPL 300, 90
	CMP @-127, 101
	SPL 300, 90
	JMN @601, @290
	SPL 0, <-2
