Banerjee, A. and Pathak, A. 2007. On the synthesis of sequential reversible circuit. arXiv/0707.4233.
Ashis Kumer Biswas , Md. Mahmudul Hasan , Ahsan Raja Chowdhury , Hafiz Md. Hasan Babu, Efficient approaches for designing reversible Binary Coded Decimal adders, Microelectronics Journal, v.39 n.12, p.1693-1703, December, 2008[doi>10.1016/j.mejo.2008.04.003]
Efficient Adder Circuits Based on a Conservative Reversible Logic Gate, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.83, April 25-26, 2002
C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]
Min-Lun Chuang , Chun-Yao Wang, Synthesis of reversible sequential elements, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-19, January 2008[doi>10.1145/1324177.1324181]
Michael P. Frank, Approaching the Physical Limits of Computing, Proceedings of the 35th International Symposium on Multiple-Valued Logic, p.168-185, May 19-21, 2005[doi>10.1109/ISMVL.2005.9]
Michael P. Frank, Introduction to reversible computing: motivation, progress, and challenges, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062324]
Fredkin, E. and Toffoli, T. 1982. Conservative logic. Int. J. Theor. Physics 21, 219--253.
Daniel Große , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact multiple-control toffoli network synthesis with SAT techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.703-715, May 2009[doi>10.1109/TCAD.2009.2017215]
Daniel Groβe , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact Synthesis of Elementary Quantum Gate Circuits for Reversible Functions with Don't Cares, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.214-219, May 22-24, 2008[doi>10.1109/ISMVL.2008.42]
P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]
Guowu Yang , Xiaoyu Song , William N. N. Hung , Marek A. Perkowski, Bi-Directional Synthesis of 4-Bit Reversible Circuits, The Computer Journal, v.51 n.2, p.207-215, March 2008[doi>10.1093/comjnl/bxm042]
Haghparast, M., Jassbi, S., Navi, K., and O. Hashemipour. 2008. Design of a novel reversible multiplier circuit using hng gate in nanotechnology. World App. Sci. J. 3, 6, 974--978.
W. N.N. Hung , Xiaoyu Song , Guowu Yang , Jin Yang , M. Perkowski, Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1652-1663, September 2006[doi>10.1109/TCAD.2005.858352]
Khan, M. 2002. Design of full-adder with reversible gates. In Proceedings of the International Conference on Computer and Information Technology. 515--519.
Knill, E., Laflamme, R., and Milburn, G. J. 2001. A scheme for efficient quantum computation with linear optics. Nature 409, 46--52.
R. Landauer, Irreversibility and heat generation in the computing process, IBM Journal of Research and Development, v.5 n.3, p.183-191, July 1961[doi>10.1147/rd.53.0183]
M. Morris Mano, Digital Design, Prentice Hall PTR, Upper Saddle River, NJ, 2001
Maslov, D. 2009. Reversible logic benchmarks, http://webhome.cs.uvic.ca/~dmaslov/.
D. Maslov , G. W. Dueck, Reversible cascades with minimal garbage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.11, p.1497-1509, November 2006[doi>10.1109/TCAD.2004.836735]
Maslov, D. and Miller, D. M. 2006. Comparison of the cost metrics for reversible and quantum logic synthesis. http://arxiv.org/abs/quant-ph/0511008.
Majid Mohammadi , Mohammad Eshghi, On figures of merit in reversible and quantum logic designs, Quantum Information Processing, v.8 n.4, p.297-318, August    2009[doi>10.1007/s11128-009-0106-0]
Kenichi Morita, Reversible computing and cellular automata—A survey, Theoretical Computer Science, v.395 n.1, p.101-131, April, 2008[doi>10.1016/j.tcs.2008.01.041]
Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000
Peres, A. 1985. Reversible logic and quantum computers. Phys. Rev. A, Gen. Phys. 32, 6, 3266--3276.
Picton, P. 1996. Multi-valued sequential logic design using fredkin gates. MVL J. 1, 241--251.
Rice, J. 2006. A new look at reversible memory elements. In Proceedings of the International Symposium on Circuits and Systems. 243--246.
J. E. Rice, An Introduction to Reversible Latches, The Computer Journal, v.51 n.6, p.700-709, November 2008[doi>10.1093/comjnl/bxm116]
V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]
Sastry, S. K., Shroff, H. S., Mahammad, S. N., and Kamakoti, V. 2006. Efficient building blocks for reversible sequential circuit design. In Proceedings of the 49th IEEE International Midwest Symposism on Circuits and Systems., 437--441.
Smolin, J. A. and DiVincenzo, D. P. 1996. Five two-bit quantum gates are sufficient to implement the quantum fredkin gate. Phys. Rev. A 53, 2855--2856.
Himanshu Thapliyal , Hamid R. Arabnia , M. B. Srinivas, Efficient Reversible Logic Design of BCD Subtractors, Transactions on Computational Science III, Springer-Verlag, Berlin, Heidelberg, 2009[doi>10.1007/978-3-642-00212-0_6]
Thapliyal, H., Srinivas, M. B., and Zwolinski, M. 2005. A beginning in the reversible logic synthesis of sequential circuits. In Proceedings of the International Conference on the Military and Aerospace Programmable Logic Devices.
Thapliyal, H. and Vinod, A. P. 2007. Design of reversible sequential elements with feasibility of transistor implementation. In Proceedings of the IEEE International Symposium on Circuits and Systems. 625--628.
Thapliyal, H. and Zwolinski, M. 2006. Reversible logic to cryptographic hardware: A new paradigm. In Proceedings of the 49th IEEE International Midwest Symposium on Circuits and Systems. 342--346.
Michael Kirkedal Thomsen , Robert Glück, Optimized reversible binary-coded decimal adders, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.7, p.697-706, July, 2008[doi>10.1016/j.sysarc.2007.12.006]
Toffoli, T. 1980. Reversible computing. Tech. rep. Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science.
Vedral, V., Barenco, A., and Ekert, A. 1996. Quantum networks for elementary arithmetic operations. Phys. Rev. A 54, 147--153.
Alexis De Vos , Yvan Van Rentergem, Power consumption in reversible logic addressed by a ramp voltage, Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 21-23, 2005, Leuven, Belgium[doi>10.1007/11556930_22]
X. Ma , J. Huang , C. Metra , F. Lombardi, Reversible Gates and Testability of One Dimensional Arrays of Molecular QCA, Journal of Electronic Testing: Theory and Applications, v.24 n.1-3, p.297-311, June      2008[doi>10.1007/s10836-007-5042-2]
