#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1.cpp
VEjer1.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1.h
VEjer1__Syms.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1__Syms.h
verilated_dpi.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/verilated_dpi.h

/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1.h
verilated.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/verilated.h
VEjer1__Dpi.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1__Dpi.h

/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1_AsyncROM.cpp
VEjer1_AsyncROM.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1_AsyncROM.h
VEjer1__Syms.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1__Syms.h
verilated_dpi.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/verilated_dpi.h

/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1_AsyncROM.h
verilated.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/verilated.h
VEjer1__Dpi.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1__Dpi.h

/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1_Ejer1.cpp
VEjer1_Ejer1.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1_Ejer1.h
VEjer1__Syms.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1__Syms.h
verilated_dpi.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/verilated_dpi.h

/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1_Ejer1.h
verilated.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/verilated.h
VEjer1__Dpi.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1__Dpi.h

/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1__Dpi.h
svdpi.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/svdpi.h

/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1__Syms.cpp
VEjer1__Syms.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1__Syms.h
VEjer1.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1.h
VEjer1_Ejer1.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1_Ejer1.h
VEjer1_AsyncROM.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1_AsyncROM.h

/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1__Syms.h
verilated.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/verilated.h
VEjer1.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1.h
VEjer1_Ejer1.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1_Ejer1.h
VEjer1_AsyncROM.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/build/verilog-build/VEjer1_AsyncROM.h

/home/carias/Escritorio/Examen2_P1_2020/Ejer1/test-cases/doctest.h
ciso646
-
iosfwd
-
iosfwd
-
cstddef
-
type_traits
-
doctest_fwd.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/test-cases/doctest_fwd.h
ctime
-
cmath
-
math.h
-
new
-
cstdio
-
cstdlib
-
cstring
-
limits
-
utility
-
sstream
-
iostream
-
algorithm
-
iomanip
-
vector
-
set
-
exception
-
stdexcept
-
csignal
-
cfloat
-
cctype
-
stdint.h
-
unistd.h
-
AfxWin.h
-
windows.h
-
io.h
-
sys/time.h
-
sys/types.h
-
unistd.h
-
sys/sysctl.h
-

/home/carias/Escritorio/Examen2_P1_2020/Ejer1/test-cases/test_Ejer1.cpp
doctest.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/test-cases/doctest.h
VEjer1_AsyncROM.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/test-cases/VEjer1_AsyncROM.h
VEjer1_Ejer1.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/test-cases/VEjer1_Ejer1.h
VEjer1.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/test-cases/VEjer1.h
signals.h
/home/carias/Escritorio/Examen2_P1_2020/Ejer1/test-cases/signals.h

/usr/share/verilator/include/verilated.cpp
verilated_imp.h
/usr/share/verilator/include/verilated_imp.h
cctype
-

/usr/share/verilator/include/verilated.h
verilated_config.h
/usr/share/verilator/include/verilated_config.h
verilatedos.h
/usr/share/verilator/include/verilatedos.h
cassert
-
cstdarg
-
cstdio
-
cstdlib
-
cstring
-
cmath
-
atomic
-
mutex
-
thread
-

/usr/share/verilator/include/verilated_config.h

/usr/share/verilator/include/verilated_dpi.h
verilated.h
/usr/share/verilator/include/verilated.h
svdpi.h
/usr/share/verilator/include/svdpi.h

/usr/share/verilator/include/verilated_heavy.h
verilated.h
/usr/share/verilator/include/verilated.h
string
-

/usr/share/verilator/include/verilated_imp.h
verilatedos.h
/usr/share/verilator/include/verilatedos.h
verilated.h
/usr/share/verilator/include/verilated.h
verilated_heavy.h
/usr/share/verilator/include/verilated_heavy.h
verilated_syms.h
/usr/share/verilator/include/verilated_syms.h
map
-
set
-
vector
-
deque
-
string
-
functional
-
queue
-

/usr/share/verilator/include/verilated_syms.h
verilated_heavy.h
/usr/share/verilator/include/verilated_heavy.h
map
-

/usr/share/verilator/include/verilatedos.h
stdint.h
-
stdint.h
-
unistd.h
-
inttypes.h
-

/usr/share/verilator/include/vltstd/svdpi.h
stdint.h
-
stdint.h
-
inttypes.h
-
sys/types.h
-

signals.h

verilog-build/VEjer1.h
verilated.h
verilog-build/verilated.h
VEjer1__Dpi.h
verilog-build/VEjer1__Dpi.h

verilog-build/VEjer1_AsyncROM.h
verilated.h
verilog-build/verilated.h
VEjer1__Dpi.h
verilog-build/VEjer1__Dpi.h

verilog-build/VEjer1_Ejer1.h
verilated.h
verilog-build/verilated.h
VEjer1__Dpi.h
verilog-build/VEjer1__Dpi.h

verilog-build/VEjer1__Dpi.h
svdpi.h
verilog-build/svdpi.h

