{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460569478625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460569478625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 13:44:38 2016 " "Processing started: Wed Apr 13 13:44:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460569478625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1460569478625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off master_example -c master_example " "Command: quartus_eda --read_settings_files=off --write_settings_files=off master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1460569478625 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_7_1200mv_85c_slow.vo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_7_1200mv_85c_slow.vo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460569493695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_7_1200mv_0c_slow.vo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_7_1200mv_0c_slow.vo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460569506086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_min_1200mv_0c_fast.vo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_min_1200mv_0c_fast.vo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460569518291 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example.vo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example.vo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460569530642 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_7_1200mv_85c_v_slow.sdo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460569532446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_7_1200mv_0c_v_slow.sdo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460569534255 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_min_1200mv_0c_v_fast.sdo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460569536056 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_v.sdo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_v.sdo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460569537881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "944 " "Peak virtual memory: 944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460569538382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 13:45:38 2016 " "Processing ended: Wed Apr 13 13:45:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460569538382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460569538382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460569538382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1460569538382 ""}
