`timescale 1 ps / 1 ps
module and_32_tb();

	reg A, B, C_I;
	wire S, C_O;

	reg clk;

	full_adder full_adder_inst(S, C_O, A, B, C_I);
	
	always
		begin 
			#1 clk = ~clk;
		end
		
	initial 
		begin 
			A = 32'b11111111111111110000000000000000;
			B = 32'b00000000000000001111111111111111;
	
		#100 A = 32'b11111111111111111111111111111111;
			 B = 32'b00000000000000000000000000000000;
			
		end
	
endmodule
