{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 14:38:45 2015 " "Info: Processing started: Mon Apr 13 14:38:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g48_Lab_5 -c g48_Lab_5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off g48_Lab_5 -c g48_Lab_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g48_Lab_5 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g48_Lab_5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSD/Projects/g48_Lab_5/" 0 { } { { 0 { 0 ""} 0 2496 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSD/Projects/g48_Lab_5/" 0 { } { { 0 { 0 ""} 0 2497 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSD/Projects/g48_Lab_5/" 0 { } { { 0 { 0 ""} 0 2498 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 87 " "Critical Warning: No exact pin location assignment(s) for 3 pins of 87 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trigger_o " "Info: Pin trigger_o not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { trigger_o } } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { trigger_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSD/Projects/g48_Lab_5/" 0 { } { { 0 { 0 ""} 0 946 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bpm\[0\] " "Info: Pin bpm\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { bpm[0] } } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { bpm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSD/Projects/g48_Lab_5/" 0 { } { { 0 { 0 ""} 0 867 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bpm\[1\] " "Info: Pin bpm\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { bpm[1] } } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { bpm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSD/Projects/g48_Lab_5/" 0 { } { { 0 { 0 ""} 0 868 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk_50 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50" } } } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSD/Projects/g48_Lab_5/" 0 { } { { 0 { 0 ""} 0 941 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 6 37 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 29 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 36 4 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.573 ns register register " "Info: Estimated most critical path is register to register delay of 9.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns music\[1\] 1 REG LAB_X22_Y16 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y16; Fanout = 29; REG Node = 'music\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { music[1] } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 0.972 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux86~6 2 COMB LAB_X21_Y16 2 " "Info: 2: + IC(0.794 ns) + CELL(0.178 ns) = 0.972 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux86~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { music[1] g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux86~6 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.521 ns) 2.530 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux86~14 3 COMB LAB_X23_Y15 3 " "Info: 3: + IC(1.037 ns) + CELL(0.521 ns) = 2.530 ns; Loc. = LAB_X23_Y15; Fanout = 3; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux86~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux86~6 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux86~14 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.544 ns) 3.780 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux96~0 4 COMB LAB_X23_Y16 1 " "Info: 4: + IC(0.706 ns) + CELL(0.544 ns) = 3.780 ns; Loc. = LAB_X23_Y16; Fanout = 1; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux96~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux86~14 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux96~0 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 4.456 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux96~1 5 COMB LAB_X23_Y16 2 " "Info: 5: + IC(0.131 ns) + CELL(0.545 ns) = 4.456 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux96~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux96~0 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux96~1 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 6.023 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[8\]~62 6 COMB LAB_X22_Y15 2 " "Info: 6: + IC(1.050 ns) + CELL(0.517 ns) = 6.023 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[8\]~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux96~1 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[8]~62 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.103 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[9\]~64 7 COMB LAB_X22_Y15 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 6.103 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[9\]~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[8]~62 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[9]~64 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.183 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[10\]~66 8 COMB LAB_X22_Y15 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 6.183 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[10\]~66'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[9]~64 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[10]~66 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.263 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[11\]~68 9 COMB LAB_X22_Y15 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 6.263 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[11\]~68'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[10]~66 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[11]~68 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.343 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[12\]~70 10 COMB LAB_X22_Y15 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 6.343 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[12\]~70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[11]~68 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[12]~70 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.423 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[13\]~72 11 COMB LAB_X22_Y15 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.423 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[13\]~72'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[12]~70 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[13]~72 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 6.601 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[14\]~74 12 COMB LAB_X22_Y14 2 " "Info: 12: + IC(0.098 ns) + CELL(0.080 ns) = 6.601 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[14\]~74'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[13]~72 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[14]~74 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.681 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[15\]~76 13 COMB LAB_X22_Y14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.681 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[15\]~76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[14]~74 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[15]~76 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.761 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[16\]~78 14 COMB LAB_X22_Y14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.761 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[16\]~78'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[15]~76 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[16]~78 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.841 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[17\]~80 15 COMB LAB_X22_Y14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 6.841 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[17\]~80'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[16]~78 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[17]~80 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.921 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[18\]~82 16 COMB LAB_X22_Y14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.921 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[18\]~82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[17]~80 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[18]~82 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.001 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[19\]~84 17 COMB LAB_X22_Y14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 7.001 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[19\]~84'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[18]~82 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[19]~84 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.081 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[20\]~86 18 COMB LAB_X22_Y14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 7.081 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[20\]~86'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[19]~84 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[20]~86 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.161 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[21\]~88 19 COMB LAB_X22_Y14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 7.161 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[21\]~88'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[20]~86 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[21]~88 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.241 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[22\]~90 20 COMB LAB_X22_Y14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 7.241 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[22\]~90'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[21]~88 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[22]~90 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.321 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[23\]~92 21 COMB LAB_X22_Y14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 7.321 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[23\]~92'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[22]~90 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[23]~92 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.401 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[24\]~94 22 COMB LAB_X22_Y14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 7.401 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[24\]~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[23]~92 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[24]~94 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.481 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[25\]~97 23 COMB LAB_X22_Y14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 7.481 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[25\]~97'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[24]~94 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[25]~97 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.561 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[26\]~99 24 COMB LAB_X22_Y14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 7.561 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[26\]~99'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[25]~97 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[26]~99 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.641 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[27\]~101 25 COMB LAB_X22_Y14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 7.641 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[27\]~101'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[26]~99 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[27]~101 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.721 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[28\]~103 26 COMB LAB_X22_Y14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 7.721 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[28\]~103'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[27]~101 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[28]~103 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.801 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[29\]~105 27 COMB LAB_X22_Y14 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 7.801 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[29\]~105'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[28]~103 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[29]~105 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 7.979 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[30\]~107 28 COMB LAB_X22_Y13 2 " "Info: 28: + IC(0.098 ns) + CELL(0.080 ns) = 7.979 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[30\]~107'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[29]~105 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[30]~107 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.059 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[31\]~109 29 COMB LAB_X22_Y13 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 8.059 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[31\]~109'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[30]~107 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[31]~109 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.139 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[32\]~111 30 COMB LAB_X22_Y13 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 8.139 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[32\]~111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[31]~109 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[32]~111 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.219 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[33\]~113 31 COMB LAB_X22_Y13 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 8.219 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[33\]~113'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[32]~111 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]~113 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.299 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[34\]~115 32 COMB LAB_X22_Y13 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 8.299 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[34\]~115'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]~113 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]~115 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.379 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[35\]~117 33 COMB LAB_X22_Y13 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 8.379 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[35\]~117'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]~115 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]~117 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.459 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[36\]~119 34 COMB LAB_X22_Y13 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 8.459 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[36\]~119'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]~117 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]~119 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.539 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[37\]~121 35 COMB LAB_X22_Y13 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 8.539 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[37\]~121'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]~119 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]~121 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.619 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[38\]~123 36 COMB LAB_X22_Y13 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 8.619 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[38\]~123'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]~121 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]~123 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.699 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[39\]~125 37 COMB LAB_X22_Y13 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 8.699 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[39\]~125'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]~123 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]~125 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.779 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[40\]~127 38 COMB LAB_X22_Y13 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 8.779 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[40\]~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]~125 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]~127 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.859 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[41\]~129 39 COMB LAB_X22_Y13 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 8.859 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[41\]~129'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]~127 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]~129 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.939 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[42\]~131 40 COMB LAB_X22_Y13 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 8.939 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[42\]~131'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]~129 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]~131 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.019 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[43\]~133 41 COMB LAB_X22_Y13 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 9.019 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[43\]~133'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]~131 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]~133 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.477 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[44\]~134 42 COMB LAB_X22_Y13 1 " "Info: 42: + IC(0.000 ns) + CELL(0.458 ns) = 9.477 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[44\]~134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]~133 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]~134 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.573 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[44\] 43 REG LAB_X22_Y13 3 " "Info: 43: + IC(0.000 ns) + CELL(0.096 ns) = 9.573 ns; Loc. = LAB_X22_Y13; Fanout = 3; REG Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[44\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]~134 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.659 ns ( 59.11 % ) " "Info: Total cell delay = 5.659 ns ( 59.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.914 ns ( 40.89 % ) " "Info: Total interconnect delay = 3.914 ns ( 40.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.573 ns" { music[1] g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux86~6 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux86~14 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux96~0 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux96~1 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[8]~62 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[9]~64 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[10]~66 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[11]~68 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[12]~70 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[13]~72 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[14]~74 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[15]~76 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[16]~78 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[17]~80 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[18]~82 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[19]~84 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[20]~86 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[21]~88 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[22]~90 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[23]~92 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[24]~94 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[25]~97 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[26]~99 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[27]~101 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[28]~103 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[29]~105 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[30]~107 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[31]~109 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[32]~111 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]~113 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]~115 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]~117 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]~119 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]~121 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]~123 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]~125 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]~127 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]~129 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]~131 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]~133 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]~134 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "70 " "Warning: Found 70 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[0\] 0 " "Info: Pin \"d0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[1\] 0 " "Info: Pin \"d0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[2\] 0 " "Info: Pin \"d0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[3\] 0 " "Info: Pin \"d0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[4\] 0 " "Info: Pin \"d0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[5\] 0 " "Info: Pin \"d0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[6\] 0 " "Info: Pin \"d0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[0\] 0 " "Info: Pin \"d1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[1\] 0 " "Info: Pin \"d1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[2\] 0 " "Info: Pin \"d1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[3\] 0 " "Info: Pin \"d1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[4\] 0 " "Info: Pin \"d1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[5\] 0 " "Info: Pin \"d1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[6\] 0 " "Info: Pin \"d1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[0\] 0 " "Info: Pin \"d2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[1\] 0 " "Info: Pin \"d2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[2\] 0 " "Info: Pin \"d2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[3\] 0 " "Info: Pin \"d2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[4\] 0 " "Info: Pin \"d2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[5\] 0 " "Info: Pin \"d2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[6\] 0 " "Info: Pin \"d2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[0\] 0 " "Info: Pin \"d3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[1\] 0 " "Info: Pin \"d3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[2\] 0 " "Info: Pin \"d3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[3\] 0 " "Info: Pin \"d3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[4\] 0 " "Info: Pin \"d3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[5\] 0 " "Info: Pin \"d3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[6\] 0 " "Info: Pin \"d3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beat 0 " "Info: Pin \"beat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trigger_o 0 " "Info: Pin \"trigger_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_MCLK 0 " "Info: Pin \"AUD_MCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/DSD/Projects/g48_Lab_5/g48_Lab_5.fit.smsg " "Info: Generated suppressed messages file P:/DSD/Projects/g48_Lab_5/g48_Lab_5.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 14:38:53 2015 " "Info: Processing ended: Mon Apr 13 14:38:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
