// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Mon Mar 24 10:36:13 2025
// Host        : ulisses-thinkpad running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_shell_top_0_0_sim_netlist.v
// Design      : bd_shell_top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_shell_top_0_0,shell_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "shell_top,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_ap_AWADDR,
    s_axi_ap_AWVALID,
    s_axi_ap_AWREADY,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_WVALID,
    s_axi_ap_WREADY,
    s_axi_ap_BRESP,
    s_axi_ap_BVALID,
    s_axi_ap_BREADY,
    s_axi_ap_ARADDR,
    s_axi_ap_ARVALID,
    s_axi_ap_ARREADY,
    s_axi_ap_RDATA,
    s_axi_ap_RRESP,
    s_axi_ap_RVALID,
    s_axi_ap_RREADY,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_aw_AWID,
    m_axi_aw_AWADDR,
    m_axi_aw_AWLEN,
    m_axi_aw_AWSIZE,
    m_axi_aw_AWBURST,
    m_axi_aw_AWLOCK,
    m_axi_aw_AWREGION,
    m_axi_aw_AWCACHE,
    m_axi_aw_AWPROT,
    m_axi_aw_AWQOS,
    m_axi_aw_AWVALID,
    m_axi_aw_AWREADY,
    m_axi_aw_WID,
    m_axi_aw_WDATA,
    m_axi_aw_WSTRB,
    m_axi_aw_WLAST,
    m_axi_aw_WVALID,
    m_axi_aw_WREADY,
    m_axi_aw_BID,
    m_axi_aw_BRESP,
    m_axi_aw_BVALID,
    m_axi_aw_BREADY,
    m_axi_aw_ARID,
    m_axi_aw_ARADDR,
    m_axi_aw_ARLEN,
    m_axi_aw_ARSIZE,
    m_axi_aw_ARBURST,
    m_axi_aw_ARLOCK,
    m_axi_aw_ARREGION,
    m_axi_aw_ARCACHE,
    m_axi_aw_ARPROT,
    m_axi_aw_ARQOS,
    m_axi_aw_ARVALID,
    m_axi_aw_ARREADY,
    m_axi_aw_RID,
    m_axi_aw_RDATA,
    m_axi_aw_RRESP,
    m_axi_aw_RLAST,
    m_axi_aw_RVALID,
    m_axi_aw_RREADY,
    m_axi_bi_AWID,
    m_axi_bi_AWADDR,
    m_axi_bi_AWLEN,
    m_axi_bi_AWSIZE,
    m_axi_bi_AWBURST,
    m_axi_bi_AWLOCK,
    m_axi_bi_AWREGION,
    m_axi_bi_AWCACHE,
    m_axi_bi_AWPROT,
    m_axi_bi_AWQOS,
    m_axi_bi_AWVALID,
    m_axi_bi_AWREADY,
    m_axi_bi_WID,
    m_axi_bi_WDATA,
    m_axi_bi_WSTRB,
    m_axi_bi_WLAST,
    m_axi_bi_WVALID,
    m_axi_bi_WREADY,
    m_axi_bi_BID,
    m_axi_bi_BRESP,
    m_axi_bi_BVALID,
    m_axi_bi_BREADY,
    m_axi_bi_ARID,
    m_axi_bi_ARADDR,
    m_axi_bi_ARLEN,
    m_axi_bi_ARSIZE,
    m_axi_bi_ARBURST,
    m_axi_bi_ARLOCK,
    m_axi_bi_ARREGION,
    m_axi_bi_ARCACHE,
    m_axi_bi_ARPROT,
    m_axi_bi_ARQOS,
    m_axi_bi_ARVALID,
    m_axi_bi_ARREADY,
    m_axi_bi_RID,
    m_axi_bi_RDATA,
    m_axi_bi_RRESP,
    m_axi_bi_RLAST,
    m_axi_bi_RVALID,
    m_axi_bi_RREADY,
    m_axi_ca_AWID,
    m_axi_ca_AWADDR,
    m_axi_ca_AWLEN,
    m_axi_ca_AWSIZE,
    m_axi_ca_AWBURST,
    m_axi_ca_AWLOCK,
    m_axi_ca_AWREGION,
    m_axi_ca_AWCACHE,
    m_axi_ca_AWPROT,
    m_axi_ca_AWQOS,
    m_axi_ca_AWVALID,
    m_axi_ca_AWREADY,
    m_axi_ca_WID,
    m_axi_ca_WDATA,
    m_axi_ca_WSTRB,
    m_axi_ca_WLAST,
    m_axi_ca_WVALID,
    m_axi_ca_WREADY,
    m_axi_ca_BID,
    m_axi_ca_BRESP,
    m_axi_ca_BVALID,
    m_axi_ca_BREADY,
    m_axi_ca_ARID,
    m_axi_ca_ARADDR,
    m_axi_ca_ARLEN,
    m_axi_ca_ARSIZE,
    m_axi_ca_ARBURST,
    m_axi_ca_ARLOCK,
    m_axi_ca_ARREGION,
    m_axi_ca_ARCACHE,
    m_axi_ca_ARPROT,
    m_axi_ca_ARQOS,
    m_axi_ca_ARVALID,
    m_axi_ca_ARREADY,
    m_axi_ca_RID,
    m_axi_ca_RDATA,
    m_axi_ca_RRESP,
    m_axi_ca_RLAST,
    m_axi_ca_RVALID,
    m_axi_ca_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWADDR" *) input [5:0]s_axi_ap_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWVALID" *) input s_axi_ap_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWREADY" *) output s_axi_ap_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WDATA" *) input [31:0]s_axi_ap_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WSTRB" *) input [3:0]s_axi_ap_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WVALID" *) input s_axi_ap_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WREADY" *) output s_axi_ap_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BRESP" *) output [1:0]s_axi_ap_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BVALID" *) output s_axi_ap_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BREADY" *) input s_axi_ap_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARADDR" *) input [5:0]s_axi_ap_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARVALID" *) input s_axi_ap_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARREADY" *) output s_axi_ap_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RDATA" *) output [31:0]s_axi_ap_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RRESP" *) output [1:0]s_axi_ap_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RVALID" *) output s_axi_ap_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_ap, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_ap_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_ap:s_axi_control:m_axi_aw:m_axi_bi:m_axi_ca, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWID" *) output [0:0]m_axi_aw_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWADDR" *) output [31:0]m_axi_aw_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWLEN" *) output [7:0]m_axi_aw_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWSIZE" *) output [2:0]m_axi_aw_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWBURST" *) output [1:0]m_axi_aw_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWLOCK" *) output [1:0]m_axi_aw_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWREGION" *) output [3:0]m_axi_aw_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWCACHE" *) output [3:0]m_axi_aw_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWPROT" *) output [2:0]m_axi_aw_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWQOS" *) output [3:0]m_axi_aw_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWVALID" *) output m_axi_aw_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWREADY" *) input m_axi_aw_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WID" *) output [0:0]m_axi_aw_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WDATA" *) output [31:0]m_axi_aw_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WSTRB" *) output [3:0]m_axi_aw_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WLAST" *) output m_axi_aw_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WVALID" *) output m_axi_aw_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WREADY" *) input m_axi_aw_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BID" *) input [0:0]m_axi_aw_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BRESP" *) input [1:0]m_axi_aw_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BVALID" *) input m_axi_aw_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BREADY" *) output m_axi_aw_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARID" *) output [0:0]m_axi_aw_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARADDR" *) output [31:0]m_axi_aw_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARLEN" *) output [7:0]m_axi_aw_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARSIZE" *) output [2:0]m_axi_aw_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARBURST" *) output [1:0]m_axi_aw_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARLOCK" *) output [1:0]m_axi_aw_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARREGION" *) output [3:0]m_axi_aw_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARCACHE" *) output [3:0]m_axi_aw_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARPROT" *) output [2:0]m_axi_aw_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARQOS" *) output [3:0]m_axi_aw_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARVALID" *) output m_axi_aw_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARREADY" *) input m_axi_aw_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RID" *) input [0:0]m_axi_aw_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RDATA" *) input [31:0]m_axi_aw_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RRESP" *) input [1:0]m_axi_aw_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RLAST" *) input m_axi_aw_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RVALID" *) input m_axi_aw_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_aw, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_aw_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWID" *) output [0:0]m_axi_bi_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWADDR" *) output [31:0]m_axi_bi_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWLEN" *) output [7:0]m_axi_bi_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWSIZE" *) output [2:0]m_axi_bi_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWBURST" *) output [1:0]m_axi_bi_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWLOCK" *) output [1:0]m_axi_bi_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWREGION" *) output [3:0]m_axi_bi_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWCACHE" *) output [3:0]m_axi_bi_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWPROT" *) output [2:0]m_axi_bi_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWQOS" *) output [3:0]m_axi_bi_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWVALID" *) output m_axi_bi_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWREADY" *) input m_axi_bi_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WID" *) output [0:0]m_axi_bi_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WDATA" *) output [31:0]m_axi_bi_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WSTRB" *) output [3:0]m_axi_bi_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WLAST" *) output m_axi_bi_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WVALID" *) output m_axi_bi_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WREADY" *) input m_axi_bi_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BID" *) input [0:0]m_axi_bi_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BRESP" *) input [1:0]m_axi_bi_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BVALID" *) input m_axi_bi_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BREADY" *) output m_axi_bi_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARID" *) output [0:0]m_axi_bi_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARADDR" *) output [31:0]m_axi_bi_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARLEN" *) output [7:0]m_axi_bi_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARSIZE" *) output [2:0]m_axi_bi_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARBURST" *) output [1:0]m_axi_bi_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARLOCK" *) output [1:0]m_axi_bi_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARREGION" *) output [3:0]m_axi_bi_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARCACHE" *) output [3:0]m_axi_bi_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARPROT" *) output [2:0]m_axi_bi_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARQOS" *) output [3:0]m_axi_bi_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARVALID" *) output m_axi_bi_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARREADY" *) input m_axi_bi_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RID" *) input [0:0]m_axi_bi_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RDATA" *) input [31:0]m_axi_bi_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RRESP" *) input [1:0]m_axi_bi_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RLAST" *) input m_axi_bi_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RVALID" *) input m_axi_bi_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_bi, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_bi_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWID" *) output [0:0]m_axi_ca_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWADDR" *) output [31:0]m_axi_ca_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWLEN" *) output [7:0]m_axi_ca_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWSIZE" *) output [2:0]m_axi_ca_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWBURST" *) output [1:0]m_axi_ca_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWLOCK" *) output [1:0]m_axi_ca_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWREGION" *) output [3:0]m_axi_ca_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWCACHE" *) output [3:0]m_axi_ca_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWPROT" *) output [2:0]m_axi_ca_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWQOS" *) output [3:0]m_axi_ca_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWVALID" *) output m_axi_ca_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWREADY" *) input m_axi_ca_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WID" *) output [0:0]m_axi_ca_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WDATA" *) output [31:0]m_axi_ca_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WSTRB" *) output [3:0]m_axi_ca_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WLAST" *) output m_axi_ca_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WVALID" *) output m_axi_ca_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WREADY" *) input m_axi_ca_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BID" *) input [0:0]m_axi_ca_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BRESP" *) input [1:0]m_axi_ca_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BVALID" *) input m_axi_ca_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BREADY" *) output m_axi_ca_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARID" *) output [0:0]m_axi_ca_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARADDR" *) output [31:0]m_axi_ca_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARLEN" *) output [7:0]m_axi_ca_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARSIZE" *) output [2:0]m_axi_ca_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARBURST" *) output [1:0]m_axi_ca_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARLOCK" *) output [1:0]m_axi_ca_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARREGION" *) output [3:0]m_axi_ca_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARCACHE" *) output [3:0]m_axi_ca_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARPROT" *) output [2:0]m_axi_ca_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARQOS" *) output [3:0]m_axi_ca_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARVALID" *) output m_axi_ca_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARREADY" *) input m_axi_ca_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RID" *) input [0:0]m_axi_ca_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RDATA" *) input [31:0]m_axi_ca_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RRESP" *) input [1:0]m_axi_ca_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RLAST" *) input m_axi_ca_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RVALID" *) input m_axi_ca_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_ca, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_ca_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_aw_ARADDR ;
  wire [3:0]\^m_axi_aw_ARLEN ;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_ARVALID;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [31:0]m_axi_aw_RDATA;
  wire m_axi_aw_RLAST;
  wire m_axi_aw_RREADY;
  wire m_axi_aw_RVALID;
  wire [31:2]\^m_axi_bi_ARADDR ;
  wire [3:0]\^m_axi_bi_ARLEN ;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_ARVALID;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [31:0]m_axi_bi_RDATA;
  wire m_axi_bi_RLAST;
  wire m_axi_bi_RREADY;
  wire m_axi_bi_RVALID;
  wire [31:2]\^m_axi_ca_AWADDR ;
  wire [3:0]\^m_axi_ca_AWLEN ;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BREADY;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RREADY;
  wire m_axi_ca_RVALID;
  wire [31:0]m_axi_ca_WDATA;
  wire m_axi_ca_WLAST;
  wire m_axi_ca_WREADY;
  wire [3:0]m_axi_ca_WSTRB;
  wire m_axi_ca_WVALID;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARREADY;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWREADY;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [15:0]\^s_axi_ap_RDATA ;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [31:0]s_axi_ap_WDATA;
  wire s_axi_ap_WREADY;
  wire [3:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_aw_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_aw_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_aw_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_bi_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_bi_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_bi_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_ca_ARVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_aw_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_ARUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_aw_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_aw_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_aw_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_bi_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_ARUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_bi_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_bi_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_bi_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_WUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_ca_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_ca_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_ca_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_ap_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_ap_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_ap_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_aw_ARADDR[31:2] = \^m_axi_aw_ARADDR [31:2];
  assign m_axi_aw_ARADDR[1] = \<const0> ;
  assign m_axi_aw_ARADDR[0] = \<const0> ;
  assign m_axi_aw_ARBURST[1] = \<const0> ;
  assign m_axi_aw_ARBURST[0] = \<const1> ;
  assign m_axi_aw_ARCACHE[3] = \<const0> ;
  assign m_axi_aw_ARCACHE[2] = \<const0> ;
  assign m_axi_aw_ARCACHE[1] = \<const1> ;
  assign m_axi_aw_ARCACHE[0] = \<const1> ;
  assign m_axi_aw_ARID[0] = \<const0> ;
  assign m_axi_aw_ARLEN[7] = \<const0> ;
  assign m_axi_aw_ARLEN[6] = \<const0> ;
  assign m_axi_aw_ARLEN[5] = \<const0> ;
  assign m_axi_aw_ARLEN[4] = \<const0> ;
  assign m_axi_aw_ARLEN[3:0] = \^m_axi_aw_ARLEN [3:0];
  assign m_axi_aw_ARLOCK[1] = \<const0> ;
  assign m_axi_aw_ARLOCK[0] = \<const0> ;
  assign m_axi_aw_ARPROT[2] = \<const0> ;
  assign m_axi_aw_ARPROT[1] = \<const0> ;
  assign m_axi_aw_ARPROT[0] = \<const0> ;
  assign m_axi_aw_ARQOS[3] = \<const0> ;
  assign m_axi_aw_ARQOS[2] = \<const0> ;
  assign m_axi_aw_ARQOS[1] = \<const0> ;
  assign m_axi_aw_ARQOS[0] = \<const0> ;
  assign m_axi_aw_ARREGION[3] = \<const0> ;
  assign m_axi_aw_ARREGION[2] = \<const0> ;
  assign m_axi_aw_ARREGION[1] = \<const0> ;
  assign m_axi_aw_ARREGION[0] = \<const0> ;
  assign m_axi_aw_ARSIZE[2] = \<const0> ;
  assign m_axi_aw_ARSIZE[1] = \<const1> ;
  assign m_axi_aw_ARSIZE[0] = \<const0> ;
  assign m_axi_aw_AWADDR[31] = \<const0> ;
  assign m_axi_aw_AWADDR[30] = \<const0> ;
  assign m_axi_aw_AWADDR[29] = \<const0> ;
  assign m_axi_aw_AWADDR[28] = \<const0> ;
  assign m_axi_aw_AWADDR[27] = \<const0> ;
  assign m_axi_aw_AWADDR[26] = \<const0> ;
  assign m_axi_aw_AWADDR[25] = \<const0> ;
  assign m_axi_aw_AWADDR[24] = \<const0> ;
  assign m_axi_aw_AWADDR[23] = \<const0> ;
  assign m_axi_aw_AWADDR[22] = \<const0> ;
  assign m_axi_aw_AWADDR[21] = \<const0> ;
  assign m_axi_aw_AWADDR[20] = \<const0> ;
  assign m_axi_aw_AWADDR[19] = \<const0> ;
  assign m_axi_aw_AWADDR[18] = \<const0> ;
  assign m_axi_aw_AWADDR[17] = \<const0> ;
  assign m_axi_aw_AWADDR[16] = \<const0> ;
  assign m_axi_aw_AWADDR[15] = \<const0> ;
  assign m_axi_aw_AWADDR[14] = \<const0> ;
  assign m_axi_aw_AWADDR[13] = \<const0> ;
  assign m_axi_aw_AWADDR[12] = \<const0> ;
  assign m_axi_aw_AWADDR[11] = \<const0> ;
  assign m_axi_aw_AWADDR[10] = \<const0> ;
  assign m_axi_aw_AWADDR[9] = \<const0> ;
  assign m_axi_aw_AWADDR[8] = \<const0> ;
  assign m_axi_aw_AWADDR[7] = \<const0> ;
  assign m_axi_aw_AWADDR[6] = \<const0> ;
  assign m_axi_aw_AWADDR[5] = \<const0> ;
  assign m_axi_aw_AWADDR[4] = \<const0> ;
  assign m_axi_aw_AWADDR[3] = \<const0> ;
  assign m_axi_aw_AWADDR[2] = \<const0> ;
  assign m_axi_aw_AWADDR[1] = \<const0> ;
  assign m_axi_aw_AWADDR[0] = \<const0> ;
  assign m_axi_aw_AWBURST[1] = \<const0> ;
  assign m_axi_aw_AWBURST[0] = \<const1> ;
  assign m_axi_aw_AWCACHE[3] = \<const0> ;
  assign m_axi_aw_AWCACHE[2] = \<const0> ;
  assign m_axi_aw_AWCACHE[1] = \<const1> ;
  assign m_axi_aw_AWCACHE[0] = \<const1> ;
  assign m_axi_aw_AWID[0] = \<const0> ;
  assign m_axi_aw_AWLEN[7] = \<const0> ;
  assign m_axi_aw_AWLEN[6] = \<const0> ;
  assign m_axi_aw_AWLEN[5] = \<const0> ;
  assign m_axi_aw_AWLEN[4] = \<const0> ;
  assign m_axi_aw_AWLEN[3] = \<const0> ;
  assign m_axi_aw_AWLEN[2] = \<const0> ;
  assign m_axi_aw_AWLEN[1] = \<const0> ;
  assign m_axi_aw_AWLEN[0] = \<const0> ;
  assign m_axi_aw_AWLOCK[1] = \<const0> ;
  assign m_axi_aw_AWLOCK[0] = \<const0> ;
  assign m_axi_aw_AWPROT[2] = \<const0> ;
  assign m_axi_aw_AWPROT[1] = \<const0> ;
  assign m_axi_aw_AWPROT[0] = \<const0> ;
  assign m_axi_aw_AWQOS[3] = \<const0> ;
  assign m_axi_aw_AWQOS[2] = \<const0> ;
  assign m_axi_aw_AWQOS[1] = \<const0> ;
  assign m_axi_aw_AWQOS[0] = \<const0> ;
  assign m_axi_aw_AWREGION[3] = \<const0> ;
  assign m_axi_aw_AWREGION[2] = \<const0> ;
  assign m_axi_aw_AWREGION[1] = \<const0> ;
  assign m_axi_aw_AWREGION[0] = \<const0> ;
  assign m_axi_aw_AWSIZE[2] = \<const0> ;
  assign m_axi_aw_AWSIZE[1] = \<const1> ;
  assign m_axi_aw_AWSIZE[0] = \<const0> ;
  assign m_axi_aw_AWVALID = \<const0> ;
  assign m_axi_aw_WDATA[31] = \<const0> ;
  assign m_axi_aw_WDATA[30] = \<const0> ;
  assign m_axi_aw_WDATA[29] = \<const0> ;
  assign m_axi_aw_WDATA[28] = \<const0> ;
  assign m_axi_aw_WDATA[27] = \<const0> ;
  assign m_axi_aw_WDATA[26] = \<const0> ;
  assign m_axi_aw_WDATA[25] = \<const0> ;
  assign m_axi_aw_WDATA[24] = \<const0> ;
  assign m_axi_aw_WDATA[23] = \<const0> ;
  assign m_axi_aw_WDATA[22] = \<const0> ;
  assign m_axi_aw_WDATA[21] = \<const0> ;
  assign m_axi_aw_WDATA[20] = \<const0> ;
  assign m_axi_aw_WDATA[19] = \<const0> ;
  assign m_axi_aw_WDATA[18] = \<const0> ;
  assign m_axi_aw_WDATA[17] = \<const0> ;
  assign m_axi_aw_WDATA[16] = \<const0> ;
  assign m_axi_aw_WDATA[15] = \<const0> ;
  assign m_axi_aw_WDATA[14] = \<const0> ;
  assign m_axi_aw_WDATA[13] = \<const0> ;
  assign m_axi_aw_WDATA[12] = \<const0> ;
  assign m_axi_aw_WDATA[11] = \<const0> ;
  assign m_axi_aw_WDATA[10] = \<const0> ;
  assign m_axi_aw_WDATA[9] = \<const0> ;
  assign m_axi_aw_WDATA[8] = \<const0> ;
  assign m_axi_aw_WDATA[7] = \<const0> ;
  assign m_axi_aw_WDATA[6] = \<const0> ;
  assign m_axi_aw_WDATA[5] = \<const0> ;
  assign m_axi_aw_WDATA[4] = \<const0> ;
  assign m_axi_aw_WDATA[3] = \<const0> ;
  assign m_axi_aw_WDATA[2] = \<const0> ;
  assign m_axi_aw_WDATA[1] = \<const0> ;
  assign m_axi_aw_WDATA[0] = \<const0> ;
  assign m_axi_aw_WID[0] = \<const0> ;
  assign m_axi_aw_WLAST = \<const0> ;
  assign m_axi_aw_WSTRB[3] = \<const0> ;
  assign m_axi_aw_WSTRB[2] = \<const0> ;
  assign m_axi_aw_WSTRB[1] = \<const0> ;
  assign m_axi_aw_WSTRB[0] = \<const0> ;
  assign m_axi_aw_WVALID = \<const0> ;
  assign m_axi_bi_ARADDR[31:2] = \^m_axi_bi_ARADDR [31:2];
  assign m_axi_bi_ARADDR[1] = \<const0> ;
  assign m_axi_bi_ARADDR[0] = \<const0> ;
  assign m_axi_bi_ARBURST[1] = \<const0> ;
  assign m_axi_bi_ARBURST[0] = \<const1> ;
  assign m_axi_bi_ARCACHE[3] = \<const0> ;
  assign m_axi_bi_ARCACHE[2] = \<const0> ;
  assign m_axi_bi_ARCACHE[1] = \<const1> ;
  assign m_axi_bi_ARCACHE[0] = \<const1> ;
  assign m_axi_bi_ARID[0] = \<const0> ;
  assign m_axi_bi_ARLEN[7] = \<const0> ;
  assign m_axi_bi_ARLEN[6] = \<const0> ;
  assign m_axi_bi_ARLEN[5] = \<const0> ;
  assign m_axi_bi_ARLEN[4] = \<const0> ;
  assign m_axi_bi_ARLEN[3:0] = \^m_axi_bi_ARLEN [3:0];
  assign m_axi_bi_ARLOCK[1] = \<const0> ;
  assign m_axi_bi_ARLOCK[0] = \<const0> ;
  assign m_axi_bi_ARPROT[2] = \<const0> ;
  assign m_axi_bi_ARPROT[1] = \<const0> ;
  assign m_axi_bi_ARPROT[0] = \<const0> ;
  assign m_axi_bi_ARQOS[3] = \<const0> ;
  assign m_axi_bi_ARQOS[2] = \<const0> ;
  assign m_axi_bi_ARQOS[1] = \<const0> ;
  assign m_axi_bi_ARQOS[0] = \<const0> ;
  assign m_axi_bi_ARREGION[3] = \<const0> ;
  assign m_axi_bi_ARREGION[2] = \<const0> ;
  assign m_axi_bi_ARREGION[1] = \<const0> ;
  assign m_axi_bi_ARREGION[0] = \<const0> ;
  assign m_axi_bi_ARSIZE[2] = \<const0> ;
  assign m_axi_bi_ARSIZE[1] = \<const1> ;
  assign m_axi_bi_ARSIZE[0] = \<const0> ;
  assign m_axi_bi_AWADDR[31] = \<const0> ;
  assign m_axi_bi_AWADDR[30] = \<const0> ;
  assign m_axi_bi_AWADDR[29] = \<const0> ;
  assign m_axi_bi_AWADDR[28] = \<const0> ;
  assign m_axi_bi_AWADDR[27] = \<const0> ;
  assign m_axi_bi_AWADDR[26] = \<const0> ;
  assign m_axi_bi_AWADDR[25] = \<const0> ;
  assign m_axi_bi_AWADDR[24] = \<const0> ;
  assign m_axi_bi_AWADDR[23] = \<const0> ;
  assign m_axi_bi_AWADDR[22] = \<const0> ;
  assign m_axi_bi_AWADDR[21] = \<const0> ;
  assign m_axi_bi_AWADDR[20] = \<const0> ;
  assign m_axi_bi_AWADDR[19] = \<const0> ;
  assign m_axi_bi_AWADDR[18] = \<const0> ;
  assign m_axi_bi_AWADDR[17] = \<const0> ;
  assign m_axi_bi_AWADDR[16] = \<const0> ;
  assign m_axi_bi_AWADDR[15] = \<const0> ;
  assign m_axi_bi_AWADDR[14] = \<const0> ;
  assign m_axi_bi_AWADDR[13] = \<const0> ;
  assign m_axi_bi_AWADDR[12] = \<const0> ;
  assign m_axi_bi_AWADDR[11] = \<const0> ;
  assign m_axi_bi_AWADDR[10] = \<const0> ;
  assign m_axi_bi_AWADDR[9] = \<const0> ;
  assign m_axi_bi_AWADDR[8] = \<const0> ;
  assign m_axi_bi_AWADDR[7] = \<const0> ;
  assign m_axi_bi_AWADDR[6] = \<const0> ;
  assign m_axi_bi_AWADDR[5] = \<const0> ;
  assign m_axi_bi_AWADDR[4] = \<const0> ;
  assign m_axi_bi_AWADDR[3] = \<const0> ;
  assign m_axi_bi_AWADDR[2] = \<const0> ;
  assign m_axi_bi_AWADDR[1] = \<const0> ;
  assign m_axi_bi_AWADDR[0] = \<const0> ;
  assign m_axi_bi_AWBURST[1] = \<const0> ;
  assign m_axi_bi_AWBURST[0] = \<const1> ;
  assign m_axi_bi_AWCACHE[3] = \<const0> ;
  assign m_axi_bi_AWCACHE[2] = \<const0> ;
  assign m_axi_bi_AWCACHE[1] = \<const1> ;
  assign m_axi_bi_AWCACHE[0] = \<const1> ;
  assign m_axi_bi_AWID[0] = \<const0> ;
  assign m_axi_bi_AWLEN[7] = \<const0> ;
  assign m_axi_bi_AWLEN[6] = \<const0> ;
  assign m_axi_bi_AWLEN[5] = \<const0> ;
  assign m_axi_bi_AWLEN[4] = \<const0> ;
  assign m_axi_bi_AWLEN[3] = \<const0> ;
  assign m_axi_bi_AWLEN[2] = \<const0> ;
  assign m_axi_bi_AWLEN[1] = \<const0> ;
  assign m_axi_bi_AWLEN[0] = \<const0> ;
  assign m_axi_bi_AWLOCK[1] = \<const0> ;
  assign m_axi_bi_AWLOCK[0] = \<const0> ;
  assign m_axi_bi_AWPROT[2] = \<const0> ;
  assign m_axi_bi_AWPROT[1] = \<const0> ;
  assign m_axi_bi_AWPROT[0] = \<const0> ;
  assign m_axi_bi_AWQOS[3] = \<const0> ;
  assign m_axi_bi_AWQOS[2] = \<const0> ;
  assign m_axi_bi_AWQOS[1] = \<const0> ;
  assign m_axi_bi_AWQOS[0] = \<const0> ;
  assign m_axi_bi_AWREGION[3] = \<const0> ;
  assign m_axi_bi_AWREGION[2] = \<const0> ;
  assign m_axi_bi_AWREGION[1] = \<const0> ;
  assign m_axi_bi_AWREGION[0] = \<const0> ;
  assign m_axi_bi_AWSIZE[2] = \<const0> ;
  assign m_axi_bi_AWSIZE[1] = \<const1> ;
  assign m_axi_bi_AWSIZE[0] = \<const0> ;
  assign m_axi_bi_AWVALID = \<const0> ;
  assign m_axi_bi_WDATA[31] = \<const0> ;
  assign m_axi_bi_WDATA[30] = \<const0> ;
  assign m_axi_bi_WDATA[29] = \<const0> ;
  assign m_axi_bi_WDATA[28] = \<const0> ;
  assign m_axi_bi_WDATA[27] = \<const0> ;
  assign m_axi_bi_WDATA[26] = \<const0> ;
  assign m_axi_bi_WDATA[25] = \<const0> ;
  assign m_axi_bi_WDATA[24] = \<const0> ;
  assign m_axi_bi_WDATA[23] = \<const0> ;
  assign m_axi_bi_WDATA[22] = \<const0> ;
  assign m_axi_bi_WDATA[21] = \<const0> ;
  assign m_axi_bi_WDATA[20] = \<const0> ;
  assign m_axi_bi_WDATA[19] = \<const0> ;
  assign m_axi_bi_WDATA[18] = \<const0> ;
  assign m_axi_bi_WDATA[17] = \<const0> ;
  assign m_axi_bi_WDATA[16] = \<const0> ;
  assign m_axi_bi_WDATA[15] = \<const0> ;
  assign m_axi_bi_WDATA[14] = \<const0> ;
  assign m_axi_bi_WDATA[13] = \<const0> ;
  assign m_axi_bi_WDATA[12] = \<const0> ;
  assign m_axi_bi_WDATA[11] = \<const0> ;
  assign m_axi_bi_WDATA[10] = \<const0> ;
  assign m_axi_bi_WDATA[9] = \<const0> ;
  assign m_axi_bi_WDATA[8] = \<const0> ;
  assign m_axi_bi_WDATA[7] = \<const0> ;
  assign m_axi_bi_WDATA[6] = \<const0> ;
  assign m_axi_bi_WDATA[5] = \<const0> ;
  assign m_axi_bi_WDATA[4] = \<const0> ;
  assign m_axi_bi_WDATA[3] = \<const0> ;
  assign m_axi_bi_WDATA[2] = \<const0> ;
  assign m_axi_bi_WDATA[1] = \<const0> ;
  assign m_axi_bi_WDATA[0] = \<const0> ;
  assign m_axi_bi_WID[0] = \<const0> ;
  assign m_axi_bi_WLAST = \<const0> ;
  assign m_axi_bi_WSTRB[3] = \<const0> ;
  assign m_axi_bi_WSTRB[2] = \<const0> ;
  assign m_axi_bi_WSTRB[1] = \<const0> ;
  assign m_axi_bi_WSTRB[0] = \<const0> ;
  assign m_axi_bi_WVALID = \<const0> ;
  assign m_axi_ca_ARADDR[31] = \<const0> ;
  assign m_axi_ca_ARADDR[30] = \<const0> ;
  assign m_axi_ca_ARADDR[29] = \<const0> ;
  assign m_axi_ca_ARADDR[28] = \<const0> ;
  assign m_axi_ca_ARADDR[27] = \<const0> ;
  assign m_axi_ca_ARADDR[26] = \<const0> ;
  assign m_axi_ca_ARADDR[25] = \<const0> ;
  assign m_axi_ca_ARADDR[24] = \<const0> ;
  assign m_axi_ca_ARADDR[23] = \<const0> ;
  assign m_axi_ca_ARADDR[22] = \<const0> ;
  assign m_axi_ca_ARADDR[21] = \<const0> ;
  assign m_axi_ca_ARADDR[20] = \<const0> ;
  assign m_axi_ca_ARADDR[19] = \<const0> ;
  assign m_axi_ca_ARADDR[18] = \<const0> ;
  assign m_axi_ca_ARADDR[17] = \<const0> ;
  assign m_axi_ca_ARADDR[16] = \<const0> ;
  assign m_axi_ca_ARADDR[15] = \<const0> ;
  assign m_axi_ca_ARADDR[14] = \<const0> ;
  assign m_axi_ca_ARADDR[13] = \<const0> ;
  assign m_axi_ca_ARADDR[12] = \<const0> ;
  assign m_axi_ca_ARADDR[11] = \<const0> ;
  assign m_axi_ca_ARADDR[10] = \<const0> ;
  assign m_axi_ca_ARADDR[9] = \<const0> ;
  assign m_axi_ca_ARADDR[8] = \<const0> ;
  assign m_axi_ca_ARADDR[7] = \<const0> ;
  assign m_axi_ca_ARADDR[6] = \<const0> ;
  assign m_axi_ca_ARADDR[5] = \<const0> ;
  assign m_axi_ca_ARADDR[4] = \<const0> ;
  assign m_axi_ca_ARADDR[3] = \<const0> ;
  assign m_axi_ca_ARADDR[2] = \<const0> ;
  assign m_axi_ca_ARADDR[1] = \<const0> ;
  assign m_axi_ca_ARADDR[0] = \<const0> ;
  assign m_axi_ca_ARBURST[1] = \<const0> ;
  assign m_axi_ca_ARBURST[0] = \<const1> ;
  assign m_axi_ca_ARCACHE[3] = \<const0> ;
  assign m_axi_ca_ARCACHE[2] = \<const0> ;
  assign m_axi_ca_ARCACHE[1] = \<const1> ;
  assign m_axi_ca_ARCACHE[0] = \<const1> ;
  assign m_axi_ca_ARID[0] = \<const0> ;
  assign m_axi_ca_ARLEN[7] = \<const0> ;
  assign m_axi_ca_ARLEN[6] = \<const0> ;
  assign m_axi_ca_ARLEN[5] = \<const0> ;
  assign m_axi_ca_ARLEN[4] = \<const0> ;
  assign m_axi_ca_ARLEN[3] = \<const0> ;
  assign m_axi_ca_ARLEN[2] = \<const0> ;
  assign m_axi_ca_ARLEN[1] = \<const0> ;
  assign m_axi_ca_ARLEN[0] = \<const0> ;
  assign m_axi_ca_ARLOCK[1] = \<const0> ;
  assign m_axi_ca_ARLOCK[0] = \<const0> ;
  assign m_axi_ca_ARPROT[2] = \<const0> ;
  assign m_axi_ca_ARPROT[1] = \<const0> ;
  assign m_axi_ca_ARPROT[0] = \<const0> ;
  assign m_axi_ca_ARQOS[3] = \<const0> ;
  assign m_axi_ca_ARQOS[2] = \<const0> ;
  assign m_axi_ca_ARQOS[1] = \<const0> ;
  assign m_axi_ca_ARQOS[0] = \<const0> ;
  assign m_axi_ca_ARREGION[3] = \<const0> ;
  assign m_axi_ca_ARREGION[2] = \<const0> ;
  assign m_axi_ca_ARREGION[1] = \<const0> ;
  assign m_axi_ca_ARREGION[0] = \<const0> ;
  assign m_axi_ca_ARSIZE[2] = \<const0> ;
  assign m_axi_ca_ARSIZE[1] = \<const1> ;
  assign m_axi_ca_ARSIZE[0] = \<const0> ;
  assign m_axi_ca_ARVALID = \<const0> ;
  assign m_axi_ca_AWADDR[31:2] = \^m_axi_ca_AWADDR [31:2];
  assign m_axi_ca_AWADDR[1] = \<const0> ;
  assign m_axi_ca_AWADDR[0] = \<const0> ;
  assign m_axi_ca_AWBURST[1] = \<const0> ;
  assign m_axi_ca_AWBURST[0] = \<const1> ;
  assign m_axi_ca_AWCACHE[3] = \<const0> ;
  assign m_axi_ca_AWCACHE[2] = \<const0> ;
  assign m_axi_ca_AWCACHE[1] = \<const1> ;
  assign m_axi_ca_AWCACHE[0] = \<const1> ;
  assign m_axi_ca_AWID[0] = \<const0> ;
  assign m_axi_ca_AWLEN[7] = \<const0> ;
  assign m_axi_ca_AWLEN[6] = \<const0> ;
  assign m_axi_ca_AWLEN[5] = \<const0> ;
  assign m_axi_ca_AWLEN[4] = \<const0> ;
  assign m_axi_ca_AWLEN[3:0] = \^m_axi_ca_AWLEN [3:0];
  assign m_axi_ca_AWLOCK[1] = \<const0> ;
  assign m_axi_ca_AWLOCK[0] = \<const0> ;
  assign m_axi_ca_AWPROT[2] = \<const0> ;
  assign m_axi_ca_AWPROT[1] = \<const0> ;
  assign m_axi_ca_AWPROT[0] = \<const0> ;
  assign m_axi_ca_AWQOS[3] = \<const0> ;
  assign m_axi_ca_AWQOS[2] = \<const0> ;
  assign m_axi_ca_AWQOS[1] = \<const0> ;
  assign m_axi_ca_AWQOS[0] = \<const0> ;
  assign m_axi_ca_AWREGION[3] = \<const0> ;
  assign m_axi_ca_AWREGION[2] = \<const0> ;
  assign m_axi_ca_AWREGION[1] = \<const0> ;
  assign m_axi_ca_AWREGION[0] = \<const0> ;
  assign m_axi_ca_AWSIZE[2] = \<const0> ;
  assign m_axi_ca_AWSIZE[1] = \<const1> ;
  assign m_axi_ca_AWSIZE[0] = \<const0> ;
  assign m_axi_ca_WID[0] = \<const0> ;
  assign s_axi_ap_BRESP[1] = \<const0> ;
  assign s_axi_ap_BRESP[0] = \<const0> ;
  assign s_axi_ap_RDATA[31] = \<const0> ;
  assign s_axi_ap_RDATA[30] = \<const0> ;
  assign s_axi_ap_RDATA[29] = \<const0> ;
  assign s_axi_ap_RDATA[28] = \<const0> ;
  assign s_axi_ap_RDATA[27] = \<const0> ;
  assign s_axi_ap_RDATA[26] = \<const0> ;
  assign s_axi_ap_RDATA[25] = \<const0> ;
  assign s_axi_ap_RDATA[24] = \<const0> ;
  assign s_axi_ap_RDATA[23] = \<const0> ;
  assign s_axi_ap_RDATA[22] = \<const0> ;
  assign s_axi_ap_RDATA[21] = \<const0> ;
  assign s_axi_ap_RDATA[20] = \<const0> ;
  assign s_axi_ap_RDATA[19] = \<const0> ;
  assign s_axi_ap_RDATA[18] = \<const0> ;
  assign s_axi_ap_RDATA[17] = \<const0> ;
  assign s_axi_ap_RDATA[16] = \<const0> ;
  assign s_axi_ap_RDATA[15:0] = \^s_axi_ap_RDATA [15:0];
  assign s_axi_ap_RRESP[1] = \<const0> ;
  assign s_axi_ap_RRESP[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_AW_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_AW_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_AW_DATA_WIDTH = "32" *) 
  (* C_M_AXI_AW_ID_WIDTH = "1" *) 
  (* C_M_AXI_AW_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_AW_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_USER_VALUE = "0" *) 
  (* C_M_AXI_AW_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_AW_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_BI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_BI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_BI_ID_WIDTH = "1" *) 
  (* C_M_AXI_BI_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_BI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_USER_VALUE = "0" *) 
  (* C_M_AXI_BI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_BI_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_CA_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_CA_DATA_WIDTH = "32" *) 
  (* C_M_AXI_CA_ID_WIDTH = "1" *) 
  (* C_M_AXI_CA_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_CA_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_USER_VALUE = "0" *) 
  (* C_M_AXI_CA_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_CA_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AP_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_AP_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AP_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_aw_ARADDR({\^m_axi_aw_ARADDR ,NLW_inst_m_axi_aw_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_aw_ARBURST(NLW_inst_m_axi_aw_ARBURST_UNCONNECTED[1:0]),
        .m_axi_aw_ARCACHE(NLW_inst_m_axi_aw_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_aw_ARID(NLW_inst_m_axi_aw_ARID_UNCONNECTED[0]),
        .m_axi_aw_ARLEN({NLW_inst_m_axi_aw_ARLEN_UNCONNECTED[7:4],\^m_axi_aw_ARLEN }),
        .m_axi_aw_ARLOCK(NLW_inst_m_axi_aw_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_aw_ARPROT(NLW_inst_m_axi_aw_ARPROT_UNCONNECTED[2:0]),
        .m_axi_aw_ARQOS(NLW_inst_m_axi_aw_ARQOS_UNCONNECTED[3:0]),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_ARREGION(NLW_inst_m_axi_aw_ARREGION_UNCONNECTED[3:0]),
        .m_axi_aw_ARSIZE(NLW_inst_m_axi_aw_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_aw_ARUSER(NLW_inst_m_axi_aw_ARUSER_UNCONNECTED[0]),
        .m_axi_aw_ARVALID(m_axi_aw_ARVALID),
        .m_axi_aw_AWADDR(NLW_inst_m_axi_aw_AWADDR_UNCONNECTED[31:0]),
        .m_axi_aw_AWBURST(NLW_inst_m_axi_aw_AWBURST_UNCONNECTED[1:0]),
        .m_axi_aw_AWCACHE(NLW_inst_m_axi_aw_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_aw_AWID(NLW_inst_m_axi_aw_AWID_UNCONNECTED[0]),
        .m_axi_aw_AWLEN(NLW_inst_m_axi_aw_AWLEN_UNCONNECTED[7:0]),
        .m_axi_aw_AWLOCK(NLW_inst_m_axi_aw_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_aw_AWPROT(NLW_inst_m_axi_aw_AWPROT_UNCONNECTED[2:0]),
        .m_axi_aw_AWQOS(NLW_inst_m_axi_aw_AWQOS_UNCONNECTED[3:0]),
        .m_axi_aw_AWREADY(1'b0),
        .m_axi_aw_AWREGION(NLW_inst_m_axi_aw_AWREGION_UNCONNECTED[3:0]),
        .m_axi_aw_AWSIZE(NLW_inst_m_axi_aw_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_aw_AWUSER(NLW_inst_m_axi_aw_AWUSER_UNCONNECTED[0]),
        .m_axi_aw_AWVALID(NLW_inst_m_axi_aw_AWVALID_UNCONNECTED),
        .m_axi_aw_BID(1'b0),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BRESP({1'b0,1'b0}),
        .m_axi_aw_BUSER(1'b0),
        .m_axi_aw_BVALID(m_axi_aw_BVALID),
        .m_axi_aw_RDATA(m_axi_aw_RDATA),
        .m_axi_aw_RID(1'b0),
        .m_axi_aw_RLAST(m_axi_aw_RLAST),
        .m_axi_aw_RREADY(m_axi_aw_RREADY),
        .m_axi_aw_RRESP({1'b0,1'b0}),
        .m_axi_aw_RUSER(1'b0),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .m_axi_aw_WDATA(NLW_inst_m_axi_aw_WDATA_UNCONNECTED[31:0]),
        .m_axi_aw_WID(NLW_inst_m_axi_aw_WID_UNCONNECTED[0]),
        .m_axi_aw_WLAST(NLW_inst_m_axi_aw_WLAST_UNCONNECTED),
        .m_axi_aw_WREADY(1'b0),
        .m_axi_aw_WSTRB(NLW_inst_m_axi_aw_WSTRB_UNCONNECTED[3:0]),
        .m_axi_aw_WUSER(NLW_inst_m_axi_aw_WUSER_UNCONNECTED[0]),
        .m_axi_aw_WVALID(NLW_inst_m_axi_aw_WVALID_UNCONNECTED),
        .m_axi_bi_ARADDR({\^m_axi_bi_ARADDR ,NLW_inst_m_axi_bi_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_bi_ARBURST(NLW_inst_m_axi_bi_ARBURST_UNCONNECTED[1:0]),
        .m_axi_bi_ARCACHE(NLW_inst_m_axi_bi_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_bi_ARID(NLW_inst_m_axi_bi_ARID_UNCONNECTED[0]),
        .m_axi_bi_ARLEN({NLW_inst_m_axi_bi_ARLEN_UNCONNECTED[7:4],\^m_axi_bi_ARLEN }),
        .m_axi_bi_ARLOCK(NLW_inst_m_axi_bi_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_bi_ARPROT(NLW_inst_m_axi_bi_ARPROT_UNCONNECTED[2:0]),
        .m_axi_bi_ARQOS(NLW_inst_m_axi_bi_ARQOS_UNCONNECTED[3:0]),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_ARREGION(NLW_inst_m_axi_bi_ARREGION_UNCONNECTED[3:0]),
        .m_axi_bi_ARSIZE(NLW_inst_m_axi_bi_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_bi_ARUSER(NLW_inst_m_axi_bi_ARUSER_UNCONNECTED[0]),
        .m_axi_bi_ARVALID(m_axi_bi_ARVALID),
        .m_axi_bi_AWADDR(NLW_inst_m_axi_bi_AWADDR_UNCONNECTED[31:0]),
        .m_axi_bi_AWBURST(NLW_inst_m_axi_bi_AWBURST_UNCONNECTED[1:0]),
        .m_axi_bi_AWCACHE(NLW_inst_m_axi_bi_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_bi_AWID(NLW_inst_m_axi_bi_AWID_UNCONNECTED[0]),
        .m_axi_bi_AWLEN(NLW_inst_m_axi_bi_AWLEN_UNCONNECTED[7:0]),
        .m_axi_bi_AWLOCK(NLW_inst_m_axi_bi_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_bi_AWPROT(NLW_inst_m_axi_bi_AWPROT_UNCONNECTED[2:0]),
        .m_axi_bi_AWQOS(NLW_inst_m_axi_bi_AWQOS_UNCONNECTED[3:0]),
        .m_axi_bi_AWREADY(1'b0),
        .m_axi_bi_AWREGION(NLW_inst_m_axi_bi_AWREGION_UNCONNECTED[3:0]),
        .m_axi_bi_AWSIZE(NLW_inst_m_axi_bi_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_bi_AWUSER(NLW_inst_m_axi_bi_AWUSER_UNCONNECTED[0]),
        .m_axi_bi_AWVALID(NLW_inst_m_axi_bi_AWVALID_UNCONNECTED),
        .m_axi_bi_BID(1'b0),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BRESP({1'b0,1'b0}),
        .m_axi_bi_BUSER(1'b0),
        .m_axi_bi_BVALID(m_axi_bi_BVALID),
        .m_axi_bi_RDATA(m_axi_bi_RDATA),
        .m_axi_bi_RID(1'b0),
        .m_axi_bi_RLAST(m_axi_bi_RLAST),
        .m_axi_bi_RREADY(m_axi_bi_RREADY),
        .m_axi_bi_RRESP({1'b0,1'b0}),
        .m_axi_bi_RUSER(1'b0),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .m_axi_bi_WDATA(NLW_inst_m_axi_bi_WDATA_UNCONNECTED[31:0]),
        .m_axi_bi_WID(NLW_inst_m_axi_bi_WID_UNCONNECTED[0]),
        .m_axi_bi_WLAST(NLW_inst_m_axi_bi_WLAST_UNCONNECTED),
        .m_axi_bi_WREADY(1'b0),
        .m_axi_bi_WSTRB(NLW_inst_m_axi_bi_WSTRB_UNCONNECTED[3:0]),
        .m_axi_bi_WUSER(NLW_inst_m_axi_bi_WUSER_UNCONNECTED[0]),
        .m_axi_bi_WVALID(NLW_inst_m_axi_bi_WVALID_UNCONNECTED),
        .m_axi_ca_ARADDR(NLW_inst_m_axi_ca_ARADDR_UNCONNECTED[31:0]),
        .m_axi_ca_ARBURST(NLW_inst_m_axi_ca_ARBURST_UNCONNECTED[1:0]),
        .m_axi_ca_ARCACHE(NLW_inst_m_axi_ca_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_ca_ARID(NLW_inst_m_axi_ca_ARID_UNCONNECTED[0]),
        .m_axi_ca_ARLEN(NLW_inst_m_axi_ca_ARLEN_UNCONNECTED[7:0]),
        .m_axi_ca_ARLOCK(NLW_inst_m_axi_ca_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_ca_ARPROT(NLW_inst_m_axi_ca_ARPROT_UNCONNECTED[2:0]),
        .m_axi_ca_ARQOS(NLW_inst_m_axi_ca_ARQOS_UNCONNECTED[3:0]),
        .m_axi_ca_ARREADY(1'b0),
        .m_axi_ca_ARREGION(NLW_inst_m_axi_ca_ARREGION_UNCONNECTED[3:0]),
        .m_axi_ca_ARSIZE(NLW_inst_m_axi_ca_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_ca_ARUSER(NLW_inst_m_axi_ca_ARUSER_UNCONNECTED[0]),
        .m_axi_ca_ARVALID(NLW_inst_m_axi_ca_ARVALID_UNCONNECTED),
        .m_axi_ca_AWADDR({\^m_axi_ca_AWADDR ,NLW_inst_m_axi_ca_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_ca_AWBURST(NLW_inst_m_axi_ca_AWBURST_UNCONNECTED[1:0]),
        .m_axi_ca_AWCACHE(NLW_inst_m_axi_ca_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_ca_AWID(NLW_inst_m_axi_ca_AWID_UNCONNECTED[0]),
        .m_axi_ca_AWLEN({NLW_inst_m_axi_ca_AWLEN_UNCONNECTED[7:4],\^m_axi_ca_AWLEN }),
        .m_axi_ca_AWLOCK(NLW_inst_m_axi_ca_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_ca_AWPROT(NLW_inst_m_axi_ca_AWPROT_UNCONNECTED[2:0]),
        .m_axi_ca_AWQOS(NLW_inst_m_axi_ca_AWQOS_UNCONNECTED[3:0]),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWREGION(NLW_inst_m_axi_ca_AWREGION_UNCONNECTED[3:0]),
        .m_axi_ca_AWSIZE(NLW_inst_m_axi_ca_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_ca_AWUSER(NLW_inst_m_axi_ca_AWUSER_UNCONNECTED[0]),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BID(1'b0),
        .m_axi_ca_BREADY(m_axi_ca_BREADY),
        .m_axi_ca_BRESP({1'b0,1'b0}),
        .m_axi_ca_BUSER(1'b0),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_ca_RID(1'b0),
        .m_axi_ca_RLAST(1'b0),
        .m_axi_ca_RREADY(m_axi_ca_RREADY),
        .m_axi_ca_RRESP({1'b0,1'b0}),
        .m_axi_ca_RUSER(1'b0),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .m_axi_ca_WDATA(m_axi_ca_WDATA),
        .m_axi_ca_WID(NLW_inst_m_axi_ca_WID_UNCONNECTED[0]),
        .m_axi_ca_WLAST(m_axi_ca_WLAST),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WSTRB(m_axi_ca_WSTRB),
        .m_axi_ca_WUSER(NLW_inst_m_axi_ca_WUSER_UNCONNECTED[0]),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .s_axi_ap_ARADDR(s_axi_ap_ARADDR),
        .s_axi_ap_ARREADY(s_axi_ap_ARREADY),
        .s_axi_ap_ARVALID(s_axi_ap_ARVALID),
        .s_axi_ap_AWADDR(s_axi_ap_AWADDR),
        .s_axi_ap_AWREADY(s_axi_ap_AWREADY),
        .s_axi_ap_AWVALID(s_axi_ap_AWVALID),
        .s_axi_ap_BREADY(s_axi_ap_BREADY),
        .s_axi_ap_BRESP(NLW_inst_s_axi_ap_BRESP_UNCONNECTED[1:0]),
        .s_axi_ap_BVALID(s_axi_ap_BVALID),
        .s_axi_ap_RDATA({NLW_inst_s_axi_ap_RDATA_UNCONNECTED[31:16],\^s_axi_ap_RDATA }),
        .s_axi_ap_RREADY(s_axi_ap_RREADY),
        .s_axi_ap_RRESP(NLW_inst_s_axi_ap_RRESP_UNCONNECTED[1:0]),
        .s_axi_ap_RVALID(s_axi_ap_RVALID),
        .s_axi_ap_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_ap_WDATA[15:0]}),
        .s_axi_ap_WREADY(s_axi_ap_WREADY),
        .s_axi_ap_WSTRB({1'b0,1'b0,s_axi_ap_WSTRB[1:0]}),
        .s_axi_ap_WVALID(s_axi_ap_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_AW_ADDR_WIDTH = "32" *) (* C_M_AXI_AW_ARUSER_WIDTH = "1" *) (* C_M_AXI_AW_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_AW_BUSER_WIDTH = "1" *) (* C_M_AXI_AW_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_AW_DATA_WIDTH = "32" *) 
(* C_M_AXI_AW_ID_WIDTH = "1" *) (* C_M_AXI_AW_PROT_VALUE = "3'b000" *) (* C_M_AXI_AW_RUSER_WIDTH = "1" *) 
(* C_M_AXI_AW_USER_VALUE = "0" *) (* C_M_AXI_AW_WSTRB_WIDTH = "4" *) (* C_M_AXI_AW_WUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_ADDR_WIDTH = "32" *) (* C_M_AXI_BI_ARUSER_WIDTH = "1" *) (* C_M_AXI_BI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_BUSER_WIDTH = "1" *) (* C_M_AXI_BI_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_BI_DATA_WIDTH = "32" *) 
(* C_M_AXI_BI_ID_WIDTH = "1" *) (* C_M_AXI_BI_PROT_VALUE = "3'b000" *) (* C_M_AXI_BI_RUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_USER_VALUE = "0" *) (* C_M_AXI_BI_WSTRB_WIDTH = "4" *) (* C_M_AXI_BI_WUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_ADDR_WIDTH = "32" *) (* C_M_AXI_CA_ARUSER_WIDTH = "1" *) (* C_M_AXI_CA_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_BUSER_WIDTH = "1" *) (* C_M_AXI_CA_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_CA_DATA_WIDTH = "32" *) 
(* C_M_AXI_CA_ID_WIDTH = "1" *) (* C_M_AXI_CA_PROT_VALUE = "3'b000" *) (* C_M_AXI_CA_RUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_USER_VALUE = "0" *) (* C_M_AXI_CA_WSTRB_WIDTH = "4" *) (* C_M_AXI_CA_WUSER_WIDTH = "1" *) 
(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AP_ADDR_WIDTH = "6" *) 
(* C_S_AXI_AP_DATA_WIDTH = "32" *) (* C_S_AXI_AP_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top
   (s_axi_ap_AWVALID,
    s_axi_ap_AWREADY,
    s_axi_ap_AWADDR,
    s_axi_ap_WVALID,
    s_axi_ap_WREADY,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_ARVALID,
    s_axi_ap_ARREADY,
    s_axi_ap_ARADDR,
    s_axi_ap_RVALID,
    s_axi_ap_RREADY,
    s_axi_ap_RDATA,
    s_axi_ap_RRESP,
    s_axi_ap_BVALID,
    s_axi_ap_BREADY,
    s_axi_ap_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    m_axi_aw_AWVALID,
    m_axi_aw_AWREADY,
    m_axi_aw_AWADDR,
    m_axi_aw_AWID,
    m_axi_aw_AWLEN,
    m_axi_aw_AWSIZE,
    m_axi_aw_AWBURST,
    m_axi_aw_AWLOCK,
    m_axi_aw_AWCACHE,
    m_axi_aw_AWPROT,
    m_axi_aw_AWQOS,
    m_axi_aw_AWREGION,
    m_axi_aw_AWUSER,
    m_axi_aw_WVALID,
    m_axi_aw_WREADY,
    m_axi_aw_WDATA,
    m_axi_aw_WSTRB,
    m_axi_aw_WLAST,
    m_axi_aw_WID,
    m_axi_aw_WUSER,
    m_axi_aw_ARVALID,
    m_axi_aw_ARREADY,
    m_axi_aw_ARADDR,
    m_axi_aw_ARID,
    m_axi_aw_ARLEN,
    m_axi_aw_ARSIZE,
    m_axi_aw_ARBURST,
    m_axi_aw_ARLOCK,
    m_axi_aw_ARCACHE,
    m_axi_aw_ARPROT,
    m_axi_aw_ARQOS,
    m_axi_aw_ARREGION,
    m_axi_aw_ARUSER,
    m_axi_aw_RVALID,
    m_axi_aw_RREADY,
    m_axi_aw_RDATA,
    m_axi_aw_RLAST,
    m_axi_aw_RID,
    m_axi_aw_RUSER,
    m_axi_aw_RRESP,
    m_axi_aw_BVALID,
    m_axi_aw_BREADY,
    m_axi_aw_BRESP,
    m_axi_aw_BID,
    m_axi_aw_BUSER,
    m_axi_bi_AWVALID,
    m_axi_bi_AWREADY,
    m_axi_bi_AWADDR,
    m_axi_bi_AWID,
    m_axi_bi_AWLEN,
    m_axi_bi_AWSIZE,
    m_axi_bi_AWBURST,
    m_axi_bi_AWLOCK,
    m_axi_bi_AWCACHE,
    m_axi_bi_AWPROT,
    m_axi_bi_AWQOS,
    m_axi_bi_AWREGION,
    m_axi_bi_AWUSER,
    m_axi_bi_WVALID,
    m_axi_bi_WREADY,
    m_axi_bi_WDATA,
    m_axi_bi_WSTRB,
    m_axi_bi_WLAST,
    m_axi_bi_WID,
    m_axi_bi_WUSER,
    m_axi_bi_ARVALID,
    m_axi_bi_ARREADY,
    m_axi_bi_ARADDR,
    m_axi_bi_ARID,
    m_axi_bi_ARLEN,
    m_axi_bi_ARSIZE,
    m_axi_bi_ARBURST,
    m_axi_bi_ARLOCK,
    m_axi_bi_ARCACHE,
    m_axi_bi_ARPROT,
    m_axi_bi_ARQOS,
    m_axi_bi_ARREGION,
    m_axi_bi_ARUSER,
    m_axi_bi_RVALID,
    m_axi_bi_RREADY,
    m_axi_bi_RDATA,
    m_axi_bi_RLAST,
    m_axi_bi_RID,
    m_axi_bi_RUSER,
    m_axi_bi_RRESP,
    m_axi_bi_BVALID,
    m_axi_bi_BREADY,
    m_axi_bi_BRESP,
    m_axi_bi_BID,
    m_axi_bi_BUSER,
    m_axi_ca_AWVALID,
    m_axi_ca_AWREADY,
    m_axi_ca_AWADDR,
    m_axi_ca_AWID,
    m_axi_ca_AWLEN,
    m_axi_ca_AWSIZE,
    m_axi_ca_AWBURST,
    m_axi_ca_AWLOCK,
    m_axi_ca_AWCACHE,
    m_axi_ca_AWPROT,
    m_axi_ca_AWQOS,
    m_axi_ca_AWREGION,
    m_axi_ca_AWUSER,
    m_axi_ca_WVALID,
    m_axi_ca_WREADY,
    m_axi_ca_WDATA,
    m_axi_ca_WSTRB,
    m_axi_ca_WLAST,
    m_axi_ca_WID,
    m_axi_ca_WUSER,
    m_axi_ca_ARVALID,
    m_axi_ca_ARREADY,
    m_axi_ca_ARADDR,
    m_axi_ca_ARID,
    m_axi_ca_ARLEN,
    m_axi_ca_ARSIZE,
    m_axi_ca_ARBURST,
    m_axi_ca_ARLOCK,
    m_axi_ca_ARCACHE,
    m_axi_ca_ARPROT,
    m_axi_ca_ARQOS,
    m_axi_ca_ARREGION,
    m_axi_ca_ARUSER,
    m_axi_ca_RVALID,
    m_axi_ca_RREADY,
    m_axi_ca_RDATA,
    m_axi_ca_RLAST,
    m_axi_ca_RID,
    m_axi_ca_RUSER,
    m_axi_ca_RRESP,
    m_axi_ca_BVALID,
    m_axi_ca_BREADY,
    m_axi_ca_BRESP,
    m_axi_ca_BID,
    m_axi_ca_BUSER);
  input s_axi_ap_AWVALID;
  output s_axi_ap_AWREADY;
  input [5:0]s_axi_ap_AWADDR;
  input s_axi_ap_WVALID;
  output s_axi_ap_WREADY;
  input [31:0]s_axi_ap_WDATA;
  input [3:0]s_axi_ap_WSTRB;
  input s_axi_ap_ARVALID;
  output s_axi_ap_ARREADY;
  input [5:0]s_axi_ap_ARADDR;
  output s_axi_ap_RVALID;
  input s_axi_ap_RREADY;
  output [31:0]s_axi_ap_RDATA;
  output [1:0]s_axi_ap_RRESP;
  output s_axi_ap_BVALID;
  input s_axi_ap_BREADY;
  output [1:0]s_axi_ap_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output m_axi_aw_AWVALID;
  input m_axi_aw_AWREADY;
  output [31:0]m_axi_aw_AWADDR;
  output [0:0]m_axi_aw_AWID;
  output [7:0]m_axi_aw_AWLEN;
  output [2:0]m_axi_aw_AWSIZE;
  output [1:0]m_axi_aw_AWBURST;
  output [1:0]m_axi_aw_AWLOCK;
  output [3:0]m_axi_aw_AWCACHE;
  output [2:0]m_axi_aw_AWPROT;
  output [3:0]m_axi_aw_AWQOS;
  output [3:0]m_axi_aw_AWREGION;
  output [0:0]m_axi_aw_AWUSER;
  output m_axi_aw_WVALID;
  input m_axi_aw_WREADY;
  output [31:0]m_axi_aw_WDATA;
  output [3:0]m_axi_aw_WSTRB;
  output m_axi_aw_WLAST;
  output [0:0]m_axi_aw_WID;
  output [0:0]m_axi_aw_WUSER;
  output m_axi_aw_ARVALID;
  input m_axi_aw_ARREADY;
  output [31:0]m_axi_aw_ARADDR;
  output [0:0]m_axi_aw_ARID;
  output [7:0]m_axi_aw_ARLEN;
  output [2:0]m_axi_aw_ARSIZE;
  output [1:0]m_axi_aw_ARBURST;
  output [1:0]m_axi_aw_ARLOCK;
  output [3:0]m_axi_aw_ARCACHE;
  output [2:0]m_axi_aw_ARPROT;
  output [3:0]m_axi_aw_ARQOS;
  output [3:0]m_axi_aw_ARREGION;
  output [0:0]m_axi_aw_ARUSER;
  input m_axi_aw_RVALID;
  output m_axi_aw_RREADY;
  input [31:0]m_axi_aw_RDATA;
  input m_axi_aw_RLAST;
  input [0:0]m_axi_aw_RID;
  input [0:0]m_axi_aw_RUSER;
  input [1:0]m_axi_aw_RRESP;
  input m_axi_aw_BVALID;
  output m_axi_aw_BREADY;
  input [1:0]m_axi_aw_BRESP;
  input [0:0]m_axi_aw_BID;
  input [0:0]m_axi_aw_BUSER;
  output m_axi_bi_AWVALID;
  input m_axi_bi_AWREADY;
  output [31:0]m_axi_bi_AWADDR;
  output [0:0]m_axi_bi_AWID;
  output [7:0]m_axi_bi_AWLEN;
  output [2:0]m_axi_bi_AWSIZE;
  output [1:0]m_axi_bi_AWBURST;
  output [1:0]m_axi_bi_AWLOCK;
  output [3:0]m_axi_bi_AWCACHE;
  output [2:0]m_axi_bi_AWPROT;
  output [3:0]m_axi_bi_AWQOS;
  output [3:0]m_axi_bi_AWREGION;
  output [0:0]m_axi_bi_AWUSER;
  output m_axi_bi_WVALID;
  input m_axi_bi_WREADY;
  output [31:0]m_axi_bi_WDATA;
  output [3:0]m_axi_bi_WSTRB;
  output m_axi_bi_WLAST;
  output [0:0]m_axi_bi_WID;
  output [0:0]m_axi_bi_WUSER;
  output m_axi_bi_ARVALID;
  input m_axi_bi_ARREADY;
  output [31:0]m_axi_bi_ARADDR;
  output [0:0]m_axi_bi_ARID;
  output [7:0]m_axi_bi_ARLEN;
  output [2:0]m_axi_bi_ARSIZE;
  output [1:0]m_axi_bi_ARBURST;
  output [1:0]m_axi_bi_ARLOCK;
  output [3:0]m_axi_bi_ARCACHE;
  output [2:0]m_axi_bi_ARPROT;
  output [3:0]m_axi_bi_ARQOS;
  output [3:0]m_axi_bi_ARREGION;
  output [0:0]m_axi_bi_ARUSER;
  input m_axi_bi_RVALID;
  output m_axi_bi_RREADY;
  input [31:0]m_axi_bi_RDATA;
  input m_axi_bi_RLAST;
  input [0:0]m_axi_bi_RID;
  input [0:0]m_axi_bi_RUSER;
  input [1:0]m_axi_bi_RRESP;
  input m_axi_bi_BVALID;
  output m_axi_bi_BREADY;
  input [1:0]m_axi_bi_BRESP;
  input [0:0]m_axi_bi_BID;
  input [0:0]m_axi_bi_BUSER;
  output m_axi_ca_AWVALID;
  input m_axi_ca_AWREADY;
  output [31:0]m_axi_ca_AWADDR;
  output [0:0]m_axi_ca_AWID;
  output [7:0]m_axi_ca_AWLEN;
  output [2:0]m_axi_ca_AWSIZE;
  output [1:0]m_axi_ca_AWBURST;
  output [1:0]m_axi_ca_AWLOCK;
  output [3:0]m_axi_ca_AWCACHE;
  output [2:0]m_axi_ca_AWPROT;
  output [3:0]m_axi_ca_AWQOS;
  output [3:0]m_axi_ca_AWREGION;
  output [0:0]m_axi_ca_AWUSER;
  output m_axi_ca_WVALID;
  input m_axi_ca_WREADY;
  output [31:0]m_axi_ca_WDATA;
  output [3:0]m_axi_ca_WSTRB;
  output m_axi_ca_WLAST;
  output [0:0]m_axi_ca_WID;
  output [0:0]m_axi_ca_WUSER;
  output m_axi_ca_ARVALID;
  input m_axi_ca_ARREADY;
  output [31:0]m_axi_ca_ARADDR;
  output [0:0]m_axi_ca_ARID;
  output [7:0]m_axi_ca_ARLEN;
  output [2:0]m_axi_ca_ARSIZE;
  output [1:0]m_axi_ca_ARBURST;
  output [1:0]m_axi_ca_ARLOCK;
  output [3:0]m_axi_ca_ARCACHE;
  output [2:0]m_axi_ca_ARPROT;
  output [3:0]m_axi_ca_ARQOS;
  output [3:0]m_axi_ca_ARREGION;
  output [0:0]m_axi_ca_ARUSER;
  input m_axi_ca_RVALID;
  output m_axi_ca_RREADY;
  input [31:0]m_axi_ca_RDATA;
  input m_axi_ca_RLAST;
  input [0:0]m_axi_ca_RID;
  input [0:0]m_axi_ca_RUSER;
  input [1:0]m_axi_ca_RRESP;
  input m_axi_ca_BVALID;
  output m_axi_ca_BREADY;
  input [1:0]m_axi_ca_BRESP;
  input [0:0]m_axi_ca_BID;
  input [0:0]m_axi_ca_BUSER;

  wire \<const0> ;
  wire Block_entry48_proc_U0_ap_ready;
  wire Block_entry48_proc_U0_ap_start;
  wire [29:0]Block_entry48_proc_U0_m_axi_aw_ARADDR;
  wire Block_entry48_proc_U0_m_axi_aw_RREADY;
  wire [29:0]Block_entry48_proc_U0_m_axi_bi_ARADDR;
  wire Block_entry48_proc_U0_m_axi_bi_RREADY;
  wire [29:0]Block_entry48_proc_U0_m_axi_ca_AWADDR;
  wire Block_entry48_proc_U0_m_axi_ca_BREADY;
  wire [31:0]Block_entry48_proc_U0_m_axi_ca_WDATA;
  wire Block_entry48_proc_U0_n_135;
  wire Block_entry48_proc_U0_n_138;
  wire Block_entry48_proc_U0_n_140;
  wire Block_entry48_proc_U0_n_142;
  wire Block_entry48_proc_U0_n_143;
  wire Block_entry48_proc_U0_n_144;
  wire Block_entry48_proc_U0_n_26;
  wire Block_entry48_proc_U0_n_28;
  wire Block_entry48_proc_U0_n_39;
  wire Block_entry48_proc_U0_n_40;
  wire [1:1]Block_entry_proc_proc_U0_ap_return;
  wire Block_entry_proc_proc_U0_ap_start;
  wire Block_entry_proc_proc_U0_n_2;
  wire [29:1]add_ln206_reg_550;
  wire [30:1]addr_a0;
  wire [30:1]addr_b0;
  wire [30:1]addr_c0;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_3;
  wire ap_idle;
  wire [1:1]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_s_axi_U_n_1;
  wire ap_s_axi_U_n_100;
  wire ap_s_axi_U_n_101;
  wire ap_s_axi_U_n_102;
  wire ap_s_axi_U_n_103;
  wire ap_s_axi_U_n_104;
  wire ap_s_axi_U_n_107;
  wire ap_s_axi_U_n_109;
  wire ap_s_axi_U_n_2;
  wire ap_s_axi_U_n_21;
  wire ap_s_axi_U_n_22;
  wire ap_s_axi_U_n_23;
  wire ap_s_axi_U_n_24;
  wire ap_s_axi_U_n_25;
  wire ap_s_axi_U_n_26;
  wire ap_s_axi_U_n_27;
  wire ap_s_axi_U_n_28;
  wire ap_s_axi_U_n_29;
  wire ap_s_axi_U_n_3;
  wire ap_s_axi_U_n_30;
  wire ap_s_axi_U_n_31;
  wire ap_s_axi_U_n_32;
  wire ap_s_axi_U_n_33;
  wire ap_s_axi_U_n_36;
  wire ap_s_axi_U_n_4;
  wire ap_s_axi_U_n_53;
  wire ap_s_axi_U_n_70;
  wire ap_s_axi_U_n_88;
  wire ap_s_axi_U_n_89;
  wire ap_s_axi_U_n_90;
  wire ap_s_axi_U_n_91;
  wire ap_s_axi_U_n_92;
  wire ap_s_axi_U_n_93;
  wire ap_s_axi_U_n_94;
  wire ap_s_axi_U_n_95;
  wire ap_s_axi_U_n_96;
  wire ap_s_axi_U_n_97;
  wire ap_s_axi_U_n_98;
  wire ap_s_axi_U_n_99;
  wire ap_sync_done;
  wire ap_sync_reg_channel_write_retval_0_cast_loc_channel;
  wire aw_ARREADY;
  wire [31:0]aw_RDATA;
  wire aw_RVALID;
  wire aw_m_axi_U_n_34;
  wire [15:0]b0_q;
  wire bi_ARREADY;
  wire [31:0]bi_RDATA;
  wire bi_RVALID;
  wire bi_m_axi_U_n_34;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire ca_m_axi_U_n_45;
  wire control_s_axi_U_n_0;
  wire control_s_axi_U_n_31;
  wire control_s_axi_U_n_32;
  wire control_s_axi_U_n_63;
  wire control_s_axi_U_n_64;
  wire control_s_axi_U_n_95;
  wire \grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/ap_phi_reg_pp0_iter6_in_a_1_reg_2340 ;
  wire [29:29]\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/sub_ln40_1_fu_469_p2 ;
  wire [29:29]\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/sub_ln40_fu_395_p2 ;
  wire [29:29]\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/sub_ln68_1_fu_553_p2 ;
  wire [29:29]\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/sub_ln68_fu_510_p20_out ;
  wire [29:1]\grp_sa_store_1_fu_201/add_ln93_1_fu_158_p2 ;
  wire [15:1]int_a0_p0;
  wire [15:1]int_b0_q0;
  wire interrupt;
  wire \load_unit/buff_rdata/pop ;
  wire \load_unit/buff_rdata/pop_1 ;
  wire \load_unit/burst_ready ;
  wire \load_unit/burst_ready_4 ;
  wire \load_unit/fifo_rreq/push ;
  wire \load_unit/fifo_rreq/push_2 ;
  wire \load_unit/ready_for_outstanding ;
  wire \load_unit/ready_for_outstanding_0 ;
  wire [15:0]m;
  wire mOutPtr16_out;
  wire [31:2]\^m_axi_aw_ARADDR ;
  wire [3:0]\^m_axi_aw_ARLEN ;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_ARVALID;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [31:0]m_axi_aw_RDATA;
  wire m_axi_aw_RLAST;
  wire m_axi_aw_RREADY;
  wire m_axi_aw_RVALID;
  wire [31:2]\^m_axi_bi_ARADDR ;
  wire [3:0]\^m_axi_bi_ARLEN ;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_ARVALID;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [31:0]m_axi_bi_RDATA;
  wire m_axi_bi_RLAST;
  wire m_axi_bi_RREADY;
  wire m_axi_bi_RVALID;
  wire [31:2]\^m_axi_ca_AWADDR ;
  wire [3:0]\^m_axi_ca_AWLEN ;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BREADY;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RREADY;
  wire m_axi_ca_RVALID;
  wire [31:0]m_axi_ca_WDATA;
  wire m_axi_ca_WLAST;
  wire m_axi_ca_WREADY;
  wire [3:0]m_axi_ca_WSTRB;
  wire m_axi_ca_WVALID;
  wire push;
  wire retval_0_cast_loc_channel_U_n_1;
  wire retval_0_cast_loc_channel_full_n;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARREADY;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWREADY;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [15:0]\^s_axi_ap_RDATA ;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [31:0]s_axi_ap_WDATA;
  wire s_axi_ap_WREADY;
  wire [3:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [16:16]shl_ln40_3_mid2_reg_533;
  wire \store_unit/buff_wdata/mOutPtr18_out ;
  wire \store_unit/buff_wdata/pop ;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/fifo_wreq/push ;
  wire \store_unit/user_resp/pop ;
  wire [16:0]sub43_fu_280_p2;

  assign m_axi_aw_ARADDR[31:2] = \^m_axi_aw_ARADDR [31:2];
  assign m_axi_aw_ARADDR[1] = \<const0> ;
  assign m_axi_aw_ARADDR[0] = \<const0> ;
  assign m_axi_aw_ARBURST[1] = \<const0> ;
  assign m_axi_aw_ARBURST[0] = \<const0> ;
  assign m_axi_aw_ARCACHE[3] = \<const0> ;
  assign m_axi_aw_ARCACHE[2] = \<const0> ;
  assign m_axi_aw_ARCACHE[1] = \<const0> ;
  assign m_axi_aw_ARCACHE[0] = \<const0> ;
  assign m_axi_aw_ARID[0] = \<const0> ;
  assign m_axi_aw_ARLEN[7] = \<const0> ;
  assign m_axi_aw_ARLEN[6] = \<const0> ;
  assign m_axi_aw_ARLEN[5] = \<const0> ;
  assign m_axi_aw_ARLEN[4] = \<const0> ;
  assign m_axi_aw_ARLEN[3:0] = \^m_axi_aw_ARLEN [3:0];
  assign m_axi_aw_ARLOCK[1] = \<const0> ;
  assign m_axi_aw_ARLOCK[0] = \<const0> ;
  assign m_axi_aw_ARPROT[2] = \<const0> ;
  assign m_axi_aw_ARPROT[1] = \<const0> ;
  assign m_axi_aw_ARPROT[0] = \<const0> ;
  assign m_axi_aw_ARQOS[3] = \<const0> ;
  assign m_axi_aw_ARQOS[2] = \<const0> ;
  assign m_axi_aw_ARQOS[1] = \<const0> ;
  assign m_axi_aw_ARQOS[0] = \<const0> ;
  assign m_axi_aw_ARREGION[3] = \<const0> ;
  assign m_axi_aw_ARREGION[2] = \<const0> ;
  assign m_axi_aw_ARREGION[1] = \<const0> ;
  assign m_axi_aw_ARREGION[0] = \<const0> ;
  assign m_axi_aw_ARSIZE[2] = \<const0> ;
  assign m_axi_aw_ARSIZE[1] = \<const0> ;
  assign m_axi_aw_ARSIZE[0] = \<const0> ;
  assign m_axi_aw_ARUSER[0] = \<const0> ;
  assign m_axi_aw_AWADDR[31] = \<const0> ;
  assign m_axi_aw_AWADDR[30] = \<const0> ;
  assign m_axi_aw_AWADDR[29] = \<const0> ;
  assign m_axi_aw_AWADDR[28] = \<const0> ;
  assign m_axi_aw_AWADDR[27] = \<const0> ;
  assign m_axi_aw_AWADDR[26] = \<const0> ;
  assign m_axi_aw_AWADDR[25] = \<const0> ;
  assign m_axi_aw_AWADDR[24] = \<const0> ;
  assign m_axi_aw_AWADDR[23] = \<const0> ;
  assign m_axi_aw_AWADDR[22] = \<const0> ;
  assign m_axi_aw_AWADDR[21] = \<const0> ;
  assign m_axi_aw_AWADDR[20] = \<const0> ;
  assign m_axi_aw_AWADDR[19] = \<const0> ;
  assign m_axi_aw_AWADDR[18] = \<const0> ;
  assign m_axi_aw_AWADDR[17] = \<const0> ;
  assign m_axi_aw_AWADDR[16] = \<const0> ;
  assign m_axi_aw_AWADDR[15] = \<const0> ;
  assign m_axi_aw_AWADDR[14] = \<const0> ;
  assign m_axi_aw_AWADDR[13] = \<const0> ;
  assign m_axi_aw_AWADDR[12] = \<const0> ;
  assign m_axi_aw_AWADDR[11] = \<const0> ;
  assign m_axi_aw_AWADDR[10] = \<const0> ;
  assign m_axi_aw_AWADDR[9] = \<const0> ;
  assign m_axi_aw_AWADDR[8] = \<const0> ;
  assign m_axi_aw_AWADDR[7] = \<const0> ;
  assign m_axi_aw_AWADDR[6] = \<const0> ;
  assign m_axi_aw_AWADDR[5] = \<const0> ;
  assign m_axi_aw_AWADDR[4] = \<const0> ;
  assign m_axi_aw_AWADDR[3] = \<const0> ;
  assign m_axi_aw_AWADDR[2] = \<const0> ;
  assign m_axi_aw_AWADDR[1] = \<const0> ;
  assign m_axi_aw_AWADDR[0] = \<const0> ;
  assign m_axi_aw_AWBURST[1] = \<const0> ;
  assign m_axi_aw_AWBURST[0] = \<const0> ;
  assign m_axi_aw_AWCACHE[3] = \<const0> ;
  assign m_axi_aw_AWCACHE[2] = \<const0> ;
  assign m_axi_aw_AWCACHE[1] = \<const0> ;
  assign m_axi_aw_AWCACHE[0] = \<const0> ;
  assign m_axi_aw_AWID[0] = \<const0> ;
  assign m_axi_aw_AWLEN[7] = \<const0> ;
  assign m_axi_aw_AWLEN[6] = \<const0> ;
  assign m_axi_aw_AWLEN[5] = \<const0> ;
  assign m_axi_aw_AWLEN[4] = \<const0> ;
  assign m_axi_aw_AWLEN[3] = \<const0> ;
  assign m_axi_aw_AWLEN[2] = \<const0> ;
  assign m_axi_aw_AWLEN[1] = \<const0> ;
  assign m_axi_aw_AWLEN[0] = \<const0> ;
  assign m_axi_aw_AWLOCK[1] = \<const0> ;
  assign m_axi_aw_AWLOCK[0] = \<const0> ;
  assign m_axi_aw_AWPROT[2] = \<const0> ;
  assign m_axi_aw_AWPROT[1] = \<const0> ;
  assign m_axi_aw_AWPROT[0] = \<const0> ;
  assign m_axi_aw_AWQOS[3] = \<const0> ;
  assign m_axi_aw_AWQOS[2] = \<const0> ;
  assign m_axi_aw_AWQOS[1] = \<const0> ;
  assign m_axi_aw_AWQOS[0] = \<const0> ;
  assign m_axi_aw_AWREGION[3] = \<const0> ;
  assign m_axi_aw_AWREGION[2] = \<const0> ;
  assign m_axi_aw_AWREGION[1] = \<const0> ;
  assign m_axi_aw_AWREGION[0] = \<const0> ;
  assign m_axi_aw_AWSIZE[2] = \<const0> ;
  assign m_axi_aw_AWSIZE[1] = \<const0> ;
  assign m_axi_aw_AWSIZE[0] = \<const0> ;
  assign m_axi_aw_AWUSER[0] = \<const0> ;
  assign m_axi_aw_AWVALID = \<const0> ;
  assign m_axi_aw_WDATA[31] = \<const0> ;
  assign m_axi_aw_WDATA[30] = \<const0> ;
  assign m_axi_aw_WDATA[29] = \<const0> ;
  assign m_axi_aw_WDATA[28] = \<const0> ;
  assign m_axi_aw_WDATA[27] = \<const0> ;
  assign m_axi_aw_WDATA[26] = \<const0> ;
  assign m_axi_aw_WDATA[25] = \<const0> ;
  assign m_axi_aw_WDATA[24] = \<const0> ;
  assign m_axi_aw_WDATA[23] = \<const0> ;
  assign m_axi_aw_WDATA[22] = \<const0> ;
  assign m_axi_aw_WDATA[21] = \<const0> ;
  assign m_axi_aw_WDATA[20] = \<const0> ;
  assign m_axi_aw_WDATA[19] = \<const0> ;
  assign m_axi_aw_WDATA[18] = \<const0> ;
  assign m_axi_aw_WDATA[17] = \<const0> ;
  assign m_axi_aw_WDATA[16] = \<const0> ;
  assign m_axi_aw_WDATA[15] = \<const0> ;
  assign m_axi_aw_WDATA[14] = \<const0> ;
  assign m_axi_aw_WDATA[13] = \<const0> ;
  assign m_axi_aw_WDATA[12] = \<const0> ;
  assign m_axi_aw_WDATA[11] = \<const0> ;
  assign m_axi_aw_WDATA[10] = \<const0> ;
  assign m_axi_aw_WDATA[9] = \<const0> ;
  assign m_axi_aw_WDATA[8] = \<const0> ;
  assign m_axi_aw_WDATA[7] = \<const0> ;
  assign m_axi_aw_WDATA[6] = \<const0> ;
  assign m_axi_aw_WDATA[5] = \<const0> ;
  assign m_axi_aw_WDATA[4] = \<const0> ;
  assign m_axi_aw_WDATA[3] = \<const0> ;
  assign m_axi_aw_WDATA[2] = \<const0> ;
  assign m_axi_aw_WDATA[1] = \<const0> ;
  assign m_axi_aw_WDATA[0] = \<const0> ;
  assign m_axi_aw_WID[0] = \<const0> ;
  assign m_axi_aw_WLAST = \<const0> ;
  assign m_axi_aw_WSTRB[3] = \<const0> ;
  assign m_axi_aw_WSTRB[2] = \<const0> ;
  assign m_axi_aw_WSTRB[1] = \<const0> ;
  assign m_axi_aw_WSTRB[0] = \<const0> ;
  assign m_axi_aw_WUSER[0] = \<const0> ;
  assign m_axi_aw_WVALID = \<const0> ;
  assign m_axi_bi_ARADDR[31:2] = \^m_axi_bi_ARADDR [31:2];
  assign m_axi_bi_ARADDR[1] = \<const0> ;
  assign m_axi_bi_ARADDR[0] = \<const0> ;
  assign m_axi_bi_ARBURST[1] = \<const0> ;
  assign m_axi_bi_ARBURST[0] = \<const0> ;
  assign m_axi_bi_ARCACHE[3] = \<const0> ;
  assign m_axi_bi_ARCACHE[2] = \<const0> ;
  assign m_axi_bi_ARCACHE[1] = \<const0> ;
  assign m_axi_bi_ARCACHE[0] = \<const0> ;
  assign m_axi_bi_ARID[0] = \<const0> ;
  assign m_axi_bi_ARLEN[7] = \<const0> ;
  assign m_axi_bi_ARLEN[6] = \<const0> ;
  assign m_axi_bi_ARLEN[5] = \<const0> ;
  assign m_axi_bi_ARLEN[4] = \<const0> ;
  assign m_axi_bi_ARLEN[3:0] = \^m_axi_bi_ARLEN [3:0];
  assign m_axi_bi_ARLOCK[1] = \<const0> ;
  assign m_axi_bi_ARLOCK[0] = \<const0> ;
  assign m_axi_bi_ARPROT[2] = \<const0> ;
  assign m_axi_bi_ARPROT[1] = \<const0> ;
  assign m_axi_bi_ARPROT[0] = \<const0> ;
  assign m_axi_bi_ARQOS[3] = \<const0> ;
  assign m_axi_bi_ARQOS[2] = \<const0> ;
  assign m_axi_bi_ARQOS[1] = \<const0> ;
  assign m_axi_bi_ARQOS[0] = \<const0> ;
  assign m_axi_bi_ARREGION[3] = \<const0> ;
  assign m_axi_bi_ARREGION[2] = \<const0> ;
  assign m_axi_bi_ARREGION[1] = \<const0> ;
  assign m_axi_bi_ARREGION[0] = \<const0> ;
  assign m_axi_bi_ARSIZE[2] = \<const0> ;
  assign m_axi_bi_ARSIZE[1] = \<const0> ;
  assign m_axi_bi_ARSIZE[0] = \<const0> ;
  assign m_axi_bi_ARUSER[0] = \<const0> ;
  assign m_axi_bi_AWADDR[31] = \<const0> ;
  assign m_axi_bi_AWADDR[30] = \<const0> ;
  assign m_axi_bi_AWADDR[29] = \<const0> ;
  assign m_axi_bi_AWADDR[28] = \<const0> ;
  assign m_axi_bi_AWADDR[27] = \<const0> ;
  assign m_axi_bi_AWADDR[26] = \<const0> ;
  assign m_axi_bi_AWADDR[25] = \<const0> ;
  assign m_axi_bi_AWADDR[24] = \<const0> ;
  assign m_axi_bi_AWADDR[23] = \<const0> ;
  assign m_axi_bi_AWADDR[22] = \<const0> ;
  assign m_axi_bi_AWADDR[21] = \<const0> ;
  assign m_axi_bi_AWADDR[20] = \<const0> ;
  assign m_axi_bi_AWADDR[19] = \<const0> ;
  assign m_axi_bi_AWADDR[18] = \<const0> ;
  assign m_axi_bi_AWADDR[17] = \<const0> ;
  assign m_axi_bi_AWADDR[16] = \<const0> ;
  assign m_axi_bi_AWADDR[15] = \<const0> ;
  assign m_axi_bi_AWADDR[14] = \<const0> ;
  assign m_axi_bi_AWADDR[13] = \<const0> ;
  assign m_axi_bi_AWADDR[12] = \<const0> ;
  assign m_axi_bi_AWADDR[11] = \<const0> ;
  assign m_axi_bi_AWADDR[10] = \<const0> ;
  assign m_axi_bi_AWADDR[9] = \<const0> ;
  assign m_axi_bi_AWADDR[8] = \<const0> ;
  assign m_axi_bi_AWADDR[7] = \<const0> ;
  assign m_axi_bi_AWADDR[6] = \<const0> ;
  assign m_axi_bi_AWADDR[5] = \<const0> ;
  assign m_axi_bi_AWADDR[4] = \<const0> ;
  assign m_axi_bi_AWADDR[3] = \<const0> ;
  assign m_axi_bi_AWADDR[2] = \<const0> ;
  assign m_axi_bi_AWADDR[1] = \<const0> ;
  assign m_axi_bi_AWADDR[0] = \<const0> ;
  assign m_axi_bi_AWBURST[1] = \<const0> ;
  assign m_axi_bi_AWBURST[0] = \<const0> ;
  assign m_axi_bi_AWCACHE[3] = \<const0> ;
  assign m_axi_bi_AWCACHE[2] = \<const0> ;
  assign m_axi_bi_AWCACHE[1] = \<const0> ;
  assign m_axi_bi_AWCACHE[0] = \<const0> ;
  assign m_axi_bi_AWID[0] = \<const0> ;
  assign m_axi_bi_AWLEN[7] = \<const0> ;
  assign m_axi_bi_AWLEN[6] = \<const0> ;
  assign m_axi_bi_AWLEN[5] = \<const0> ;
  assign m_axi_bi_AWLEN[4] = \<const0> ;
  assign m_axi_bi_AWLEN[3] = \<const0> ;
  assign m_axi_bi_AWLEN[2] = \<const0> ;
  assign m_axi_bi_AWLEN[1] = \<const0> ;
  assign m_axi_bi_AWLEN[0] = \<const0> ;
  assign m_axi_bi_AWLOCK[1] = \<const0> ;
  assign m_axi_bi_AWLOCK[0] = \<const0> ;
  assign m_axi_bi_AWPROT[2] = \<const0> ;
  assign m_axi_bi_AWPROT[1] = \<const0> ;
  assign m_axi_bi_AWPROT[0] = \<const0> ;
  assign m_axi_bi_AWQOS[3] = \<const0> ;
  assign m_axi_bi_AWQOS[2] = \<const0> ;
  assign m_axi_bi_AWQOS[1] = \<const0> ;
  assign m_axi_bi_AWQOS[0] = \<const0> ;
  assign m_axi_bi_AWREGION[3] = \<const0> ;
  assign m_axi_bi_AWREGION[2] = \<const0> ;
  assign m_axi_bi_AWREGION[1] = \<const0> ;
  assign m_axi_bi_AWREGION[0] = \<const0> ;
  assign m_axi_bi_AWSIZE[2] = \<const0> ;
  assign m_axi_bi_AWSIZE[1] = \<const0> ;
  assign m_axi_bi_AWSIZE[0] = \<const0> ;
  assign m_axi_bi_AWUSER[0] = \<const0> ;
  assign m_axi_bi_AWVALID = \<const0> ;
  assign m_axi_bi_WDATA[31] = \<const0> ;
  assign m_axi_bi_WDATA[30] = \<const0> ;
  assign m_axi_bi_WDATA[29] = \<const0> ;
  assign m_axi_bi_WDATA[28] = \<const0> ;
  assign m_axi_bi_WDATA[27] = \<const0> ;
  assign m_axi_bi_WDATA[26] = \<const0> ;
  assign m_axi_bi_WDATA[25] = \<const0> ;
  assign m_axi_bi_WDATA[24] = \<const0> ;
  assign m_axi_bi_WDATA[23] = \<const0> ;
  assign m_axi_bi_WDATA[22] = \<const0> ;
  assign m_axi_bi_WDATA[21] = \<const0> ;
  assign m_axi_bi_WDATA[20] = \<const0> ;
  assign m_axi_bi_WDATA[19] = \<const0> ;
  assign m_axi_bi_WDATA[18] = \<const0> ;
  assign m_axi_bi_WDATA[17] = \<const0> ;
  assign m_axi_bi_WDATA[16] = \<const0> ;
  assign m_axi_bi_WDATA[15] = \<const0> ;
  assign m_axi_bi_WDATA[14] = \<const0> ;
  assign m_axi_bi_WDATA[13] = \<const0> ;
  assign m_axi_bi_WDATA[12] = \<const0> ;
  assign m_axi_bi_WDATA[11] = \<const0> ;
  assign m_axi_bi_WDATA[10] = \<const0> ;
  assign m_axi_bi_WDATA[9] = \<const0> ;
  assign m_axi_bi_WDATA[8] = \<const0> ;
  assign m_axi_bi_WDATA[7] = \<const0> ;
  assign m_axi_bi_WDATA[6] = \<const0> ;
  assign m_axi_bi_WDATA[5] = \<const0> ;
  assign m_axi_bi_WDATA[4] = \<const0> ;
  assign m_axi_bi_WDATA[3] = \<const0> ;
  assign m_axi_bi_WDATA[2] = \<const0> ;
  assign m_axi_bi_WDATA[1] = \<const0> ;
  assign m_axi_bi_WDATA[0] = \<const0> ;
  assign m_axi_bi_WID[0] = \<const0> ;
  assign m_axi_bi_WLAST = \<const0> ;
  assign m_axi_bi_WSTRB[3] = \<const0> ;
  assign m_axi_bi_WSTRB[2] = \<const0> ;
  assign m_axi_bi_WSTRB[1] = \<const0> ;
  assign m_axi_bi_WSTRB[0] = \<const0> ;
  assign m_axi_bi_WUSER[0] = \<const0> ;
  assign m_axi_bi_WVALID = \<const0> ;
  assign m_axi_ca_ARADDR[31] = \<const0> ;
  assign m_axi_ca_ARADDR[30] = \<const0> ;
  assign m_axi_ca_ARADDR[29] = \<const0> ;
  assign m_axi_ca_ARADDR[28] = \<const0> ;
  assign m_axi_ca_ARADDR[27] = \<const0> ;
  assign m_axi_ca_ARADDR[26] = \<const0> ;
  assign m_axi_ca_ARADDR[25] = \<const0> ;
  assign m_axi_ca_ARADDR[24] = \<const0> ;
  assign m_axi_ca_ARADDR[23] = \<const0> ;
  assign m_axi_ca_ARADDR[22] = \<const0> ;
  assign m_axi_ca_ARADDR[21] = \<const0> ;
  assign m_axi_ca_ARADDR[20] = \<const0> ;
  assign m_axi_ca_ARADDR[19] = \<const0> ;
  assign m_axi_ca_ARADDR[18] = \<const0> ;
  assign m_axi_ca_ARADDR[17] = \<const0> ;
  assign m_axi_ca_ARADDR[16] = \<const0> ;
  assign m_axi_ca_ARADDR[15] = \<const0> ;
  assign m_axi_ca_ARADDR[14] = \<const0> ;
  assign m_axi_ca_ARADDR[13] = \<const0> ;
  assign m_axi_ca_ARADDR[12] = \<const0> ;
  assign m_axi_ca_ARADDR[11] = \<const0> ;
  assign m_axi_ca_ARADDR[10] = \<const0> ;
  assign m_axi_ca_ARADDR[9] = \<const0> ;
  assign m_axi_ca_ARADDR[8] = \<const0> ;
  assign m_axi_ca_ARADDR[7] = \<const0> ;
  assign m_axi_ca_ARADDR[6] = \<const0> ;
  assign m_axi_ca_ARADDR[5] = \<const0> ;
  assign m_axi_ca_ARADDR[4] = \<const0> ;
  assign m_axi_ca_ARADDR[3] = \<const0> ;
  assign m_axi_ca_ARADDR[2] = \<const0> ;
  assign m_axi_ca_ARADDR[1] = \<const0> ;
  assign m_axi_ca_ARADDR[0] = \<const0> ;
  assign m_axi_ca_ARBURST[1] = \<const0> ;
  assign m_axi_ca_ARBURST[0] = \<const0> ;
  assign m_axi_ca_ARCACHE[3] = \<const0> ;
  assign m_axi_ca_ARCACHE[2] = \<const0> ;
  assign m_axi_ca_ARCACHE[1] = \<const0> ;
  assign m_axi_ca_ARCACHE[0] = \<const0> ;
  assign m_axi_ca_ARID[0] = \<const0> ;
  assign m_axi_ca_ARLEN[7] = \<const0> ;
  assign m_axi_ca_ARLEN[6] = \<const0> ;
  assign m_axi_ca_ARLEN[5] = \<const0> ;
  assign m_axi_ca_ARLEN[4] = \<const0> ;
  assign m_axi_ca_ARLEN[3] = \<const0> ;
  assign m_axi_ca_ARLEN[2] = \<const0> ;
  assign m_axi_ca_ARLEN[1] = \<const0> ;
  assign m_axi_ca_ARLEN[0] = \<const0> ;
  assign m_axi_ca_ARLOCK[1] = \<const0> ;
  assign m_axi_ca_ARLOCK[0] = \<const0> ;
  assign m_axi_ca_ARPROT[2] = \<const0> ;
  assign m_axi_ca_ARPROT[1] = \<const0> ;
  assign m_axi_ca_ARPROT[0] = \<const0> ;
  assign m_axi_ca_ARQOS[3] = \<const0> ;
  assign m_axi_ca_ARQOS[2] = \<const0> ;
  assign m_axi_ca_ARQOS[1] = \<const0> ;
  assign m_axi_ca_ARQOS[0] = \<const0> ;
  assign m_axi_ca_ARREGION[3] = \<const0> ;
  assign m_axi_ca_ARREGION[2] = \<const0> ;
  assign m_axi_ca_ARREGION[1] = \<const0> ;
  assign m_axi_ca_ARREGION[0] = \<const0> ;
  assign m_axi_ca_ARSIZE[2] = \<const0> ;
  assign m_axi_ca_ARSIZE[1] = \<const0> ;
  assign m_axi_ca_ARSIZE[0] = \<const0> ;
  assign m_axi_ca_ARUSER[0] = \<const0> ;
  assign m_axi_ca_ARVALID = \<const0> ;
  assign m_axi_ca_AWADDR[31:2] = \^m_axi_ca_AWADDR [31:2];
  assign m_axi_ca_AWADDR[1] = \<const0> ;
  assign m_axi_ca_AWADDR[0] = \<const0> ;
  assign m_axi_ca_AWBURST[1] = \<const0> ;
  assign m_axi_ca_AWBURST[0] = \<const0> ;
  assign m_axi_ca_AWCACHE[3] = \<const0> ;
  assign m_axi_ca_AWCACHE[2] = \<const0> ;
  assign m_axi_ca_AWCACHE[1] = \<const0> ;
  assign m_axi_ca_AWCACHE[0] = \<const0> ;
  assign m_axi_ca_AWID[0] = \<const0> ;
  assign m_axi_ca_AWLEN[7] = \<const0> ;
  assign m_axi_ca_AWLEN[6] = \<const0> ;
  assign m_axi_ca_AWLEN[5] = \<const0> ;
  assign m_axi_ca_AWLEN[4] = \<const0> ;
  assign m_axi_ca_AWLEN[3:0] = \^m_axi_ca_AWLEN [3:0];
  assign m_axi_ca_AWLOCK[1] = \<const0> ;
  assign m_axi_ca_AWLOCK[0] = \<const0> ;
  assign m_axi_ca_AWPROT[2] = \<const0> ;
  assign m_axi_ca_AWPROT[1] = \<const0> ;
  assign m_axi_ca_AWPROT[0] = \<const0> ;
  assign m_axi_ca_AWQOS[3] = \<const0> ;
  assign m_axi_ca_AWQOS[2] = \<const0> ;
  assign m_axi_ca_AWQOS[1] = \<const0> ;
  assign m_axi_ca_AWQOS[0] = \<const0> ;
  assign m_axi_ca_AWREGION[3] = \<const0> ;
  assign m_axi_ca_AWREGION[2] = \<const0> ;
  assign m_axi_ca_AWREGION[1] = \<const0> ;
  assign m_axi_ca_AWREGION[0] = \<const0> ;
  assign m_axi_ca_AWSIZE[2] = \<const0> ;
  assign m_axi_ca_AWSIZE[1] = \<const0> ;
  assign m_axi_ca_AWSIZE[0] = \<const0> ;
  assign m_axi_ca_AWUSER[0] = \<const0> ;
  assign m_axi_ca_WID[0] = \<const0> ;
  assign m_axi_ca_WUSER[0] = \<const0> ;
  assign s_axi_ap_BRESP[1] = \<const0> ;
  assign s_axi_ap_BRESP[0] = \<const0> ;
  assign s_axi_ap_RDATA[31] = \<const0> ;
  assign s_axi_ap_RDATA[30] = \<const0> ;
  assign s_axi_ap_RDATA[29] = \<const0> ;
  assign s_axi_ap_RDATA[28] = \<const0> ;
  assign s_axi_ap_RDATA[27] = \<const0> ;
  assign s_axi_ap_RDATA[26] = \<const0> ;
  assign s_axi_ap_RDATA[25] = \<const0> ;
  assign s_axi_ap_RDATA[24] = \<const0> ;
  assign s_axi_ap_RDATA[23] = \<const0> ;
  assign s_axi_ap_RDATA[22] = \<const0> ;
  assign s_axi_ap_RDATA[21] = \<const0> ;
  assign s_axi_ap_RDATA[20] = \<const0> ;
  assign s_axi_ap_RDATA[19] = \<const0> ;
  assign s_axi_ap_RDATA[18] = \<const0> ;
  assign s_axi_ap_RDATA[17] = \<const0> ;
  assign s_axi_ap_RDATA[16] = \<const0> ;
  assign s_axi_ap_RDATA[15:0] = \^s_axi_ap_RDATA [15:0];
  assign s_axi_ap_RRESP[1] = \<const0> ;
  assign s_axi_ap_RRESP[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Block_entry48_proc Block_entry48_proc_U0
       (.Block_entry48_proc_U0_ap_start(Block_entry48_proc_U0_ap_start),
        .Block_entry48_proc_U0_m_axi_aw_RREADY(Block_entry48_proc_U0_m_axi_aw_RREADY),
        .Block_entry48_proc_U0_m_axi_bi_RREADY(Block_entry48_proc_U0_m_axi_bi_RREADY),
        .Block_entry48_proc_U0_m_axi_ca_BREADY(Block_entry48_proc_U0_m_axi_ca_BREADY),
        .Block_entry_proc_proc_U0_ap_start(Block_entry_proc_proc_U0_ap_start),
        .CO(ap_s_axi_U_n_70),
        .D(ap_s_axi_U_n_32),
        .DI(ap_s_axi_U_n_53),
        .E(ap_s_axi_U_n_109),
        .O(\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/sub_ln40_fu_395_p2 ),
        .P(shl_ln40_3_mid2_reg_533),
        .Q(b0_q),
        .S({ap_s_axi_U_n_21,ap_s_axi_U_n_22,ap_s_axi_U_n_23,ap_s_axi_U_n_24}),
        .\SRL_SIG_reg[0][1] (retval_0_cast_loc_channel_U_n_1),
        .\add_ln206_reg_550_reg[29]_0 ({add_ln206_reg_550[29],add_ln206_reg_550[16:1]}),
        .\add_ln206_reg_550_reg[29]_1 (\grp_sa_store_1_fu_201/add_ln93_1_fu_158_p2 [29]),
        .\ap_CS_fsm_reg[0]_0 (Block_entry48_proc_U0_n_40),
        .\ap_CS_fsm_reg[16]_0 ({Block_entry48_proc_U0_ap_ready,Block_entry48_proc_U0_n_135}),
        .\ap_CS_fsm_reg[16]_1 (ap_s_axi_U_n_36),
        .\ap_CS_fsm_reg[1]_0 (Block_entry48_proc_U0_n_28),
        .\ap_CS_fsm_reg[3]_0 (Block_entry48_proc_U0_n_26),
        .ap_NS_fsm18_out(ap_NS_fsm18_out),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_8(ap_done_reg_3),
        .ap_idle(ap_idle),
        .ap_phi_reg_pp0_iter6_in_a_1_reg_2340(\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/ap_phi_reg_pp0_iter6_in_a_1_reg_2340 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Block_entry48_proc_U0_n_138),
        .ap_rst_n_1(Block_entry48_proc_U0_n_140),
        .ap_rst_n_2(Block_entry48_proc_U0_n_142),
        .ap_rst_n_3(Block_entry48_proc_U0_n_143),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_done(ap_sync_done),
        .ap_sync_reg_channel_write_retval_0_cast_loc_channel(ap_sync_reg_channel_write_retval_0_cast_loc_channel),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .din(Block_entry48_proc_U0_m_axi_ca_WDATA),
        .dout({\load_unit/burst_ready ,aw_RDATA}),
        .\icmp_ln186_reg_782_pp0_iter1_reg_reg[0] (Block_entry48_proc_U0_m_axi_aw_ARADDR),
        .\icmp_ln39_reg_786_pp0_iter5_reg_reg[0] (Block_entry48_proc_U0_n_39),
        .in(Block_entry48_proc_U0_m_axi_bi_ARADDR),
        .mOutPtr16_out(mOutPtr16_out),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .\mOutPtr_reg[2] (ca_m_axi_U_n_45),
        .mem_reg(aw_m_axi_U_n_34),
        .mem_reg_0(bi_m_axi_U_n_34),
        .mul_ln146_reg_515_reg_0(ap_s_axi_U_n_107),
        .mul_ln146_reg_515_reg_1(int_b0_q0),
        .mul_ln146_reg_515_reg_2(int_a0_p0),
        .mul_ln61_reg_814_reg(\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/sub_ln68_fu_510_p20_out ),
        .mul_ln61_reg_814_reg_0(\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/sub_ln68_1_fu_553_p2 ),
        .mul_ln61_reg_814_reg_1({ap_s_axi_U_n_1,ap_s_axi_U_n_2,ap_s_axi_U_n_3,ap_s_axi_U_n_4}),
        .mul_ln61_reg_814_reg_2({ap_s_axi_U_n_28,ap_s_axi_U_n_29,ap_s_axi_U_n_30,ap_s_axi_U_n_31}),
        .mul_ln61_reg_814_reg_3({ap_s_axi_U_n_25,ap_s_axi_U_n_26,ap_s_axi_U_n_27}),
        .pop(\load_unit/buff_rdata/pop_1 ),
        .pop_1(\load_unit/buff_rdata/pop ),
        .pop_5(\store_unit/user_resp/pop ),
        .pop_7(\store_unit/buff_wdata/pop ),
        .push(\load_unit/fifo_rreq/push_2 ),
        .push_0(\load_unit/fifo_rreq/push ),
        .push_3(\store_unit/fifo_wreq/push ),
        .push_4(\store_unit/buff_wdata/push ),
        .push_6(push),
        .ready_for_outstanding(\load_unit/ready_for_outstanding_0 ),
        .ready_for_outstanding_2(\load_unit/ready_for_outstanding ),
        .ready_for_outstanding_reg({\load_unit/burst_ready_4 ,bi_RDATA}),
        .retval_0_cast_loc_channel_full_n(retval_0_cast_loc_channel_full_n),
        .\retval_0_reg_152_reg[1]_0 (Block_entry48_proc_U0_n_144),
        .shl_ln40_3_mid2_reg_533_reg_0(\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/sub_ln40_1_fu_469_p2 ),
        .shl_ln40_3_mid2_reg_533_reg_1(m),
        .\sub43_reg_500_reg[16]_0 (sub43_fu_280_p2),
        .\trunc_ln1_reg_233_reg[10] ({ap_s_axi_U_n_95,ap_s_axi_U_n_96,ap_s_axi_U_n_97,ap_s_axi_U_n_98}),
        .\trunc_ln1_reg_233_reg[14] ({ap_s_axi_U_n_99,ap_s_axi_U_n_100,ap_s_axi_U_n_101,ap_s_axi_U_n_102}),
        .\trunc_ln1_reg_233_reg[18] (\grp_sa_store_1_fu_201/add_ln93_1_fu_158_p2 [16:1]),
        .\trunc_ln1_reg_233_reg[18]_0 ({ap_s_axi_U_n_103,ap_s_axi_U_n_104}),
        .\trunc_ln1_reg_233_reg[29] (Block_entry48_proc_U0_m_axi_ca_AWADDR),
        .\trunc_ln1_reg_233_reg[29]_0 (control_s_axi_U_n_95),
        .\trunc_ln1_reg_233_reg[29]_1 (addr_c0[30:2]),
        .\trunc_ln1_reg_233_reg[2] ({ap_s_axi_U_n_88,ap_s_axi_U_n_89,ap_s_axi_U_n_90,addr_c0[1]}),
        .\trunc_ln1_reg_233_reg[6] ({ap_s_axi_U_n_91,ap_s_axi_U_n_92,ap_s_axi_U_n_93,ap_s_axi_U_n_94}),
        .\trunc_ln3_reg_809_reg[29] (control_s_axi_U_n_0),
        .\trunc_ln40_1_reg_831_reg[22] (ap_s_axi_U_n_33),
        .\trunc_ln40_1_reg_831_reg[29] (addr_a0),
        .\trunc_ln40_1_reg_831_reg[29]_0 (control_s_axi_U_n_31),
        .\trunc_ln4_reg_836_reg[29] (control_s_axi_U_n_32),
        .\trunc_ln68_1_reg_841_reg[29] (addr_b0),
        .\trunc_ln68_1_reg_841_reg[29]_0 (control_s_axi_U_n_63),
        .\trunc_ln_reg_228_reg[29] (control_s_axi_U_n_64));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Block_entry_proc_proc Block_entry_proc_proc_U0
       (.Block_entry_proc_proc_U0_ap_return(Block_entry_proc_proc_U0_ap_return),
        .Block_entry_proc_proc_U0_ap_start(Block_entry_proc_proc_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_3),
        .ap_done_reg_reg_0(Block_entry_proc_proc_U0_n_2),
        .ap_done_reg_reg_1(Block_entry48_proc_U0_n_140),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n_inv(ap_rst_n_inv));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ap_s_axi ap_s_axi_U
       (.Block_entry48_proc_U0_ap_start(Block_entry48_proc_U0_ap_start),
        .Block_entry_proc_proc_U0_ap_return(Block_entry_proc_proc_U0_ap_return),
        .Block_entry_proc_proc_U0_ap_start(Block_entry_proc_proc_U0_ap_start),
        .CO(ap_s_axi_U_n_70),
        .D(ap_s_axi_U_n_32),
        .DI(ap_s_axi_U_n_53),
        .E(ap_s_axi_U_n_107),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_ap_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_ap_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_ap_WREADY),
        .P(shl_ln40_3_mid2_reg_533),
        .Q(m),
        .S({ap_s_axi_U_n_21,ap_s_axi_U_n_22,ap_s_axi_U_n_23,ap_s_axi_U_n_24}),
        .ap_NS_fsm18_out(ap_NS_fsm18_out),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_3),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_done(ap_sync_done),
        .\int_addr_c0_reg[12] ({ap_s_axi_U_n_95,ap_s_axi_U_n_96,ap_s_axi_U_n_97,ap_s_axi_U_n_98}),
        .\int_addr_c0_reg[16] ({ap_s_axi_U_n_99,ap_s_axi_U_n_100,ap_s_axi_U_n_101,ap_s_axi_U_n_102}),
        .\int_addr_c0_reg[18] ({ap_s_axi_U_n_103,ap_s_axi_U_n_104}),
        .\int_addr_c0_reg[4] ({ap_s_axi_U_n_88,ap_s_axi_U_n_89,ap_s_axi_U_n_90}),
        .\int_addr_c0_reg[8] ({ap_s_axi_U_n_91,ap_s_axi_U_n_92,ap_s_axi_U_n_93,ap_s_axi_U_n_94}),
        .\int_ap_return_reg[1]_0 ({Block_entry48_proc_U0_ap_ready,Block_entry48_proc_U0_n_135}),
        .\int_b0_q_reg[0]_0 (ap_s_axi_U_n_36),
        .\int_b0_q_reg[15]_0 (b0_q),
        .\int_b0_q_reg[15]_1 (\grp_sa_store_1_fu_201/add_ln93_1_fu_158_p2 [16:1]),
        .\int_m_reg[12]_0 ({ap_s_axi_U_n_28,ap_s_axi_U_n_29,ap_s_axi_U_n_30,ap_s_axi_U_n_31}),
        .\int_m_reg[15]_0 ({ap_s_axi_U_n_25,ap_s_axi_U_n_26,ap_s_axi_U_n_27}),
        .\int_m_reg[15]_1 (ap_s_axi_U_n_33),
        .\int_m_reg[15]_2 (sub43_fu_280_p2),
        .\int_m_reg[8]_0 ({ap_s_axi_U_n_1,ap_s_axi_U_n_2,ap_s_axi_U_n_3,ap_s_axi_U_n_4}),
        .interrupt(interrupt),
        .s_axi_ap_ARADDR(s_axi_ap_ARADDR),
        .s_axi_ap_ARVALID(s_axi_ap_ARVALID),
        .s_axi_ap_AWADDR(s_axi_ap_AWADDR),
        .s_axi_ap_AWVALID(s_axi_ap_AWVALID),
        .s_axi_ap_BREADY(s_axi_ap_BREADY),
        .s_axi_ap_BVALID(s_axi_ap_BVALID),
        .s_axi_ap_RDATA(\^s_axi_ap_RDATA ),
        .s_axi_ap_RREADY(s_axi_ap_RREADY),
        .s_axi_ap_RVALID(s_axi_ap_RVALID),
        .s_axi_ap_WDATA(s_axi_ap_WDATA[15:0]),
        .\s_axi_ap_WDATA[15] (int_b0_q0),
        .\s_axi_ap_WDATA[15]_0 (int_a0_p0),
        .s_axi_ap_WSTRB(s_axi_ap_WSTRB[1:0]),
        .s_axi_ap_WVALID(s_axi_ap_WVALID),
        .\trunc_ln1_reg_233_reg[18] (add_ln206_reg_550[16:1]),
        .\trunc_ln1_reg_233_reg[18]_0 (addr_c0[18:2]),
        .\waddr_reg[2]_0 (ap_s_axi_U_n_109));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_retval_0_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry48_proc_U0_n_138),
        .Q(ap_sync_reg_channel_write_retval_0_cast_loc_channel),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi aw_m_axi_U
       (.Block_entry48_proc_U0_m_axi_aw_RREADY(Block_entry48_proc_U0_m_axi_aw_RREADY),
        .D({m_axi_aw_RLAST,m_axi_aw_RDATA}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .\could_multi_bursts.burst_valid_reg (m_axi_aw_ARVALID),
        .dout({\load_unit/burst_ready ,aw_RDATA}),
        .empty_n_reg(aw_m_axi_U_n_34),
        .in(Block_entry48_proc_U0_m_axi_aw_ARADDR),
        .\mOutPtr_reg[4] (Block_entry48_proc_U0_n_40),
        .\mOutPtr_reg[4]_0 (Block_entry48_proc_U0_n_28),
        .\mOutPtr_reg[4]_1 (Block_entry48_proc_U0_n_26),
        .m_axi_aw_ARADDR(\^m_axi_aw_ARADDR ),
        .m_axi_aw_ARLEN(\^m_axi_aw_ARLEN ),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .mem_reg(Block_entry48_proc_U0_n_142),
        .pop(\load_unit/buff_rdata/pop_1 ),
        .push(\load_unit/fifo_rreq/push_2 ),
        .ready_for_outstanding(\load_unit/ready_for_outstanding_0 ),
        .s_ready_t_reg(m_axi_aw_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi bi_m_axi_U
       (.Block_entry48_proc_U0_m_axi_bi_RREADY(Block_entry48_proc_U0_m_axi_bi_RREADY),
        .D({m_axi_bi_RLAST,m_axi_bi_RDATA}),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter6_in_a_1_reg_2340(\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/ap_phi_reg_pp0_iter6_in_a_1_reg_2340 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\could_multi_bursts.burst_valid_reg (m_axi_bi_ARVALID),
        .dout({\load_unit/burst_ready_4 ,bi_RDATA}),
        .empty_n_reg(bi_m_axi_U_n_34),
        .in(Block_entry48_proc_U0_m_axi_bi_ARADDR),
        .\mOutPtr_reg[4] (Block_entry48_proc_U0_n_39),
        .\mOutPtr_reg[4]_0 (Block_entry48_proc_U0_n_26),
        .m_axi_bi_ARADDR(\^m_axi_bi_ARADDR ),
        .m_axi_bi_ARLEN(\^m_axi_bi_ARLEN ),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .mem_reg(Block_entry48_proc_U0_n_143),
        .pop(\load_unit/buff_rdata/pop ),
        .push(\load_unit/fifo_rreq/push ),
        .ready_for_outstanding(\load_unit/ready_for_outstanding ),
        .s_ready_t_reg(m_axi_bi_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi ca_m_axi_U
       (.Block_entry48_proc_U0_m_axi_ca_BREADY(Block_entry48_proc_U0_m_axi_ca_BREADY),
        .Q({m_axi_ca_WLAST,m_axi_ca_WSTRB,m_axi_ca_WDATA}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .\data_p1_reg[35] ({\^m_axi_ca_AWLEN ,\^m_axi_ca_AWADDR }),
        .din(Block_entry48_proc_U0_m_axi_ca_WDATA),
        .empty_n_reg(ca_m_axi_U_n_45),
        .in(Block_entry48_proc_U0_m_axi_ca_AWADDR),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .pop(\store_unit/buff_wdata/pop ),
        .pop_1(\store_unit/user_resp/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .push_0(\store_unit/buff_wdata/push ),
        .s_ready_t_reg(m_axi_ca_BREADY),
        .s_ready_t_reg_0(m_axi_ca_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .O(\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/sub_ln40_fu_395_p2 ),
        .Q(addr_a0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\int_addr_a0_reg[31]_0 (control_s_axi_U_n_0),
        .\int_addr_a0_reg[31]_1 (control_s_axi_U_n_31),
        .\int_addr_b0_reg[30]_0 (addr_b0),
        .\int_addr_b0_reg[31]_0 (control_s_axi_U_n_32),
        .\int_addr_b0_reg[31]_1 (control_s_axi_U_n_63),
        .\int_addr_c0_reg[30]_0 (addr_c0),
        .\int_addr_c0_reg[31]_0 (control_s_axi_U_n_64),
        .\int_addr_c0_reg[31]_1 (control_s_axi_U_n_95),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\trunc_ln1_reg_233_reg[29] (\grp_sa_store_1_fu_201/add_ln93_1_fu_158_p2 [29]),
        .\trunc_ln40_1_reg_831_reg[29] (\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/sub_ln40_1_fu_469_p2 ),
        .\trunc_ln4_reg_836_reg[29] (\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/sub_ln68_fu_510_p20_out ),
        .\trunc_ln68_1_reg_841_reg[29] (\grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/sub_ln68_1_fu_553_p2 ),
        .\trunc_ln_reg_228_reg[29] (add_ln206_reg_550[29]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w2_d2_S retval_0_cast_loc_channel_U
       (.Block_entry_proc_proc_U0_ap_return(Block_entry_proc_proc_U0_ap_return),
        .Block_entry_proc_proc_U0_ap_start(Block_entry_proc_proc_U0_ap_start),
        .\SRL_SIG_reg[0][1] (retval_0_cast_loc_channel_U_n_1),
        .\SRL_SIG_reg[0][1]_0 (Block_entry48_proc_U0_n_144),
        .\SRL_SIG_reg[1][1] (Block_entry48_proc_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_3),
        .ap_done_reg_0(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[1] (Block_entry_proc_proc_U0_n_2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_retval_0_cast_loc_channel(ap_sync_reg_channel_write_retval_0_cast_loc_channel),
        .mOutPtr16_out(mOutPtr16_out),
        .push(push),
        .retval_0_cast_loc_channel_full_n(retval_0_cast_loc_channel_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Block_entry48_proc
   (ap_phi_reg_pp0_iter6_in_a_1_reg_2340,
    P,
    O,
    shl_ln40_3_mid2_reg_533_reg_0,
    mul_ln61_reg_814_reg,
    mul_ln61_reg_814_reg_0,
    \add_ln206_reg_550_reg[29]_0 ,
    \add_ln206_reg_550_reg[29]_1 ,
    ap_done_reg,
    push,
    \ap_CS_fsm_reg[3]_0 ,
    pop,
    \ap_CS_fsm_reg[1]_0 ,
    ready_for_outstanding,
    Block_entry48_proc_U0_m_axi_aw_RREADY,
    push_0,
    pop_1,
    ready_for_outstanding_2,
    Block_entry48_proc_U0_m_axi_bi_RREADY,
    push_3,
    mOutPtr18_out,
    push_4,
    pop_5,
    \icmp_ln39_reg_786_pp0_iter5_reg_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    in,
    Block_entry48_proc_U0_m_axi_ca_BREADY,
    \trunc_ln1_reg_233_reg[29] ,
    din,
    \ap_CS_fsm_reg[16]_0 ,
    ap_sync_done,
    mOutPtr16_out,
    ap_rst_n_0,
    push_6,
    ap_rst_n_1,
    ap_idle,
    ap_rst_n_2,
    ap_rst_n_3,
    \retval_0_reg_152_reg[1]_0 ,
    \icmp_ln186_reg_782_pp0_iter1_reg_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    D,
    E,
    mul_ln146_reg_515_reg_0,
    mul_ln146_reg_515_reg_1,
    mul_ln146_reg_515_reg_2,
    shl_ln40_3_mid2_reg_533_reg_1,
    ap_NS_fsm18_out,
    DI,
    S,
    mul_ln61_reg_814_reg_1,
    mul_ln61_reg_814_reg_2,
    mul_ln61_reg_814_reg_3,
    \trunc_ln40_1_reg_831_reg[29] ,
    \trunc_ln3_reg_809_reg[29] ,
    \trunc_ln40_1_reg_831_reg[22] ,
    \trunc_ln40_1_reg_831_reg[29]_0 ,
    \trunc_ln68_1_reg_841_reg[29] ,
    \trunc_ln4_reg_836_reg[29] ,
    \trunc_ln68_1_reg_841_reg[29]_0 ,
    \trunc_ln_reg_228_reg[29] ,
    \trunc_ln1_reg_233_reg[18] ,
    \trunc_ln1_reg_233_reg[2] ,
    \trunc_ln1_reg_233_reg[6] ,
    \trunc_ln1_reg_233_reg[10] ,
    \trunc_ln1_reg_233_reg[14] ,
    \trunc_ln1_reg_233_reg[18]_0 ,
    \trunc_ln1_reg_233_reg[29]_0 ,
    aw_ARREADY,
    aw_RVALID,
    mem_reg,
    dout,
    bi_ARREADY,
    bi_RVALID,
    mem_reg_0,
    ready_for_outstanding_reg,
    ca_AWREADY,
    ca_WREADY,
    pop_7,
    ca_BVALID,
    \mOutPtr_reg[2] ,
    ap_rst_n,
    Block_entry48_proc_U0_ap_start,
    \ap_CS_fsm_reg[16]_1 ,
    ap_sync_reg_channel_write_retval_0_cast_loc_channel,
    retval_0_cast_loc_channel_full_n,
    CO,
    \trunc_ln1_reg_233_reg[29]_1 ,
    ap_done_reg_8,
    Block_entry_proc_proc_U0_ap_start,
    \SRL_SIG_reg[0][1] ,
    \sub43_reg_500_reg[16]_0 );
  output ap_phi_reg_pp0_iter6_in_a_1_reg_2340;
  output [0:0]P;
  output [0:0]O;
  output [0:0]shl_ln40_3_mid2_reg_533_reg_0;
  output [0:0]mul_ln61_reg_814_reg;
  output [0:0]mul_ln61_reg_814_reg_0;
  output [16:0]\add_ln206_reg_550_reg[29]_0 ;
  output [0:0]\add_ln206_reg_550_reg[29]_1 ;
  output ap_done_reg;
  output push;
  output \ap_CS_fsm_reg[3]_0 ;
  output pop;
  output \ap_CS_fsm_reg[1]_0 ;
  output ready_for_outstanding;
  output Block_entry48_proc_U0_m_axi_aw_RREADY;
  output push_0;
  output pop_1;
  output ready_for_outstanding_2;
  output Block_entry48_proc_U0_m_axi_bi_RREADY;
  output push_3;
  output mOutPtr18_out;
  output push_4;
  output pop_5;
  output \icmp_ln39_reg_786_pp0_iter5_reg_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output [29:0]in;
  output Block_entry48_proc_U0_m_axi_ca_BREADY;
  output [29:0]\trunc_ln1_reg_233_reg[29] ;
  output [31:0]din;
  output [1:0]\ap_CS_fsm_reg[16]_0 ;
  output ap_sync_done;
  output mOutPtr16_out;
  output ap_rst_n_0;
  output push_6;
  output ap_rst_n_1;
  output ap_idle;
  output ap_rst_n_2;
  output ap_rst_n_3;
  output \retval_0_reg_152_reg[1]_0 ;
  output [29:0]\icmp_ln186_reg_782_pp0_iter1_reg_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]Q;
  input [0:0]D;
  input [0:0]E;
  input [0:0]mul_ln146_reg_515_reg_0;
  input [14:0]mul_ln146_reg_515_reg_1;
  input [14:0]mul_ln146_reg_515_reg_2;
  input [15:0]shl_ln40_3_mid2_reg_533_reg_1;
  input ap_NS_fsm18_out;
  input [0:0]DI;
  input [3:0]S;
  input [3:0]mul_ln61_reg_814_reg_1;
  input [3:0]mul_ln61_reg_814_reg_2;
  input [2:0]mul_ln61_reg_814_reg_3;
  input [29:0]\trunc_ln40_1_reg_831_reg[29] ;
  input [0:0]\trunc_ln3_reg_809_reg[29] ;
  input [0:0]\trunc_ln40_1_reg_831_reg[22] ;
  input [0:0]\trunc_ln40_1_reg_831_reg[29]_0 ;
  input [29:0]\trunc_ln68_1_reg_841_reg[29] ;
  input [0:0]\trunc_ln4_reg_836_reg[29] ;
  input [0:0]\trunc_ln68_1_reg_841_reg[29]_0 ;
  input [0:0]\trunc_ln_reg_228_reg[29] ;
  input [15:0]\trunc_ln1_reg_233_reg[18] ;
  input [3:0]\trunc_ln1_reg_233_reg[2] ;
  input [3:0]\trunc_ln1_reg_233_reg[6] ;
  input [3:0]\trunc_ln1_reg_233_reg[10] ;
  input [3:0]\trunc_ln1_reg_233_reg[14] ;
  input [1:0]\trunc_ln1_reg_233_reg[18]_0 ;
  input [0:0]\trunc_ln1_reg_233_reg[29]_0 ;
  input aw_ARREADY;
  input aw_RVALID;
  input mem_reg;
  input [32:0]dout;
  input bi_ARREADY;
  input bi_RVALID;
  input mem_reg_0;
  input [32:0]ready_for_outstanding_reg;
  input ca_AWREADY;
  input ca_WREADY;
  input pop_7;
  input ca_BVALID;
  input \mOutPtr_reg[2] ;
  input ap_rst_n;
  input Block_entry48_proc_U0_ap_start;
  input \ap_CS_fsm_reg[16]_1 ;
  input ap_sync_reg_channel_write_retval_0_cast_loc_channel;
  input retval_0_cast_loc_channel_full_n;
  input [0:0]CO;
  input [28:0]\trunc_ln1_reg_233_reg[29]_1 ;
  input ap_done_reg_8;
  input Block_entry_proc_proc_U0_ap_start;
  input \SRL_SIG_reg[0][1] ;
  input [16:0]\sub43_reg_500_reg[16]_0 ;

  wire [1:1]Block_entry48_proc_U0_ap_return;
  wire Block_entry48_proc_U0_ap_start;
  wire Block_entry48_proc_U0_m_axi_aw_RREADY;
  wire Block_entry48_proc_U0_m_axi_bi_RREADY;
  wire Block_entry48_proc_U0_m_axi_ca_BREADY;
  wire Block_entry_proc_proc_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]O;
  wire [0:0]P;
  wire [15:0]Q;
  wire [3:0]S;
  wire \SRL_SIG_reg[0][1] ;
  wire [14:0]add_ln173_fu_370_p2;
  wire [29:1]add_ln206_fu_432_p2;
  wire [28:17]add_ln206_reg_550;
  wire \add_ln206_reg_550[11]_i_2_n_0 ;
  wire \add_ln206_reg_550[11]_i_3_n_0 ;
  wire \add_ln206_reg_550[11]_i_4_n_0 ;
  wire \add_ln206_reg_550[11]_i_5_n_0 ;
  wire \add_ln206_reg_550[15]_i_2_n_0 ;
  wire \add_ln206_reg_550[15]_i_3_n_0 ;
  wire \add_ln206_reg_550[15]_i_4_n_0 ;
  wire \add_ln206_reg_550[15]_i_5_n_0 ;
  wire \add_ln206_reg_550[3]_i_2_n_0 ;
  wire \add_ln206_reg_550[3]_i_3_n_0 ;
  wire \add_ln206_reg_550[3]_i_4_n_0 ;
  wire \add_ln206_reg_550[7]_i_2_n_0 ;
  wire \add_ln206_reg_550[7]_i_3_n_0 ;
  wire \add_ln206_reg_550[7]_i_4_n_0 ;
  wire \add_ln206_reg_550[7]_i_5_n_0 ;
  wire \add_ln206_reg_550_reg[11]_i_1_n_0 ;
  wire \add_ln206_reg_550_reg[11]_i_1_n_1 ;
  wire \add_ln206_reg_550_reg[11]_i_1_n_2 ;
  wire \add_ln206_reg_550_reg[11]_i_1_n_3 ;
  wire \add_ln206_reg_550_reg[15]_i_1_n_0 ;
  wire \add_ln206_reg_550_reg[15]_i_1_n_1 ;
  wire \add_ln206_reg_550_reg[15]_i_1_n_2 ;
  wire \add_ln206_reg_550_reg[15]_i_1_n_3 ;
  wire \add_ln206_reg_550_reg[19]_i_1_n_0 ;
  wire \add_ln206_reg_550_reg[19]_i_1_n_1 ;
  wire \add_ln206_reg_550_reg[19]_i_1_n_2 ;
  wire \add_ln206_reg_550_reg[19]_i_1_n_3 ;
  wire \add_ln206_reg_550_reg[23]_i_1_n_0 ;
  wire \add_ln206_reg_550_reg[23]_i_1_n_1 ;
  wire \add_ln206_reg_550_reg[23]_i_1_n_2 ;
  wire \add_ln206_reg_550_reg[23]_i_1_n_3 ;
  wire \add_ln206_reg_550_reg[27]_i_1_n_0 ;
  wire \add_ln206_reg_550_reg[27]_i_1_n_1 ;
  wire \add_ln206_reg_550_reg[27]_i_1_n_2 ;
  wire \add_ln206_reg_550_reg[27]_i_1_n_3 ;
  wire [16:0]\add_ln206_reg_550_reg[29]_0 ;
  wire [0:0]\add_ln206_reg_550_reg[29]_1 ;
  wire \add_ln206_reg_550_reg[29]_i_1_n_3 ;
  wire \add_ln206_reg_550_reg[3]_i_1_n_0 ;
  wire \add_ln206_reg_550_reg[3]_i_1_n_1 ;
  wire \add_ln206_reg_550_reg[3]_i_1_n_2 ;
  wire \add_ln206_reg_550_reg[3]_i_1_n_3 ;
  wire \add_ln206_reg_550_reg[7]_i_1_n_0 ;
  wire \add_ln206_reg_550_reg[7]_i_1_n_1 ;
  wire \add_ln206_reg_550_reg[7]_i_1_n_2 ;
  wire \add_ln206_reg_550_reg[7]_i_1_n_3 ;
  wire \ap_CS_fsm[16]_i_16_n_0 ;
  wire \ap_CS_fsm[16]_i_17_n_0 ;
  wire \ap_CS_fsm[16]_i_18_n_0 ;
  wire \ap_CS_fsm[16]_i_19_n_0 ;
  wire \ap_CS_fsm[16]_i_20_n_0 ;
  wire \ap_CS_fsm[16]_i_21_n_0 ;
  wire \ap_CS_fsm[16]_i_22_n_0 ;
  wire \ap_CS_fsm[16]_i_23_n_0 ;
  wire \ap_CS_fsm[16]_i_7_n_0 ;
  wire \ap_CS_fsm[16]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[16]_1 ;
  wire \ap_CS_fsm_reg[16]_i_15_n_0 ;
  wire \ap_CS_fsm_reg[16]_i_15_n_1 ;
  wire \ap_CS_fsm_reg[16]_i_15_n_2 ;
  wire \ap_CS_fsm_reg[16]_i_15_n_3 ;
  wire \ap_CS_fsm_reg[16]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[16]_i_6_n_0 ;
  wire \ap_CS_fsm_reg[16]_i_6_n_1 ;
  wire \ap_CS_fsm_reg[16]_i_6_n_2 ;
  wire \ap_CS_fsm_reg[16]_i_6_n_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_NS_fsm18_out;
  wire [16:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_8;
  wire ap_done_reg_i_1_n_0;
  wire ap_idle;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_2340;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_3;
  wire ap_rst_n_inv;
  wire ap_sync_done;
  wire ap_sync_reg_channel_write_retval_0_cast_loc_channel;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire [31:0]din;
  wire [32:0]dout;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_179;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_180;
  wire [31:0]grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o;
  wire [31:0]grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o;
  wire [31:0]grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o;
  wire [31:0]grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o;
  wire grp_sa_store_1_fu_201_ap_start_reg;
  wire grp_sa_store_1_fu_201_n_42;
  wire grp_sa_store_1_fu_201_n_5;
  wire \i_fu_108[0]_i_2_n_0 ;
  wire [14:0]i_fu_108_reg;
  wire \i_fu_108_reg[0]_i_1_n_0 ;
  wire \i_fu_108_reg[0]_i_1_n_1 ;
  wire \i_fu_108_reg[0]_i_1_n_2 ;
  wire \i_fu_108_reg[0]_i_1_n_3 ;
  wire \i_fu_108_reg[0]_i_1_n_4 ;
  wire \i_fu_108_reg[0]_i_1_n_5 ;
  wire \i_fu_108_reg[0]_i_1_n_6 ;
  wire \i_fu_108_reg[0]_i_1_n_7 ;
  wire \i_fu_108_reg[12]_i_1_n_2 ;
  wire \i_fu_108_reg[12]_i_1_n_3 ;
  wire \i_fu_108_reg[12]_i_1_n_5 ;
  wire \i_fu_108_reg[12]_i_1_n_6 ;
  wire \i_fu_108_reg[12]_i_1_n_7 ;
  wire \i_fu_108_reg[4]_i_1_n_0 ;
  wire \i_fu_108_reg[4]_i_1_n_1 ;
  wire \i_fu_108_reg[4]_i_1_n_2 ;
  wire \i_fu_108_reg[4]_i_1_n_3 ;
  wire \i_fu_108_reg[4]_i_1_n_4 ;
  wire \i_fu_108_reg[4]_i_1_n_5 ;
  wire \i_fu_108_reg[4]_i_1_n_6 ;
  wire \i_fu_108_reg[4]_i_1_n_7 ;
  wire \i_fu_108_reg[8]_i_1_n_0 ;
  wire \i_fu_108_reg[8]_i_1_n_1 ;
  wire \i_fu_108_reg[8]_i_1_n_2 ;
  wire \i_fu_108_reg[8]_i_1_n_3 ;
  wire \i_fu_108_reg[8]_i_1_n_4 ;
  wire \i_fu_108_reg[8]_i_1_n_5 ;
  wire \i_fu_108_reg[8]_i_1_n_6 ;
  wire \i_fu_108_reg[8]_i_1_n_7 ;
  wire icmp_ln171_fu_326_p2;
  wire [29:0]\icmp_ln186_reg_782_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln39_reg_786_pp0_iter5_reg_reg[0] ;
  wire [29:0]in;
  wire \indvar_flatten_fu_112[0]_i_2_n_0 ;
  wire [29:0]indvar_flatten_fu_112_reg;
  wire \indvar_flatten_fu_112_reg[0]_i_1_n_0 ;
  wire \indvar_flatten_fu_112_reg[0]_i_1_n_1 ;
  wire \indvar_flatten_fu_112_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_fu_112_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_fu_112_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_fu_112_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_fu_112_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_fu_112_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_fu_112_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_fu_112_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_fu_112_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_fu_112_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_fu_112_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_fu_112_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_fu_112_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_fu_112_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_fu_112_reg[16]_i_1_n_0 ;
  wire \indvar_flatten_fu_112_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_fu_112_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_fu_112_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_fu_112_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_fu_112_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_fu_112_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_fu_112_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_fu_112_reg[20]_i_1_n_0 ;
  wire \indvar_flatten_fu_112_reg[20]_i_1_n_1 ;
  wire \indvar_flatten_fu_112_reg[20]_i_1_n_2 ;
  wire \indvar_flatten_fu_112_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_fu_112_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_fu_112_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_fu_112_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_fu_112_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_fu_112_reg[24]_i_1_n_0 ;
  wire \indvar_flatten_fu_112_reg[24]_i_1_n_1 ;
  wire \indvar_flatten_fu_112_reg[24]_i_1_n_2 ;
  wire \indvar_flatten_fu_112_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_fu_112_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_fu_112_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_fu_112_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_fu_112_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_fu_112_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_fu_112_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_fu_112_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_fu_112_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_fu_112_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_fu_112_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_fu_112_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_112_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_fu_112_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_fu_112_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_fu_112_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_fu_112_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_fu_112_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_112_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_112_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_112_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_fu_112_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_112_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_112_reg[8]_i_1_n_7 ;
  wire [14:0]j_fu_104;
  wire \j_fu_104_reg[12]_i_1_n_0 ;
  wire \j_fu_104_reg[12]_i_1_n_1 ;
  wire \j_fu_104_reg[12]_i_1_n_2 ;
  wire \j_fu_104_reg[12]_i_1_n_3 ;
  wire \j_fu_104_reg[14]_i_2_n_3 ;
  wire \j_fu_104_reg[4]_i_1_n_0 ;
  wire \j_fu_104_reg[4]_i_1_n_1 ;
  wire \j_fu_104_reg[4]_i_1_n_2 ;
  wire \j_fu_104_reg[4]_i_1_n_3 ;
  wire \j_fu_104_reg[8]_i_1_n_0 ;
  wire \j_fu_104_reg[8]_i_1_n_1 ;
  wire \j_fu_104_reg[8]_i_1_n_2 ;
  wire \j_fu_104_reg[8]_i_1_n_3 ;
  wire mOutPtr16_out;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[2] ;
  wire mem_reg;
  wire \mem_reg[2][0]_srl3_i_3_n_0 ;
  wire \mem_reg[2][0]_srl3_i_6_n_0 ;
  wire \mem_reg[2][0]_srl3_i_7_n_0 ;
  wire mem_reg_0;
  wire [0:0]mul_ln146_reg_515_reg_0;
  wire [14:0]mul_ln146_reg_515_reg_1;
  wire [14:0]mul_ln146_reg_515_reg_2;
  wire mul_ln146_reg_515_reg_n_100;
  wire mul_ln146_reg_515_reg_n_101;
  wire mul_ln146_reg_515_reg_n_102;
  wire mul_ln146_reg_515_reg_n_103;
  wire mul_ln146_reg_515_reg_n_104;
  wire mul_ln146_reg_515_reg_n_105;
  wire mul_ln146_reg_515_reg_n_76;
  wire mul_ln146_reg_515_reg_n_77;
  wire mul_ln146_reg_515_reg_n_78;
  wire mul_ln146_reg_515_reg_n_79;
  wire mul_ln146_reg_515_reg_n_80;
  wire mul_ln146_reg_515_reg_n_81;
  wire mul_ln146_reg_515_reg_n_82;
  wire mul_ln146_reg_515_reg_n_83;
  wire mul_ln146_reg_515_reg_n_84;
  wire mul_ln146_reg_515_reg_n_85;
  wire mul_ln146_reg_515_reg_n_86;
  wire mul_ln146_reg_515_reg_n_87;
  wire mul_ln146_reg_515_reg_n_88;
  wire mul_ln146_reg_515_reg_n_89;
  wire mul_ln146_reg_515_reg_n_90;
  wire mul_ln146_reg_515_reg_n_91;
  wire mul_ln146_reg_515_reg_n_92;
  wire mul_ln146_reg_515_reg_n_93;
  wire mul_ln146_reg_515_reg_n_94;
  wire mul_ln146_reg_515_reg_n_95;
  wire mul_ln146_reg_515_reg_n_96;
  wire mul_ln146_reg_515_reg_n_97;
  wire mul_ln146_reg_515_reg_n_98;
  wire mul_ln146_reg_515_reg_n_99;
  wire mul_ln171_1_reg_538_reg_i_1_n_2;
  wire mul_ln171_1_reg_538_reg_i_1_n_3;
  wire mul_ln171_1_reg_538_reg_i_2_n_0;
  wire mul_ln171_1_reg_538_reg_i_2_n_1;
  wire mul_ln171_1_reg_538_reg_i_2_n_2;
  wire mul_ln171_1_reg_538_reg_i_2_n_3;
  wire mul_ln171_1_reg_538_reg_i_3_n_0;
  wire mul_ln171_1_reg_538_reg_i_3_n_1;
  wire mul_ln171_1_reg_538_reg_i_3_n_2;
  wire mul_ln171_1_reg_538_reg_i_3_n_3;
  wire mul_ln171_1_reg_538_reg_i_4_n_0;
  wire mul_ln171_1_reg_538_reg_i_4_n_1;
  wire mul_ln171_1_reg_538_reg_i_4_n_2;
  wire mul_ln171_1_reg_538_reg_i_4_n_3;
  wire mul_ln171_1_reg_538_reg_i_5_n_0;
  wire [0:0]mul_ln61_reg_814_reg;
  wire [0:0]mul_ln61_reg_814_reg_0;
  wire [3:0]mul_ln61_reg_814_reg_1;
  wire [3:0]mul_ln61_reg_814_reg_2;
  wire [2:0]mul_ln61_reg_814_reg_3;
  wire p_0_in;
  wire p_6_in;
  wire [29:1]p_mid2_fu_422_p3;
  wire pop;
  wire pop_1;
  wire pop_5;
  wire pop_7;
  wire push;
  wire push_0;
  wire push_3;
  wire push_4;
  wire push_6;
  wire ready_for_outstanding;
  wire ready_for_outstanding_2;
  wire [32:0]ready_for_outstanding_reg;
  wire retval_0_cast_loc_channel_full_n;
  wire \retval_0_reg_152[1]_i_1_n_0 ;
  wire \retval_0_reg_152_reg[1]_0 ;
  wire [14:0]select_ln171_1_fu_362_p3;
  wire [14:0]select_ln171_fu_348_p3;
  wire [14:0]select_ln171_reg_523;
  wire \select_ln171_reg_523[0]_i_1_n_0 ;
  wire \select_ln171_reg_523[14]_i_1_n_0 ;
  wire \select_ln171_reg_523[14]_i_4_n_0 ;
  wire \select_ln171_reg_523[14]_i_5_n_0 ;
  wire \select_ln171_reg_523[14]_i_6_n_0 ;
  wire \select_ln171_reg_523[14]_i_7_n_0 ;
  wire \select_ln171_reg_523[14]_i_8_n_0 ;
  wire \select_ln171_reg_523_reg[14]_i_3_n_0 ;
  wire \select_ln171_reg_523_reg[14]_i_3_n_1 ;
  wire \select_ln171_reg_523_reg[14]_i_3_n_2 ;
  wire \select_ln171_reg_523_reg[14]_i_3_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_0_0;
  wire [31:0]shell_top_sa_pe_ba_0_1;
  wire [31:0]shell_top_sa_pe_ba_1_0;
  wire [31:0]shell_top_sa_pe_ba_1_1;
  wire [29:1]shl_ln40_3_mid2_reg_533;
  wire [0:0]shl_ln40_3_mid2_reg_533_reg_0;
  wire [15:0]shl_ln40_3_mid2_reg_533_reg_1;
  wire [16:0]sub43_reg_500;
  wire [16:0]\sub43_reg_500_reg[16]_0 ;
  wire [14:0]tmp_1_reg_468;
  wire [3:0]\trunc_ln1_reg_233_reg[10] ;
  wire [3:0]\trunc_ln1_reg_233_reg[14] ;
  wire [15:0]\trunc_ln1_reg_233_reg[18] ;
  wire [1:0]\trunc_ln1_reg_233_reg[18]_0 ;
  wire [29:0]\trunc_ln1_reg_233_reg[29] ;
  wire [0:0]\trunc_ln1_reg_233_reg[29]_0 ;
  wire [28:0]\trunc_ln1_reg_233_reg[29]_1 ;
  wire [3:0]\trunc_ln1_reg_233_reg[2] ;
  wire [3:0]\trunc_ln1_reg_233_reg[6] ;
  wire [0:0]\trunc_ln3_reg_809_reg[29] ;
  wire [0:0]\trunc_ln40_1_reg_831_reg[22] ;
  wire [29:0]\trunc_ln40_1_reg_831_reg[29] ;
  wire [0:0]\trunc_ln40_1_reg_831_reg[29]_0 ;
  wire [0:0]\trunc_ln4_reg_836_reg[29] ;
  wire [29:0]\trunc_ln68_1_reg_841_reg[29] ;
  wire [0:0]\trunc_ln68_1_reg_841_reg[29]_0 ;
  wire [0:0]\trunc_ln_reg_228_reg[29] ;
  wire [15:1]zext_ln68_fu_429_p1;
  wire [3:1]\NLW_add_ln206_reg_550_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln206_reg_550_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln206_reg_550_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_15_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[16]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_108_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_108_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_fu_112_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_fu_112_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_j_fu_104_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_j_fu_104_reg[14]_i_2_O_UNCONNECTED ;
  wire NLW_mul_ln146_reg_515_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln146_reg_515_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln146_reg_515_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln146_reg_515_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln146_reg_515_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln146_reg_515_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln146_reg_515_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln146_reg_515_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln146_reg_515_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln146_reg_515_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln146_reg_515_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln171_1_reg_538_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln171_1_reg_538_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln171_1_reg_538_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln171_1_reg_538_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln171_1_reg_538_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln171_1_reg_538_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln171_1_reg_538_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln171_1_reg_538_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln171_1_reg_538_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_mul_ln171_1_reg_538_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln171_1_reg_538_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_mul_ln171_1_reg_538_reg_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_mul_ln171_1_reg_538_reg_i_1_O_UNCONNECTED;
  wire [3:1]\NLW_select_ln171_reg_523_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln171_reg_523_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln171_reg_523_reg[14]_i_3_O_UNCONNECTED ;
  wire NLW_shl_ln40_3_mid2_reg_533_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_shl_ln40_3_mid2_reg_533_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_shl_ln40_3_mid2_reg_533_reg_OVERFLOW_UNCONNECTED;
  wire NLW_shl_ln40_3_mid2_reg_533_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_shl_ln40_3_mid2_reg_533_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_shl_ln40_3_mid2_reg_533_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_shl_ln40_3_mid2_reg_533_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_shl_ln40_3_mid2_reg_533_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_shl_ln40_3_mid2_reg_533_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_shl_ln40_3_mid2_reg_533_reg_P_UNCONNECTED;
  wire [47:0]NLW_shl_ln40_3_mid2_reg_533_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFBFBFBFF08080800)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(Block_entry48_proc_U0_ap_return),
        .I1(retval_0_cast_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_retval_0_cast_loc_channel),
        .I3(ap_done_reg),
        .I4(\ap_CS_fsm_reg[16]_0 [1]),
        .I5(\SRL_SIG_reg[0][1] ),
        .O(\retval_0_reg_152_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[11]_i_2 
       (.I0(p_mid2_fu_422_p3[11]),
        .I1(zext_ln68_fu_429_p1[11]),
        .O(\add_ln206_reg_550[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[11]_i_3 
       (.I0(p_mid2_fu_422_p3[10]),
        .I1(zext_ln68_fu_429_p1[10]),
        .O(\add_ln206_reg_550[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[11]_i_4 
       (.I0(p_mid2_fu_422_p3[9]),
        .I1(zext_ln68_fu_429_p1[9]),
        .O(\add_ln206_reg_550[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[11]_i_5 
       (.I0(p_mid2_fu_422_p3[8]),
        .I1(zext_ln68_fu_429_p1[8]),
        .O(\add_ln206_reg_550[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[15]_i_2 
       (.I0(p_mid2_fu_422_p3[15]),
        .I1(zext_ln68_fu_429_p1[15]),
        .O(\add_ln206_reg_550[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[15]_i_3 
       (.I0(p_mid2_fu_422_p3[14]),
        .I1(zext_ln68_fu_429_p1[14]),
        .O(\add_ln206_reg_550[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[15]_i_4 
       (.I0(p_mid2_fu_422_p3[13]),
        .I1(zext_ln68_fu_429_p1[13]),
        .O(\add_ln206_reg_550[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[15]_i_5 
       (.I0(p_mid2_fu_422_p3[12]),
        .I1(zext_ln68_fu_429_p1[12]),
        .O(\add_ln206_reg_550[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[3]_i_2 
       (.I0(p_mid2_fu_422_p3[3]),
        .I1(zext_ln68_fu_429_p1[3]),
        .O(\add_ln206_reg_550[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[3]_i_3 
       (.I0(p_mid2_fu_422_p3[2]),
        .I1(zext_ln68_fu_429_p1[2]),
        .O(\add_ln206_reg_550[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[3]_i_4 
       (.I0(p_mid2_fu_422_p3[1]),
        .I1(zext_ln68_fu_429_p1[1]),
        .O(\add_ln206_reg_550[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[7]_i_2 
       (.I0(p_mid2_fu_422_p3[7]),
        .I1(zext_ln68_fu_429_p1[7]),
        .O(\add_ln206_reg_550[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[7]_i_3 
       (.I0(p_mid2_fu_422_p3[6]),
        .I1(zext_ln68_fu_429_p1[6]),
        .O(\add_ln206_reg_550[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[7]_i_4 
       (.I0(p_mid2_fu_422_p3[5]),
        .I1(zext_ln68_fu_429_p1[5]),
        .O(\add_ln206_reg_550[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln206_reg_550[7]_i_5 
       (.I0(p_mid2_fu_422_p3[4]),
        .I1(zext_ln68_fu_429_p1[4]),
        .O(\add_ln206_reg_550[7]_i_5_n_0 ));
  FDRE \add_ln206_reg_550_reg[10] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[10]),
        .Q(\add_ln206_reg_550_reg[29]_0 [9]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[11] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[11]),
        .Q(\add_ln206_reg_550_reg[29]_0 [10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln206_reg_550_reg[11]_i_1 
       (.CI(\add_ln206_reg_550_reg[7]_i_1_n_0 ),
        .CO({\add_ln206_reg_550_reg[11]_i_1_n_0 ,\add_ln206_reg_550_reg[11]_i_1_n_1 ,\add_ln206_reg_550_reg[11]_i_1_n_2 ,\add_ln206_reg_550_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_mid2_fu_422_p3[11:8]),
        .O(add_ln206_fu_432_p2[11:8]),
        .S({\add_ln206_reg_550[11]_i_2_n_0 ,\add_ln206_reg_550[11]_i_3_n_0 ,\add_ln206_reg_550[11]_i_4_n_0 ,\add_ln206_reg_550[11]_i_5_n_0 }));
  FDRE \add_ln206_reg_550_reg[12] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[12]),
        .Q(\add_ln206_reg_550_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[13] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[13]),
        .Q(\add_ln206_reg_550_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[14] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[14]),
        .Q(\add_ln206_reg_550_reg[29]_0 [13]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[15] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[15]),
        .Q(\add_ln206_reg_550_reg[29]_0 [14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln206_reg_550_reg[15]_i_1 
       (.CI(\add_ln206_reg_550_reg[11]_i_1_n_0 ),
        .CO({\add_ln206_reg_550_reg[15]_i_1_n_0 ,\add_ln206_reg_550_reg[15]_i_1_n_1 ,\add_ln206_reg_550_reg[15]_i_1_n_2 ,\add_ln206_reg_550_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_mid2_fu_422_p3[15:12]),
        .O(add_ln206_fu_432_p2[15:12]),
        .S({\add_ln206_reg_550[15]_i_2_n_0 ,\add_ln206_reg_550[15]_i_3_n_0 ,\add_ln206_reg_550[15]_i_4_n_0 ,\add_ln206_reg_550[15]_i_5_n_0 }));
  FDRE \add_ln206_reg_550_reg[16] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[16]),
        .Q(\add_ln206_reg_550_reg[29]_0 [15]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[17] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[17]),
        .Q(add_ln206_reg_550[17]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[18] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[18]),
        .Q(add_ln206_reg_550[18]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[19] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[19]),
        .Q(add_ln206_reg_550[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln206_reg_550_reg[19]_i_1 
       (.CI(\add_ln206_reg_550_reg[15]_i_1_n_0 ),
        .CO({\add_ln206_reg_550_reg[19]_i_1_n_0 ,\add_ln206_reg_550_reg[19]_i_1_n_1 ,\add_ln206_reg_550_reg[19]_i_1_n_2 ,\add_ln206_reg_550_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln206_fu_432_p2[19:16]),
        .S(p_mid2_fu_422_p3[19:16]));
  FDRE \add_ln206_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[1]),
        .Q(\add_ln206_reg_550_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[20] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[20]),
        .Q(add_ln206_reg_550[20]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[21] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[21]),
        .Q(add_ln206_reg_550[21]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[22] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[22]),
        .Q(add_ln206_reg_550[22]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[23] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[23]),
        .Q(add_ln206_reg_550[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln206_reg_550_reg[23]_i_1 
       (.CI(\add_ln206_reg_550_reg[19]_i_1_n_0 ),
        .CO({\add_ln206_reg_550_reg[23]_i_1_n_0 ,\add_ln206_reg_550_reg[23]_i_1_n_1 ,\add_ln206_reg_550_reg[23]_i_1_n_2 ,\add_ln206_reg_550_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln206_fu_432_p2[23:20]),
        .S(p_mid2_fu_422_p3[23:20]));
  FDRE \add_ln206_reg_550_reg[24] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[24]),
        .Q(add_ln206_reg_550[24]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[25] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[25]),
        .Q(add_ln206_reg_550[25]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[26] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[26]),
        .Q(add_ln206_reg_550[26]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[27] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[27]),
        .Q(add_ln206_reg_550[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln206_reg_550_reg[27]_i_1 
       (.CI(\add_ln206_reg_550_reg[23]_i_1_n_0 ),
        .CO({\add_ln206_reg_550_reg[27]_i_1_n_0 ,\add_ln206_reg_550_reg[27]_i_1_n_1 ,\add_ln206_reg_550_reg[27]_i_1_n_2 ,\add_ln206_reg_550_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln206_fu_432_p2[27:24]),
        .S(p_mid2_fu_422_p3[27:24]));
  FDRE \add_ln206_reg_550_reg[28] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[28]),
        .Q(add_ln206_reg_550[28]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[29] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[29]),
        .Q(\add_ln206_reg_550_reg[29]_0 [16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln206_reg_550_reg[29]_i_1 
       (.CI(\add_ln206_reg_550_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln206_reg_550_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_ln206_reg_550_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln206_reg_550_reg[29]_i_1_O_UNCONNECTED [3:2],add_ln206_fu_432_p2[29:28]}),
        .S({1'b0,1'b0,p_mid2_fu_422_p3[29:28]}));
  FDRE \add_ln206_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[2]),
        .Q(\add_ln206_reg_550_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[3]),
        .Q(\add_ln206_reg_550_reg[29]_0 [2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln206_reg_550_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln206_reg_550_reg[3]_i_1_n_0 ,\add_ln206_reg_550_reg[3]_i_1_n_1 ,\add_ln206_reg_550_reg[3]_i_1_n_2 ,\add_ln206_reg_550_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_mid2_fu_422_p3[3:1],1'b0}),
        .O({add_ln206_fu_432_p2[3:1],\NLW_add_ln206_reg_550_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln206_reg_550[3]_i_2_n_0 ,\add_ln206_reg_550[3]_i_3_n_0 ,\add_ln206_reg_550[3]_i_4_n_0 ,1'b0}));
  FDRE \add_ln206_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[4]),
        .Q(\add_ln206_reg_550_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[5]),
        .Q(\add_ln206_reg_550_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[6]),
        .Q(\add_ln206_reg_550_reg[29]_0 [5]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[7]),
        .Q(\add_ln206_reg_550_reg[29]_0 [6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln206_reg_550_reg[7]_i_1 
       (.CI(\add_ln206_reg_550_reg[3]_i_1_n_0 ),
        .CO({\add_ln206_reg_550_reg[7]_i_1_n_0 ,\add_ln206_reg_550_reg[7]_i_1_n_1 ,\add_ln206_reg_550_reg[7]_i_1_n_2 ,\add_ln206_reg_550_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_mid2_fu_422_p3[7:4]),
        .O(add_ln206_fu_432_p2[7:4]),
        .S({\add_ln206_reg_550[7]_i_2_n_0 ,\add_ln206_reg_550[7]_i_3_n_0 ,\add_ln206_reg_550[7]_i_4_n_0 ,\add_ln206_reg_550[7]_i_5_n_0 }));
  FDRE \add_ln206_reg_550_reg[8] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[8]),
        .Q(\add_ln206_reg_550_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \add_ln206_reg_550_reg[9] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .D(add_ln206_fu_432_p2[9]),
        .Q(\add_ln206_reg_550_reg[29]_0 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg[16]_0 [1]),
        .I1(Block_entry48_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[16]_0 [0]),
        .O(ap_NS_fsm__0[0]));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(\ap_CS_fsm_reg[16]_1 ),
        .I1(\ap_CS_fsm_reg[16]_0 [0]),
        .I2(ap_done_reg),
        .I3(Block_entry48_proc_U0_ap_start),
        .I4(icmp_ln171_fu_326_p2),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm__0[16]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_16 
       (.I0(mul_ln146_reg_515_reg_n_84),
        .I1(indvar_flatten_fu_112_reg[21]),
        .I2(mul_ln146_reg_515_reg_n_83),
        .I3(indvar_flatten_fu_112_reg[22]),
        .I4(indvar_flatten_fu_112_reg[23]),
        .I5(mul_ln146_reg_515_reg_n_82),
        .O(\ap_CS_fsm[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_17 
       (.I0(mul_ln146_reg_515_reg_n_86),
        .I1(indvar_flatten_fu_112_reg[19]),
        .I2(mul_ln146_reg_515_reg_n_85),
        .I3(indvar_flatten_fu_112_reg[20]),
        .I4(indvar_flatten_fu_112_reg[18]),
        .I5(mul_ln146_reg_515_reg_n_87),
        .O(\ap_CS_fsm[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_18 
       (.I0(mul_ln146_reg_515_reg_n_89),
        .I1(indvar_flatten_fu_112_reg[16]),
        .I2(mul_ln146_reg_515_reg_n_88),
        .I3(indvar_flatten_fu_112_reg[17]),
        .I4(indvar_flatten_fu_112_reg[15]),
        .I5(mul_ln146_reg_515_reg_n_90),
        .O(\ap_CS_fsm[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_19 
       (.I0(mul_ln146_reg_515_reg_n_92),
        .I1(indvar_flatten_fu_112_reg[13]),
        .I2(mul_ln146_reg_515_reg_n_91),
        .I3(indvar_flatten_fu_112_reg[14]),
        .I4(indvar_flatten_fu_112_reg[12]),
        .I5(mul_ln146_reg_515_reg_n_93),
        .O(\ap_CS_fsm[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_20 
       (.I0(mul_ln146_reg_515_reg_n_95),
        .I1(indvar_flatten_fu_112_reg[10]),
        .I2(mul_ln146_reg_515_reg_n_94),
        .I3(indvar_flatten_fu_112_reg[11]),
        .I4(indvar_flatten_fu_112_reg[9]),
        .I5(mul_ln146_reg_515_reg_n_96),
        .O(\ap_CS_fsm[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_21 
       (.I0(mul_ln146_reg_515_reg_n_99),
        .I1(indvar_flatten_fu_112_reg[6]),
        .I2(mul_ln146_reg_515_reg_n_97),
        .I3(indvar_flatten_fu_112_reg[8]),
        .I4(indvar_flatten_fu_112_reg[7]),
        .I5(mul_ln146_reg_515_reg_n_98),
        .O(\ap_CS_fsm[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_22 
       (.I0(mul_ln146_reg_515_reg_n_102),
        .I1(indvar_flatten_fu_112_reg[3]),
        .I2(mul_ln146_reg_515_reg_n_100),
        .I3(indvar_flatten_fu_112_reg[5]),
        .I4(indvar_flatten_fu_112_reg[4]),
        .I5(mul_ln146_reg_515_reg_n_101),
        .O(\ap_CS_fsm[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_23 
       (.I0(indvar_flatten_fu_112_reg[0]),
        .I1(mul_ln146_reg_515_reg_n_105),
        .I2(mul_ln146_reg_515_reg_n_103),
        .I3(indvar_flatten_fu_112_reg[2]),
        .I4(indvar_flatten_fu_112_reg[1]),
        .I5(mul_ln146_reg_515_reg_n_104),
        .O(\ap_CS_fsm[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_7 
       (.I0(mul_ln146_reg_515_reg_n_78),
        .I1(indvar_flatten_fu_112_reg[27]),
        .I2(mul_ln146_reg_515_reg_n_77),
        .I3(indvar_flatten_fu_112_reg[28]),
        .I4(indvar_flatten_fu_112_reg[29]),
        .I5(mul_ln146_reg_515_reg_n_76),
        .O(\ap_CS_fsm[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[16]_i_8 
       (.I0(mul_ln146_reg_515_reg_n_80),
        .I1(indvar_flatten_fu_112_reg[25]),
        .I2(mul_ln146_reg_515_reg_n_79),
        .I3(indvar_flatten_fu_112_reg[26]),
        .I4(indvar_flatten_fu_112_reg[24]),
        .I5(mul_ln146_reg_515_reg_n_81),
        .O(\ap_CS_fsm[16]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state16),
        .I1(\ap_CS_fsm_reg[16]_1 ),
        .I2(\ap_CS_fsm_reg[16]_0 [0]),
        .I3(ap_done_reg),
        .I4(Block_entry48_proc_U0_ap_start),
        .O(ap_NS_fsm__0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln171_fu_326_p2),
        .O(ap_NS_fsm__0[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(\ap_CS_fsm_reg[16]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[13]),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[16]),
        .Q(\ap_CS_fsm_reg[16]_0 [1]),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[16]_i_15 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[16]_i_15_n_0 ,\ap_CS_fsm_reg[16]_i_15_n_1 ,\ap_CS_fsm_reg[16]_i_15_n_2 ,\ap_CS_fsm_reg[16]_i_15_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[16]_i_15_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[16]_i_20_n_0 ,\ap_CS_fsm[16]_i_21_n_0 ,\ap_CS_fsm[16]_i_22_n_0 ,\ap_CS_fsm[16]_i_23_n_0 }));
  CARRY4 \ap_CS_fsm_reg[16]_i_3 
       (.CI(\ap_CS_fsm_reg[16]_i_6_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[16]_i_3_CO_UNCONNECTED [3:2],icmp_ln171_fu_326_p2,\ap_CS_fsm_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[16]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[16]_i_7_n_0 ,\ap_CS_fsm[16]_i_8_n_0 }));
  CARRY4 \ap_CS_fsm_reg[16]_i_6 
       (.CI(\ap_CS_fsm_reg[16]_i_15_n_0 ),
        .CO({\ap_CS_fsm_reg[16]_i_6_n_0 ,\ap_CS_fsm_reg[16]_i_6_n_1 ,\ap_CS_fsm_reg[16]_i_6_n_2 ,\ap_CS_fsm_reg[16]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[16]_i_6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[16]_i_16_n_0 ,\ap_CS_fsm[16]_i_17_n_0 ,\ap_CS_fsm[16]_i_18_n_0 ,\ap_CS_fsm[16]_i_19_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(grp_sa_store_1_fu_201_n_42),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(grp_sa_store_1_fu_201_n_42),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(grp_sa_store_1_fu_201_n_42),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(grp_sa_store_1_fu_201_n_42),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h222A222A222A0000)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_done),
        .I2(ap_sync_reg_channel_write_retval_0_cast_loc_channel),
        .I3(retval_0_cast_loc_channel_full_n),
        .I4(ap_done_reg),
        .I5(\ap_CS_fsm_reg[16]_0 [1]),
        .O(ap_done_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h000000A8)) 
    ap_done_reg_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_done_reg_8),
        .I2(Block_entry_proc_proc_U0_ap_start),
        .I3(\ap_CS_fsm_reg[16]_0 [1]),
        .I4(ap_done_reg),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    ap_done_reg_i_2
       (.I0(ap_done_reg_8),
        .I1(Block_entry_proc_proc_U0_ap_start),
        .I2(\ap_CS_fsm_reg[16]_0 [1]),
        .I3(ap_done_reg),
        .O(ap_sync_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h02020000AAAAA800)) 
    ap_sync_reg_channel_write_retval_0_cast_loc_channel_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[16]_0 [1]),
        .I2(ap_done_reg),
        .I3(retval_0_cast_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_retval_0_cast_loc_channel),
        .I5(ap_sync_done),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0E0000000E000E00)) 
    full_n_i_2__16
       (.I0(\ap_CS_fsm_reg[16]_0 [1]),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_retval_0_cast_loc_channel),
        .I3(retval_0_cast_loc_channel_full_n),
        .I4(ap_done_reg_8),
        .I5(Block_entry_proc_proc_U0_ap_start),
        .O(mOutPtr16_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3 grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168
       (.Block_entry48_proc_U0_m_axi_aw_RREADY(Block_entry48_proc_U0_m_axi_aw_RREADY),
        .Block_entry48_proc_U0_m_axi_bi_RREADY(Block_entry48_proc_U0_m_axi_bi_RREADY),
        .D(D),
        .DI(DI),
        .O(O),
        .P({shl_ln40_3_mid2_reg_533[29:17],P,shl_ln40_3_mid2_reg_533[15:1]}),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[0]_0 (ap_phi_reg_pp0_iter6_in_a_1_reg_2340),
        .\ap_CS_fsm_reg[0]_1 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[15] (grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .\ap_CS_fsm_reg[15]_0 (grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_179),
        .\ap_CS_fsm_reg[3] (grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .\ap_CS_fsm_reg[3]_0 (grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_180),
        .ap_clk(ap_clk),
        .ap_done_cache_reg({grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_144,ap_NS_fsm__0[3]}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_2),
        .ap_rst_n_1(ap_rst_n_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .dout(dout),
        .grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o),
        .grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o),
        .grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o),
        .grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o),
        .grp_sa_store_1_fu_201_ap_start_reg(grp_sa_store_1_fu_201_ap_start_reg),
        .grp_sa_store_1_fu_201_ap_start_reg_reg(grp_sa_store_1_fu_201_n_5),
        .\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 (\icmp_ln186_reg_782_pp0_iter1_reg_reg[0] ),
        .\icmp_ln186_reg_782_reg[0]_0 (sub43_reg_500),
        .\icmp_ln39_reg_786_pp0_iter5_reg_reg[0]_0 (\icmp_ln39_reg_786_pp0_iter5_reg_reg[0] ),
        .in(in),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mul_ln61_reg_814_reg_0(mul_ln61_reg_814_reg),
        .mul_ln61_reg_814_reg_1(mul_ln61_reg_814_reg_0),
        .mul_ln61_reg_814_reg_2(shl_ln40_3_mid2_reg_533_reg_1),
        .mul_ln61_reg_814_reg_3(mul_ln61_reg_814_reg_1),
        .mul_ln61_reg_814_reg_4(mul_ln61_reg_814_reg_2),
        .mul_ln61_reg_814_reg_5(mul_ln61_reg_814_reg_3),
        .pop(pop),
        .pop_1(pop_1),
        .push(push),
        .push_0(push_0),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_2(ready_for_outstanding_2),
        .ready_for_outstanding_reg(\ap_CS_fsm_reg[3]_0 ),
        .ready_for_outstanding_reg_0(ready_for_outstanding_reg),
        .shell_top_sa_pe_ba_0_0(shell_top_sa_pe_ba_0_0),
        .\shell_top_sa_pe_ba_0_0_reg[0] ({ap_CS_fsm_state16,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .shell_top_sa_pe_ba_0_1(shell_top_sa_pe_ba_0_1),
        .shell_top_sa_pe_ba_1_0(shell_top_sa_pe_ba_1_0),
        .shell_top_sa_pe_ba_1_1(shell_top_sa_pe_ba_1_1),
        .shl_ln40_3_mid2_reg_533_reg(shl_ln40_3_mid2_reg_533_reg_0),
        .\trunc_ln3_reg_809_reg[29]_0 (\trunc_ln3_reg_809_reg[29] ),
        .\trunc_ln40_1_reg_831_reg[22]_0 (\trunc_ln40_1_reg_831_reg[22] ),
        .\trunc_ln40_1_reg_831_reg[29]_0 (\trunc_ln40_1_reg_831_reg[29] ),
        .\trunc_ln40_1_reg_831_reg[29]_1 (\trunc_ln40_1_reg_831_reg[29]_0 ),
        .\trunc_ln4_reg_836_reg[29]_0 (\trunc_ln4_reg_836_reg[29] ),
        .\trunc_ln68_1_reg_841_reg[29]_0 (\trunc_ln68_1_reg_841_reg[29] ),
        .\trunc_ln68_1_reg_841_reg[29]_1 (\trunc_ln68_1_reg_841_reg[29]_0 ),
        .\zext_ln68_cast_reg_764_reg[15]_0 (zext_ln68_fu_429_p1));
  FDRE #(
    .INIT(1'b0)) 
    grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_179),
        .Q(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_sa_store_1 grp_sa_store_1_fu_201
       (.Block_entry48_proc_U0_m_axi_ca_BREADY(Block_entry48_proc_U0_m_axi_ca_BREADY),
        .CO(CO),
        .D({ap_NS_fsm__0[15:12],ap_NS_fsm__0[10],ap_NS_fsm__0[5]}),
        .Q({\add_ln206_reg_550_reg[29]_0 [16],add_ln206_reg_550,\add_ln206_reg_550_reg[29]_0 [15:0]}),
        .\add_ln206_reg_550_reg[29] (\add_ln206_reg_550_reg[29]_1 ),
        .\ap_CS_fsm_reg[14] ({ap_CS_fsm_state15,\ap_CS_fsm_reg_n_0_[13] ,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .din(din),
        .full_n_reg(grp_sa_store_1_fu_201_n_5),
        .full_n_reg_0(grp_sa_store_1_fu_201_n_42),
        .grp_sa_store_1_fu_201_ap_start_reg(grp_sa_store_1_fu_201_ap_start_reg),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[2] (\mOutPtr_reg[2] ),
        .mem_reg(\mem_reg[2][0]_srl3_i_3_n_0 ),
        .pop_5(pop_5),
        .pop_7(pop_7),
        .push_3(push_3),
        .push_4(push_4),
        .shell_top_sa_pe_ba_0_0(shell_top_sa_pe_ba_0_0),
        .shell_top_sa_pe_ba_0_1(shell_top_sa_pe_ba_0_1),
        .shell_top_sa_pe_ba_1_0(shell_top_sa_pe_ba_1_0),
        .shell_top_sa_pe_ba_1_1(shell_top_sa_pe_ba_1_1),
        .\trunc_ln1_reg_233_reg[10]_0 (\trunc_ln1_reg_233_reg[10] ),
        .\trunc_ln1_reg_233_reg[14]_0 (\trunc_ln1_reg_233_reg[14] ),
        .\trunc_ln1_reg_233_reg[18]_0 (\trunc_ln1_reg_233_reg[18] ),
        .\trunc_ln1_reg_233_reg[18]_1 (\trunc_ln1_reg_233_reg[18]_0 ),
        .\trunc_ln1_reg_233_reg[29]_0 (\trunc_ln1_reg_233_reg[29] ),
        .\trunc_ln1_reg_233_reg[29]_1 (\trunc_ln1_reg_233_reg[29]_0 ),
        .\trunc_ln1_reg_233_reg[29]_2 (\trunc_ln1_reg_233_reg[29]_1 ),
        .\trunc_ln1_reg_233_reg[2]_0 (Q[0]),
        .\trunc_ln1_reg_233_reg[2]_1 (\trunc_ln1_reg_233_reg[2] ),
        .\trunc_ln1_reg_233_reg[6]_0 (\trunc_ln1_reg_233_reg[6] ),
        .\trunc_ln_reg_228_reg[29]_0 (\trunc_ln_reg_228_reg[29] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_sa_store_1_fu_201_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_180),
        .Q(grp_sa_store_1_fu_201_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_108[0]_i_2 
       (.I0(p_0_in),
        .I1(i_fu_108_reg[0]),
        .O(\i_fu_108[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[0]_i_1_n_7 ),
        .Q(i_fu_108_reg[0]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_108_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_108_reg[0]_i_1_n_0 ,\i_fu_108_reg[0]_i_1_n_1 ,\i_fu_108_reg[0]_i_1_n_2 ,\i_fu_108_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_0_in}),
        .O({\i_fu_108_reg[0]_i_1_n_4 ,\i_fu_108_reg[0]_i_1_n_5 ,\i_fu_108_reg[0]_i_1_n_6 ,\i_fu_108_reg[0]_i_1_n_7 }),
        .S({i_fu_108_reg[3:1],\i_fu_108[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[8]_i_1_n_5 ),
        .Q(i_fu_108_reg[10]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[8]_i_1_n_4 ),
        .Q(i_fu_108_reg[11]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[12]_i_1_n_7 ),
        .Q(i_fu_108_reg[12]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_108_reg[12]_i_1 
       (.CI(\i_fu_108_reg[8]_i_1_n_0 ),
        .CO({\NLW_i_fu_108_reg[12]_i_1_CO_UNCONNECTED [3:2],\i_fu_108_reg[12]_i_1_n_2 ,\i_fu_108_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_108_reg[12]_i_1_O_UNCONNECTED [3],\i_fu_108_reg[12]_i_1_n_5 ,\i_fu_108_reg[12]_i_1_n_6 ,\i_fu_108_reg[12]_i_1_n_7 }),
        .S({1'b0,i_fu_108_reg[14:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[12]_i_1_n_6 ),
        .Q(i_fu_108_reg[13]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[12]_i_1_n_5 ),
        .Q(i_fu_108_reg[14]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[0]_i_1_n_6 ),
        .Q(i_fu_108_reg[1]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[0]_i_1_n_5 ),
        .Q(i_fu_108_reg[2]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[0]_i_1_n_4 ),
        .Q(i_fu_108_reg[3]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[4]_i_1_n_7 ),
        .Q(i_fu_108_reg[4]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_108_reg[4]_i_1 
       (.CI(\i_fu_108_reg[0]_i_1_n_0 ),
        .CO({\i_fu_108_reg[4]_i_1_n_0 ,\i_fu_108_reg[4]_i_1_n_1 ,\i_fu_108_reg[4]_i_1_n_2 ,\i_fu_108_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_108_reg[4]_i_1_n_4 ,\i_fu_108_reg[4]_i_1_n_5 ,\i_fu_108_reg[4]_i_1_n_6 ,\i_fu_108_reg[4]_i_1_n_7 }),
        .S(i_fu_108_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[4]_i_1_n_6 ),
        .Q(i_fu_108_reg[5]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[4]_i_1_n_5 ),
        .Q(i_fu_108_reg[6]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[4]_i_1_n_4 ),
        .Q(i_fu_108_reg[7]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[8]_i_1_n_7 ),
        .Q(i_fu_108_reg[8]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_108_reg[8]_i_1 
       (.CI(\i_fu_108_reg[4]_i_1_n_0 ),
        .CO({\i_fu_108_reg[8]_i_1_n_0 ,\i_fu_108_reg[8]_i_1_n_1 ,\i_fu_108_reg[8]_i_1_n_2 ,\i_fu_108_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_108_reg[8]_i_1_n_4 ,\i_fu_108_reg[8]_i_1_n_5 ,\i_fu_108_reg[8]_i_1_n_6 ,\i_fu_108_reg[8]_i_1_n_7 }),
        .S(i_fu_108_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\i_fu_108_reg[8]_i_1_n_6 ),
        .Q(i_fu_108_reg[9]),
        .R(ap_NS_fsm18_out));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_fu_112[0]_i_2 
       (.I0(indvar_flatten_fu_112_reg[0]),
        .O(\indvar_flatten_fu_112[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_fu_112_reg[0]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_112_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_112_reg[0]_i_1_n_0 ,\indvar_flatten_fu_112_reg[0]_i_1_n_1 ,\indvar_flatten_fu_112_reg[0]_i_1_n_2 ,\indvar_flatten_fu_112_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_fu_112_reg[0]_i_1_n_4 ,\indvar_flatten_fu_112_reg[0]_i_1_n_5 ,\indvar_flatten_fu_112_reg[0]_i_1_n_6 ,\indvar_flatten_fu_112_reg[0]_i_1_n_7 }),
        .S({indvar_flatten_fu_112_reg[3:1],\indvar_flatten_fu_112[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten_fu_112_reg[10]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten_fu_112_reg[11]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_fu_112_reg[12]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_112_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_112_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_112_reg[12]_i_1_n_0 ,\indvar_flatten_fu_112_reg[12]_i_1_n_1 ,\indvar_flatten_fu_112_reg[12]_i_1_n_2 ,\indvar_flatten_fu_112_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_112_reg[12]_i_1_n_4 ,\indvar_flatten_fu_112_reg[12]_i_1_n_5 ,\indvar_flatten_fu_112_reg[12]_i_1_n_6 ,\indvar_flatten_fu_112_reg[12]_i_1_n_7 }),
        .S(indvar_flatten_fu_112_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_fu_112_reg[13]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten_fu_112_reg[14]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten_fu_112_reg[15]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_fu_112_reg[16]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_112_reg[16]_i_1 
       (.CI(\indvar_flatten_fu_112_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_112_reg[16]_i_1_n_0 ,\indvar_flatten_fu_112_reg[16]_i_1_n_1 ,\indvar_flatten_fu_112_reg[16]_i_1_n_2 ,\indvar_flatten_fu_112_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_112_reg[16]_i_1_n_4 ,\indvar_flatten_fu_112_reg[16]_i_1_n_5 ,\indvar_flatten_fu_112_reg[16]_i_1_n_6 ,\indvar_flatten_fu_112_reg[16]_i_1_n_7 }),
        .S(indvar_flatten_fu_112_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten_fu_112_reg[17]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten_fu_112_reg[18]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten_fu_112_reg[19]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[0]_i_1_n_6 ),
        .Q(indvar_flatten_fu_112_reg[1]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_fu_112_reg[20]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_112_reg[20]_i_1 
       (.CI(\indvar_flatten_fu_112_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_112_reg[20]_i_1_n_0 ,\indvar_flatten_fu_112_reg[20]_i_1_n_1 ,\indvar_flatten_fu_112_reg[20]_i_1_n_2 ,\indvar_flatten_fu_112_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_112_reg[20]_i_1_n_4 ,\indvar_flatten_fu_112_reg[20]_i_1_n_5 ,\indvar_flatten_fu_112_reg[20]_i_1_n_6 ,\indvar_flatten_fu_112_reg[20]_i_1_n_7 }),
        .S(indvar_flatten_fu_112_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[20]_i_1_n_6 ),
        .Q(indvar_flatten_fu_112_reg[21]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[20]_i_1_n_5 ),
        .Q(indvar_flatten_fu_112_reg[22]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[20]_i_1_n_4 ),
        .Q(indvar_flatten_fu_112_reg[23]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_fu_112_reg[24]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_112_reg[24]_i_1 
       (.CI(\indvar_flatten_fu_112_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_112_reg[24]_i_1_n_0 ,\indvar_flatten_fu_112_reg[24]_i_1_n_1 ,\indvar_flatten_fu_112_reg[24]_i_1_n_2 ,\indvar_flatten_fu_112_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_112_reg[24]_i_1_n_4 ,\indvar_flatten_fu_112_reg[24]_i_1_n_5 ,\indvar_flatten_fu_112_reg[24]_i_1_n_6 ,\indvar_flatten_fu_112_reg[24]_i_1_n_7 }),
        .S(indvar_flatten_fu_112_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[24]_i_1_n_6 ),
        .Q(indvar_flatten_fu_112_reg[25]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[24]_i_1_n_5 ),
        .Q(indvar_flatten_fu_112_reg[26]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[24]_i_1_n_4 ),
        .Q(indvar_flatten_fu_112_reg[27]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_fu_112_reg[28]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_112_reg[28]_i_1 
       (.CI(\indvar_flatten_fu_112_reg[24]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_fu_112_reg[28]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten_fu_112_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_fu_112_reg[28]_i_1_O_UNCONNECTED [3:2],\indvar_flatten_fu_112_reg[28]_i_1_n_6 ,\indvar_flatten_fu_112_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,indvar_flatten_fu_112_reg[29:28]}));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[28]_i_1_n_6 ),
        .Q(indvar_flatten_fu_112_reg[29]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[0]_i_1_n_5 ),
        .Q(indvar_flatten_fu_112_reg[2]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[0]_i_1_n_4 ),
        .Q(indvar_flatten_fu_112_reg[3]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_fu_112_reg[4]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_112_reg[4]_i_1 
       (.CI(\indvar_flatten_fu_112_reg[0]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_112_reg[4]_i_1_n_0 ,\indvar_flatten_fu_112_reg[4]_i_1_n_1 ,\indvar_flatten_fu_112_reg[4]_i_1_n_2 ,\indvar_flatten_fu_112_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_112_reg[4]_i_1_n_4 ,\indvar_flatten_fu_112_reg[4]_i_1_n_5 ,\indvar_flatten_fu_112_reg[4]_i_1_n_6 ,\indvar_flatten_fu_112_reg[4]_i_1_n_7 }),
        .S(indvar_flatten_fu_112_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_fu_112_reg[5]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten_fu_112_reg[6]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten_fu_112_reg[7]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_fu_112_reg[8]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_112_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_112_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_112_reg[8]_i_1_n_0 ,\indvar_flatten_fu_112_reg[8]_i_1_n_1 ,\indvar_flatten_fu_112_reg[8]_i_1_n_2 ,\indvar_flatten_fu_112_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_112_reg[8]_i_1_n_4 ,\indvar_flatten_fu_112_reg[8]_i_1_n_5 ,\indvar_flatten_fu_112_reg[8]_i_1_n_6 ,\indvar_flatten_fu_112_reg[8]_i_1_n_7 }),
        .S(indvar_flatten_fu_112_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(\indvar_flatten_fu_112_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_fu_112_reg[9]),
        .R(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h02)) 
    int_ap_idle_i_1
       (.I0(\ap_CS_fsm_reg[16]_0 [0]),
        .I1(Block_entry48_proc_U0_ap_start),
        .I2(Block_entry_proc_proc_U0_ap_start),
        .O(ap_idle));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_104[0]_i_1 
       (.I0(p_0_in),
        .I1(j_fu_104[0]),
        .O(add_ln173_fu_370_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[12]_i_2 
       (.I0(j_fu_104[12]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[12]_i_3 
       (.I0(j_fu_104[11]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[12]_i_4 
       (.I0(j_fu_104[10]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[12]_i_5 
       (.I0(j_fu_104[9]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[14]_i_3 
       (.I0(j_fu_104[14]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[14]_i_4 
       (.I0(j_fu_104[13]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[4]_i_2 
       (.I0(j_fu_104[0]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[4]_i_3 
       (.I0(j_fu_104[4]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[4]_i_4 
       (.I0(j_fu_104[3]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[4]_i_5 
       (.I0(j_fu_104[2]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[4]_i_6 
       (.I0(j_fu_104[1]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[8]_i_2 
       (.I0(j_fu_104[8]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[8]_i_3 
       (.I0(j_fu_104[7]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[8]_i_4 
       (.I0(j_fu_104[6]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_104[8]_i_5 
       (.I0(j_fu_104[5]),
        .I1(p_0_in),
        .O(select_ln171_fu_348_p3[5]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[0]),
        .Q(j_fu_104[0]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[10]),
        .Q(j_fu_104[10]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[11]),
        .Q(j_fu_104[11]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[12]),
        .Q(j_fu_104[12]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_104_reg[12]_i_1 
       (.CI(\j_fu_104_reg[8]_i_1_n_0 ),
        .CO({\j_fu_104_reg[12]_i_1_n_0 ,\j_fu_104_reg[12]_i_1_n_1 ,\j_fu_104_reg[12]_i_1_n_2 ,\j_fu_104_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln173_fu_370_p2[12:9]),
        .S(select_ln171_fu_348_p3[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[13]),
        .Q(j_fu_104[13]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[14]),
        .Q(j_fu_104[14]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_104_reg[14]_i_2 
       (.CI(\j_fu_104_reg[12]_i_1_n_0 ),
        .CO({\NLW_j_fu_104_reg[14]_i_2_CO_UNCONNECTED [3:1],\j_fu_104_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_104_reg[14]_i_2_O_UNCONNECTED [3:2],add_ln173_fu_370_p2[14:13]}),
        .S({1'b0,1'b0,select_ln171_fu_348_p3[14:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[1]),
        .Q(j_fu_104[1]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[2]),
        .Q(j_fu_104[2]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[3]),
        .Q(j_fu_104[3]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[4]),
        .Q(j_fu_104[4]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_104_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_104_reg[4]_i_1_n_0 ,\j_fu_104_reg[4]_i_1_n_1 ,\j_fu_104_reg[4]_i_1_n_2 ,\j_fu_104_reg[4]_i_1_n_3 }),
        .CYINIT(select_ln171_fu_348_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln173_fu_370_p2[4:1]),
        .S(select_ln171_fu_348_p3[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[5]),
        .Q(j_fu_104[5]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[6]),
        .Q(j_fu_104[6]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[7]),
        .Q(j_fu_104[7]),
        .R(ap_NS_fsm18_out));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[8]),
        .Q(j_fu_104[8]),
        .R(ap_NS_fsm18_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_104_reg[8]_i_1 
       (.CI(\j_fu_104_reg[4]_i_1_n_0 ),
        .CO({\j_fu_104_reg[8]_i_1_n_0 ,\j_fu_104_reg[8]_i_1_n_1 ,\j_fu_104_reg[8]_i_1_n_2 ,\j_fu_104_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln173_fu_370_p2[8:5]),
        .S(select_ln171_fu_348_p3[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0[2]),
        .D(add_ln173_fu_370_p2[9]),
        .Q(j_fu_104[9]),
        .R(ap_NS_fsm18_out));
  LUT4 #(
    .INIT(16'h2220)) 
    \mOutPtr[2]_i_2__0 
       (.I0(retval_0_cast_loc_channel_full_n),
        .I1(ap_sync_reg_channel_write_retval_0_cast_loc_channel),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[16]_0 [1]),
        .O(push_6));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[2][0]_srl3_i_3 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm_reg_n_0_[13] ),
        .I3(\mem_reg[2][0]_srl3_i_6_n_0 ),
        .I4(\mem_reg[2][0]_srl3_i_7_n_0 ),
        .O(\mem_reg[2][0]_srl3_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[2][0]_srl3_i_6 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state10),
        .O(\mem_reg[2][0]_srl3_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[2][0]_srl3_i_7 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state11),
        .O(\mem_reg[2][0]_srl3_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[5][0]_srl6_i_3__0 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state3),
        .O(\ap_CS_fsm_reg[3]_0 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln146_reg_515_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln146_reg_515_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln146_reg_515_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,mul_ln146_reg_515_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln146_reg_515_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln146_reg_515_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln146_reg_515_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln146_reg_515_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_6_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln146_reg_515_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln146_reg_515_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln146_reg_515_reg_P_UNCONNECTED[47:30],mul_ln146_reg_515_reg_n_76,mul_ln146_reg_515_reg_n_77,mul_ln146_reg_515_reg_n_78,mul_ln146_reg_515_reg_n_79,mul_ln146_reg_515_reg_n_80,mul_ln146_reg_515_reg_n_81,mul_ln146_reg_515_reg_n_82,mul_ln146_reg_515_reg_n_83,mul_ln146_reg_515_reg_n_84,mul_ln146_reg_515_reg_n_85,mul_ln146_reg_515_reg_n_86,mul_ln146_reg_515_reg_n_87,mul_ln146_reg_515_reg_n_88,mul_ln146_reg_515_reg_n_89,mul_ln146_reg_515_reg_n_90,mul_ln146_reg_515_reg_n_91,mul_ln146_reg_515_reg_n_92,mul_ln146_reg_515_reg_n_93,mul_ln146_reg_515_reg_n_94,mul_ln146_reg_515_reg_n_95,mul_ln146_reg_515_reg_n_96,mul_ln146_reg_515_reg_n_97,mul_ln146_reg_515_reg_n_98,mul_ln146_reg_515_reg_n_99,mul_ln146_reg_515_reg_n_100,mul_ln146_reg_515_reg_n_101,mul_ln146_reg_515_reg_n_102,mul_ln146_reg_515_reg_n_103,mul_ln146_reg_515_reg_n_104,mul_ln146_reg_515_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln146_reg_515_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln146_reg_515_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln146_reg_515_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(ap_rst_n_inv),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln146_reg_515_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    mul_ln146_reg_515_reg_i_3
       (.I0(\ap_CS_fsm_reg[16]_0 [0]),
        .I1(ap_done_reg),
        .I2(Block_entry48_proc_U0_ap_start),
        .O(p_6_in));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln171_1_reg_538_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln171_1_reg_538_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,select_ln171_1_fu_362_p3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln171_1_reg_538_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln171_1_reg_538_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln171_1_reg_538_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_6_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln171_1_reg_538_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln171_1_reg_538_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln171_1_reg_538_reg_P_UNCONNECTED[47:29],p_mid2_fu_422_p3}),
        .PATTERNBDETECT(NLW_mul_ln171_1_reg_538_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln171_1_reg_538_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln171_1_reg_538_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln171_1_reg_538_reg_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln171_1_reg_538_reg_i_1
       (.CI(mul_ln171_1_reg_538_reg_i_2_n_0),
        .CO({NLW_mul_ln171_1_reg_538_reg_i_1_CO_UNCONNECTED[3:2],mul_ln171_1_reg_538_reg_i_1_n_2,mul_ln171_1_reg_538_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mul_ln171_1_reg_538_reg_i_1_O_UNCONNECTED[3],select_ln171_1_fu_362_p3[14:12]}),
        .S({1'b0,i_fu_108_reg[14:12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln171_1_reg_538_reg_i_2
       (.CI(mul_ln171_1_reg_538_reg_i_3_n_0),
        .CO({mul_ln171_1_reg_538_reg_i_2_n_0,mul_ln171_1_reg_538_reg_i_2_n_1,mul_ln171_1_reg_538_reg_i_2_n_2,mul_ln171_1_reg_538_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln171_1_fu_362_p3[11:8]),
        .S(i_fu_108_reg[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln171_1_reg_538_reg_i_3
       (.CI(mul_ln171_1_reg_538_reg_i_4_n_0),
        .CO({mul_ln171_1_reg_538_reg_i_3_n_0,mul_ln171_1_reg_538_reg_i_3_n_1,mul_ln171_1_reg_538_reg_i_3_n_2,mul_ln171_1_reg_538_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln171_1_fu_362_p3[7:4]),
        .S(i_fu_108_reg[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln171_1_reg_538_reg_i_4
       (.CI(1'b0),
        .CO({mul_ln171_1_reg_538_reg_i_4_n_0,mul_ln171_1_reg_538_reg_i_4_n_1,mul_ln171_1_reg_538_reg_i_4_n_2,mul_ln171_1_reg_538_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_fu_108_reg[0]}),
        .O(select_ln171_1_fu_362_p3[3:0]),
        .S({i_fu_108_reg[3:1],mul_ln171_1_reg_538_reg_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln171_1_reg_538_reg_i_5
       (.I0(i_fu_108_reg[0]),
        .I1(p_0_in),
        .O(mul_ln171_1_reg_538_reg_i_5_n_0));
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \retval_0_reg_152[1]_i_1 
       (.I0(Block_entry48_proc_U0_ap_return),
        .I1(p_6_in),
        .I2(\ap_CS_fsm_reg[16]_1 ),
        .I3(icmp_ln171_fu_326_p2),
        .I4(ap_CS_fsm_state2),
        .O(\retval_0_reg_152[1]_i_1_n_0 ));
  FDRE \retval_0_reg_152_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\retval_0_reg_152[1]_i_1_n_0 ),
        .Q(Block_entry48_proc_U0_ap_return),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F20)) 
    \select_ln171_reg_523[0]_i_1 
       (.I0(j_fu_104[0]),
        .I1(p_0_in),
        .I2(ap_CS_fsm_state2),
        .I3(select_ln171_reg_523[0]),
        .O(\select_ln171_reg_523[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln171_reg_523[14]_i_1 
       (.I0(p_0_in),
        .I1(ap_CS_fsm_state2),
        .O(\select_ln171_reg_523[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln171_reg_523[14]_i_4 
       (.I0(j_fu_104[13]),
        .I1(tmp_1_reg_468[13]),
        .I2(j_fu_104[14]),
        .I3(tmp_1_reg_468[14]),
        .I4(tmp_1_reg_468[12]),
        .I5(j_fu_104[12]),
        .O(\select_ln171_reg_523[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln171_reg_523[14]_i_5 
       (.I0(j_fu_104[9]),
        .I1(tmp_1_reg_468[9]),
        .I2(j_fu_104[11]),
        .I3(tmp_1_reg_468[11]),
        .I4(tmp_1_reg_468[10]),
        .I5(j_fu_104[10]),
        .O(\select_ln171_reg_523[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln171_reg_523[14]_i_6 
       (.I0(j_fu_104[6]),
        .I1(tmp_1_reg_468[6]),
        .I2(j_fu_104[8]),
        .I3(tmp_1_reg_468[8]),
        .I4(tmp_1_reg_468[7]),
        .I5(j_fu_104[7]),
        .O(\select_ln171_reg_523[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln171_reg_523[14]_i_7 
       (.I0(j_fu_104[4]),
        .I1(tmp_1_reg_468[4]),
        .I2(j_fu_104[5]),
        .I3(tmp_1_reg_468[5]),
        .I4(tmp_1_reg_468[3]),
        .I5(j_fu_104[3]),
        .O(\select_ln171_reg_523[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln171_reg_523[14]_i_8 
       (.I0(j_fu_104[1]),
        .I1(tmp_1_reg_468[1]),
        .I2(j_fu_104[2]),
        .I3(tmp_1_reg_468[2]),
        .I4(tmp_1_reg_468[0]),
        .I5(j_fu_104[0]),
        .O(\select_ln171_reg_523[14]_i_8_n_0 ));
  FDRE \select_ln171_reg_523_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln171_reg_523[0]_i_1_n_0 ),
        .Q(select_ln171_reg_523[0]),
        .R(1'b0));
  FDRE \select_ln171_reg_523_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[10]),
        .Q(select_ln171_reg_523[10]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE \select_ln171_reg_523_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[11]),
        .Q(select_ln171_reg_523[11]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE \select_ln171_reg_523_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[12]),
        .Q(select_ln171_reg_523[12]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE \select_ln171_reg_523_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[13]),
        .Q(select_ln171_reg_523[13]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE \select_ln171_reg_523_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[14]),
        .Q(select_ln171_reg_523[14]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  CARRY4 \select_ln171_reg_523_reg[14]_i_2 
       (.CI(\select_ln171_reg_523_reg[14]_i_3_n_0 ),
        .CO({\NLW_select_ln171_reg_523_reg[14]_i_2_CO_UNCONNECTED [3:1],p_0_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln171_reg_523_reg[14]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\select_ln171_reg_523[14]_i_4_n_0 }));
  CARRY4 \select_ln171_reg_523_reg[14]_i_3 
       (.CI(1'b0),
        .CO({\select_ln171_reg_523_reg[14]_i_3_n_0 ,\select_ln171_reg_523_reg[14]_i_3_n_1 ,\select_ln171_reg_523_reg[14]_i_3_n_2 ,\select_ln171_reg_523_reg[14]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln171_reg_523_reg[14]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln171_reg_523[14]_i_5_n_0 ,\select_ln171_reg_523[14]_i_6_n_0 ,\select_ln171_reg_523[14]_i_7_n_0 ,\select_ln171_reg_523[14]_i_8_n_0 }));
  FDRE \select_ln171_reg_523_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[1]),
        .Q(select_ln171_reg_523[1]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE \select_ln171_reg_523_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[2]),
        .Q(select_ln171_reg_523[2]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE \select_ln171_reg_523_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[3]),
        .Q(select_ln171_reg_523[3]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE \select_ln171_reg_523_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[4]),
        .Q(select_ln171_reg_523[4]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE \select_ln171_reg_523_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[5]),
        .Q(select_ln171_reg_523[5]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE \select_ln171_reg_523_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[6]),
        .Q(select_ln171_reg_523[6]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE \select_ln171_reg_523_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[7]),
        .Q(select_ln171_reg_523[7]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE \select_ln171_reg_523_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[8]),
        .Q(select_ln171_reg_523[8]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE \select_ln171_reg_523_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(j_fu_104[9]),
        .Q(select_ln171_reg_523[9]),
        .R(\select_ln171_reg_523[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[0]),
        .Q(shell_top_sa_pe_ba_0_0[0]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[10]),
        .Q(shell_top_sa_pe_ba_0_0[10]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[11]),
        .Q(shell_top_sa_pe_ba_0_0[11]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[12]),
        .Q(shell_top_sa_pe_ba_0_0[12]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[13]),
        .Q(shell_top_sa_pe_ba_0_0[13]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[14]),
        .Q(shell_top_sa_pe_ba_0_0[14]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[15]),
        .Q(shell_top_sa_pe_ba_0_0[15]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[16]),
        .Q(shell_top_sa_pe_ba_0_0[16]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[17]),
        .Q(shell_top_sa_pe_ba_0_0[17]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[18]),
        .Q(shell_top_sa_pe_ba_0_0[18]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[19]),
        .Q(shell_top_sa_pe_ba_0_0[19]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[1]),
        .Q(shell_top_sa_pe_ba_0_0[1]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[20]),
        .Q(shell_top_sa_pe_ba_0_0[20]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[21]),
        .Q(shell_top_sa_pe_ba_0_0[21]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[22]),
        .Q(shell_top_sa_pe_ba_0_0[22]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[23]),
        .Q(shell_top_sa_pe_ba_0_0[23]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[24]),
        .Q(shell_top_sa_pe_ba_0_0[24]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[25]),
        .Q(shell_top_sa_pe_ba_0_0[25]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[26]),
        .Q(shell_top_sa_pe_ba_0_0[26]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[27]),
        .Q(shell_top_sa_pe_ba_0_0[27]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[28]),
        .Q(shell_top_sa_pe_ba_0_0[28]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[29]),
        .Q(shell_top_sa_pe_ba_0_0[29]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[2]),
        .Q(shell_top_sa_pe_ba_0_0[2]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[30]),
        .Q(shell_top_sa_pe_ba_0_0[30]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[31]),
        .Q(shell_top_sa_pe_ba_0_0[31]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[3]),
        .Q(shell_top_sa_pe_ba_0_0[3]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[4]),
        .Q(shell_top_sa_pe_ba_0_0[4]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[5]),
        .Q(shell_top_sa_pe_ba_0_0[5]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[6]),
        .Q(shell_top_sa_pe_ba_0_0[6]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[7]),
        .Q(shell_top_sa_pe_ba_0_0[7]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[8]),
        .Q(shell_top_sa_pe_ba_0_0[8]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_142),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[9]),
        .Q(shell_top_sa_pe_ba_0_0[9]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[0]),
        .Q(shell_top_sa_pe_ba_0_1[0]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[10]),
        .Q(shell_top_sa_pe_ba_0_1[10]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[11]),
        .Q(shell_top_sa_pe_ba_0_1[11]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[12]),
        .Q(shell_top_sa_pe_ba_0_1[12]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[13]),
        .Q(shell_top_sa_pe_ba_0_1[13]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[14]),
        .Q(shell_top_sa_pe_ba_0_1[14]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[15]),
        .Q(shell_top_sa_pe_ba_0_1[15]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[16]),
        .Q(shell_top_sa_pe_ba_0_1[16]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[17]),
        .Q(shell_top_sa_pe_ba_0_1[17]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[18]),
        .Q(shell_top_sa_pe_ba_0_1[18]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[19]),
        .Q(shell_top_sa_pe_ba_0_1[19]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[1]),
        .Q(shell_top_sa_pe_ba_0_1[1]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[20]),
        .Q(shell_top_sa_pe_ba_0_1[20]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[21]),
        .Q(shell_top_sa_pe_ba_0_1[21]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[22]),
        .Q(shell_top_sa_pe_ba_0_1[22]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[23]),
        .Q(shell_top_sa_pe_ba_0_1[23]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[24]),
        .Q(shell_top_sa_pe_ba_0_1[24]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[25]),
        .Q(shell_top_sa_pe_ba_0_1[25]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[26]),
        .Q(shell_top_sa_pe_ba_0_1[26]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[27]),
        .Q(shell_top_sa_pe_ba_0_1[27]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[28]),
        .Q(shell_top_sa_pe_ba_0_1[28]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[29]),
        .Q(shell_top_sa_pe_ba_0_1[29]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[2]),
        .Q(shell_top_sa_pe_ba_0_1[2]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[30]),
        .Q(shell_top_sa_pe_ba_0_1[30]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[31]),
        .Q(shell_top_sa_pe_ba_0_1[31]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[3]),
        .Q(shell_top_sa_pe_ba_0_1[3]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[4]),
        .Q(shell_top_sa_pe_ba_0_1[4]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[5]),
        .Q(shell_top_sa_pe_ba_0_1[5]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[6]),
        .Q(shell_top_sa_pe_ba_0_1[6]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[7]),
        .Q(shell_top_sa_pe_ba_0_1[7]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[8]),
        .Q(shell_top_sa_pe_ba_0_1[8]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[9]),
        .Q(shell_top_sa_pe_ba_0_1[9]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[0]),
        .Q(shell_top_sa_pe_ba_1_0[0]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[10]),
        .Q(shell_top_sa_pe_ba_1_0[10]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[11]),
        .Q(shell_top_sa_pe_ba_1_0[11]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[12]),
        .Q(shell_top_sa_pe_ba_1_0[12]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[13]),
        .Q(shell_top_sa_pe_ba_1_0[13]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[14]),
        .Q(shell_top_sa_pe_ba_1_0[14]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[15]),
        .Q(shell_top_sa_pe_ba_1_0[15]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[16]),
        .Q(shell_top_sa_pe_ba_1_0[16]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[17]),
        .Q(shell_top_sa_pe_ba_1_0[17]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[18]),
        .Q(shell_top_sa_pe_ba_1_0[18]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[19]),
        .Q(shell_top_sa_pe_ba_1_0[19]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[1]),
        .Q(shell_top_sa_pe_ba_1_0[1]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[20]),
        .Q(shell_top_sa_pe_ba_1_0[20]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[21]),
        .Q(shell_top_sa_pe_ba_1_0[21]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[22]),
        .Q(shell_top_sa_pe_ba_1_0[22]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[23]),
        .Q(shell_top_sa_pe_ba_1_0[23]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[24]),
        .Q(shell_top_sa_pe_ba_1_0[24]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[25]),
        .Q(shell_top_sa_pe_ba_1_0[25]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[26]),
        .Q(shell_top_sa_pe_ba_1_0[26]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[27]),
        .Q(shell_top_sa_pe_ba_1_0[27]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[28]),
        .Q(shell_top_sa_pe_ba_1_0[28]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[29]),
        .Q(shell_top_sa_pe_ba_1_0[29]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[2]),
        .Q(shell_top_sa_pe_ba_1_0[2]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[30]),
        .Q(shell_top_sa_pe_ba_1_0[30]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[31]),
        .Q(shell_top_sa_pe_ba_1_0[31]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[3]),
        .Q(shell_top_sa_pe_ba_1_0[3]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[4]),
        .Q(shell_top_sa_pe_ba_1_0[4]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[5]),
        .Q(shell_top_sa_pe_ba_1_0[5]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[6]),
        .Q(shell_top_sa_pe_ba_1_0[6]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[7]),
        .Q(shell_top_sa_pe_ba_1_0[7]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[8]),
        .Q(shell_top_sa_pe_ba_1_0[8]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_177),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[9]),
        .Q(shell_top_sa_pe_ba_1_0[9]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[0]),
        .Q(shell_top_sa_pe_ba_1_1[0]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[10]),
        .Q(shell_top_sa_pe_ba_1_1[10]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[11]),
        .Q(shell_top_sa_pe_ba_1_1[11]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[12]),
        .Q(shell_top_sa_pe_ba_1_1[12]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[13]),
        .Q(shell_top_sa_pe_ba_1_1[13]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[14]),
        .Q(shell_top_sa_pe_ba_1_1[14]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[15]),
        .Q(shell_top_sa_pe_ba_1_1[15]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[16]),
        .Q(shell_top_sa_pe_ba_1_1[16]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[17]),
        .Q(shell_top_sa_pe_ba_1_1[17]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[18]),
        .Q(shell_top_sa_pe_ba_1_1[18]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[19]),
        .Q(shell_top_sa_pe_ba_1_1[19]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[1]),
        .Q(shell_top_sa_pe_ba_1_1[1]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[20]),
        .Q(shell_top_sa_pe_ba_1_1[20]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[21]),
        .Q(shell_top_sa_pe_ba_1_1[21]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[22]),
        .Q(shell_top_sa_pe_ba_1_1[22]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[23]),
        .Q(shell_top_sa_pe_ba_1_1[23]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[24]),
        .Q(shell_top_sa_pe_ba_1_1[24]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[25]),
        .Q(shell_top_sa_pe_ba_1_1[25]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[26]),
        .Q(shell_top_sa_pe_ba_1_1[26]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[27]),
        .Q(shell_top_sa_pe_ba_1_1[27]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[28]),
        .Q(shell_top_sa_pe_ba_1_1[28]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[29]),
        .Q(shell_top_sa_pe_ba_1_1[29]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[2]),
        .Q(shell_top_sa_pe_ba_1_1[2]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[30]),
        .Q(shell_top_sa_pe_ba_1_1[30]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[31]),
        .Q(shell_top_sa_pe_ba_1_1[31]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[3]),
        .Q(shell_top_sa_pe_ba_1_1[3]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[4]),
        .Q(shell_top_sa_pe_ba_1_1[4]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[5]),
        .Q(shell_top_sa_pe_ba_1_1[5]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[6]),
        .Q(shell_top_sa_pe_ba_1_1[6]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[7]),
        .Q(shell_top_sa_pe_ba_1_1[7]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[8]),
        .Q(shell_top_sa_pe_ba_1_1[8]),
        .R(ap_CS_fsm_state16));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_n_178),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[9]),
        .Q(shell_top_sa_pe_ba_1_1[9]),
        .R(ap_CS_fsm_state16));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    shl_ln40_3_mid2_reg_533_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,shl_ln40_3_mid2_reg_533_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_shl_ln40_3_mid2_reg_533_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,select_ln171_1_fu_362_p3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_shl_ln40_3_mid2_reg_533_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_shl_ln40_3_mid2_reg_533_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_shl_ln40_3_mid2_reg_533_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_6_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_shl_ln40_3_mid2_reg_533_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_shl_ln40_3_mid2_reg_533_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_shl_ln40_3_mid2_reg_533_reg_P_UNCONNECTED[47:29],shl_ln40_3_mid2_reg_533[29:17],P,shl_ln40_3_mid2_reg_533[15:1]}),
        .PATTERNBDETECT(NLW_shl_ln40_3_mid2_reg_533_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_shl_ln40_3_mid2_reg_533_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_shl_ln40_3_mid2_reg_533_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_shl_ln40_3_mid2_reg_533_reg_UNDERFLOW_UNCONNECTED));
  FDRE \shl_ln_reg_543_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[9]),
        .Q(zext_ln68_fu_429_p1[10]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[10]),
        .Q(zext_ln68_fu_429_p1[11]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[11]),
        .Q(zext_ln68_fu_429_p1[12]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[12]),
        .Q(zext_ln68_fu_429_p1[13]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[13]),
        .Q(zext_ln68_fu_429_p1[14]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[14]),
        .Q(zext_ln68_fu_429_p1[15]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[0]),
        .Q(zext_ln68_fu_429_p1[1]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[1]),
        .Q(zext_ln68_fu_429_p1[2]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[2]),
        .Q(zext_ln68_fu_429_p1[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[3]),
        .Q(zext_ln68_fu_429_p1[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[4]),
        .Q(zext_ln68_fu_429_p1[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[5]),
        .Q(zext_ln68_fu_429_p1[6]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[6]),
        .Q(zext_ln68_fu_429_p1[7]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[7]),
        .Q(zext_ln68_fu_429_p1[8]),
        .R(1'b0));
  FDRE \shl_ln_reg_543_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln171_reg_523[8]),
        .Q(zext_ln68_fu_429_p1[9]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [0]),
        .Q(sub43_reg_500[0]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[10] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [10]),
        .Q(sub43_reg_500[10]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[11] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [11]),
        .Q(sub43_reg_500[11]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[12] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [12]),
        .Q(sub43_reg_500[12]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[13] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [13]),
        .Q(sub43_reg_500[13]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[14] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [14]),
        .Q(sub43_reg_500[14]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[15] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [15]),
        .Q(sub43_reg_500[15]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[16] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [16]),
        .Q(sub43_reg_500[16]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[1] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [1]),
        .Q(sub43_reg_500[1]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [2]),
        .Q(sub43_reg_500[2]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [3]),
        .Q(sub43_reg_500[3]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [4]),
        .Q(sub43_reg_500[4]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [5]),
        .Q(sub43_reg_500[5]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [6]),
        .Q(sub43_reg_500[6]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [7]),
        .Q(sub43_reg_500[7]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[8] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [8]),
        .Q(sub43_reg_500[8]),
        .R(1'b0));
  FDRE \sub43_reg_500_reg[9] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\sub43_reg_500_reg[16]_0 [9]),
        .Q(sub43_reg_500[9]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[1]),
        .Q(tmp_1_reg_468[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[10] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[11]),
        .Q(tmp_1_reg_468[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[11] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[12]),
        .Q(tmp_1_reg_468[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[12] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[13]),
        .Q(tmp_1_reg_468[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[13] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[14]),
        .Q(tmp_1_reg_468[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[14] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[15]),
        .Q(tmp_1_reg_468[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[1] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[2]),
        .Q(tmp_1_reg_468[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[3]),
        .Q(tmp_1_reg_468[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[4]),
        .Q(tmp_1_reg_468[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[5]),
        .Q(tmp_1_reg_468[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[6]),
        .Q(tmp_1_reg_468[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[7]),
        .Q(tmp_1_reg_468[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[8]),
        .Q(tmp_1_reg_468[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[8] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[9]),
        .Q(tmp_1_reg_468[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_468_reg[9] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(Q[10]),
        .Q(tmp_1_reg_468[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3
   (\ap_CS_fsm_reg[0]_0 ,
    O,
    shl_ln40_3_mid2_reg_533_reg,
    mul_ln61_reg_814_reg_0,
    mul_ln61_reg_814_reg_1,
    grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o,
    grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o,
    grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o,
    grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o,
    push,
    pop,
    \ap_CS_fsm_reg[1]_0 ,
    ready_for_outstanding,
    Block_entry48_proc_U0_m_axi_aw_RREADY,
    push_0,
    pop_1,
    ready_for_outstanding_2,
    Block_entry48_proc_U0_m_axi_bi_RREADY,
    \ap_CS_fsm_reg[15] ,
    \icmp_ln39_reg_786_pp0_iter5_reg_reg[0]_0 ,
    ap_done_cache_reg,
    \ap_CS_fsm_reg[0]_1 ,
    in,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[3]_0 ,
    ap_rst_n_0,
    ap_rst_n_1,
    \icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    D,
    \icmp_ln186_reg_782_reg[0]_0 ,
    DI,
    mul_ln61_reg_814_reg_2,
    S,
    mul_ln61_reg_814_reg_3,
    mul_ln61_reg_814_reg_4,
    mul_ln61_reg_814_reg_5,
    P,
    \trunc_ln40_1_reg_831_reg[29]_0 ,
    \trunc_ln3_reg_809_reg[29]_0 ,
    \trunc_ln40_1_reg_831_reg[22]_0 ,
    \trunc_ln40_1_reg_831_reg[29]_1 ,
    \trunc_ln68_1_reg_841_reg[29]_0 ,
    \trunc_ln4_reg_836_reg[29]_0 ,
    \trunc_ln68_1_reg_841_reg[29]_1 ,
    shell_top_sa_pe_ba_0_0,
    shell_top_sa_pe_ba_0_1,
    shell_top_sa_pe_ba_1_0,
    shell_top_sa_pe_ba_1_1,
    aw_ARREADY,
    ready_for_outstanding_reg,
    aw_RVALID,
    mem_reg,
    dout,
    bi_ARREADY,
    bi_RVALID,
    mem_reg_0,
    ready_for_outstanding_reg_0,
    ap_rst_n,
    \shell_top_sa_pe_ba_0_0_reg[0] ,
    grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg,
    \zext_ln68_cast_reg_764_reg[15]_0 ,
    grp_sa_store_1_fu_201_ap_start_reg_reg,
    grp_sa_store_1_fu_201_ap_start_reg);
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]O;
  output [0:0]shl_ln40_3_mid2_reg_533_reg;
  output [0:0]mul_ln61_reg_814_reg_0;
  output [0:0]mul_ln61_reg_814_reg_1;
  output [31:0]grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o;
  output [31:0]grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o;
  output [31:0]grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o;
  output [31:0]grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o;
  output push;
  output pop;
  output \ap_CS_fsm_reg[1]_0 ;
  output ready_for_outstanding;
  output Block_entry48_proc_U0_m_axi_aw_RREADY;
  output push_0;
  output pop_1;
  output ready_for_outstanding_2;
  output Block_entry48_proc_U0_m_axi_bi_RREADY;
  output \ap_CS_fsm_reg[15] ;
  output \icmp_ln39_reg_786_pp0_iter5_reg_reg[0]_0 ;
  output [1:0]ap_done_cache_reg;
  output \ap_CS_fsm_reg[0]_1 ;
  output [29:0]in;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [29:0]\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]Q;
  input [0:0]D;
  input [16:0]\icmp_ln186_reg_782_reg[0]_0 ;
  input [0:0]DI;
  input [15:0]mul_ln61_reg_814_reg_2;
  input [3:0]S;
  input [3:0]mul_ln61_reg_814_reg_3;
  input [3:0]mul_ln61_reg_814_reg_4;
  input [2:0]mul_ln61_reg_814_reg_5;
  input [28:0]P;
  input [29:0]\trunc_ln40_1_reg_831_reg[29]_0 ;
  input [0:0]\trunc_ln3_reg_809_reg[29]_0 ;
  input [0:0]\trunc_ln40_1_reg_831_reg[22]_0 ;
  input [0:0]\trunc_ln40_1_reg_831_reg[29]_1 ;
  input [29:0]\trunc_ln68_1_reg_841_reg[29]_0 ;
  input [0:0]\trunc_ln4_reg_836_reg[29]_0 ;
  input [0:0]\trunc_ln68_1_reg_841_reg[29]_1 ;
  input [31:0]shell_top_sa_pe_ba_0_0;
  input [31:0]shell_top_sa_pe_ba_0_1;
  input [31:0]shell_top_sa_pe_ba_1_0;
  input [31:0]shell_top_sa_pe_ba_1_1;
  input aw_ARREADY;
  input ready_for_outstanding_reg;
  input aw_RVALID;
  input mem_reg;
  input [32:0]dout;
  input bi_ARREADY;
  input bi_RVALID;
  input mem_reg_0;
  input [32:0]ready_for_outstanding_reg_0;
  input ap_rst_n;
  input [2:0]\shell_top_sa_pe_ba_0_0_reg[0] ;
  input grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg;
  input [14:0]\zext_ln68_cast_reg_764_reg[15]_0 ;
  input grp_sa_store_1_fu_201_ap_start_reg_reg;
  input grp_sa_store_1_fu_201_ap_start_reg;

  wire Block_entry48_proc_U0_m_axi_aw_RREADY;
  wire Block_entry48_proc_U0_m_axi_bi_RREADY;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [28:0]P;
  wire [15:0]Q;
  wire [3:0]S;
  wire add_ln19_1_fu_696_p2_carry__0_i_1_n_0;
  wire add_ln19_1_fu_696_p2_carry__0_i_2_n_0;
  wire add_ln19_1_fu_696_p2_carry__0_i_3_n_0;
  wire add_ln19_1_fu_696_p2_carry__0_i_4_n_0;
  wire add_ln19_1_fu_696_p2_carry__0_n_0;
  wire add_ln19_1_fu_696_p2_carry__0_n_1;
  wire add_ln19_1_fu_696_p2_carry__0_n_2;
  wire add_ln19_1_fu_696_p2_carry__0_n_3;
  wire add_ln19_1_fu_696_p2_carry__1_i_1_n_0;
  wire add_ln19_1_fu_696_p2_carry__1_i_2_n_0;
  wire add_ln19_1_fu_696_p2_carry__1_i_3_n_0;
  wire add_ln19_1_fu_696_p2_carry__1_i_4_n_0;
  wire add_ln19_1_fu_696_p2_carry__1_n_0;
  wire add_ln19_1_fu_696_p2_carry__1_n_1;
  wire add_ln19_1_fu_696_p2_carry__1_n_2;
  wire add_ln19_1_fu_696_p2_carry__1_n_3;
  wire add_ln19_1_fu_696_p2_carry__2_i_1_n_0;
  wire add_ln19_1_fu_696_p2_carry__2_i_2_n_0;
  wire add_ln19_1_fu_696_p2_carry__2_i_3_n_0;
  wire add_ln19_1_fu_696_p2_carry__2_i_4_n_0;
  wire add_ln19_1_fu_696_p2_carry__2_n_0;
  wire add_ln19_1_fu_696_p2_carry__2_n_1;
  wire add_ln19_1_fu_696_p2_carry__2_n_2;
  wire add_ln19_1_fu_696_p2_carry__2_n_3;
  wire add_ln19_1_fu_696_p2_carry__3_i_1_n_0;
  wire add_ln19_1_fu_696_p2_carry__3_i_2_n_0;
  wire add_ln19_1_fu_696_p2_carry__3_i_3_n_0;
  wire add_ln19_1_fu_696_p2_carry__3_i_4_n_0;
  wire add_ln19_1_fu_696_p2_carry__3_n_0;
  wire add_ln19_1_fu_696_p2_carry__3_n_1;
  wire add_ln19_1_fu_696_p2_carry__3_n_2;
  wire add_ln19_1_fu_696_p2_carry__3_n_3;
  wire add_ln19_1_fu_696_p2_carry__4_i_1_n_0;
  wire add_ln19_1_fu_696_p2_carry__4_i_2_n_0;
  wire add_ln19_1_fu_696_p2_carry__4_i_3_n_0;
  wire add_ln19_1_fu_696_p2_carry__4_i_4_n_0;
  wire add_ln19_1_fu_696_p2_carry__4_n_0;
  wire add_ln19_1_fu_696_p2_carry__4_n_1;
  wire add_ln19_1_fu_696_p2_carry__4_n_2;
  wire add_ln19_1_fu_696_p2_carry__4_n_3;
  wire add_ln19_1_fu_696_p2_carry__5_i_1_n_0;
  wire add_ln19_1_fu_696_p2_carry__5_i_2_n_0;
  wire add_ln19_1_fu_696_p2_carry__5_i_3_n_0;
  wire add_ln19_1_fu_696_p2_carry__5_i_4_n_0;
  wire add_ln19_1_fu_696_p2_carry__5_n_0;
  wire add_ln19_1_fu_696_p2_carry__5_n_1;
  wire add_ln19_1_fu_696_p2_carry__5_n_2;
  wire add_ln19_1_fu_696_p2_carry__5_n_3;
  wire add_ln19_1_fu_696_p2_carry__6_i_1_n_0;
  wire add_ln19_1_fu_696_p2_carry__6_i_2_n_0;
  wire add_ln19_1_fu_696_p2_carry__6_i_3_n_0;
  wire add_ln19_1_fu_696_p2_carry__6_i_4_n_0;
  wire add_ln19_1_fu_696_p2_carry__6_n_1;
  wire add_ln19_1_fu_696_p2_carry__6_n_2;
  wire add_ln19_1_fu_696_p2_carry__6_n_3;
  wire add_ln19_1_fu_696_p2_carry_i_1_n_0;
  wire add_ln19_1_fu_696_p2_carry_i_2_n_0;
  wire add_ln19_1_fu_696_p2_carry_i_3_n_0;
  wire add_ln19_1_fu_696_p2_carry_i_4_n_0;
  wire add_ln19_1_fu_696_p2_carry_n_0;
  wire add_ln19_1_fu_696_p2_carry_n_1;
  wire add_ln19_1_fu_696_p2_carry_n_2;
  wire add_ln19_1_fu_696_p2_carry_n_3;
  wire add_ln19_2_fu_711_p2_carry__0_i_1_n_0;
  wire add_ln19_2_fu_711_p2_carry__0_i_2_n_0;
  wire add_ln19_2_fu_711_p2_carry__0_i_3_n_0;
  wire add_ln19_2_fu_711_p2_carry__0_i_4_n_0;
  wire add_ln19_2_fu_711_p2_carry__0_n_0;
  wire add_ln19_2_fu_711_p2_carry__0_n_1;
  wire add_ln19_2_fu_711_p2_carry__0_n_2;
  wire add_ln19_2_fu_711_p2_carry__0_n_3;
  wire add_ln19_2_fu_711_p2_carry__1_i_1_n_0;
  wire add_ln19_2_fu_711_p2_carry__1_i_2_n_0;
  wire add_ln19_2_fu_711_p2_carry__1_i_3_n_0;
  wire add_ln19_2_fu_711_p2_carry__1_i_4_n_0;
  wire add_ln19_2_fu_711_p2_carry__1_n_0;
  wire add_ln19_2_fu_711_p2_carry__1_n_1;
  wire add_ln19_2_fu_711_p2_carry__1_n_2;
  wire add_ln19_2_fu_711_p2_carry__1_n_3;
  wire add_ln19_2_fu_711_p2_carry__2_i_1_n_0;
  wire add_ln19_2_fu_711_p2_carry__2_i_2_n_0;
  wire add_ln19_2_fu_711_p2_carry__2_i_3_n_0;
  wire add_ln19_2_fu_711_p2_carry__2_i_4_n_0;
  wire add_ln19_2_fu_711_p2_carry__2_n_0;
  wire add_ln19_2_fu_711_p2_carry__2_n_1;
  wire add_ln19_2_fu_711_p2_carry__2_n_2;
  wire add_ln19_2_fu_711_p2_carry__2_n_3;
  wire add_ln19_2_fu_711_p2_carry__3_i_1_n_0;
  wire add_ln19_2_fu_711_p2_carry__3_i_2_n_0;
  wire add_ln19_2_fu_711_p2_carry__3_i_3_n_0;
  wire add_ln19_2_fu_711_p2_carry__3_i_4_n_0;
  wire add_ln19_2_fu_711_p2_carry__3_n_0;
  wire add_ln19_2_fu_711_p2_carry__3_n_1;
  wire add_ln19_2_fu_711_p2_carry__3_n_2;
  wire add_ln19_2_fu_711_p2_carry__3_n_3;
  wire add_ln19_2_fu_711_p2_carry__4_i_1_n_0;
  wire add_ln19_2_fu_711_p2_carry__4_i_2_n_0;
  wire add_ln19_2_fu_711_p2_carry__4_i_3_n_0;
  wire add_ln19_2_fu_711_p2_carry__4_i_4_n_0;
  wire add_ln19_2_fu_711_p2_carry__4_n_0;
  wire add_ln19_2_fu_711_p2_carry__4_n_1;
  wire add_ln19_2_fu_711_p2_carry__4_n_2;
  wire add_ln19_2_fu_711_p2_carry__4_n_3;
  wire add_ln19_2_fu_711_p2_carry__5_i_1_n_0;
  wire add_ln19_2_fu_711_p2_carry__5_i_2_n_0;
  wire add_ln19_2_fu_711_p2_carry__5_i_3_n_0;
  wire add_ln19_2_fu_711_p2_carry__5_i_4_n_0;
  wire add_ln19_2_fu_711_p2_carry__5_n_0;
  wire add_ln19_2_fu_711_p2_carry__5_n_1;
  wire add_ln19_2_fu_711_p2_carry__5_n_2;
  wire add_ln19_2_fu_711_p2_carry__5_n_3;
  wire add_ln19_2_fu_711_p2_carry__6_i_1_n_0;
  wire add_ln19_2_fu_711_p2_carry__6_i_2_n_0;
  wire add_ln19_2_fu_711_p2_carry__6_i_3_n_0;
  wire add_ln19_2_fu_711_p2_carry__6_i_4_n_0;
  wire add_ln19_2_fu_711_p2_carry__6_n_1;
  wire add_ln19_2_fu_711_p2_carry__6_n_2;
  wire add_ln19_2_fu_711_p2_carry__6_n_3;
  wire add_ln19_2_fu_711_p2_carry_i_1_n_0;
  wire add_ln19_2_fu_711_p2_carry_i_2_n_0;
  wire add_ln19_2_fu_711_p2_carry_i_3_n_0;
  wire add_ln19_2_fu_711_p2_carry_i_4_n_0;
  wire add_ln19_2_fu_711_p2_carry_n_0;
  wire add_ln19_2_fu_711_p2_carry_n_1;
  wire add_ln19_2_fu_711_p2_carry_n_2;
  wire add_ln19_2_fu_711_p2_carry_n_3;
  wire add_ln19_3_fu_664_p2_carry__0_i_1_n_0;
  wire add_ln19_3_fu_664_p2_carry__0_i_2_n_0;
  wire add_ln19_3_fu_664_p2_carry__0_i_3_n_0;
  wire add_ln19_3_fu_664_p2_carry__0_i_4_n_0;
  wire add_ln19_3_fu_664_p2_carry__0_n_0;
  wire add_ln19_3_fu_664_p2_carry__0_n_1;
  wire add_ln19_3_fu_664_p2_carry__0_n_2;
  wire add_ln19_3_fu_664_p2_carry__0_n_3;
  wire add_ln19_3_fu_664_p2_carry__1_i_1_n_0;
  wire add_ln19_3_fu_664_p2_carry__1_i_2_n_0;
  wire add_ln19_3_fu_664_p2_carry__1_i_3_n_0;
  wire add_ln19_3_fu_664_p2_carry__1_i_4_n_0;
  wire add_ln19_3_fu_664_p2_carry__1_n_0;
  wire add_ln19_3_fu_664_p2_carry__1_n_1;
  wire add_ln19_3_fu_664_p2_carry__1_n_2;
  wire add_ln19_3_fu_664_p2_carry__1_n_3;
  wire add_ln19_3_fu_664_p2_carry__2_i_1_n_0;
  wire add_ln19_3_fu_664_p2_carry__2_i_2_n_0;
  wire add_ln19_3_fu_664_p2_carry__2_i_3_n_0;
  wire add_ln19_3_fu_664_p2_carry__2_i_4_n_0;
  wire add_ln19_3_fu_664_p2_carry__2_n_0;
  wire add_ln19_3_fu_664_p2_carry__2_n_1;
  wire add_ln19_3_fu_664_p2_carry__2_n_2;
  wire add_ln19_3_fu_664_p2_carry__2_n_3;
  wire add_ln19_3_fu_664_p2_carry__3_i_1_n_0;
  wire add_ln19_3_fu_664_p2_carry__3_i_2_n_0;
  wire add_ln19_3_fu_664_p2_carry__3_i_3_n_0;
  wire add_ln19_3_fu_664_p2_carry__3_i_4_n_0;
  wire add_ln19_3_fu_664_p2_carry__3_n_0;
  wire add_ln19_3_fu_664_p2_carry__3_n_1;
  wire add_ln19_3_fu_664_p2_carry__3_n_2;
  wire add_ln19_3_fu_664_p2_carry__3_n_3;
  wire add_ln19_3_fu_664_p2_carry__4_i_1_n_0;
  wire add_ln19_3_fu_664_p2_carry__4_i_2_n_0;
  wire add_ln19_3_fu_664_p2_carry__4_i_3_n_0;
  wire add_ln19_3_fu_664_p2_carry__4_i_4_n_0;
  wire add_ln19_3_fu_664_p2_carry__4_n_0;
  wire add_ln19_3_fu_664_p2_carry__4_n_1;
  wire add_ln19_3_fu_664_p2_carry__4_n_2;
  wire add_ln19_3_fu_664_p2_carry__4_n_3;
  wire add_ln19_3_fu_664_p2_carry__5_i_1_n_0;
  wire add_ln19_3_fu_664_p2_carry__5_i_2_n_0;
  wire add_ln19_3_fu_664_p2_carry__5_i_3_n_0;
  wire add_ln19_3_fu_664_p2_carry__5_i_4_n_0;
  wire add_ln19_3_fu_664_p2_carry__5_n_0;
  wire add_ln19_3_fu_664_p2_carry__5_n_1;
  wire add_ln19_3_fu_664_p2_carry__5_n_2;
  wire add_ln19_3_fu_664_p2_carry__5_n_3;
  wire add_ln19_3_fu_664_p2_carry__6_i_1_n_0;
  wire add_ln19_3_fu_664_p2_carry__6_i_2_n_0;
  wire add_ln19_3_fu_664_p2_carry__6_i_3_n_0;
  wire add_ln19_3_fu_664_p2_carry__6_i_4_n_0;
  wire add_ln19_3_fu_664_p2_carry__6_n_1;
  wire add_ln19_3_fu_664_p2_carry__6_n_2;
  wire add_ln19_3_fu_664_p2_carry__6_n_3;
  wire add_ln19_3_fu_664_p2_carry_i_1_n_0;
  wire add_ln19_3_fu_664_p2_carry_i_2_n_0;
  wire add_ln19_3_fu_664_p2_carry_i_3_n_0;
  wire add_ln19_3_fu_664_p2_carry_i_4_n_0;
  wire add_ln19_3_fu_664_p2_carry_n_0;
  wire add_ln19_3_fu_664_p2_carry_n_1;
  wire add_ln19_3_fu_664_p2_carry_n_2;
  wire add_ln19_3_fu_664_p2_carry_n_3;
  wire add_ln19_fu_680_p2_carry__0_i_1_n_0;
  wire add_ln19_fu_680_p2_carry__0_i_2_n_0;
  wire add_ln19_fu_680_p2_carry__0_i_3_n_0;
  wire add_ln19_fu_680_p2_carry__0_i_4_n_0;
  wire add_ln19_fu_680_p2_carry__0_n_0;
  wire add_ln19_fu_680_p2_carry__0_n_1;
  wire add_ln19_fu_680_p2_carry__0_n_2;
  wire add_ln19_fu_680_p2_carry__0_n_3;
  wire add_ln19_fu_680_p2_carry__1_i_1_n_0;
  wire add_ln19_fu_680_p2_carry__1_i_2_n_0;
  wire add_ln19_fu_680_p2_carry__1_i_3_n_0;
  wire add_ln19_fu_680_p2_carry__1_i_4_n_0;
  wire add_ln19_fu_680_p2_carry__1_n_0;
  wire add_ln19_fu_680_p2_carry__1_n_1;
  wire add_ln19_fu_680_p2_carry__1_n_2;
  wire add_ln19_fu_680_p2_carry__1_n_3;
  wire add_ln19_fu_680_p2_carry__2_i_1_n_0;
  wire add_ln19_fu_680_p2_carry__2_i_2_n_0;
  wire add_ln19_fu_680_p2_carry__2_i_3_n_0;
  wire add_ln19_fu_680_p2_carry__2_i_4_n_0;
  wire add_ln19_fu_680_p2_carry__2_n_0;
  wire add_ln19_fu_680_p2_carry__2_n_1;
  wire add_ln19_fu_680_p2_carry__2_n_2;
  wire add_ln19_fu_680_p2_carry__2_n_3;
  wire add_ln19_fu_680_p2_carry__3_i_1_n_0;
  wire add_ln19_fu_680_p2_carry__3_i_2_n_0;
  wire add_ln19_fu_680_p2_carry__3_i_3_n_0;
  wire add_ln19_fu_680_p2_carry__3_i_4_n_0;
  wire add_ln19_fu_680_p2_carry__3_n_0;
  wire add_ln19_fu_680_p2_carry__3_n_1;
  wire add_ln19_fu_680_p2_carry__3_n_2;
  wire add_ln19_fu_680_p2_carry__3_n_3;
  wire add_ln19_fu_680_p2_carry__4_i_1_n_0;
  wire add_ln19_fu_680_p2_carry__4_i_2_n_0;
  wire add_ln19_fu_680_p2_carry__4_i_3_n_0;
  wire add_ln19_fu_680_p2_carry__4_i_4_n_0;
  wire add_ln19_fu_680_p2_carry__4_n_0;
  wire add_ln19_fu_680_p2_carry__4_n_1;
  wire add_ln19_fu_680_p2_carry__4_n_2;
  wire add_ln19_fu_680_p2_carry__4_n_3;
  wire add_ln19_fu_680_p2_carry__5_i_1_n_0;
  wire add_ln19_fu_680_p2_carry__5_i_2_n_0;
  wire add_ln19_fu_680_p2_carry__5_i_3_n_0;
  wire add_ln19_fu_680_p2_carry__5_i_4_n_0;
  wire add_ln19_fu_680_p2_carry__5_n_0;
  wire add_ln19_fu_680_p2_carry__5_n_1;
  wire add_ln19_fu_680_p2_carry__5_n_2;
  wire add_ln19_fu_680_p2_carry__5_n_3;
  wire add_ln19_fu_680_p2_carry__6_i_1_n_0;
  wire add_ln19_fu_680_p2_carry__6_i_2_n_0;
  wire add_ln19_fu_680_p2_carry__6_i_3_n_0;
  wire add_ln19_fu_680_p2_carry__6_i_4_n_0;
  wire add_ln19_fu_680_p2_carry__6_n_1;
  wire add_ln19_fu_680_p2_carry__6_n_2;
  wire add_ln19_fu_680_p2_carry__6_n_3;
  wire add_ln19_fu_680_p2_carry_i_1_n_0;
  wire add_ln19_fu_680_p2_carry_i_2_n_0;
  wire add_ln19_fu_680_p2_carry_i_3_n_0;
  wire add_ln19_fu_680_p2_carry_i_4_n_0;
  wire add_ln19_fu_680_p2_carry_n_0;
  wire add_ln19_fu_680_p2_carry_n_1;
  wire add_ln19_fu_680_p2_carry_n_2;
  wire add_ln19_fu_680_p2_carry_n_3;
  wire [31:2]add_ln40_2_fu_409_p2;
  wire add_ln40_2_fu_409_p2_carry__0_i_1_n_0;
  wire add_ln40_2_fu_409_p2_carry__0_i_2_n_0;
  wire add_ln40_2_fu_409_p2_carry__0_i_3_n_0;
  wire add_ln40_2_fu_409_p2_carry__0_i_4_n_0;
  wire add_ln40_2_fu_409_p2_carry__0_n_0;
  wire add_ln40_2_fu_409_p2_carry__0_n_1;
  wire add_ln40_2_fu_409_p2_carry__0_n_2;
  wire add_ln40_2_fu_409_p2_carry__0_n_3;
  wire add_ln40_2_fu_409_p2_carry__1_i_1_n_0;
  wire add_ln40_2_fu_409_p2_carry__1_i_2_n_0;
  wire add_ln40_2_fu_409_p2_carry__1_i_3_n_0;
  wire add_ln40_2_fu_409_p2_carry__1_i_4_n_0;
  wire add_ln40_2_fu_409_p2_carry__1_n_0;
  wire add_ln40_2_fu_409_p2_carry__1_n_1;
  wire add_ln40_2_fu_409_p2_carry__1_n_2;
  wire add_ln40_2_fu_409_p2_carry__1_n_3;
  wire add_ln40_2_fu_409_p2_carry__2_i_1_n_0;
  wire add_ln40_2_fu_409_p2_carry__2_i_2_n_0;
  wire add_ln40_2_fu_409_p2_carry__2_i_3_n_0;
  wire add_ln40_2_fu_409_p2_carry__2_i_4_n_0;
  wire add_ln40_2_fu_409_p2_carry__2_n_0;
  wire add_ln40_2_fu_409_p2_carry__2_n_1;
  wire add_ln40_2_fu_409_p2_carry__2_n_2;
  wire add_ln40_2_fu_409_p2_carry__2_n_3;
  wire add_ln40_2_fu_409_p2_carry__3_i_1_n_0;
  wire add_ln40_2_fu_409_p2_carry__3_i_2_n_0;
  wire add_ln40_2_fu_409_p2_carry__3_i_3_n_0;
  wire add_ln40_2_fu_409_p2_carry__3_i_4_n_0;
  wire add_ln40_2_fu_409_p2_carry__3_n_0;
  wire add_ln40_2_fu_409_p2_carry__3_n_1;
  wire add_ln40_2_fu_409_p2_carry__3_n_2;
  wire add_ln40_2_fu_409_p2_carry__3_n_3;
  wire add_ln40_2_fu_409_p2_carry__4_i_1_n_0;
  wire add_ln40_2_fu_409_p2_carry__4_i_2_n_0;
  wire add_ln40_2_fu_409_p2_carry__4_i_3_n_0;
  wire add_ln40_2_fu_409_p2_carry__4_i_4_n_0;
  wire add_ln40_2_fu_409_p2_carry__4_n_0;
  wire add_ln40_2_fu_409_p2_carry__4_n_1;
  wire add_ln40_2_fu_409_p2_carry__4_n_2;
  wire add_ln40_2_fu_409_p2_carry__4_n_3;
  wire add_ln40_2_fu_409_p2_carry__5_i_1_n_0;
  wire add_ln40_2_fu_409_p2_carry__5_i_2_n_0;
  wire add_ln40_2_fu_409_p2_carry__5_i_3_n_0;
  wire add_ln40_2_fu_409_p2_carry__5_i_4_n_0;
  wire add_ln40_2_fu_409_p2_carry__5_n_0;
  wire add_ln40_2_fu_409_p2_carry__5_n_1;
  wire add_ln40_2_fu_409_p2_carry__5_n_2;
  wire add_ln40_2_fu_409_p2_carry__5_n_3;
  wire add_ln40_2_fu_409_p2_carry__6_i_2_n_0;
  wire add_ln40_2_fu_409_p2_carry__6_i_3_n_0;
  wire add_ln40_2_fu_409_p2_carry__6_n_2;
  wire add_ln40_2_fu_409_p2_carry__6_n_3;
  wire add_ln40_2_fu_409_p2_carry_i_1_n_0;
  wire add_ln40_2_fu_409_p2_carry_i_2_n_0;
  wire add_ln40_2_fu_409_p2_carry_i_3_n_0;
  wire add_ln40_2_fu_409_p2_carry_n_0;
  wire add_ln40_2_fu_409_p2_carry_n_1;
  wire add_ln40_2_fu_409_p2_carry_n_2;
  wire add_ln40_2_fu_409_p2_carry_n_3;
  wire [31:2]add_ln40_4_fu_483_p2;
  wire add_ln40_4_fu_483_p2_carry__0_i_1_n_0;
  wire add_ln40_4_fu_483_p2_carry__0_i_2_n_0;
  wire add_ln40_4_fu_483_p2_carry__0_i_3_n_0;
  wire add_ln40_4_fu_483_p2_carry__0_i_4_n_0;
  wire add_ln40_4_fu_483_p2_carry__0_n_0;
  wire add_ln40_4_fu_483_p2_carry__0_n_1;
  wire add_ln40_4_fu_483_p2_carry__0_n_2;
  wire add_ln40_4_fu_483_p2_carry__0_n_3;
  wire add_ln40_4_fu_483_p2_carry__1_i_1_n_0;
  wire add_ln40_4_fu_483_p2_carry__1_i_2_n_0;
  wire add_ln40_4_fu_483_p2_carry__1_i_3_n_0;
  wire add_ln40_4_fu_483_p2_carry__1_i_4_n_0;
  wire add_ln40_4_fu_483_p2_carry__1_n_0;
  wire add_ln40_4_fu_483_p2_carry__1_n_1;
  wire add_ln40_4_fu_483_p2_carry__1_n_2;
  wire add_ln40_4_fu_483_p2_carry__1_n_3;
  wire add_ln40_4_fu_483_p2_carry__2_i_1_n_0;
  wire add_ln40_4_fu_483_p2_carry__2_i_2_n_0;
  wire add_ln40_4_fu_483_p2_carry__2_i_3_n_0;
  wire add_ln40_4_fu_483_p2_carry__2_i_4_n_0;
  wire add_ln40_4_fu_483_p2_carry__2_n_0;
  wire add_ln40_4_fu_483_p2_carry__2_n_1;
  wire add_ln40_4_fu_483_p2_carry__2_n_2;
  wire add_ln40_4_fu_483_p2_carry__2_n_3;
  wire add_ln40_4_fu_483_p2_carry__3_i_1_n_0;
  wire add_ln40_4_fu_483_p2_carry__3_i_2_n_0;
  wire add_ln40_4_fu_483_p2_carry__3_i_3_n_0;
  wire add_ln40_4_fu_483_p2_carry__3_i_4_n_0;
  wire add_ln40_4_fu_483_p2_carry__3_n_0;
  wire add_ln40_4_fu_483_p2_carry__3_n_1;
  wire add_ln40_4_fu_483_p2_carry__3_n_2;
  wire add_ln40_4_fu_483_p2_carry__3_n_3;
  wire add_ln40_4_fu_483_p2_carry__4_i_1_n_0;
  wire add_ln40_4_fu_483_p2_carry__4_i_2_n_0;
  wire add_ln40_4_fu_483_p2_carry__4_i_3_n_0;
  wire add_ln40_4_fu_483_p2_carry__4_i_4_n_0;
  wire add_ln40_4_fu_483_p2_carry__4_n_0;
  wire add_ln40_4_fu_483_p2_carry__4_n_1;
  wire add_ln40_4_fu_483_p2_carry__4_n_2;
  wire add_ln40_4_fu_483_p2_carry__4_n_3;
  wire add_ln40_4_fu_483_p2_carry__5_i_1_n_0;
  wire add_ln40_4_fu_483_p2_carry__5_i_2_n_0;
  wire add_ln40_4_fu_483_p2_carry__5_i_3_n_0;
  wire add_ln40_4_fu_483_p2_carry__5_i_4_n_0;
  wire add_ln40_4_fu_483_p2_carry__5_n_0;
  wire add_ln40_4_fu_483_p2_carry__5_n_1;
  wire add_ln40_4_fu_483_p2_carry__5_n_2;
  wire add_ln40_4_fu_483_p2_carry__5_n_3;
  wire add_ln40_4_fu_483_p2_carry__6_i_2_n_0;
  wire add_ln40_4_fu_483_p2_carry__6_i_3_n_0;
  wire add_ln40_4_fu_483_p2_carry__6_n_2;
  wire add_ln40_4_fu_483_p2_carry__6_n_3;
  wire add_ln40_4_fu_483_p2_carry_i_1_n_0;
  wire add_ln40_4_fu_483_p2_carry_i_2_n_0;
  wire add_ln40_4_fu_483_p2_carry_i_3_n_0;
  wire add_ln40_4_fu_483_p2_carry_n_0;
  wire add_ln40_4_fu_483_p2_carry_n_1;
  wire add_ln40_4_fu_483_p2_carry_n_2;
  wire add_ln40_4_fu_483_p2_carry_n_3;
  wire [16:1]add_ln40_fu_337_p2;
  wire add_ln40_fu_337_p2_carry__0_n_0;
  wire add_ln40_fu_337_p2_carry__0_n_1;
  wire add_ln40_fu_337_p2_carry__0_n_2;
  wire add_ln40_fu_337_p2_carry__0_n_3;
  wire add_ln40_fu_337_p2_carry__1_n_0;
  wire add_ln40_fu_337_p2_carry__1_n_1;
  wire add_ln40_fu_337_p2_carry__1_n_2;
  wire add_ln40_fu_337_p2_carry__1_n_3;
  wire add_ln40_fu_337_p2_carry__2_n_1;
  wire add_ln40_fu_337_p2_carry__2_n_2;
  wire add_ln40_fu_337_p2_carry__2_n_3;
  wire add_ln40_fu_337_p2_carry_n_0;
  wire add_ln40_fu_337_p2_carry_n_1;
  wire add_ln40_fu_337_p2_carry_n_2;
  wire add_ln40_fu_337_p2_carry_n_3;
  wire [16:0]add_ln40_reg_790;
  wire [16:1]add_ln61_1_fu_373_p2;
  wire add_ln61_1_fu_373_p2_carry__0_n_0;
  wire add_ln61_1_fu_373_p2_carry__0_n_1;
  wire add_ln61_1_fu_373_p2_carry__0_n_2;
  wire add_ln61_1_fu_373_p2_carry__0_n_3;
  wire add_ln61_1_fu_373_p2_carry__1_n_0;
  wire add_ln61_1_fu_373_p2_carry__1_n_1;
  wire add_ln61_1_fu_373_p2_carry__1_n_2;
  wire add_ln61_1_fu_373_p2_carry__1_n_3;
  wire add_ln61_1_fu_373_p2_carry__2_n_1;
  wire add_ln61_1_fu_373_p2_carry__2_n_2;
  wire add_ln61_1_fu_373_p2_carry__2_n_3;
  wire add_ln61_1_fu_373_p2_carry_n_0;
  wire add_ln61_1_fu_373_p2_carry_n_1;
  wire add_ln61_1_fu_373_p2_carry_n_2;
  wire add_ln61_1_fu_373_p2_carry_n_3;
  wire [31:2]add_ln68_1_fu_566_p2;
  wire add_ln68_1_fu_566_p2_carry__0_i_1_n_0;
  wire add_ln68_1_fu_566_p2_carry__0_i_2_n_0;
  wire add_ln68_1_fu_566_p2_carry__0_i_3_n_0;
  wire add_ln68_1_fu_566_p2_carry__0_i_4_n_0;
  wire add_ln68_1_fu_566_p2_carry__0_n_0;
  wire add_ln68_1_fu_566_p2_carry__0_n_1;
  wire add_ln68_1_fu_566_p2_carry__0_n_2;
  wire add_ln68_1_fu_566_p2_carry__0_n_3;
  wire add_ln68_1_fu_566_p2_carry__1_i_1_n_0;
  wire add_ln68_1_fu_566_p2_carry__1_i_2_n_0;
  wire add_ln68_1_fu_566_p2_carry__1_i_3_n_0;
  wire add_ln68_1_fu_566_p2_carry__1_i_4_n_0;
  wire add_ln68_1_fu_566_p2_carry__1_n_0;
  wire add_ln68_1_fu_566_p2_carry__1_n_1;
  wire add_ln68_1_fu_566_p2_carry__1_n_2;
  wire add_ln68_1_fu_566_p2_carry__1_n_3;
  wire add_ln68_1_fu_566_p2_carry__2_i_1_n_0;
  wire add_ln68_1_fu_566_p2_carry__2_i_2_n_0;
  wire add_ln68_1_fu_566_p2_carry__2_i_3_n_0;
  wire add_ln68_1_fu_566_p2_carry__2_i_4_n_0;
  wire add_ln68_1_fu_566_p2_carry__2_n_0;
  wire add_ln68_1_fu_566_p2_carry__2_n_1;
  wire add_ln68_1_fu_566_p2_carry__2_n_2;
  wire add_ln68_1_fu_566_p2_carry__2_n_3;
  wire add_ln68_1_fu_566_p2_carry__3_i_1_n_0;
  wire add_ln68_1_fu_566_p2_carry__3_i_2_n_0;
  wire add_ln68_1_fu_566_p2_carry__3_i_3_n_0;
  wire add_ln68_1_fu_566_p2_carry__3_i_4_n_0;
  wire add_ln68_1_fu_566_p2_carry__3_n_0;
  wire add_ln68_1_fu_566_p2_carry__3_n_1;
  wire add_ln68_1_fu_566_p2_carry__3_n_2;
  wire add_ln68_1_fu_566_p2_carry__3_n_3;
  wire add_ln68_1_fu_566_p2_carry__4_i_1_n_0;
  wire add_ln68_1_fu_566_p2_carry__4_i_2_n_0;
  wire add_ln68_1_fu_566_p2_carry__4_i_3_n_0;
  wire add_ln68_1_fu_566_p2_carry__4_i_4_n_0;
  wire add_ln68_1_fu_566_p2_carry__4_n_0;
  wire add_ln68_1_fu_566_p2_carry__4_n_1;
  wire add_ln68_1_fu_566_p2_carry__4_n_2;
  wire add_ln68_1_fu_566_p2_carry__4_n_3;
  wire add_ln68_1_fu_566_p2_carry__5_i_1_n_0;
  wire add_ln68_1_fu_566_p2_carry__5_i_2_n_0;
  wire add_ln68_1_fu_566_p2_carry__5_i_3_n_0;
  wire add_ln68_1_fu_566_p2_carry__5_i_4_n_0;
  wire add_ln68_1_fu_566_p2_carry__5_n_0;
  wire add_ln68_1_fu_566_p2_carry__5_n_1;
  wire add_ln68_1_fu_566_p2_carry__5_n_2;
  wire add_ln68_1_fu_566_p2_carry__5_n_3;
  wire add_ln68_1_fu_566_p2_carry__6_i_2_n_0;
  wire add_ln68_1_fu_566_p2_carry__6_i_3_n_0;
  wire add_ln68_1_fu_566_p2_carry__6_n_2;
  wire add_ln68_1_fu_566_p2_carry__6_n_3;
  wire add_ln68_1_fu_566_p2_carry_i_1_n_0;
  wire add_ln68_1_fu_566_p2_carry_i_2_n_0;
  wire add_ln68_1_fu_566_p2_carry_i_3_n_0;
  wire add_ln68_1_fu_566_p2_carry_n_0;
  wire add_ln68_1_fu_566_p2_carry_n_1;
  wire add_ln68_1_fu_566_p2_carry_n_2;
  wire add_ln68_1_fu_566_p2_carry_n_3;
  wire [31:2]add_ln68_fu_524_p2;
  wire add_ln68_fu_524_p2_carry__0_i_1_n_0;
  wire add_ln68_fu_524_p2_carry__0_i_2_n_0;
  wire add_ln68_fu_524_p2_carry__0_i_3_n_0;
  wire add_ln68_fu_524_p2_carry__0_i_4_n_0;
  wire add_ln68_fu_524_p2_carry__0_n_0;
  wire add_ln68_fu_524_p2_carry__0_n_1;
  wire add_ln68_fu_524_p2_carry__0_n_2;
  wire add_ln68_fu_524_p2_carry__0_n_3;
  wire add_ln68_fu_524_p2_carry__1_i_1_n_0;
  wire add_ln68_fu_524_p2_carry__1_i_2_n_0;
  wire add_ln68_fu_524_p2_carry__1_i_3_n_0;
  wire add_ln68_fu_524_p2_carry__1_i_4_n_0;
  wire add_ln68_fu_524_p2_carry__1_n_0;
  wire add_ln68_fu_524_p2_carry__1_n_1;
  wire add_ln68_fu_524_p2_carry__1_n_2;
  wire add_ln68_fu_524_p2_carry__1_n_3;
  wire add_ln68_fu_524_p2_carry__2_i_1_n_0;
  wire add_ln68_fu_524_p2_carry__2_i_2_n_0;
  wire add_ln68_fu_524_p2_carry__2_i_3_n_0;
  wire add_ln68_fu_524_p2_carry__2_i_4_n_0;
  wire add_ln68_fu_524_p2_carry__2_n_0;
  wire add_ln68_fu_524_p2_carry__2_n_1;
  wire add_ln68_fu_524_p2_carry__2_n_2;
  wire add_ln68_fu_524_p2_carry__2_n_3;
  wire add_ln68_fu_524_p2_carry__3_i_1_n_0;
  wire add_ln68_fu_524_p2_carry__3_i_2_n_0;
  wire add_ln68_fu_524_p2_carry__3_i_3_n_0;
  wire add_ln68_fu_524_p2_carry__3_i_4_n_0;
  wire add_ln68_fu_524_p2_carry__3_n_0;
  wire add_ln68_fu_524_p2_carry__3_n_1;
  wire add_ln68_fu_524_p2_carry__3_n_2;
  wire add_ln68_fu_524_p2_carry__3_n_3;
  wire add_ln68_fu_524_p2_carry__4_i_1_n_0;
  wire add_ln68_fu_524_p2_carry__4_i_2_n_0;
  wire add_ln68_fu_524_p2_carry__4_i_3_n_0;
  wire add_ln68_fu_524_p2_carry__4_i_4_n_0;
  wire add_ln68_fu_524_p2_carry__4_n_0;
  wire add_ln68_fu_524_p2_carry__4_n_1;
  wire add_ln68_fu_524_p2_carry__4_n_2;
  wire add_ln68_fu_524_p2_carry__4_n_3;
  wire add_ln68_fu_524_p2_carry__5_i_1_n_0;
  wire add_ln68_fu_524_p2_carry__5_i_2_n_0;
  wire add_ln68_fu_524_p2_carry__5_i_3_n_0;
  wire add_ln68_fu_524_p2_carry__5_i_4_n_0;
  wire add_ln68_fu_524_p2_carry__5_n_0;
  wire add_ln68_fu_524_p2_carry__5_n_1;
  wire add_ln68_fu_524_p2_carry__5_n_2;
  wire add_ln68_fu_524_p2_carry__5_n_3;
  wire add_ln68_fu_524_p2_carry__6_i_2_n_0;
  wire add_ln68_fu_524_p2_carry__6_i_3_n_0;
  wire add_ln68_fu_524_p2_carry__6_n_2;
  wire add_ln68_fu_524_p2_carry__6_n_3;
  wire add_ln68_fu_524_p2_carry_i_1_n_0;
  wire add_ln68_fu_524_p2_carry_i_2_n_0;
  wire add_ln68_fu_524_p2_carry_i_3_n_0;
  wire add_ln68_fu_524_p2_carry_n_0;
  wire add_ln68_fu_524_p2_carry_n_1;
  wire add_ln68_fu_524_p2_carry_n_2;
  wire add_ln68_fu_524_p2_carry_n_3;
  wire and_ln35_fu_361_p2;
  wire and_ln35_reg_795;
  wire and_ln35_reg_795_pp0_iter1_reg;
  wire \and_ln35_reg_795_pp0_iter4_reg_reg[0]_srl3_n_0 ;
  wire and_ln35_reg_795_pp0_iter5_reg;
  wire and_ln35_reg_795_pp0_iter6_reg;
  wire \ap_CS_fsm[0]_i_1_n_0 ;
  wire \ap_CS_fsm[0]_rep_i_1_n_0 ;
  wire \ap_CS_fsm[1]_i_1_n_0 ;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_3__0_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[0]_rep_n_0 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_NS_fsm19_out;
  wire ap_clk;
  wire ap_condition_306;
  wire [1:0]ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_exit_ready_pp0_iter6_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__0_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__10_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__11_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__12_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__13_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__1_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__2_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__3_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__4_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__5_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__6_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__7_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__8_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__9_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg_n_0;
  wire ap_phi_reg_pp0_iter6_in_a_reg_222;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[10] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[11] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[12] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[13] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[14] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[15] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[16] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[17] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[18] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[19] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[20] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[21] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[22] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[23] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[24] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[25] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[26] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[27] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[28] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[29] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[30] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[31] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[7] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[8] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[9] ;
  wire ap_phi_reg_pp0_iter6_in_b_reg_246;
  wire ap_phi_reg_pp0_iter6_in_b_reg_2460;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[10] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[11] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[12] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[13] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[14] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[15] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[16] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[17] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[18] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[19] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[20] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[21] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[22] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[23] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[24] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[25] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[26] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[27] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[28] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[29] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[30] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[31] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[7] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[8] ;
  wire \ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[9] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire [31:16]buff0_reg__1;
  wire [31:16]buff0_reg__1_0;
  wire [31:16]buff0_reg__1_1;
  wire [32:0]dout;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_ready;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg;
  wire [31:0]grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o;
  wire [31:0]grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o;
  wire [31:0]grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o;
  wire [31:0]grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld;
  wire grp_fu_270_ce;
  wire grp_sa_store_1_fu_201_ap_start_reg;
  wire grp_sa_store_1_fu_201_ap_start_reg_reg;
  wire icmp_ln186_fu_319_p2;
  wire icmp_ln186_fu_319_p2_carry__0_n_0;
  wire icmp_ln186_fu_319_p2_carry__0_n_1;
  wire icmp_ln186_fu_319_p2_carry__0_n_2;
  wire icmp_ln186_fu_319_p2_carry__0_n_3;
  wire icmp_ln186_fu_319_p2_carry__1_i_1_n_0;
  wire icmp_ln186_fu_319_p2_carry_n_0;
  wire icmp_ln186_fu_319_p2_carry_n_1;
  wire icmp_ln186_fu_319_p2_carry_n_2;
  wire icmp_ln186_fu_319_p2_carry_n_3;
  wire icmp_ln186_reg_782;
  wire icmp_ln186_reg_782_pp0_iter1_reg;
  wire [29:0]\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln186_reg_782_pp0_iter3_reg_reg[0]_srl2_n_0 ;
  wire icmp_ln186_reg_782_pp0_iter4_reg;
  wire icmp_ln186_reg_782_pp0_iter5_reg;
  wire icmp_ln186_reg_782_pp0_iter6_reg;
  wire [16:0]\icmp_ln186_reg_782_reg[0]_0 ;
  wire icmp_ln39_fu_331_p2;
  wire icmp_ln39_fu_331_p2_carry__0_n_1;
  wire icmp_ln39_fu_331_p2_carry__0_n_2;
  wire icmp_ln39_fu_331_p2_carry__0_n_3;
  wire icmp_ln39_fu_331_p2_carry_n_0;
  wire icmp_ln39_fu_331_p2_carry_n_1;
  wire icmp_ln39_fu_331_p2_carry_n_2;
  wire icmp_ln39_fu_331_p2_carry_n_3;
  wire icmp_ln39_reg_786;
  wire icmp_ln39_reg_786_pp0_iter1_reg;
  wire \icmp_ln39_reg_786_pp0_iter3_reg_reg[0]_srl2_n_0 ;
  wire icmp_ln39_reg_786_pp0_iter4_reg;
  wire icmp_ln39_reg_786_pp0_iter5_reg;
  wire \icmp_ln39_reg_786_pp0_iter5_reg_reg[0]_0 ;
  wire [29:0]in;
  wire [15:0]in_0;
  wire [31:0]in_a_reg_222;
  wire [15:0]k_fu_325_p2;
  wire mem_reg;
  wire \mem_reg[5][0]_srl6_i_3_n_0 ;
  wire \mem_reg[5][0]_srl6_i_4__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_4_n_0 ;
  wire \mem_reg[5][0]_srl6_i_5_n_0 ;
  wire \mem_reg[5][0]_srl6_i_6_n_0 ;
  wire \mem_reg[5][0]_srl6_i_7_n_0 ;
  wire mem_reg_0;
  wire mem_reg_i_5__0_n_0;
  wire mem_reg_i_6__0_n_0;
  wire mul_32s_32s_32_2_1_U1_n_16;
  wire mul_32s_32s_32_2_1_U1_n_17;
  wire mul_32s_32s_32_2_1_U1_n_18;
  wire mul_32s_32s_32_2_1_U1_n_19;
  wire mul_32s_32s_32_2_1_U1_n_20;
  wire mul_32s_32s_32_2_1_U1_n_21;
  wire mul_32s_32s_32_2_1_U1_n_22;
  wire mul_32s_32s_32_2_1_U1_n_23;
  wire mul_32s_32s_32_2_1_U1_n_24;
  wire mul_32s_32s_32_2_1_U1_n_25;
  wire mul_32s_32s_32_2_1_U1_n_26;
  wire mul_32s_32s_32_2_1_U1_n_27;
  wire mul_32s_32s_32_2_1_U1_n_28;
  wire mul_32s_32s_32_2_1_U1_n_29;
  wire mul_32s_32s_32_2_1_U1_n_30;
  wire mul_32s_32s_32_2_1_U1_n_31;
  wire mul_32s_32s_32_2_1_U2_n_0;
  wire mul_32s_32s_32_2_1_U2_n_1;
  wire mul_32s_32s_32_2_1_U2_n_19;
  wire mul_32s_32s_32_2_1_U2_n_2;
  wire mul_32s_32s_32_2_1_U2_n_20;
  wire mul_32s_32s_32_2_1_U2_n_21;
  wire mul_32s_32s_32_2_1_U2_n_22;
  wire mul_32s_32s_32_2_1_U2_n_23;
  wire mul_32s_32s_32_2_1_U2_n_24;
  wire mul_32s_32s_32_2_1_U2_n_25;
  wire mul_32s_32s_32_2_1_U2_n_26;
  wire mul_32s_32s_32_2_1_U2_n_27;
  wire mul_32s_32s_32_2_1_U2_n_28;
  wire mul_32s_32s_32_2_1_U2_n_29;
  wire mul_32s_32s_32_2_1_U2_n_30;
  wire mul_32s_32s_32_2_1_U2_n_31;
  wire mul_32s_32s_32_2_1_U2_n_32;
  wire mul_32s_32s_32_2_1_U2_n_33;
  wire mul_32s_32s_32_2_1_U2_n_34;
  wire mul_32s_32s_32_2_1_U3_n_10;
  wire mul_32s_32s_32_2_1_U3_n_11;
  wire mul_32s_32s_32_2_1_U3_n_12;
  wire mul_32s_32s_32_2_1_U3_n_13;
  wire mul_32s_32s_32_2_1_U3_n_14;
  wire mul_32s_32s_32_2_1_U3_n_15;
  wire mul_32s_32s_32_2_1_U3_n_16;
  wire mul_32s_32s_32_2_1_U3_n_17;
  wire mul_32s_32s_32_2_1_U3_n_18;
  wire mul_32s_32s_32_2_1_U3_n_19;
  wire mul_32s_32s_32_2_1_U3_n_23;
  wire mul_32s_32s_32_2_1_U3_n_24;
  wire mul_32s_32s_32_2_1_U3_n_25;
  wire mul_32s_32s_32_2_1_U3_n_26;
  wire mul_32s_32s_32_2_1_U3_n_27;
  wire mul_32s_32s_32_2_1_U3_n_3;
  wire mul_32s_32s_32_2_1_U3_n_4;
  wire mul_32s_32s_32_2_1_U3_n_44;
  wire mul_32s_32s_32_2_1_U3_n_45;
  wire mul_32s_32s_32_2_1_U3_n_46;
  wire mul_32s_32s_32_2_1_U3_n_47;
  wire mul_32s_32s_32_2_1_U3_n_48;
  wire mul_32s_32s_32_2_1_U3_n_49;
  wire mul_32s_32s_32_2_1_U3_n_5;
  wire mul_32s_32s_32_2_1_U3_n_50;
  wire mul_32s_32s_32_2_1_U3_n_51;
  wire mul_32s_32s_32_2_1_U3_n_52;
  wire mul_32s_32s_32_2_1_U3_n_53;
  wire mul_32s_32s_32_2_1_U3_n_54;
  wire mul_32s_32s_32_2_1_U3_n_55;
  wire mul_32s_32s_32_2_1_U3_n_56;
  wire mul_32s_32s_32_2_1_U3_n_57;
  wire mul_32s_32s_32_2_1_U3_n_58;
  wire mul_32s_32s_32_2_1_U3_n_59;
  wire mul_32s_32s_32_2_1_U3_n_6;
  wire mul_32s_32s_32_2_1_U3_n_7;
  wire mul_32s_32s_32_2_1_U3_n_8;
  wire mul_32s_32s_32_2_1_U3_n_9;
  wire [31:0]mul_ln19_1_reg_904;
  wire [31:0]mul_ln19_2_reg_909;
  wire [0:0]mul_ln61_reg_814_reg_0;
  wire [0:0]mul_ln61_reg_814_reg_1;
  wire [15:0]mul_ln61_reg_814_reg_2;
  wire [3:0]mul_ln61_reg_814_reg_3;
  wire [3:0]mul_ln61_reg_814_reg_4;
  wire [2:0]mul_ln61_reg_814_reg_5;
  wire mul_ln61_reg_814_reg_n_100;
  wire mul_ln61_reg_814_reg_n_101;
  wire mul_ln61_reg_814_reg_n_102;
  wire mul_ln61_reg_814_reg_n_103;
  wire mul_ln61_reg_814_reg_n_104;
  wire mul_ln61_reg_814_reg_n_105;
  wire mul_ln61_reg_814_reg_n_76;
  wire mul_ln61_reg_814_reg_n_77;
  wire mul_ln61_reg_814_reg_n_78;
  wire mul_ln61_reg_814_reg_n_79;
  wire mul_ln61_reg_814_reg_n_80;
  wire mul_ln61_reg_814_reg_n_81;
  wire mul_ln61_reg_814_reg_n_82;
  wire mul_ln61_reg_814_reg_n_83;
  wire mul_ln61_reg_814_reg_n_84;
  wire mul_ln61_reg_814_reg_n_85;
  wire mul_ln61_reg_814_reg_n_86;
  wire mul_ln61_reg_814_reg_n_87;
  wire mul_ln61_reg_814_reg_n_88;
  wire mul_ln61_reg_814_reg_n_89;
  wire mul_ln61_reg_814_reg_n_90;
  wire mul_ln61_reg_814_reg_n_91;
  wire mul_ln61_reg_814_reg_n_92;
  wire mul_ln61_reg_814_reg_n_93;
  wire mul_ln61_reg_814_reg_n_94;
  wire mul_ln61_reg_814_reg_n_95;
  wire mul_ln61_reg_814_reg_n_96;
  wire mul_ln61_reg_814_reg_n_97;
  wire mul_ln61_reg_814_reg_n_98;
  wire mul_ln61_reg_814_reg_n_99;
  wire mul_ln63_reg_820_reg_n_100;
  wire mul_ln63_reg_820_reg_n_101;
  wire mul_ln63_reg_820_reg_n_102;
  wire mul_ln63_reg_820_reg_n_103;
  wire mul_ln63_reg_820_reg_n_104;
  wire mul_ln63_reg_820_reg_n_105;
  wire mul_ln63_reg_820_reg_n_76;
  wire mul_ln63_reg_820_reg_n_77;
  wire mul_ln63_reg_820_reg_n_78;
  wire mul_ln63_reg_820_reg_n_79;
  wire mul_ln63_reg_820_reg_n_80;
  wire mul_ln63_reg_820_reg_n_81;
  wire mul_ln63_reg_820_reg_n_82;
  wire mul_ln63_reg_820_reg_n_83;
  wire mul_ln63_reg_820_reg_n_84;
  wire mul_ln63_reg_820_reg_n_85;
  wire mul_ln63_reg_820_reg_n_86;
  wire mul_ln63_reg_820_reg_n_87;
  wire mul_ln63_reg_820_reg_n_88;
  wire mul_ln63_reg_820_reg_n_89;
  wire mul_ln63_reg_820_reg_n_90;
  wire mul_ln63_reg_820_reg_n_91;
  wire mul_ln63_reg_820_reg_n_92;
  wire mul_ln63_reg_820_reg_n_93;
  wire mul_ln63_reg_820_reg_n_94;
  wire mul_ln63_reg_820_reg_n_95;
  wire mul_ln63_reg_820_reg_n_96;
  wire mul_ln63_reg_820_reg_n_97;
  wire mul_ln63_reg_820_reg_n_98;
  wire mul_ln63_reg_820_reg_n_99;
  wire [15:0]p_0_in;
  wire [0:0]p_0_in__0;
  wire p_19_in;
  wire p_1_out_carry__0_n_0;
  wire p_1_out_carry__0_n_1;
  wire p_1_out_carry__0_n_2;
  wire p_1_out_carry__0_n_3;
  wire p_1_out_carry__1_n_0;
  wire p_1_out_carry__1_n_1;
  wire p_1_out_carry__1_n_2;
  wire p_1_out_carry__1_n_3;
  wire p_1_out_carry__2_n_0;
  wire p_1_out_carry__2_n_1;
  wire p_1_out_carry__2_n_2;
  wire p_1_out_carry__2_n_3;
  wire p_1_out_carry_n_0;
  wire p_1_out_carry_n_1;
  wire p_1_out_carry_n_2;
  wire p_1_out_carry_n_3;
  wire phi_mul_fu_112;
  wire phi_mul_fu_1121;
  wire \phi_mul_fu_112[0]_i_5_n_0 ;
  wire \phi_mul_fu_112[0]_i_6_n_0 ;
  wire \phi_mul_fu_112[0]_i_7_n_0 ;
  wire \phi_mul_fu_112[0]_i_8_n_0 ;
  wire \phi_mul_fu_112[12]_i_2_n_0 ;
  wire \phi_mul_fu_112[12]_i_3_n_0 ;
  wire \phi_mul_fu_112[12]_i_4_n_0 ;
  wire \phi_mul_fu_112[12]_i_5_n_0 ;
  wire \phi_mul_fu_112[4]_i_2_n_0 ;
  wire \phi_mul_fu_112[4]_i_3_n_0 ;
  wire \phi_mul_fu_112[4]_i_4_n_0 ;
  wire \phi_mul_fu_112[4]_i_5_n_0 ;
  wire \phi_mul_fu_112[8]_i_2_n_0 ;
  wire \phi_mul_fu_112[8]_i_3_n_0 ;
  wire \phi_mul_fu_112[8]_i_4_n_0 ;
  wire \phi_mul_fu_112[8]_i_5_n_0 ;
  wire [29:0]phi_mul_fu_112_reg;
  wire \phi_mul_fu_112_reg[0]_i_3_n_0 ;
  wire \phi_mul_fu_112_reg[0]_i_3_n_1 ;
  wire \phi_mul_fu_112_reg[0]_i_3_n_2 ;
  wire \phi_mul_fu_112_reg[0]_i_3_n_3 ;
  wire \phi_mul_fu_112_reg[0]_i_3_n_4 ;
  wire \phi_mul_fu_112_reg[0]_i_3_n_5 ;
  wire \phi_mul_fu_112_reg[0]_i_3_n_6 ;
  wire \phi_mul_fu_112_reg[0]_i_3_n_7 ;
  wire \phi_mul_fu_112_reg[12]_i_1_n_0 ;
  wire \phi_mul_fu_112_reg[12]_i_1_n_1 ;
  wire \phi_mul_fu_112_reg[12]_i_1_n_2 ;
  wire \phi_mul_fu_112_reg[12]_i_1_n_3 ;
  wire \phi_mul_fu_112_reg[12]_i_1_n_4 ;
  wire \phi_mul_fu_112_reg[12]_i_1_n_5 ;
  wire \phi_mul_fu_112_reg[12]_i_1_n_6 ;
  wire \phi_mul_fu_112_reg[12]_i_1_n_7 ;
  wire \phi_mul_fu_112_reg[16]_i_1_n_0 ;
  wire \phi_mul_fu_112_reg[16]_i_1_n_1 ;
  wire \phi_mul_fu_112_reg[16]_i_1_n_2 ;
  wire \phi_mul_fu_112_reg[16]_i_1_n_3 ;
  wire \phi_mul_fu_112_reg[16]_i_1_n_4 ;
  wire \phi_mul_fu_112_reg[16]_i_1_n_5 ;
  wire \phi_mul_fu_112_reg[16]_i_1_n_6 ;
  wire \phi_mul_fu_112_reg[16]_i_1_n_7 ;
  wire \phi_mul_fu_112_reg[20]_i_1_n_0 ;
  wire \phi_mul_fu_112_reg[20]_i_1_n_1 ;
  wire \phi_mul_fu_112_reg[20]_i_1_n_2 ;
  wire \phi_mul_fu_112_reg[20]_i_1_n_3 ;
  wire \phi_mul_fu_112_reg[20]_i_1_n_4 ;
  wire \phi_mul_fu_112_reg[20]_i_1_n_5 ;
  wire \phi_mul_fu_112_reg[20]_i_1_n_6 ;
  wire \phi_mul_fu_112_reg[20]_i_1_n_7 ;
  wire \phi_mul_fu_112_reg[24]_i_1_n_0 ;
  wire \phi_mul_fu_112_reg[24]_i_1_n_1 ;
  wire \phi_mul_fu_112_reg[24]_i_1_n_2 ;
  wire \phi_mul_fu_112_reg[24]_i_1_n_3 ;
  wire \phi_mul_fu_112_reg[24]_i_1_n_4 ;
  wire \phi_mul_fu_112_reg[24]_i_1_n_5 ;
  wire \phi_mul_fu_112_reg[24]_i_1_n_6 ;
  wire \phi_mul_fu_112_reg[24]_i_1_n_7 ;
  wire \phi_mul_fu_112_reg[28]_i_1_n_3 ;
  wire \phi_mul_fu_112_reg[28]_i_1_n_6 ;
  wire \phi_mul_fu_112_reg[28]_i_1_n_7 ;
  wire \phi_mul_fu_112_reg[4]_i_1_n_0 ;
  wire \phi_mul_fu_112_reg[4]_i_1_n_1 ;
  wire \phi_mul_fu_112_reg[4]_i_1_n_2 ;
  wire \phi_mul_fu_112_reg[4]_i_1_n_3 ;
  wire \phi_mul_fu_112_reg[4]_i_1_n_4 ;
  wire \phi_mul_fu_112_reg[4]_i_1_n_5 ;
  wire \phi_mul_fu_112_reg[4]_i_1_n_6 ;
  wire \phi_mul_fu_112_reg[4]_i_1_n_7 ;
  wire \phi_mul_fu_112_reg[8]_i_1_n_0 ;
  wire \phi_mul_fu_112_reg[8]_i_1_n_1 ;
  wire \phi_mul_fu_112_reg[8]_i_1_n_2 ;
  wire \phi_mul_fu_112_reg[8]_i_1_n_3 ;
  wire \phi_mul_fu_112_reg[8]_i_1_n_4 ;
  wire \phi_mul_fu_112_reg[8]_i_1_n_5 ;
  wire \phi_mul_fu_112_reg[8]_i_1_n_6 ;
  wire \phi_mul_fu_112_reg[8]_i_1_n_7 ;
  wire pop;
  wire pop_1;
  wire push;
  wire push_0;
  wire ready_for_outstanding;
  wire ready_for_outstanding_2;
  wire ready_for_outstanding_reg;
  wire [32:0]ready_for_outstanding_reg_0;
  wire [31:0]reg_286;
  wire reg_2860;
  wire [31:0]shell_top_sa_pe_ba_0_0;
  wire \shell_top_sa_pe_ba_0_0[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[31]_i_3_n_0 ;
  wire [2:0]\shell_top_sa_pe_ba_0_0_reg[0] ;
  wire [31:0]shell_top_sa_pe_ba_0_1;
  wire [31:0]shell_top_sa_pe_ba_1_0;
  wire [31:0]shell_top_sa_pe_ba_1_1;
  wire [31:0]shell_top_sa_pe_bw_0_1;
  wire \shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ;
  wire [31:0]shell_top_sa_pe_ri_1_0;
  wire [0:0]shl_ln40_3_mid2_reg_533_reg;
  wire [28:0]sub_ln40_1_fu_469_p2;
  wire sub_ln40_1_fu_469_p2_carry__0_i_1_n_0;
  wire sub_ln40_1_fu_469_p2_carry__0_i_2_n_0;
  wire sub_ln40_1_fu_469_p2_carry__0_i_3_n_0;
  wire sub_ln40_1_fu_469_p2_carry__0_i_4_n_0;
  wire sub_ln40_1_fu_469_p2_carry__0_i_5_n_0;
  wire sub_ln40_1_fu_469_p2_carry__0_i_6_n_0;
  wire sub_ln40_1_fu_469_p2_carry__0_i_7_n_0;
  wire sub_ln40_1_fu_469_p2_carry__0_i_8_n_0;
  wire sub_ln40_1_fu_469_p2_carry__0_n_0;
  wire sub_ln40_1_fu_469_p2_carry__0_n_1;
  wire sub_ln40_1_fu_469_p2_carry__0_n_2;
  wire sub_ln40_1_fu_469_p2_carry__0_n_3;
  wire sub_ln40_1_fu_469_p2_carry__1_i_1_n_0;
  wire sub_ln40_1_fu_469_p2_carry__1_i_2_n_0;
  wire sub_ln40_1_fu_469_p2_carry__1_i_3_n_0;
  wire sub_ln40_1_fu_469_p2_carry__1_i_4_n_0;
  wire sub_ln40_1_fu_469_p2_carry__1_i_5_n_0;
  wire sub_ln40_1_fu_469_p2_carry__1_i_6_n_0;
  wire sub_ln40_1_fu_469_p2_carry__1_i_7_n_0;
  wire sub_ln40_1_fu_469_p2_carry__1_i_8_n_0;
  wire sub_ln40_1_fu_469_p2_carry__1_n_0;
  wire sub_ln40_1_fu_469_p2_carry__1_n_1;
  wire sub_ln40_1_fu_469_p2_carry__1_n_2;
  wire sub_ln40_1_fu_469_p2_carry__1_n_3;
  wire sub_ln40_1_fu_469_p2_carry__2_i_1_n_0;
  wire sub_ln40_1_fu_469_p2_carry__2_i_2_n_0;
  wire sub_ln40_1_fu_469_p2_carry__2_i_3_n_0;
  wire sub_ln40_1_fu_469_p2_carry__2_i_4_n_0;
  wire sub_ln40_1_fu_469_p2_carry__2_i_5_n_0;
  wire sub_ln40_1_fu_469_p2_carry__2_i_6_n_0;
  wire sub_ln40_1_fu_469_p2_carry__2_i_7_n_0;
  wire sub_ln40_1_fu_469_p2_carry__2_i_8_n_0;
  wire sub_ln40_1_fu_469_p2_carry__2_n_0;
  wire sub_ln40_1_fu_469_p2_carry__2_n_1;
  wire sub_ln40_1_fu_469_p2_carry__2_n_2;
  wire sub_ln40_1_fu_469_p2_carry__2_n_3;
  wire sub_ln40_1_fu_469_p2_carry__3_i_2_n_0;
  wire sub_ln40_1_fu_469_p2_carry__3_i_3_n_0;
  wire sub_ln40_1_fu_469_p2_carry__3_i_4_n_0;
  wire sub_ln40_1_fu_469_p2_carry__3_i_5_n_0;
  wire sub_ln40_1_fu_469_p2_carry__3_i_6_n_0;
  wire sub_ln40_1_fu_469_p2_carry__3_n_0;
  wire sub_ln40_1_fu_469_p2_carry__3_n_1;
  wire sub_ln40_1_fu_469_p2_carry__3_n_2;
  wire sub_ln40_1_fu_469_p2_carry__3_n_3;
  wire sub_ln40_1_fu_469_p2_carry__4_i_1_n_0;
  wire sub_ln40_1_fu_469_p2_carry__4_i_2_n_0;
  wire sub_ln40_1_fu_469_p2_carry__4_i_3_n_0;
  wire sub_ln40_1_fu_469_p2_carry__4_i_4_n_0;
  wire sub_ln40_1_fu_469_p2_carry__4_n_0;
  wire sub_ln40_1_fu_469_p2_carry__4_n_1;
  wire sub_ln40_1_fu_469_p2_carry__4_n_2;
  wire sub_ln40_1_fu_469_p2_carry__4_n_3;
  wire sub_ln40_1_fu_469_p2_carry__5_i_1_n_0;
  wire sub_ln40_1_fu_469_p2_carry__5_i_2_n_0;
  wire sub_ln40_1_fu_469_p2_carry__5_i_3_n_0;
  wire sub_ln40_1_fu_469_p2_carry__5_i_4_n_0;
  wire sub_ln40_1_fu_469_p2_carry__5_n_0;
  wire sub_ln40_1_fu_469_p2_carry__5_n_1;
  wire sub_ln40_1_fu_469_p2_carry__5_n_2;
  wire sub_ln40_1_fu_469_p2_carry__5_n_3;
  wire sub_ln40_1_fu_469_p2_carry__6_i_1_n_0;
  wire sub_ln40_1_fu_469_p2_carry__6_i_2_n_0;
  wire sub_ln40_1_fu_469_p2_carry__6_n_3;
  wire sub_ln40_1_fu_469_p2_carry_i_1_n_0;
  wire sub_ln40_1_fu_469_p2_carry_i_2_n_0;
  wire sub_ln40_1_fu_469_p2_carry_i_4_n_0;
  wire sub_ln40_1_fu_469_p2_carry_i_5_n_0;
  wire sub_ln40_1_fu_469_p2_carry_i_6_n_0;
  wire sub_ln40_1_fu_469_p2_carry_n_0;
  wire sub_ln40_1_fu_469_p2_carry_n_1;
  wire sub_ln40_1_fu_469_p2_carry_n_2;
  wire sub_ln40_1_fu_469_p2_carry_n_3;
  wire [28:1]sub_ln40_fu_395_p2;
  wire sub_ln40_fu_395_p2_carry__0_i_1_n_0;
  wire sub_ln40_fu_395_p2_carry__0_i_2_n_0;
  wire sub_ln40_fu_395_p2_carry__0_i_3_n_0;
  wire sub_ln40_fu_395_p2_carry__0_i_4_n_0;
  wire sub_ln40_fu_395_p2_carry__0_i_5_n_0;
  wire sub_ln40_fu_395_p2_carry__0_i_6_n_0;
  wire sub_ln40_fu_395_p2_carry__0_i_7_n_0;
  wire sub_ln40_fu_395_p2_carry__0_i_8_n_0;
  wire sub_ln40_fu_395_p2_carry__0_n_0;
  wire sub_ln40_fu_395_p2_carry__0_n_1;
  wire sub_ln40_fu_395_p2_carry__0_n_2;
  wire sub_ln40_fu_395_p2_carry__0_n_3;
  wire sub_ln40_fu_395_p2_carry__1_i_1_n_0;
  wire sub_ln40_fu_395_p2_carry__1_i_2_n_0;
  wire sub_ln40_fu_395_p2_carry__1_i_3_n_0;
  wire sub_ln40_fu_395_p2_carry__1_i_4_n_0;
  wire sub_ln40_fu_395_p2_carry__1_i_5_n_0;
  wire sub_ln40_fu_395_p2_carry__1_i_6_n_0;
  wire sub_ln40_fu_395_p2_carry__1_i_7_n_0;
  wire sub_ln40_fu_395_p2_carry__1_i_8_n_0;
  wire sub_ln40_fu_395_p2_carry__1_n_0;
  wire sub_ln40_fu_395_p2_carry__1_n_1;
  wire sub_ln40_fu_395_p2_carry__1_n_2;
  wire sub_ln40_fu_395_p2_carry__1_n_3;
  wire sub_ln40_fu_395_p2_carry__2_i_1_n_0;
  wire sub_ln40_fu_395_p2_carry__2_i_2_n_0;
  wire sub_ln40_fu_395_p2_carry__2_i_3_n_0;
  wire sub_ln40_fu_395_p2_carry__2_i_4_n_0;
  wire sub_ln40_fu_395_p2_carry__2_i_5_n_0;
  wire sub_ln40_fu_395_p2_carry__2_i_6_n_0;
  wire sub_ln40_fu_395_p2_carry__2_i_7_n_0;
  wire sub_ln40_fu_395_p2_carry__2_i_8_n_0;
  wire sub_ln40_fu_395_p2_carry__2_n_0;
  wire sub_ln40_fu_395_p2_carry__2_n_1;
  wire sub_ln40_fu_395_p2_carry__2_n_2;
  wire sub_ln40_fu_395_p2_carry__2_n_3;
  wire sub_ln40_fu_395_p2_carry__3_i_1_n_0;
  wire sub_ln40_fu_395_p2_carry__3_i_2_n_0;
  wire sub_ln40_fu_395_p2_carry__3_i_3_n_0;
  wire sub_ln40_fu_395_p2_carry__3_i_4_n_0;
  wire sub_ln40_fu_395_p2_carry__3_i_5_n_0;
  wire sub_ln40_fu_395_p2_carry__3_n_0;
  wire sub_ln40_fu_395_p2_carry__3_n_1;
  wire sub_ln40_fu_395_p2_carry__3_n_2;
  wire sub_ln40_fu_395_p2_carry__3_n_3;
  wire sub_ln40_fu_395_p2_carry__4_i_1_n_0;
  wire sub_ln40_fu_395_p2_carry__4_i_2_n_0;
  wire sub_ln40_fu_395_p2_carry__4_i_3_n_0;
  wire sub_ln40_fu_395_p2_carry__4_i_4_n_0;
  wire sub_ln40_fu_395_p2_carry__4_n_0;
  wire sub_ln40_fu_395_p2_carry__4_n_1;
  wire sub_ln40_fu_395_p2_carry__4_n_2;
  wire sub_ln40_fu_395_p2_carry__4_n_3;
  wire sub_ln40_fu_395_p2_carry__5_i_1_n_0;
  wire sub_ln40_fu_395_p2_carry__5_i_2_n_0;
  wire sub_ln40_fu_395_p2_carry__5_i_3_n_0;
  wire sub_ln40_fu_395_p2_carry__5_i_4_n_0;
  wire sub_ln40_fu_395_p2_carry__5_n_0;
  wire sub_ln40_fu_395_p2_carry__5_n_1;
  wire sub_ln40_fu_395_p2_carry__5_n_2;
  wire sub_ln40_fu_395_p2_carry__5_n_3;
  wire sub_ln40_fu_395_p2_carry__6_i_1_n_0;
  wire sub_ln40_fu_395_p2_carry_i_1_n_0;
  wire sub_ln40_fu_395_p2_carry_i_2_n_0;
  wire sub_ln40_fu_395_p2_carry_i_3_n_0;
  wire sub_ln40_fu_395_p2_carry_i_4_n_0;
  wire sub_ln40_fu_395_p2_carry_i_5_n_0;
  wire sub_ln40_fu_395_p2_carry_i_6_n_0;
  wire sub_ln40_fu_395_p2_carry_i_7_n_0;
  wire sub_ln40_fu_395_p2_carry_i_8_n_0;
  wire sub_ln40_fu_395_p2_carry_n_0;
  wire sub_ln40_fu_395_p2_carry_n_1;
  wire sub_ln40_fu_395_p2_carry_n_2;
  wire sub_ln40_fu_395_p2_carry_n_3;
  wire [28:0]sub_ln68_1_fu_553_p2;
  wire sub_ln68_1_fu_553_p2_carry__0_i_10_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_11_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_12_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_13_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_1_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_2_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_3_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_4_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_5_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_6_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_7_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_8_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_9_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_i_9_n_1;
  wire sub_ln68_1_fu_553_p2_carry__0_i_9_n_2;
  wire sub_ln68_1_fu_553_p2_carry__0_i_9_n_3;
  wire sub_ln68_1_fu_553_p2_carry__0_i_9_n_4;
  wire sub_ln68_1_fu_553_p2_carry__0_i_9_n_5;
  wire sub_ln68_1_fu_553_p2_carry__0_i_9_n_6;
  wire sub_ln68_1_fu_553_p2_carry__0_i_9_n_7;
  wire sub_ln68_1_fu_553_p2_carry__0_n_0;
  wire sub_ln68_1_fu_553_p2_carry__0_n_1;
  wire sub_ln68_1_fu_553_p2_carry__0_n_2;
  wire sub_ln68_1_fu_553_p2_carry__0_n_3;
  wire sub_ln68_1_fu_553_p2_carry__1_i_10_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_11_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_12_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_13_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_1_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_2_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_3_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_4_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_5_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_6_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_7_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_8_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_9_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_i_9_n_1;
  wire sub_ln68_1_fu_553_p2_carry__1_i_9_n_2;
  wire sub_ln68_1_fu_553_p2_carry__1_i_9_n_3;
  wire sub_ln68_1_fu_553_p2_carry__1_i_9_n_4;
  wire sub_ln68_1_fu_553_p2_carry__1_i_9_n_5;
  wire sub_ln68_1_fu_553_p2_carry__1_i_9_n_6;
  wire sub_ln68_1_fu_553_p2_carry__1_i_9_n_7;
  wire sub_ln68_1_fu_553_p2_carry__1_n_0;
  wire sub_ln68_1_fu_553_p2_carry__1_n_1;
  wire sub_ln68_1_fu_553_p2_carry__1_n_2;
  wire sub_ln68_1_fu_553_p2_carry__1_n_3;
  wire sub_ln68_1_fu_553_p2_carry__2_i_10_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_11_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_12_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_13_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_1_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_2_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_3_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_4_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_5_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_6_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_7_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_8_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_9_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_i_9_n_1;
  wire sub_ln68_1_fu_553_p2_carry__2_i_9_n_2;
  wire sub_ln68_1_fu_553_p2_carry__2_i_9_n_3;
  wire sub_ln68_1_fu_553_p2_carry__2_i_9_n_4;
  wire sub_ln68_1_fu_553_p2_carry__2_i_9_n_5;
  wire sub_ln68_1_fu_553_p2_carry__2_i_9_n_6;
  wire sub_ln68_1_fu_553_p2_carry__2_i_9_n_7;
  wire sub_ln68_1_fu_553_p2_carry__2_n_0;
  wire sub_ln68_1_fu_553_p2_carry__2_n_1;
  wire sub_ln68_1_fu_553_p2_carry__2_n_2;
  wire sub_ln68_1_fu_553_p2_carry__2_n_3;
  wire sub_ln68_1_fu_553_p2_carry__3_i_10_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_11_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_12_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_13_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_1_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_2_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_3_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_4_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_5_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_6_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_7_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_8_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_9_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_i_9_n_1;
  wire sub_ln68_1_fu_553_p2_carry__3_i_9_n_2;
  wire sub_ln68_1_fu_553_p2_carry__3_i_9_n_3;
  wire sub_ln68_1_fu_553_p2_carry__3_i_9_n_4;
  wire sub_ln68_1_fu_553_p2_carry__3_i_9_n_5;
  wire sub_ln68_1_fu_553_p2_carry__3_i_9_n_6;
  wire sub_ln68_1_fu_553_p2_carry__3_i_9_n_7;
  wire sub_ln68_1_fu_553_p2_carry__3_n_0;
  wire sub_ln68_1_fu_553_p2_carry__3_n_1;
  wire sub_ln68_1_fu_553_p2_carry__3_n_2;
  wire sub_ln68_1_fu_553_p2_carry__3_n_3;
  wire sub_ln68_1_fu_553_p2_carry__4_i_10_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_11_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_12_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_13_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_1_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_2_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_3_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_4_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_5_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_6_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_7_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_8_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_9_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_i_9_n_1;
  wire sub_ln68_1_fu_553_p2_carry__4_i_9_n_2;
  wire sub_ln68_1_fu_553_p2_carry__4_i_9_n_3;
  wire sub_ln68_1_fu_553_p2_carry__4_i_9_n_4;
  wire sub_ln68_1_fu_553_p2_carry__4_i_9_n_5;
  wire sub_ln68_1_fu_553_p2_carry__4_i_9_n_6;
  wire sub_ln68_1_fu_553_p2_carry__4_i_9_n_7;
  wire sub_ln68_1_fu_553_p2_carry__4_n_0;
  wire sub_ln68_1_fu_553_p2_carry__4_n_1;
  wire sub_ln68_1_fu_553_p2_carry__4_n_2;
  wire sub_ln68_1_fu_553_p2_carry__4_n_3;
  wire sub_ln68_1_fu_553_p2_carry__5_i_10_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_11_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_12_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_13_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_1_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_2_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_3_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_4_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_5_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_6_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_7_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_8_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_9_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_i_9_n_1;
  wire sub_ln68_1_fu_553_p2_carry__5_i_9_n_2;
  wire sub_ln68_1_fu_553_p2_carry__5_i_9_n_3;
  wire sub_ln68_1_fu_553_p2_carry__5_i_9_n_4;
  wire sub_ln68_1_fu_553_p2_carry__5_i_9_n_5;
  wire sub_ln68_1_fu_553_p2_carry__5_i_9_n_6;
  wire sub_ln68_1_fu_553_p2_carry__5_i_9_n_7;
  wire sub_ln68_1_fu_553_p2_carry__5_n_0;
  wire sub_ln68_1_fu_553_p2_carry__5_n_1;
  wire sub_ln68_1_fu_553_p2_carry__5_n_2;
  wire sub_ln68_1_fu_553_p2_carry__5_n_3;
  wire sub_ln68_1_fu_553_p2_carry__6_i_1_n_0;
  wire sub_ln68_1_fu_553_p2_carry__6_i_2_n_0;
  wire sub_ln68_1_fu_553_p2_carry__6_i_3_n_0;
  wire sub_ln68_1_fu_553_p2_carry__6_i_4_n_7;
  wire sub_ln68_1_fu_553_p2_carry__6_i_5_n_0;
  wire sub_ln68_1_fu_553_p2_carry__6_n_3;
  wire sub_ln68_1_fu_553_p2_carry_i_10_n_0;
  wire sub_ln68_1_fu_553_p2_carry_i_11_n_0;
  wire sub_ln68_1_fu_553_p2_carry_i_12_n_0;
  wire sub_ln68_1_fu_553_p2_carry_i_13_n_0;
  wire sub_ln68_1_fu_553_p2_carry_i_1_n_0;
  wire sub_ln68_1_fu_553_p2_carry_i_2_n_0;
  wire sub_ln68_1_fu_553_p2_carry_i_3_n_0;
  wire sub_ln68_1_fu_553_p2_carry_i_4_n_0;
  wire sub_ln68_1_fu_553_p2_carry_i_5_n_0;
  wire sub_ln68_1_fu_553_p2_carry_i_6_n_0;
  wire sub_ln68_1_fu_553_p2_carry_i_7_n_0;
  wire sub_ln68_1_fu_553_p2_carry_i_8_n_0;
  wire sub_ln68_1_fu_553_p2_carry_i_8_n_1;
  wire sub_ln68_1_fu_553_p2_carry_i_8_n_2;
  wire sub_ln68_1_fu_553_p2_carry_i_8_n_3;
  wire sub_ln68_1_fu_553_p2_carry_i_8_n_4;
  wire sub_ln68_1_fu_553_p2_carry_i_8_n_5;
  wire sub_ln68_1_fu_553_p2_carry_i_8_n_6;
  wire sub_ln68_1_fu_553_p2_carry_i_8_n_7;
  wire sub_ln68_1_fu_553_p2_carry_i_9_n_0;
  wire sub_ln68_1_fu_553_p2_carry_n_0;
  wire sub_ln68_1_fu_553_p2_carry_n_1;
  wire sub_ln68_1_fu_553_p2_carry_n_2;
  wire sub_ln68_1_fu_553_p2_carry_n_3;
  wire [28:0]sub_ln68_fu_510_p20_out;
  wire sub_ln68_fu_510_p2_carry__0_i_1_n_0;
  wire sub_ln68_fu_510_p2_carry__0_i_2_n_0;
  wire sub_ln68_fu_510_p2_carry__0_i_3_n_0;
  wire sub_ln68_fu_510_p2_carry__0_i_4_n_0;
  wire sub_ln68_fu_510_p2_carry__0_i_5_n_0;
  wire sub_ln68_fu_510_p2_carry__0_i_6_n_0;
  wire sub_ln68_fu_510_p2_carry__0_i_7_n_0;
  wire sub_ln68_fu_510_p2_carry__0_i_8_n_0;
  wire sub_ln68_fu_510_p2_carry__0_n_0;
  wire sub_ln68_fu_510_p2_carry__0_n_1;
  wire sub_ln68_fu_510_p2_carry__0_n_2;
  wire sub_ln68_fu_510_p2_carry__0_n_3;
  wire sub_ln68_fu_510_p2_carry__1_i_1_n_0;
  wire sub_ln68_fu_510_p2_carry__1_i_2_n_0;
  wire sub_ln68_fu_510_p2_carry__1_i_3_n_0;
  wire sub_ln68_fu_510_p2_carry__1_i_4_n_0;
  wire sub_ln68_fu_510_p2_carry__1_i_5_n_0;
  wire sub_ln68_fu_510_p2_carry__1_i_6_n_0;
  wire sub_ln68_fu_510_p2_carry__1_i_7_n_0;
  wire sub_ln68_fu_510_p2_carry__1_i_8_n_0;
  wire sub_ln68_fu_510_p2_carry__1_n_0;
  wire sub_ln68_fu_510_p2_carry__1_n_1;
  wire sub_ln68_fu_510_p2_carry__1_n_2;
  wire sub_ln68_fu_510_p2_carry__1_n_3;
  wire sub_ln68_fu_510_p2_carry__2_i_1_n_0;
  wire sub_ln68_fu_510_p2_carry__2_i_2_n_0;
  wire sub_ln68_fu_510_p2_carry__2_i_3_n_0;
  wire sub_ln68_fu_510_p2_carry__2_i_4_n_0;
  wire sub_ln68_fu_510_p2_carry__2_i_5_n_0;
  wire sub_ln68_fu_510_p2_carry__2_i_6_n_0;
  wire sub_ln68_fu_510_p2_carry__2_i_7_n_0;
  wire sub_ln68_fu_510_p2_carry__2_i_8_n_0;
  wire sub_ln68_fu_510_p2_carry__2_n_0;
  wire sub_ln68_fu_510_p2_carry__2_n_1;
  wire sub_ln68_fu_510_p2_carry__2_n_2;
  wire sub_ln68_fu_510_p2_carry__2_n_3;
  wire sub_ln68_fu_510_p2_carry__3_i_1_n_0;
  wire sub_ln68_fu_510_p2_carry__3_i_2_n_0;
  wire sub_ln68_fu_510_p2_carry__3_i_3_n_0;
  wire sub_ln68_fu_510_p2_carry__3_i_4_n_0;
  wire sub_ln68_fu_510_p2_carry__3_i_5_n_0;
  wire sub_ln68_fu_510_p2_carry__3_i_6_n_0;
  wire sub_ln68_fu_510_p2_carry__3_i_7_n_0;
  wire sub_ln68_fu_510_p2_carry__3_i_8_n_0;
  wire sub_ln68_fu_510_p2_carry__3_n_0;
  wire sub_ln68_fu_510_p2_carry__3_n_1;
  wire sub_ln68_fu_510_p2_carry__3_n_2;
  wire sub_ln68_fu_510_p2_carry__3_n_3;
  wire sub_ln68_fu_510_p2_carry__4_i_1_n_0;
  wire sub_ln68_fu_510_p2_carry__4_i_2_n_0;
  wire sub_ln68_fu_510_p2_carry__4_i_3_n_0;
  wire sub_ln68_fu_510_p2_carry__4_i_4_n_0;
  wire sub_ln68_fu_510_p2_carry__4_i_5_n_0;
  wire sub_ln68_fu_510_p2_carry__4_i_6_n_0;
  wire sub_ln68_fu_510_p2_carry__4_i_7_n_0;
  wire sub_ln68_fu_510_p2_carry__4_i_8_n_0;
  wire sub_ln68_fu_510_p2_carry__4_n_0;
  wire sub_ln68_fu_510_p2_carry__4_n_1;
  wire sub_ln68_fu_510_p2_carry__4_n_2;
  wire sub_ln68_fu_510_p2_carry__4_n_3;
  wire sub_ln68_fu_510_p2_carry__5_i_1_n_0;
  wire sub_ln68_fu_510_p2_carry__5_i_2_n_0;
  wire sub_ln68_fu_510_p2_carry__5_i_3_n_0;
  wire sub_ln68_fu_510_p2_carry__5_i_4_n_0;
  wire sub_ln68_fu_510_p2_carry__5_i_5_n_0;
  wire sub_ln68_fu_510_p2_carry__5_i_6_n_0;
  wire sub_ln68_fu_510_p2_carry__5_i_7_n_0;
  wire sub_ln68_fu_510_p2_carry__5_i_8_n_0;
  wire sub_ln68_fu_510_p2_carry__5_n_0;
  wire sub_ln68_fu_510_p2_carry__5_n_1;
  wire sub_ln68_fu_510_p2_carry__5_n_2;
  wire sub_ln68_fu_510_p2_carry__5_n_3;
  wire sub_ln68_fu_510_p2_carry__6_i_1_n_0;
  wire sub_ln68_fu_510_p2_carry__6_i_2_n_0;
  wire sub_ln68_fu_510_p2_carry__6_i_3_n_0;
  wire sub_ln68_fu_510_p2_carry__6_n_3;
  wire sub_ln68_fu_510_p2_carry_i_1_n_0;
  wire sub_ln68_fu_510_p2_carry_i_2_n_0;
  wire sub_ln68_fu_510_p2_carry_i_3_n_0;
  wire sub_ln68_fu_510_p2_carry_i_4_n_0;
  wire sub_ln68_fu_510_p2_carry_i_5_n_0;
  wire sub_ln68_fu_510_p2_carry_i_6_n_0;
  wire sub_ln68_fu_510_p2_carry_i_7_n_0;
  wire sub_ln68_fu_510_p2_carry_n_0;
  wire sub_ln68_fu_510_p2_carry_n_1;
  wire sub_ln68_fu_510_p2_carry_n_2;
  wire sub_ln68_fu_510_p2_carry_n_3;
  wire [15:0]t_2_reg_776;
  wire t_fu_116;
  wire \t_fu_116_reg_n_0_[0] ;
  wire \t_fu_116_reg_n_0_[10] ;
  wire \t_fu_116_reg_n_0_[11] ;
  wire \t_fu_116_reg_n_0_[12] ;
  wire \t_fu_116_reg_n_0_[13] ;
  wire \t_fu_116_reg_n_0_[14] ;
  wire \t_fu_116_reg_n_0_[15] ;
  wire \t_fu_116_reg_n_0_[1] ;
  wire \t_fu_116_reg_n_0_[2] ;
  wire \t_fu_116_reg_n_0_[3] ;
  wire \t_fu_116_reg_n_0_[4] ;
  wire \t_fu_116_reg_n_0_[5] ;
  wire \t_fu_116_reg_n_0_[6] ;
  wire \t_fu_116_reg_n_0_[7] ;
  wire \t_fu_116_reg_n_0_[8] ;
  wire \t_fu_116_reg_n_0_[9] ;
  wire [29:0]trunc_ln3_reg_809;
  wire [0:0]\trunc_ln3_reg_809_reg[29]_0 ;
  wire [29:0]trunc_ln40_1_reg_831;
  wire [0:0]\trunc_ln40_1_reg_831_reg[22]_0 ;
  wire [29:0]\trunc_ln40_1_reg_831_reg[29]_0 ;
  wire [0:0]\trunc_ln40_1_reg_831_reg[29]_1 ;
  wire [29:0]trunc_ln4_reg_836;
  wire [0:0]\trunc_ln4_reg_836_reg[29]_0 ;
  wire [29:0]trunc_ln68_1_reg_841;
  wire [29:0]\trunc_ln68_1_reg_841_reg[29]_0 ;
  wire [0:0]\trunc_ln68_1_reg_841_reg[29]_1 ;
  wire [31:0]value_a_2_reg_869;
  wire [31:0]value_a_reg_864;
  wire [31:0]value_b_2_reg_879;
  wire [31:0]value_b_reg_874;
  wire [15:1]zext_ln68_cast_reg_764_reg;
  wire [14:0]\zext_ln68_cast_reg_764_reg[15]_0 ;
  wire [3:3]NLW_add_ln19_1_fu_696_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln19_2_fu_711_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln19_3_fu_664_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln19_fu_680_p2_carry__6_CO_UNCONNECTED;
  wire [0:0]NLW_add_ln40_2_fu_409_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_add_ln40_2_fu_409_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln40_2_fu_409_p2_carry__6_O_UNCONNECTED;
  wire [0:0]NLW_add_ln40_4_fu_483_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_add_ln40_4_fu_483_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln40_4_fu_483_p2_carry__6_O_UNCONNECTED;
  wire [3:3]NLW_add_ln40_fu_337_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln61_1_fu_373_p2_carry__2_CO_UNCONNECTED;
  wire [0:0]NLW_add_ln68_1_fu_566_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_add_ln68_1_fu_566_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln68_1_fu_566_p2_carry__6_O_UNCONNECTED;
  wire [0:0]NLW_add_ln68_fu_524_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_add_ln68_fu_524_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln68_fu_524_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln186_fu_319_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln186_fu_319_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln186_fu_319_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln186_fu_319_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln39_fu_331_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln39_fu_331_p2_carry__0_O_UNCONNECTED;
  wire NLW_mul_ln61_reg_814_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln61_reg_814_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln61_reg_814_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln61_reg_814_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln61_reg_814_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln61_reg_814_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln61_reg_814_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln61_reg_814_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln61_reg_814_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln61_reg_814_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln61_reg_814_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln63_reg_820_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln63_reg_820_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln63_reg_820_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln63_reg_820_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln63_reg_820_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln63_reg_820_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln63_reg_820_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln63_reg_820_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln63_reg_820_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln63_reg_820_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln63_reg_820_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_1_out_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_1_out_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p_1_out_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_phi_mul_fu_112_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_phi_mul_fu_112_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_sub_ln40_1_fu_469_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_sub_ln40_1_fu_469_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln40_fu_395_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln40_fu_395_p2_carry__6_O_UNCONNECTED;
  wire [3:1]NLW_sub_ln68_1_fu_553_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_sub_ln68_1_fu_553_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln68_1_fu_553_p2_carry__6_i_4_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln68_1_fu_553_p2_carry__6_i_4_O_UNCONNECTED;
  wire [3:1]NLW_sub_ln68_fu_510_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_sub_ln68_fu_510_p2_carry__6_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_1_fu_696_p2_carry
       (.CI(1'b0),
        .CO({add_ln19_1_fu_696_p2_carry_n_0,add_ln19_1_fu_696_p2_carry_n_1,add_ln19_1_fu_696_p2_carry_n_2,add_ln19_1_fu_696_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[3:0]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[3:0]),
        .S({add_ln19_1_fu_696_p2_carry_i_1_n_0,add_ln19_1_fu_696_p2_carry_i_2_n_0,add_ln19_1_fu_696_p2_carry_i_3_n_0,add_ln19_1_fu_696_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_1_fu_696_p2_carry__0
       (.CI(add_ln19_1_fu_696_p2_carry_n_0),
        .CO({add_ln19_1_fu_696_p2_carry__0_n_0,add_ln19_1_fu_696_p2_carry__0_n_1,add_ln19_1_fu_696_p2_carry__0_n_2,add_ln19_1_fu_696_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[7:4]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[7:4]),
        .S({add_ln19_1_fu_696_p2_carry__0_i_1_n_0,add_ln19_1_fu_696_p2_carry__0_i_2_n_0,add_ln19_1_fu_696_p2_carry__0_i_3_n_0,add_ln19_1_fu_696_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__0_i_1
       (.I0(shell_top_sa_pe_ba_0_1[7]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[7]),
        .O(add_ln19_1_fu_696_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__0_i_2
       (.I0(shell_top_sa_pe_ba_0_1[6]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[6]),
        .O(add_ln19_1_fu_696_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__0_i_3
       (.I0(shell_top_sa_pe_ba_0_1[5]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[5]),
        .O(add_ln19_1_fu_696_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__0_i_4
       (.I0(shell_top_sa_pe_ba_0_1[4]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[4]),
        .O(add_ln19_1_fu_696_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_1_fu_696_p2_carry__1
       (.CI(add_ln19_1_fu_696_p2_carry__0_n_0),
        .CO({add_ln19_1_fu_696_p2_carry__1_n_0,add_ln19_1_fu_696_p2_carry__1_n_1,add_ln19_1_fu_696_p2_carry__1_n_2,add_ln19_1_fu_696_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[11:8]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[11:8]),
        .S({add_ln19_1_fu_696_p2_carry__1_i_1_n_0,add_ln19_1_fu_696_p2_carry__1_i_2_n_0,add_ln19_1_fu_696_p2_carry__1_i_3_n_0,add_ln19_1_fu_696_p2_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__1_i_1
       (.I0(shell_top_sa_pe_ba_0_1[11]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[11]),
        .O(add_ln19_1_fu_696_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__1_i_2
       (.I0(shell_top_sa_pe_ba_0_1[10]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[10]),
        .O(add_ln19_1_fu_696_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__1_i_3
       (.I0(shell_top_sa_pe_ba_0_1[9]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[9]),
        .O(add_ln19_1_fu_696_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__1_i_4
       (.I0(shell_top_sa_pe_ba_0_1[8]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[8]),
        .O(add_ln19_1_fu_696_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_1_fu_696_p2_carry__2
       (.CI(add_ln19_1_fu_696_p2_carry__1_n_0),
        .CO({add_ln19_1_fu_696_p2_carry__2_n_0,add_ln19_1_fu_696_p2_carry__2_n_1,add_ln19_1_fu_696_p2_carry__2_n_2,add_ln19_1_fu_696_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[15:12]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[15:12]),
        .S({add_ln19_1_fu_696_p2_carry__2_i_1_n_0,add_ln19_1_fu_696_p2_carry__2_i_2_n_0,add_ln19_1_fu_696_p2_carry__2_i_3_n_0,add_ln19_1_fu_696_p2_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__2_i_1
       (.I0(shell_top_sa_pe_ba_0_1[15]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[15]),
        .O(add_ln19_1_fu_696_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__2_i_2
       (.I0(shell_top_sa_pe_ba_0_1[14]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[14]),
        .O(add_ln19_1_fu_696_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__2_i_3
       (.I0(shell_top_sa_pe_ba_0_1[13]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[13]),
        .O(add_ln19_1_fu_696_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__2_i_4
       (.I0(shell_top_sa_pe_ba_0_1[12]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[12]),
        .O(add_ln19_1_fu_696_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_1_fu_696_p2_carry__3
       (.CI(add_ln19_1_fu_696_p2_carry__2_n_0),
        .CO({add_ln19_1_fu_696_p2_carry__3_n_0,add_ln19_1_fu_696_p2_carry__3_n_1,add_ln19_1_fu_696_p2_carry__3_n_2,add_ln19_1_fu_696_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[19:16]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[19:16]),
        .S({add_ln19_1_fu_696_p2_carry__3_i_1_n_0,add_ln19_1_fu_696_p2_carry__3_i_2_n_0,add_ln19_1_fu_696_p2_carry__3_i_3_n_0,add_ln19_1_fu_696_p2_carry__3_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__3_i_1
       (.I0(shell_top_sa_pe_ba_0_1[19]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[19]),
        .O(add_ln19_1_fu_696_p2_carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__3_i_2
       (.I0(shell_top_sa_pe_ba_0_1[18]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[18]),
        .O(add_ln19_1_fu_696_p2_carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__3_i_3
       (.I0(shell_top_sa_pe_ba_0_1[17]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[17]),
        .O(add_ln19_1_fu_696_p2_carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__3_i_4
       (.I0(shell_top_sa_pe_ba_0_1[16]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[16]),
        .O(add_ln19_1_fu_696_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_1_fu_696_p2_carry__4
       (.CI(add_ln19_1_fu_696_p2_carry__3_n_0),
        .CO({add_ln19_1_fu_696_p2_carry__4_n_0,add_ln19_1_fu_696_p2_carry__4_n_1,add_ln19_1_fu_696_p2_carry__4_n_2,add_ln19_1_fu_696_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[23:20]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[23:20]),
        .S({add_ln19_1_fu_696_p2_carry__4_i_1_n_0,add_ln19_1_fu_696_p2_carry__4_i_2_n_0,add_ln19_1_fu_696_p2_carry__4_i_3_n_0,add_ln19_1_fu_696_p2_carry__4_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__4_i_1
       (.I0(shell_top_sa_pe_ba_0_1[23]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[23]),
        .O(add_ln19_1_fu_696_p2_carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__4_i_2
       (.I0(shell_top_sa_pe_ba_0_1[22]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[22]),
        .O(add_ln19_1_fu_696_p2_carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__4_i_3
       (.I0(shell_top_sa_pe_ba_0_1[21]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[21]),
        .O(add_ln19_1_fu_696_p2_carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__4_i_4
       (.I0(shell_top_sa_pe_ba_0_1[20]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[20]),
        .O(add_ln19_1_fu_696_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_1_fu_696_p2_carry__5
       (.CI(add_ln19_1_fu_696_p2_carry__4_n_0),
        .CO({add_ln19_1_fu_696_p2_carry__5_n_0,add_ln19_1_fu_696_p2_carry__5_n_1,add_ln19_1_fu_696_p2_carry__5_n_2,add_ln19_1_fu_696_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[27:24]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[27:24]),
        .S({add_ln19_1_fu_696_p2_carry__5_i_1_n_0,add_ln19_1_fu_696_p2_carry__5_i_2_n_0,add_ln19_1_fu_696_p2_carry__5_i_3_n_0,add_ln19_1_fu_696_p2_carry__5_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__5_i_1
       (.I0(shell_top_sa_pe_ba_0_1[27]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[27]),
        .O(add_ln19_1_fu_696_p2_carry__5_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__5_i_2
       (.I0(shell_top_sa_pe_ba_0_1[26]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[26]),
        .O(add_ln19_1_fu_696_p2_carry__5_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__5_i_3
       (.I0(shell_top_sa_pe_ba_0_1[25]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[25]),
        .O(add_ln19_1_fu_696_p2_carry__5_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__5_i_4
       (.I0(shell_top_sa_pe_ba_0_1[24]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[24]),
        .O(add_ln19_1_fu_696_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_1_fu_696_p2_carry__6
       (.CI(add_ln19_1_fu_696_p2_carry__5_n_0),
        .CO({NLW_add_ln19_1_fu_696_p2_carry__6_CO_UNCONNECTED[3],add_ln19_1_fu_696_p2_carry__6_n_1,add_ln19_1_fu_696_p2_carry__6_n_2,add_ln19_1_fu_696_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_0_1[30:28]}),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_1_o[31:28]),
        .S({add_ln19_1_fu_696_p2_carry__6_i_1_n_0,add_ln19_1_fu_696_p2_carry__6_i_2_n_0,add_ln19_1_fu_696_p2_carry__6_i_3_n_0,add_ln19_1_fu_696_p2_carry__6_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__6_i_1
       (.I0(shell_top_sa_pe_ba_0_1[31]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[31]),
        .O(add_ln19_1_fu_696_p2_carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__6_i_2
       (.I0(shell_top_sa_pe_ba_0_1[30]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[30]),
        .O(add_ln19_1_fu_696_p2_carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__6_i_3
       (.I0(shell_top_sa_pe_ba_0_1[29]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[29]),
        .O(add_ln19_1_fu_696_p2_carry__6_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry__6_i_4
       (.I0(shell_top_sa_pe_ba_0_1[28]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[28]),
        .O(add_ln19_1_fu_696_p2_carry__6_i_4_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry_i_1
       (.I0(shell_top_sa_pe_ba_0_1[3]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[3]),
        .O(add_ln19_1_fu_696_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry_i_2
       (.I0(shell_top_sa_pe_ba_0_1[2]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[2]),
        .O(add_ln19_1_fu_696_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry_i_3
       (.I0(shell_top_sa_pe_ba_0_1[1]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[1]),
        .O(add_ln19_1_fu_696_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_1_fu_696_p2_carry_i_4
       (.I0(shell_top_sa_pe_ba_0_1[0]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_1_reg_904[0]),
        .O(add_ln19_1_fu_696_p2_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_2_fu_711_p2_carry
       (.CI(1'b0),
        .CO({add_ln19_2_fu_711_p2_carry_n_0,add_ln19_2_fu_711_p2_carry_n_1,add_ln19_2_fu_711_p2_carry_n_2,add_ln19_2_fu_711_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[3:0]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[3:0]),
        .S({add_ln19_2_fu_711_p2_carry_i_1_n_0,add_ln19_2_fu_711_p2_carry_i_2_n_0,add_ln19_2_fu_711_p2_carry_i_3_n_0,add_ln19_2_fu_711_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_2_fu_711_p2_carry__0
       (.CI(add_ln19_2_fu_711_p2_carry_n_0),
        .CO({add_ln19_2_fu_711_p2_carry__0_n_0,add_ln19_2_fu_711_p2_carry__0_n_1,add_ln19_2_fu_711_p2_carry__0_n_2,add_ln19_2_fu_711_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[7:4]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[7:4]),
        .S({add_ln19_2_fu_711_p2_carry__0_i_1_n_0,add_ln19_2_fu_711_p2_carry__0_i_2_n_0,add_ln19_2_fu_711_p2_carry__0_i_3_n_0,add_ln19_2_fu_711_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__0_i_1
       (.I0(shell_top_sa_pe_ba_1_0[7]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[7]),
        .O(add_ln19_2_fu_711_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__0_i_2
       (.I0(shell_top_sa_pe_ba_1_0[6]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[6]),
        .O(add_ln19_2_fu_711_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__0_i_3
       (.I0(shell_top_sa_pe_ba_1_0[5]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[5]),
        .O(add_ln19_2_fu_711_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__0_i_4
       (.I0(shell_top_sa_pe_ba_1_0[4]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[4]),
        .O(add_ln19_2_fu_711_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_2_fu_711_p2_carry__1
       (.CI(add_ln19_2_fu_711_p2_carry__0_n_0),
        .CO({add_ln19_2_fu_711_p2_carry__1_n_0,add_ln19_2_fu_711_p2_carry__1_n_1,add_ln19_2_fu_711_p2_carry__1_n_2,add_ln19_2_fu_711_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[11:8]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[11:8]),
        .S({add_ln19_2_fu_711_p2_carry__1_i_1_n_0,add_ln19_2_fu_711_p2_carry__1_i_2_n_0,add_ln19_2_fu_711_p2_carry__1_i_3_n_0,add_ln19_2_fu_711_p2_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__1_i_1
       (.I0(shell_top_sa_pe_ba_1_0[11]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[11]),
        .O(add_ln19_2_fu_711_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__1_i_2
       (.I0(shell_top_sa_pe_ba_1_0[10]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[10]),
        .O(add_ln19_2_fu_711_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__1_i_3
       (.I0(shell_top_sa_pe_ba_1_0[9]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[9]),
        .O(add_ln19_2_fu_711_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__1_i_4
       (.I0(shell_top_sa_pe_ba_1_0[8]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[8]),
        .O(add_ln19_2_fu_711_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_2_fu_711_p2_carry__2
       (.CI(add_ln19_2_fu_711_p2_carry__1_n_0),
        .CO({add_ln19_2_fu_711_p2_carry__2_n_0,add_ln19_2_fu_711_p2_carry__2_n_1,add_ln19_2_fu_711_p2_carry__2_n_2,add_ln19_2_fu_711_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[15:12]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[15:12]),
        .S({add_ln19_2_fu_711_p2_carry__2_i_1_n_0,add_ln19_2_fu_711_p2_carry__2_i_2_n_0,add_ln19_2_fu_711_p2_carry__2_i_3_n_0,add_ln19_2_fu_711_p2_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__2_i_1
       (.I0(shell_top_sa_pe_ba_1_0[15]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[15]),
        .O(add_ln19_2_fu_711_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__2_i_2
       (.I0(shell_top_sa_pe_ba_1_0[14]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[14]),
        .O(add_ln19_2_fu_711_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__2_i_3
       (.I0(shell_top_sa_pe_ba_1_0[13]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[13]),
        .O(add_ln19_2_fu_711_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__2_i_4
       (.I0(shell_top_sa_pe_ba_1_0[12]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[12]),
        .O(add_ln19_2_fu_711_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_2_fu_711_p2_carry__3
       (.CI(add_ln19_2_fu_711_p2_carry__2_n_0),
        .CO({add_ln19_2_fu_711_p2_carry__3_n_0,add_ln19_2_fu_711_p2_carry__3_n_1,add_ln19_2_fu_711_p2_carry__3_n_2,add_ln19_2_fu_711_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[19:16]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[19:16]),
        .S({add_ln19_2_fu_711_p2_carry__3_i_1_n_0,add_ln19_2_fu_711_p2_carry__3_i_2_n_0,add_ln19_2_fu_711_p2_carry__3_i_3_n_0,add_ln19_2_fu_711_p2_carry__3_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__3_i_1
       (.I0(shell_top_sa_pe_ba_1_0[19]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[19]),
        .O(add_ln19_2_fu_711_p2_carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__3_i_2
       (.I0(shell_top_sa_pe_ba_1_0[18]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[18]),
        .O(add_ln19_2_fu_711_p2_carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__3_i_3
       (.I0(shell_top_sa_pe_ba_1_0[17]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[17]),
        .O(add_ln19_2_fu_711_p2_carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__3_i_4
       (.I0(shell_top_sa_pe_ba_1_0[16]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[16]),
        .O(add_ln19_2_fu_711_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_2_fu_711_p2_carry__4
       (.CI(add_ln19_2_fu_711_p2_carry__3_n_0),
        .CO({add_ln19_2_fu_711_p2_carry__4_n_0,add_ln19_2_fu_711_p2_carry__4_n_1,add_ln19_2_fu_711_p2_carry__4_n_2,add_ln19_2_fu_711_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[23:20]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[23:20]),
        .S({add_ln19_2_fu_711_p2_carry__4_i_1_n_0,add_ln19_2_fu_711_p2_carry__4_i_2_n_0,add_ln19_2_fu_711_p2_carry__4_i_3_n_0,add_ln19_2_fu_711_p2_carry__4_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__4_i_1
       (.I0(shell_top_sa_pe_ba_1_0[23]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[23]),
        .O(add_ln19_2_fu_711_p2_carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__4_i_2
       (.I0(shell_top_sa_pe_ba_1_0[22]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[22]),
        .O(add_ln19_2_fu_711_p2_carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__4_i_3
       (.I0(shell_top_sa_pe_ba_1_0[21]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[21]),
        .O(add_ln19_2_fu_711_p2_carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__4_i_4
       (.I0(shell_top_sa_pe_ba_1_0[20]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[20]),
        .O(add_ln19_2_fu_711_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_2_fu_711_p2_carry__5
       (.CI(add_ln19_2_fu_711_p2_carry__4_n_0),
        .CO({add_ln19_2_fu_711_p2_carry__5_n_0,add_ln19_2_fu_711_p2_carry__5_n_1,add_ln19_2_fu_711_p2_carry__5_n_2,add_ln19_2_fu_711_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[27:24]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[27:24]),
        .S({add_ln19_2_fu_711_p2_carry__5_i_1_n_0,add_ln19_2_fu_711_p2_carry__5_i_2_n_0,add_ln19_2_fu_711_p2_carry__5_i_3_n_0,add_ln19_2_fu_711_p2_carry__5_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__5_i_1
       (.I0(shell_top_sa_pe_ba_1_0[27]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[27]),
        .O(add_ln19_2_fu_711_p2_carry__5_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__5_i_2
       (.I0(shell_top_sa_pe_ba_1_0[26]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[26]),
        .O(add_ln19_2_fu_711_p2_carry__5_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__5_i_3
       (.I0(shell_top_sa_pe_ba_1_0[25]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[25]),
        .O(add_ln19_2_fu_711_p2_carry__5_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__5_i_4
       (.I0(shell_top_sa_pe_ba_1_0[24]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[24]),
        .O(add_ln19_2_fu_711_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_2_fu_711_p2_carry__6
       (.CI(add_ln19_2_fu_711_p2_carry__5_n_0),
        .CO({NLW_add_ln19_2_fu_711_p2_carry__6_CO_UNCONNECTED[3],add_ln19_2_fu_711_p2_carry__6_n_1,add_ln19_2_fu_711_p2_carry__6_n_2,add_ln19_2_fu_711_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_1_0[30:28]}),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_0_o[31:28]),
        .S({add_ln19_2_fu_711_p2_carry__6_i_1_n_0,add_ln19_2_fu_711_p2_carry__6_i_2_n_0,add_ln19_2_fu_711_p2_carry__6_i_3_n_0,add_ln19_2_fu_711_p2_carry__6_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__6_i_1
       (.I0(shell_top_sa_pe_ba_1_0[31]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[31]),
        .O(add_ln19_2_fu_711_p2_carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__6_i_2
       (.I0(shell_top_sa_pe_ba_1_0[30]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[30]),
        .O(add_ln19_2_fu_711_p2_carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__6_i_3
       (.I0(shell_top_sa_pe_ba_1_0[29]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[29]),
        .O(add_ln19_2_fu_711_p2_carry__6_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry__6_i_4
       (.I0(shell_top_sa_pe_ba_1_0[28]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[28]),
        .O(add_ln19_2_fu_711_p2_carry__6_i_4_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry_i_1
       (.I0(shell_top_sa_pe_ba_1_0[3]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[3]),
        .O(add_ln19_2_fu_711_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry_i_2
       (.I0(shell_top_sa_pe_ba_1_0[2]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[2]),
        .O(add_ln19_2_fu_711_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry_i_3
       (.I0(shell_top_sa_pe_ba_1_0[1]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[1]),
        .O(add_ln19_2_fu_711_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_2_fu_711_p2_carry_i_4
       (.I0(shell_top_sa_pe_ba_1_0[0]),
        .I1(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(mul_ln19_2_reg_909[0]),
        .O(add_ln19_2_fu_711_p2_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_3_fu_664_p2_carry
       (.CI(1'b0),
        .CO({add_ln19_3_fu_664_p2_carry_n_0,add_ln19_3_fu_664_p2_carry_n_1,add_ln19_3_fu_664_p2_carry_n_2,add_ln19_3_fu_664_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[3:0]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[3:0]),
        .S({add_ln19_3_fu_664_p2_carry_i_1_n_0,add_ln19_3_fu_664_p2_carry_i_2_n_0,add_ln19_3_fu_664_p2_carry_i_3_n_0,add_ln19_3_fu_664_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_3_fu_664_p2_carry__0
       (.CI(add_ln19_3_fu_664_p2_carry_n_0),
        .CO({add_ln19_3_fu_664_p2_carry__0_n_0,add_ln19_3_fu_664_p2_carry__0_n_1,add_ln19_3_fu_664_p2_carry__0_n_2,add_ln19_3_fu_664_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[7:4]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[7:4]),
        .S({add_ln19_3_fu_664_p2_carry__0_i_1_n_0,add_ln19_3_fu_664_p2_carry__0_i_2_n_0,add_ln19_3_fu_664_p2_carry__0_i_3_n_0,add_ln19_3_fu_664_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__0_i_1
       (.I0(shell_top_sa_pe_ba_1_1[7]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[7]),
        .O(add_ln19_3_fu_664_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__0_i_2
       (.I0(shell_top_sa_pe_ba_1_1[6]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[6]),
        .O(add_ln19_3_fu_664_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__0_i_3
       (.I0(shell_top_sa_pe_ba_1_1[5]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[5]),
        .O(add_ln19_3_fu_664_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__0_i_4
       (.I0(shell_top_sa_pe_ba_1_1[4]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[4]),
        .O(add_ln19_3_fu_664_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_3_fu_664_p2_carry__1
       (.CI(add_ln19_3_fu_664_p2_carry__0_n_0),
        .CO({add_ln19_3_fu_664_p2_carry__1_n_0,add_ln19_3_fu_664_p2_carry__1_n_1,add_ln19_3_fu_664_p2_carry__1_n_2,add_ln19_3_fu_664_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[11:8]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[11:8]),
        .S({add_ln19_3_fu_664_p2_carry__1_i_1_n_0,add_ln19_3_fu_664_p2_carry__1_i_2_n_0,add_ln19_3_fu_664_p2_carry__1_i_3_n_0,add_ln19_3_fu_664_p2_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__1_i_1
       (.I0(shell_top_sa_pe_ba_1_1[11]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[11]),
        .O(add_ln19_3_fu_664_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__1_i_2
       (.I0(shell_top_sa_pe_ba_1_1[10]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[10]),
        .O(add_ln19_3_fu_664_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__1_i_3
       (.I0(shell_top_sa_pe_ba_1_1[9]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[9]),
        .O(add_ln19_3_fu_664_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__1_i_4
       (.I0(shell_top_sa_pe_ba_1_1[8]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[8]),
        .O(add_ln19_3_fu_664_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_3_fu_664_p2_carry__2
       (.CI(add_ln19_3_fu_664_p2_carry__1_n_0),
        .CO({add_ln19_3_fu_664_p2_carry__2_n_0,add_ln19_3_fu_664_p2_carry__2_n_1,add_ln19_3_fu_664_p2_carry__2_n_2,add_ln19_3_fu_664_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[15:12]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[15:12]),
        .S({add_ln19_3_fu_664_p2_carry__2_i_1_n_0,add_ln19_3_fu_664_p2_carry__2_i_2_n_0,add_ln19_3_fu_664_p2_carry__2_i_3_n_0,add_ln19_3_fu_664_p2_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__2_i_1
       (.I0(shell_top_sa_pe_ba_1_1[15]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[15]),
        .O(add_ln19_3_fu_664_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__2_i_2
       (.I0(shell_top_sa_pe_ba_1_1[14]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[14]),
        .O(add_ln19_3_fu_664_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__2_i_3
       (.I0(shell_top_sa_pe_ba_1_1[13]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[13]),
        .O(add_ln19_3_fu_664_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__2_i_4
       (.I0(shell_top_sa_pe_ba_1_1[12]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[12]),
        .O(add_ln19_3_fu_664_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_3_fu_664_p2_carry__3
       (.CI(add_ln19_3_fu_664_p2_carry__2_n_0),
        .CO({add_ln19_3_fu_664_p2_carry__3_n_0,add_ln19_3_fu_664_p2_carry__3_n_1,add_ln19_3_fu_664_p2_carry__3_n_2,add_ln19_3_fu_664_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[19:16]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[19:16]),
        .S({add_ln19_3_fu_664_p2_carry__3_i_1_n_0,add_ln19_3_fu_664_p2_carry__3_i_2_n_0,add_ln19_3_fu_664_p2_carry__3_i_3_n_0,add_ln19_3_fu_664_p2_carry__3_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__3_i_1
       (.I0(shell_top_sa_pe_ba_1_1[19]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[19]),
        .O(add_ln19_3_fu_664_p2_carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__3_i_2
       (.I0(shell_top_sa_pe_ba_1_1[18]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[18]),
        .O(add_ln19_3_fu_664_p2_carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__3_i_3
       (.I0(shell_top_sa_pe_ba_1_1[17]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[17]),
        .O(add_ln19_3_fu_664_p2_carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__3_i_4
       (.I0(shell_top_sa_pe_ba_1_1[16]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[16]),
        .O(add_ln19_3_fu_664_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_3_fu_664_p2_carry__4
       (.CI(add_ln19_3_fu_664_p2_carry__3_n_0),
        .CO({add_ln19_3_fu_664_p2_carry__4_n_0,add_ln19_3_fu_664_p2_carry__4_n_1,add_ln19_3_fu_664_p2_carry__4_n_2,add_ln19_3_fu_664_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[23:20]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[23:20]),
        .S({add_ln19_3_fu_664_p2_carry__4_i_1_n_0,add_ln19_3_fu_664_p2_carry__4_i_2_n_0,add_ln19_3_fu_664_p2_carry__4_i_3_n_0,add_ln19_3_fu_664_p2_carry__4_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__4_i_1
       (.I0(shell_top_sa_pe_ba_1_1[23]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[23]),
        .O(add_ln19_3_fu_664_p2_carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__4_i_2
       (.I0(shell_top_sa_pe_ba_1_1[22]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[22]),
        .O(add_ln19_3_fu_664_p2_carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__4_i_3
       (.I0(shell_top_sa_pe_ba_1_1[21]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[21]),
        .O(add_ln19_3_fu_664_p2_carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__4_i_4
       (.I0(shell_top_sa_pe_ba_1_1[20]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[20]),
        .O(add_ln19_3_fu_664_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_3_fu_664_p2_carry__5
       (.CI(add_ln19_3_fu_664_p2_carry__4_n_0),
        .CO({add_ln19_3_fu_664_p2_carry__5_n_0,add_ln19_3_fu_664_p2_carry__5_n_1,add_ln19_3_fu_664_p2_carry__5_n_2,add_ln19_3_fu_664_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[27:24]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[27:24]),
        .S({add_ln19_3_fu_664_p2_carry__5_i_1_n_0,add_ln19_3_fu_664_p2_carry__5_i_2_n_0,add_ln19_3_fu_664_p2_carry__5_i_3_n_0,add_ln19_3_fu_664_p2_carry__5_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__5_i_1
       (.I0(shell_top_sa_pe_ba_1_1[27]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[27]),
        .O(add_ln19_3_fu_664_p2_carry__5_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__5_i_2
       (.I0(shell_top_sa_pe_ba_1_1[26]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[26]),
        .O(add_ln19_3_fu_664_p2_carry__5_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__5_i_3
       (.I0(shell_top_sa_pe_ba_1_1[25]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[25]),
        .O(add_ln19_3_fu_664_p2_carry__5_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__5_i_4
       (.I0(shell_top_sa_pe_ba_1_1[24]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[24]),
        .O(add_ln19_3_fu_664_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_3_fu_664_p2_carry__6
       (.CI(add_ln19_3_fu_664_p2_carry__5_n_0),
        .CO({NLW_add_ln19_3_fu_664_p2_carry__6_CO_UNCONNECTED[3],add_ln19_3_fu_664_p2_carry__6_n_1,add_ln19_3_fu_664_p2_carry__6_n_2,add_ln19_3_fu_664_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_1_1[30:28]}),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o[31:28]),
        .S({add_ln19_3_fu_664_p2_carry__6_i_1_n_0,add_ln19_3_fu_664_p2_carry__6_i_2_n_0,add_ln19_3_fu_664_p2_carry__6_i_3_n_0,add_ln19_3_fu_664_p2_carry__6_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__6_i_1
       (.I0(shell_top_sa_pe_ba_1_1[31]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[31]),
        .O(add_ln19_3_fu_664_p2_carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__6_i_2
       (.I0(shell_top_sa_pe_ba_1_1[30]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[30]),
        .O(add_ln19_3_fu_664_p2_carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__6_i_3
       (.I0(shell_top_sa_pe_ba_1_1[29]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[29]),
        .O(add_ln19_3_fu_664_p2_carry__6_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry__6_i_4
       (.I0(shell_top_sa_pe_ba_1_1[28]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[28]),
        .O(add_ln19_3_fu_664_p2_carry__6_i_4_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry_i_1
       (.I0(shell_top_sa_pe_ba_1_1[3]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[3]),
        .O(add_ln19_3_fu_664_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry_i_2
       (.I0(shell_top_sa_pe_ba_1_1[2]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[2]),
        .O(add_ln19_3_fu_664_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry_i_3
       (.I0(shell_top_sa_pe_ba_1_1[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[1]),
        .O(add_ln19_3_fu_664_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_3_fu_664_p2_carry_i_4
       (.I0(shell_top_sa_pe_ba_1_1[0]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[0]),
        .O(add_ln19_3_fu_664_p2_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_fu_680_p2_carry
       (.CI(1'b0),
        .CO({add_ln19_fu_680_p2_carry_n_0,add_ln19_fu_680_p2_carry_n_1,add_ln19_fu_680_p2_carry_n_2,add_ln19_fu_680_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[3:0]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[3:0]),
        .S({add_ln19_fu_680_p2_carry_i_1_n_0,add_ln19_fu_680_p2_carry_i_2_n_0,add_ln19_fu_680_p2_carry_i_3_n_0,add_ln19_fu_680_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_fu_680_p2_carry__0
       (.CI(add_ln19_fu_680_p2_carry_n_0),
        .CO({add_ln19_fu_680_p2_carry__0_n_0,add_ln19_fu_680_p2_carry__0_n_1,add_ln19_fu_680_p2_carry__0_n_2,add_ln19_fu_680_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[7:4]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[7:4]),
        .S({add_ln19_fu_680_p2_carry__0_i_1_n_0,add_ln19_fu_680_p2_carry__0_i_2_n_0,add_ln19_fu_680_p2_carry__0_i_3_n_0,add_ln19_fu_680_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__0_i_1
       (.I0(shell_top_sa_pe_ba_0_0[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[7]),
        .O(add_ln19_fu_680_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__0_i_2
       (.I0(shell_top_sa_pe_ba_0_0[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[6]),
        .O(add_ln19_fu_680_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__0_i_3
       (.I0(shell_top_sa_pe_ba_0_0[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[5]),
        .O(add_ln19_fu_680_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__0_i_4
       (.I0(shell_top_sa_pe_ba_0_0[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[4]),
        .O(add_ln19_fu_680_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_fu_680_p2_carry__1
       (.CI(add_ln19_fu_680_p2_carry__0_n_0),
        .CO({add_ln19_fu_680_p2_carry__1_n_0,add_ln19_fu_680_p2_carry__1_n_1,add_ln19_fu_680_p2_carry__1_n_2,add_ln19_fu_680_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[11:8]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[11:8]),
        .S({add_ln19_fu_680_p2_carry__1_i_1_n_0,add_ln19_fu_680_p2_carry__1_i_2_n_0,add_ln19_fu_680_p2_carry__1_i_3_n_0,add_ln19_fu_680_p2_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__1_i_1
       (.I0(shell_top_sa_pe_ba_0_0[11]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[11]),
        .O(add_ln19_fu_680_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__1_i_2
       (.I0(shell_top_sa_pe_ba_0_0[10]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[10]),
        .O(add_ln19_fu_680_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__1_i_3
       (.I0(shell_top_sa_pe_ba_0_0[9]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[9]),
        .O(add_ln19_fu_680_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__1_i_4
       (.I0(shell_top_sa_pe_ba_0_0[8]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[8]),
        .O(add_ln19_fu_680_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_fu_680_p2_carry__2
       (.CI(add_ln19_fu_680_p2_carry__1_n_0),
        .CO({add_ln19_fu_680_p2_carry__2_n_0,add_ln19_fu_680_p2_carry__2_n_1,add_ln19_fu_680_p2_carry__2_n_2,add_ln19_fu_680_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[15:12]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[15:12]),
        .S({add_ln19_fu_680_p2_carry__2_i_1_n_0,add_ln19_fu_680_p2_carry__2_i_2_n_0,add_ln19_fu_680_p2_carry__2_i_3_n_0,add_ln19_fu_680_p2_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__2_i_1
       (.I0(shell_top_sa_pe_ba_0_0[15]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[15]),
        .O(add_ln19_fu_680_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__2_i_2
       (.I0(shell_top_sa_pe_ba_0_0[14]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[14]),
        .O(add_ln19_fu_680_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__2_i_3
       (.I0(shell_top_sa_pe_ba_0_0[13]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[13]),
        .O(add_ln19_fu_680_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__2_i_4
       (.I0(shell_top_sa_pe_ba_0_0[12]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[12]),
        .O(add_ln19_fu_680_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_fu_680_p2_carry__3
       (.CI(add_ln19_fu_680_p2_carry__2_n_0),
        .CO({add_ln19_fu_680_p2_carry__3_n_0,add_ln19_fu_680_p2_carry__3_n_1,add_ln19_fu_680_p2_carry__3_n_2,add_ln19_fu_680_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[19:16]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[19:16]),
        .S({add_ln19_fu_680_p2_carry__3_i_1_n_0,add_ln19_fu_680_p2_carry__3_i_2_n_0,add_ln19_fu_680_p2_carry__3_i_3_n_0,add_ln19_fu_680_p2_carry__3_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__3_i_1
       (.I0(shell_top_sa_pe_ba_0_0[19]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[19]),
        .O(add_ln19_fu_680_p2_carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__3_i_2
       (.I0(shell_top_sa_pe_ba_0_0[18]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[18]),
        .O(add_ln19_fu_680_p2_carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__3_i_3
       (.I0(shell_top_sa_pe_ba_0_0[17]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[17]),
        .O(add_ln19_fu_680_p2_carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__3_i_4
       (.I0(shell_top_sa_pe_ba_0_0[16]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[16]),
        .O(add_ln19_fu_680_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_fu_680_p2_carry__4
       (.CI(add_ln19_fu_680_p2_carry__3_n_0),
        .CO({add_ln19_fu_680_p2_carry__4_n_0,add_ln19_fu_680_p2_carry__4_n_1,add_ln19_fu_680_p2_carry__4_n_2,add_ln19_fu_680_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[23:20]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[23:20]),
        .S({add_ln19_fu_680_p2_carry__4_i_1_n_0,add_ln19_fu_680_p2_carry__4_i_2_n_0,add_ln19_fu_680_p2_carry__4_i_3_n_0,add_ln19_fu_680_p2_carry__4_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__4_i_1
       (.I0(shell_top_sa_pe_ba_0_0[23]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[23]),
        .O(add_ln19_fu_680_p2_carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__4_i_2
       (.I0(shell_top_sa_pe_ba_0_0[22]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[22]),
        .O(add_ln19_fu_680_p2_carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__4_i_3
       (.I0(shell_top_sa_pe_ba_0_0[21]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[21]),
        .O(add_ln19_fu_680_p2_carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__4_i_4
       (.I0(shell_top_sa_pe_ba_0_0[20]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[20]),
        .O(add_ln19_fu_680_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_fu_680_p2_carry__5
       (.CI(add_ln19_fu_680_p2_carry__4_n_0),
        .CO({add_ln19_fu_680_p2_carry__5_n_0,add_ln19_fu_680_p2_carry__5_n_1,add_ln19_fu_680_p2_carry__5_n_2,add_ln19_fu_680_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[27:24]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[27:24]),
        .S({add_ln19_fu_680_p2_carry__5_i_1_n_0,add_ln19_fu_680_p2_carry__5_i_2_n_0,add_ln19_fu_680_p2_carry__5_i_3_n_0,add_ln19_fu_680_p2_carry__5_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__5_i_1
       (.I0(shell_top_sa_pe_ba_0_0[27]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[27]),
        .O(add_ln19_fu_680_p2_carry__5_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__5_i_2
       (.I0(shell_top_sa_pe_ba_0_0[26]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[26]),
        .O(add_ln19_fu_680_p2_carry__5_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__5_i_3
       (.I0(shell_top_sa_pe_ba_0_0[25]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[25]),
        .O(add_ln19_fu_680_p2_carry__5_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__5_i_4
       (.I0(shell_top_sa_pe_ba_0_0[24]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[24]),
        .O(add_ln19_fu_680_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln19_fu_680_p2_carry__6
       (.CI(add_ln19_fu_680_p2_carry__5_n_0),
        .CO({NLW_add_ln19_fu_680_p2_carry__6_CO_UNCONNECTED[3],add_ln19_fu_680_p2_carry__6_n_1,add_ln19_fu_680_p2_carry__6_n_2,add_ln19_fu_680_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_0_0[30:28]}),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_0_0_o[31:28]),
        .S({add_ln19_fu_680_p2_carry__6_i_1_n_0,add_ln19_fu_680_p2_carry__6_i_2_n_0,add_ln19_fu_680_p2_carry__6_i_3_n_0,add_ln19_fu_680_p2_carry__6_i_4_n_0}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__6_i_1
       (.I0(shell_top_sa_pe_ba_0_0[31]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[31]),
        .O(add_ln19_fu_680_p2_carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__6_i_2
       (.I0(shell_top_sa_pe_ba_0_0[30]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[30]),
        .O(add_ln19_fu_680_p2_carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__6_i_3
       (.I0(shell_top_sa_pe_ba_0_0[29]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[29]),
        .O(add_ln19_fu_680_p2_carry__6_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry__6_i_4
       (.I0(shell_top_sa_pe_ba_0_0[28]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[28]),
        .O(add_ln19_fu_680_p2_carry__6_i_4_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry_i_1
       (.I0(shell_top_sa_pe_ba_0_0[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[3]),
        .O(add_ln19_fu_680_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry_i_2
       (.I0(shell_top_sa_pe_ba_0_0[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[2]),
        .O(add_ln19_fu_680_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry_i_3
       (.I0(shell_top_sa_pe_ba_0_0[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[1]),
        .O(add_ln19_fu_680_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    add_ln19_fu_680_p2_carry_i_4
       (.I0(shell_top_sa_pe_ba_0_0[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(reg_286[0]),
        .O(add_ln19_fu_680_p2_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_2_fu_409_p2_carry
       (.CI(1'b0),
        .CO({add_ln40_2_fu_409_p2_carry_n_0,add_ln40_2_fu_409_p2_carry_n_1,add_ln40_2_fu_409_p2_carry_n_2,add_ln40_2_fu_409_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln40_fu_395_p2[2:1],\trunc_ln40_1_reg_831_reg[29]_0 [1],1'b0}),
        .O({add_ln40_2_fu_409_p2[4:2],NLW_add_ln40_2_fu_409_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln40_2_fu_409_p2_carry_i_1_n_0,add_ln40_2_fu_409_p2_carry_i_2_n_0,add_ln40_2_fu_409_p2_carry_i_3_n_0,\trunc_ln40_1_reg_831_reg[29]_0 [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_2_fu_409_p2_carry__0
       (.CI(add_ln40_2_fu_409_p2_carry_n_0),
        .CO({add_ln40_2_fu_409_p2_carry__0_n_0,add_ln40_2_fu_409_p2_carry__0_n_1,add_ln40_2_fu_409_p2_carry__0_n_2,add_ln40_2_fu_409_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln40_fu_395_p2[6:3]),
        .O(add_ln40_2_fu_409_p2[8:5]),
        .S({add_ln40_2_fu_409_p2_carry__0_i_1_n_0,add_ln40_2_fu_409_p2_carry__0_i_2_n_0,add_ln40_2_fu_409_p2_carry__0_i_3_n_0,add_ln40_2_fu_409_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__0_i_1
       (.I0(sub_ln40_fu_395_p2[6]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [7]),
        .O(add_ln40_2_fu_409_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__0_i_2
       (.I0(sub_ln40_fu_395_p2[5]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [6]),
        .O(add_ln40_2_fu_409_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__0_i_3
       (.I0(sub_ln40_fu_395_p2[4]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [5]),
        .O(add_ln40_2_fu_409_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__0_i_4
       (.I0(sub_ln40_fu_395_p2[3]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [4]),
        .O(add_ln40_2_fu_409_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_2_fu_409_p2_carry__1
       (.CI(add_ln40_2_fu_409_p2_carry__0_n_0),
        .CO({add_ln40_2_fu_409_p2_carry__1_n_0,add_ln40_2_fu_409_p2_carry__1_n_1,add_ln40_2_fu_409_p2_carry__1_n_2,add_ln40_2_fu_409_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln40_fu_395_p2[10:7]),
        .O(add_ln40_2_fu_409_p2[12:9]),
        .S({add_ln40_2_fu_409_p2_carry__1_i_1_n_0,add_ln40_2_fu_409_p2_carry__1_i_2_n_0,add_ln40_2_fu_409_p2_carry__1_i_3_n_0,add_ln40_2_fu_409_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__1_i_1
       (.I0(sub_ln40_fu_395_p2[10]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [11]),
        .O(add_ln40_2_fu_409_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__1_i_2
       (.I0(sub_ln40_fu_395_p2[9]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [10]),
        .O(add_ln40_2_fu_409_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__1_i_3
       (.I0(sub_ln40_fu_395_p2[8]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [9]),
        .O(add_ln40_2_fu_409_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__1_i_4
       (.I0(sub_ln40_fu_395_p2[7]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [8]),
        .O(add_ln40_2_fu_409_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_2_fu_409_p2_carry__2
       (.CI(add_ln40_2_fu_409_p2_carry__1_n_0),
        .CO({add_ln40_2_fu_409_p2_carry__2_n_0,add_ln40_2_fu_409_p2_carry__2_n_1,add_ln40_2_fu_409_p2_carry__2_n_2,add_ln40_2_fu_409_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln40_fu_395_p2[14:11]),
        .O(add_ln40_2_fu_409_p2[16:13]),
        .S({add_ln40_2_fu_409_p2_carry__2_i_1_n_0,add_ln40_2_fu_409_p2_carry__2_i_2_n_0,add_ln40_2_fu_409_p2_carry__2_i_3_n_0,add_ln40_2_fu_409_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__2_i_1
       (.I0(sub_ln40_fu_395_p2[14]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [15]),
        .O(add_ln40_2_fu_409_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__2_i_2
       (.I0(sub_ln40_fu_395_p2[13]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [14]),
        .O(add_ln40_2_fu_409_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__2_i_3
       (.I0(sub_ln40_fu_395_p2[12]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [13]),
        .O(add_ln40_2_fu_409_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__2_i_4
       (.I0(sub_ln40_fu_395_p2[11]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [12]),
        .O(add_ln40_2_fu_409_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_2_fu_409_p2_carry__3
       (.CI(add_ln40_2_fu_409_p2_carry__2_n_0),
        .CO({add_ln40_2_fu_409_p2_carry__3_n_0,add_ln40_2_fu_409_p2_carry__3_n_1,add_ln40_2_fu_409_p2_carry__3_n_2,add_ln40_2_fu_409_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln40_fu_395_p2[18:15]),
        .O(add_ln40_2_fu_409_p2[20:17]),
        .S({add_ln40_2_fu_409_p2_carry__3_i_1_n_0,add_ln40_2_fu_409_p2_carry__3_i_2_n_0,add_ln40_2_fu_409_p2_carry__3_i_3_n_0,add_ln40_2_fu_409_p2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__3_i_1
       (.I0(sub_ln40_fu_395_p2[18]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [19]),
        .O(add_ln40_2_fu_409_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__3_i_2
       (.I0(sub_ln40_fu_395_p2[17]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [18]),
        .O(add_ln40_2_fu_409_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__3_i_3
       (.I0(sub_ln40_fu_395_p2[16]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [17]),
        .O(add_ln40_2_fu_409_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__3_i_4
       (.I0(sub_ln40_fu_395_p2[15]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [16]),
        .O(add_ln40_2_fu_409_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_2_fu_409_p2_carry__4
       (.CI(add_ln40_2_fu_409_p2_carry__3_n_0),
        .CO({add_ln40_2_fu_409_p2_carry__4_n_0,add_ln40_2_fu_409_p2_carry__4_n_1,add_ln40_2_fu_409_p2_carry__4_n_2,add_ln40_2_fu_409_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln40_fu_395_p2[22:19]),
        .O(add_ln40_2_fu_409_p2[24:21]),
        .S({add_ln40_2_fu_409_p2_carry__4_i_1_n_0,add_ln40_2_fu_409_p2_carry__4_i_2_n_0,add_ln40_2_fu_409_p2_carry__4_i_3_n_0,add_ln40_2_fu_409_p2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__4_i_1
       (.I0(sub_ln40_fu_395_p2[22]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [23]),
        .O(add_ln40_2_fu_409_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__4_i_2
       (.I0(sub_ln40_fu_395_p2[21]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [22]),
        .O(add_ln40_2_fu_409_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__4_i_3
       (.I0(sub_ln40_fu_395_p2[20]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [21]),
        .O(add_ln40_2_fu_409_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__4_i_4
       (.I0(sub_ln40_fu_395_p2[19]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [20]),
        .O(add_ln40_2_fu_409_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_2_fu_409_p2_carry__5
       (.CI(add_ln40_2_fu_409_p2_carry__4_n_0),
        .CO({add_ln40_2_fu_409_p2_carry__5_n_0,add_ln40_2_fu_409_p2_carry__5_n_1,add_ln40_2_fu_409_p2_carry__5_n_2,add_ln40_2_fu_409_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln40_fu_395_p2[26:23]),
        .O(add_ln40_2_fu_409_p2[28:25]),
        .S({add_ln40_2_fu_409_p2_carry__5_i_1_n_0,add_ln40_2_fu_409_p2_carry__5_i_2_n_0,add_ln40_2_fu_409_p2_carry__5_i_3_n_0,add_ln40_2_fu_409_p2_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__5_i_1
       (.I0(sub_ln40_fu_395_p2[26]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [27]),
        .O(add_ln40_2_fu_409_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__5_i_2
       (.I0(sub_ln40_fu_395_p2[25]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [26]),
        .O(add_ln40_2_fu_409_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__5_i_3
       (.I0(sub_ln40_fu_395_p2[24]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [25]),
        .O(add_ln40_2_fu_409_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__5_i_4
       (.I0(sub_ln40_fu_395_p2[23]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [24]),
        .O(add_ln40_2_fu_409_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_2_fu_409_p2_carry__6
       (.CI(add_ln40_2_fu_409_p2_carry__5_n_0),
        .CO({NLW_add_ln40_2_fu_409_p2_carry__6_CO_UNCONNECTED[3:2],add_ln40_2_fu_409_p2_carry__6_n_2,add_ln40_2_fu_409_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln40_fu_395_p2[28:27]}),
        .O({NLW_add_ln40_2_fu_409_p2_carry__6_O_UNCONNECTED[3],add_ln40_2_fu_409_p2[31:29]}),
        .S({1'b0,\trunc_ln3_reg_809_reg[29]_0 ,add_ln40_2_fu_409_p2_carry__6_i_2_n_0,add_ln40_2_fu_409_p2_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__6_i_2
       (.I0(sub_ln40_fu_395_p2[28]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [29]),
        .O(add_ln40_2_fu_409_p2_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__6_i_3
       (.I0(sub_ln40_fu_395_p2[27]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [28]),
        .O(add_ln40_2_fu_409_p2_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry_i_1
       (.I0(sub_ln40_fu_395_p2[2]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [3]),
        .O(add_ln40_2_fu_409_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry_i_2
       (.I0(sub_ln40_fu_395_p2[1]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [2]),
        .O(add_ln40_2_fu_409_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln40_2_fu_409_p2_carry_i_3
       (.I0(add_ln40_reg_790[0]),
        .I1(t_2_reg_776[0]),
        .I2(\trunc_ln40_1_reg_831_reg[29]_0 [1]),
        .O(add_ln40_2_fu_409_p2_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_4_fu_483_p2_carry
       (.CI(1'b0),
        .CO({add_ln40_4_fu_483_p2_carry_n_0,add_ln40_4_fu_483_p2_carry_n_1,add_ln40_4_fu_483_p2_carry_n_2,add_ln40_4_fu_483_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln40_1_fu_469_p2[2:0],1'b0}),
        .O({add_ln40_4_fu_483_p2[4:2],NLW_add_ln40_4_fu_483_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln40_4_fu_483_p2_carry_i_1_n_0,add_ln40_4_fu_483_p2_carry_i_2_n_0,add_ln40_4_fu_483_p2_carry_i_3_n_0,\trunc_ln40_1_reg_831_reg[29]_0 [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_4_fu_483_p2_carry__0
       (.CI(add_ln40_4_fu_483_p2_carry_n_0),
        .CO({add_ln40_4_fu_483_p2_carry__0_n_0,add_ln40_4_fu_483_p2_carry__0_n_1,add_ln40_4_fu_483_p2_carry__0_n_2,add_ln40_4_fu_483_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln40_1_fu_469_p2[6:3]),
        .O(add_ln40_4_fu_483_p2[8:5]),
        .S({add_ln40_4_fu_483_p2_carry__0_i_1_n_0,add_ln40_4_fu_483_p2_carry__0_i_2_n_0,add_ln40_4_fu_483_p2_carry__0_i_3_n_0,add_ln40_4_fu_483_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__0_i_1
       (.I0(sub_ln40_1_fu_469_p2[6]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [7]),
        .O(add_ln40_4_fu_483_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__0_i_2
       (.I0(sub_ln40_1_fu_469_p2[5]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [6]),
        .O(add_ln40_4_fu_483_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__0_i_3
       (.I0(sub_ln40_1_fu_469_p2[4]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [5]),
        .O(add_ln40_4_fu_483_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__0_i_4
       (.I0(sub_ln40_1_fu_469_p2[3]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [4]),
        .O(add_ln40_4_fu_483_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_4_fu_483_p2_carry__1
       (.CI(add_ln40_4_fu_483_p2_carry__0_n_0),
        .CO({add_ln40_4_fu_483_p2_carry__1_n_0,add_ln40_4_fu_483_p2_carry__1_n_1,add_ln40_4_fu_483_p2_carry__1_n_2,add_ln40_4_fu_483_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln40_1_fu_469_p2[10:7]),
        .O(add_ln40_4_fu_483_p2[12:9]),
        .S({add_ln40_4_fu_483_p2_carry__1_i_1_n_0,add_ln40_4_fu_483_p2_carry__1_i_2_n_0,add_ln40_4_fu_483_p2_carry__1_i_3_n_0,add_ln40_4_fu_483_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__1_i_1
       (.I0(sub_ln40_1_fu_469_p2[10]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [11]),
        .O(add_ln40_4_fu_483_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__1_i_2
       (.I0(sub_ln40_1_fu_469_p2[9]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [10]),
        .O(add_ln40_4_fu_483_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__1_i_3
       (.I0(sub_ln40_1_fu_469_p2[8]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [9]),
        .O(add_ln40_4_fu_483_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__1_i_4
       (.I0(sub_ln40_1_fu_469_p2[7]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [8]),
        .O(add_ln40_4_fu_483_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_4_fu_483_p2_carry__2
       (.CI(add_ln40_4_fu_483_p2_carry__1_n_0),
        .CO({add_ln40_4_fu_483_p2_carry__2_n_0,add_ln40_4_fu_483_p2_carry__2_n_1,add_ln40_4_fu_483_p2_carry__2_n_2,add_ln40_4_fu_483_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln40_1_fu_469_p2[14:11]),
        .O(add_ln40_4_fu_483_p2[16:13]),
        .S({add_ln40_4_fu_483_p2_carry__2_i_1_n_0,add_ln40_4_fu_483_p2_carry__2_i_2_n_0,add_ln40_4_fu_483_p2_carry__2_i_3_n_0,add_ln40_4_fu_483_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__2_i_1
       (.I0(sub_ln40_1_fu_469_p2[14]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [15]),
        .O(add_ln40_4_fu_483_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__2_i_2
       (.I0(sub_ln40_1_fu_469_p2[13]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [14]),
        .O(add_ln40_4_fu_483_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__2_i_3
       (.I0(sub_ln40_1_fu_469_p2[12]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [13]),
        .O(add_ln40_4_fu_483_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__2_i_4
       (.I0(sub_ln40_1_fu_469_p2[11]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [12]),
        .O(add_ln40_4_fu_483_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_4_fu_483_p2_carry__3
       (.CI(add_ln40_4_fu_483_p2_carry__2_n_0),
        .CO({add_ln40_4_fu_483_p2_carry__3_n_0,add_ln40_4_fu_483_p2_carry__3_n_1,add_ln40_4_fu_483_p2_carry__3_n_2,add_ln40_4_fu_483_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln40_1_fu_469_p2[18:15]),
        .O(add_ln40_4_fu_483_p2[20:17]),
        .S({add_ln40_4_fu_483_p2_carry__3_i_1_n_0,add_ln40_4_fu_483_p2_carry__3_i_2_n_0,add_ln40_4_fu_483_p2_carry__3_i_3_n_0,add_ln40_4_fu_483_p2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__3_i_1
       (.I0(sub_ln40_1_fu_469_p2[18]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [19]),
        .O(add_ln40_4_fu_483_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__3_i_2
       (.I0(sub_ln40_1_fu_469_p2[17]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [18]),
        .O(add_ln40_4_fu_483_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__3_i_3
       (.I0(sub_ln40_1_fu_469_p2[16]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [17]),
        .O(add_ln40_4_fu_483_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__3_i_4
       (.I0(sub_ln40_1_fu_469_p2[15]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [16]),
        .O(add_ln40_4_fu_483_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_4_fu_483_p2_carry__4
       (.CI(add_ln40_4_fu_483_p2_carry__3_n_0),
        .CO({add_ln40_4_fu_483_p2_carry__4_n_0,add_ln40_4_fu_483_p2_carry__4_n_1,add_ln40_4_fu_483_p2_carry__4_n_2,add_ln40_4_fu_483_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln40_1_fu_469_p2[22:19]),
        .O(add_ln40_4_fu_483_p2[24:21]),
        .S({add_ln40_4_fu_483_p2_carry__4_i_1_n_0,add_ln40_4_fu_483_p2_carry__4_i_2_n_0,add_ln40_4_fu_483_p2_carry__4_i_3_n_0,add_ln40_4_fu_483_p2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__4_i_1
       (.I0(sub_ln40_1_fu_469_p2[22]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [23]),
        .O(add_ln40_4_fu_483_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__4_i_2
       (.I0(sub_ln40_1_fu_469_p2[21]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [22]),
        .O(add_ln40_4_fu_483_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__4_i_3
       (.I0(sub_ln40_1_fu_469_p2[20]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [21]),
        .O(add_ln40_4_fu_483_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__4_i_4
       (.I0(sub_ln40_1_fu_469_p2[19]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [20]),
        .O(add_ln40_4_fu_483_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_4_fu_483_p2_carry__5
       (.CI(add_ln40_4_fu_483_p2_carry__4_n_0),
        .CO({add_ln40_4_fu_483_p2_carry__5_n_0,add_ln40_4_fu_483_p2_carry__5_n_1,add_ln40_4_fu_483_p2_carry__5_n_2,add_ln40_4_fu_483_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln40_1_fu_469_p2[26:23]),
        .O(add_ln40_4_fu_483_p2[28:25]),
        .S({add_ln40_4_fu_483_p2_carry__5_i_1_n_0,add_ln40_4_fu_483_p2_carry__5_i_2_n_0,add_ln40_4_fu_483_p2_carry__5_i_3_n_0,add_ln40_4_fu_483_p2_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__5_i_1
       (.I0(sub_ln40_1_fu_469_p2[26]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [27]),
        .O(add_ln40_4_fu_483_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__5_i_2
       (.I0(sub_ln40_1_fu_469_p2[25]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [26]),
        .O(add_ln40_4_fu_483_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__5_i_3
       (.I0(sub_ln40_1_fu_469_p2[24]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [25]),
        .O(add_ln40_4_fu_483_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__5_i_4
       (.I0(sub_ln40_1_fu_469_p2[23]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [24]),
        .O(add_ln40_4_fu_483_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln40_4_fu_483_p2_carry__6
       (.CI(add_ln40_4_fu_483_p2_carry__5_n_0),
        .CO({NLW_add_ln40_4_fu_483_p2_carry__6_CO_UNCONNECTED[3:2],add_ln40_4_fu_483_p2_carry__6_n_2,add_ln40_4_fu_483_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln40_1_fu_469_p2[28:27]}),
        .O({NLW_add_ln40_4_fu_483_p2_carry__6_O_UNCONNECTED[3],add_ln40_4_fu_483_p2[31:29]}),
        .S({1'b0,\trunc_ln40_1_reg_831_reg[29]_1 ,add_ln40_4_fu_483_p2_carry__6_i_2_n_0,add_ln40_4_fu_483_p2_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__6_i_2
       (.I0(sub_ln40_1_fu_469_p2[28]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [29]),
        .O(add_ln40_4_fu_483_p2_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__6_i_3
       (.I0(sub_ln40_1_fu_469_p2[27]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [28]),
        .O(add_ln40_4_fu_483_p2_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry_i_1
       (.I0(sub_ln40_1_fu_469_p2[2]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [3]),
        .O(add_ln40_4_fu_483_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry_i_2
       (.I0(sub_ln40_1_fu_469_p2[1]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [2]),
        .O(add_ln40_4_fu_483_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry_i_3
       (.I0(sub_ln40_1_fu_469_p2[0]),
        .I1(\trunc_ln40_1_reg_831_reg[29]_0 [1]),
        .O(add_ln40_4_fu_483_p2_carry_i_3_n_0));
  CARRY4 add_ln40_fu_337_p2_carry
       (.CI(1'b0),
        .CO({add_ln40_fu_337_p2_carry_n_0,add_ln40_fu_337_p2_carry_n_1,add_ln40_fu_337_p2_carry_n_2,add_ln40_fu_337_p2_carry_n_3}),
        .CYINIT(mul_ln61_reg_814_reg_2[0]),
        .DI(mul_ln61_reg_814_reg_2[4:1]),
        .O(add_ln40_fu_337_p2[4:1]),
        .S(S));
  CARRY4 add_ln40_fu_337_p2_carry__0
       (.CI(add_ln40_fu_337_p2_carry_n_0),
        .CO({add_ln40_fu_337_p2_carry__0_n_0,add_ln40_fu_337_p2_carry__0_n_1,add_ln40_fu_337_p2_carry__0_n_2,add_ln40_fu_337_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mul_ln61_reg_814_reg_2[8:5]),
        .O(add_ln40_fu_337_p2[8:5]),
        .S(mul_ln61_reg_814_reg_3));
  CARRY4 add_ln40_fu_337_p2_carry__1
       (.CI(add_ln40_fu_337_p2_carry__0_n_0),
        .CO({add_ln40_fu_337_p2_carry__1_n_0,add_ln40_fu_337_p2_carry__1_n_1,add_ln40_fu_337_p2_carry__1_n_2,add_ln40_fu_337_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(mul_ln61_reg_814_reg_2[12:9]),
        .O(add_ln40_fu_337_p2[12:9]),
        .S(mul_ln61_reg_814_reg_4));
  CARRY4 add_ln40_fu_337_p2_carry__2
       (.CI(add_ln40_fu_337_p2_carry__1_n_0),
        .CO({NLW_add_ln40_fu_337_p2_carry__2_CO_UNCONNECTED[3],add_ln40_fu_337_p2_carry__2_n_1,add_ln40_fu_337_p2_carry__2_n_2,add_ln40_fu_337_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln61_reg_814_reg_2[15:13]}),
        .O(add_ln40_fu_337_p2[16:13]),
        .S({1'b1,mul_ln61_reg_814_reg_5}));
  FDRE \add_ln40_reg_790_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(D),
        .Q(add_ln40_reg_790[0]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[10]),
        .Q(add_ln40_reg_790[10]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[11]),
        .Q(add_ln40_reg_790[11]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[12]),
        .Q(add_ln40_reg_790[12]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[13]),
        .Q(add_ln40_reg_790[13]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[14]),
        .Q(add_ln40_reg_790[14]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[15]),
        .Q(add_ln40_reg_790[15]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[16] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[16]),
        .Q(add_ln40_reg_790[16]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[1]),
        .Q(add_ln40_reg_790[1]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[2]),
        .Q(add_ln40_reg_790[2]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[3]),
        .Q(add_ln40_reg_790[3]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[4]),
        .Q(add_ln40_reg_790[4]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[5]),
        .Q(add_ln40_reg_790[5]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[6]),
        .Q(add_ln40_reg_790[6]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[7]),
        .Q(add_ln40_reg_790[7]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[8]),
        .Q(add_ln40_reg_790[8]),
        .R(1'b0));
  FDRE \add_ln40_reg_790_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_fu_337_p2[9]),
        .Q(add_ln40_reg_790[9]),
        .R(1'b0));
  CARRY4 add_ln61_1_fu_373_p2_carry
       (.CI(1'b0),
        .CO({add_ln61_1_fu_373_p2_carry_n_0,add_ln61_1_fu_373_p2_carry_n_1,add_ln61_1_fu_373_p2_carry_n_2,add_ln61_1_fu_373_p2_carry_n_3}),
        .CYINIT(p_0_in[0]),
        .DI({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}),
        .O(add_ln61_1_fu_373_p2[4:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67}));
  CARRY4 add_ln61_1_fu_373_p2_carry__0
       (.CI(add_ln61_1_fu_373_p2_carry_n_0),
        .CO({add_ln61_1_fu_373_p2_carry__0_n_0,add_ln61_1_fu_373_p2_carry__0_n_1,add_ln61_1_fu_373_p2_carry__0_n_2,add_ln61_1_fu_373_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107}),
        .O(add_ln61_1_fu_373_p2[8:5]),
        .S({flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}));
  CARRY4 add_ln61_1_fu_373_p2_carry__1
       (.CI(add_ln61_1_fu_373_p2_carry__0_n_0),
        .CO({add_ln61_1_fu_373_p2_carry__1_n_0,add_ln61_1_fu_373_p2_carry__1_n_1,add_ln61_1_fu_373_p2_carry__1_n_2,add_ln61_1_fu_373_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111}),
        .O(add_ln61_1_fu_373_p2[12:9]),
        .S({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}));
  CARRY4 add_ln61_1_fu_373_p2_carry__2
       (.CI(add_ln61_1_fu_373_p2_carry__1_n_0),
        .CO({NLW_add_ln61_1_fu_373_p2_carry__2_CO_UNCONNECTED[3],add_ln61_1_fu_373_p2_carry__2_n_1,add_ln61_1_fu_373_p2_carry__2_n_2,add_ln61_1_fu_373_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114}),
        .O(add_ln61_1_fu_373_p2[16:13]),
        .S({1'b1,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_1_fu_566_p2_carry
       (.CI(1'b0),
        .CO({add_ln68_1_fu_566_p2_carry_n_0,add_ln68_1_fu_566_p2_carry_n_1,add_ln68_1_fu_566_p2_carry_n_2,add_ln68_1_fu_566_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_1_fu_553_p2[2:0],1'b0}),
        .O({add_ln68_1_fu_566_p2[4:2],NLW_add_ln68_1_fu_566_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln68_1_fu_566_p2_carry_i_1_n_0,add_ln68_1_fu_566_p2_carry_i_2_n_0,add_ln68_1_fu_566_p2_carry_i_3_n_0,\trunc_ln68_1_reg_841_reg[29]_0 [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_1_fu_566_p2_carry__0
       (.CI(add_ln68_1_fu_566_p2_carry_n_0),
        .CO({add_ln68_1_fu_566_p2_carry__0_n_0,add_ln68_1_fu_566_p2_carry__0_n_1,add_ln68_1_fu_566_p2_carry__0_n_2,add_ln68_1_fu_566_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln68_1_fu_553_p2[6:3]),
        .O(add_ln68_1_fu_566_p2[8:5]),
        .S({add_ln68_1_fu_566_p2_carry__0_i_1_n_0,add_ln68_1_fu_566_p2_carry__0_i_2_n_0,add_ln68_1_fu_566_p2_carry__0_i_3_n_0,add_ln68_1_fu_566_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__0_i_1
       (.I0(sub_ln68_1_fu_553_p2[6]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [7]),
        .O(add_ln68_1_fu_566_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__0_i_2
       (.I0(sub_ln68_1_fu_553_p2[5]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [6]),
        .O(add_ln68_1_fu_566_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__0_i_3
       (.I0(sub_ln68_1_fu_553_p2[4]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [5]),
        .O(add_ln68_1_fu_566_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__0_i_4
       (.I0(sub_ln68_1_fu_553_p2[3]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [4]),
        .O(add_ln68_1_fu_566_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_1_fu_566_p2_carry__1
       (.CI(add_ln68_1_fu_566_p2_carry__0_n_0),
        .CO({add_ln68_1_fu_566_p2_carry__1_n_0,add_ln68_1_fu_566_p2_carry__1_n_1,add_ln68_1_fu_566_p2_carry__1_n_2,add_ln68_1_fu_566_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln68_1_fu_553_p2[10:7]),
        .O(add_ln68_1_fu_566_p2[12:9]),
        .S({add_ln68_1_fu_566_p2_carry__1_i_1_n_0,add_ln68_1_fu_566_p2_carry__1_i_2_n_0,add_ln68_1_fu_566_p2_carry__1_i_3_n_0,add_ln68_1_fu_566_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__1_i_1
       (.I0(sub_ln68_1_fu_553_p2[10]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [11]),
        .O(add_ln68_1_fu_566_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__1_i_2
       (.I0(sub_ln68_1_fu_553_p2[9]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [10]),
        .O(add_ln68_1_fu_566_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__1_i_3
       (.I0(sub_ln68_1_fu_553_p2[8]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [9]),
        .O(add_ln68_1_fu_566_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__1_i_4
       (.I0(sub_ln68_1_fu_553_p2[7]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [8]),
        .O(add_ln68_1_fu_566_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_1_fu_566_p2_carry__2
       (.CI(add_ln68_1_fu_566_p2_carry__1_n_0),
        .CO({add_ln68_1_fu_566_p2_carry__2_n_0,add_ln68_1_fu_566_p2_carry__2_n_1,add_ln68_1_fu_566_p2_carry__2_n_2,add_ln68_1_fu_566_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln68_1_fu_553_p2[14:11]),
        .O(add_ln68_1_fu_566_p2[16:13]),
        .S({add_ln68_1_fu_566_p2_carry__2_i_1_n_0,add_ln68_1_fu_566_p2_carry__2_i_2_n_0,add_ln68_1_fu_566_p2_carry__2_i_3_n_0,add_ln68_1_fu_566_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__2_i_1
       (.I0(sub_ln68_1_fu_553_p2[14]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [15]),
        .O(add_ln68_1_fu_566_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__2_i_2
       (.I0(sub_ln68_1_fu_553_p2[13]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [14]),
        .O(add_ln68_1_fu_566_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__2_i_3
       (.I0(sub_ln68_1_fu_553_p2[12]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [13]),
        .O(add_ln68_1_fu_566_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__2_i_4
       (.I0(sub_ln68_1_fu_553_p2[11]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [12]),
        .O(add_ln68_1_fu_566_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_1_fu_566_p2_carry__3
       (.CI(add_ln68_1_fu_566_p2_carry__2_n_0),
        .CO({add_ln68_1_fu_566_p2_carry__3_n_0,add_ln68_1_fu_566_p2_carry__3_n_1,add_ln68_1_fu_566_p2_carry__3_n_2,add_ln68_1_fu_566_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln68_1_fu_553_p2[18:15]),
        .O(add_ln68_1_fu_566_p2[20:17]),
        .S({add_ln68_1_fu_566_p2_carry__3_i_1_n_0,add_ln68_1_fu_566_p2_carry__3_i_2_n_0,add_ln68_1_fu_566_p2_carry__3_i_3_n_0,add_ln68_1_fu_566_p2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__3_i_1
       (.I0(sub_ln68_1_fu_553_p2[18]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [19]),
        .O(add_ln68_1_fu_566_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__3_i_2
       (.I0(sub_ln68_1_fu_553_p2[17]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [18]),
        .O(add_ln68_1_fu_566_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__3_i_3
       (.I0(sub_ln68_1_fu_553_p2[16]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [17]),
        .O(add_ln68_1_fu_566_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__3_i_4
       (.I0(sub_ln68_1_fu_553_p2[15]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [16]),
        .O(add_ln68_1_fu_566_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_1_fu_566_p2_carry__4
       (.CI(add_ln68_1_fu_566_p2_carry__3_n_0),
        .CO({add_ln68_1_fu_566_p2_carry__4_n_0,add_ln68_1_fu_566_p2_carry__4_n_1,add_ln68_1_fu_566_p2_carry__4_n_2,add_ln68_1_fu_566_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln68_1_fu_553_p2[22:19]),
        .O(add_ln68_1_fu_566_p2[24:21]),
        .S({add_ln68_1_fu_566_p2_carry__4_i_1_n_0,add_ln68_1_fu_566_p2_carry__4_i_2_n_0,add_ln68_1_fu_566_p2_carry__4_i_3_n_0,add_ln68_1_fu_566_p2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__4_i_1
       (.I0(sub_ln68_1_fu_553_p2[22]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [23]),
        .O(add_ln68_1_fu_566_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__4_i_2
       (.I0(sub_ln68_1_fu_553_p2[21]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [22]),
        .O(add_ln68_1_fu_566_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__4_i_3
       (.I0(sub_ln68_1_fu_553_p2[20]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [21]),
        .O(add_ln68_1_fu_566_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__4_i_4
       (.I0(sub_ln68_1_fu_553_p2[19]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [20]),
        .O(add_ln68_1_fu_566_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_1_fu_566_p2_carry__5
       (.CI(add_ln68_1_fu_566_p2_carry__4_n_0),
        .CO({add_ln68_1_fu_566_p2_carry__5_n_0,add_ln68_1_fu_566_p2_carry__5_n_1,add_ln68_1_fu_566_p2_carry__5_n_2,add_ln68_1_fu_566_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln68_1_fu_553_p2[26:23]),
        .O(add_ln68_1_fu_566_p2[28:25]),
        .S({add_ln68_1_fu_566_p2_carry__5_i_1_n_0,add_ln68_1_fu_566_p2_carry__5_i_2_n_0,add_ln68_1_fu_566_p2_carry__5_i_3_n_0,add_ln68_1_fu_566_p2_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__5_i_1
       (.I0(sub_ln68_1_fu_553_p2[26]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [27]),
        .O(add_ln68_1_fu_566_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__5_i_2
       (.I0(sub_ln68_1_fu_553_p2[25]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [26]),
        .O(add_ln68_1_fu_566_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__5_i_3
       (.I0(sub_ln68_1_fu_553_p2[24]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [25]),
        .O(add_ln68_1_fu_566_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__5_i_4
       (.I0(sub_ln68_1_fu_553_p2[23]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [24]),
        .O(add_ln68_1_fu_566_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_1_fu_566_p2_carry__6
       (.CI(add_ln68_1_fu_566_p2_carry__5_n_0),
        .CO({NLW_add_ln68_1_fu_566_p2_carry__6_CO_UNCONNECTED[3:2],add_ln68_1_fu_566_p2_carry__6_n_2,add_ln68_1_fu_566_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln68_1_fu_553_p2[28:27]}),
        .O({NLW_add_ln68_1_fu_566_p2_carry__6_O_UNCONNECTED[3],add_ln68_1_fu_566_p2[31:29]}),
        .S({1'b0,\trunc_ln68_1_reg_841_reg[29]_1 ,add_ln68_1_fu_566_p2_carry__6_i_2_n_0,add_ln68_1_fu_566_p2_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__6_i_2
       (.I0(sub_ln68_1_fu_553_p2[28]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [29]),
        .O(add_ln68_1_fu_566_p2_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__6_i_3
       (.I0(sub_ln68_1_fu_553_p2[27]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [28]),
        .O(add_ln68_1_fu_566_p2_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry_i_1
       (.I0(sub_ln68_1_fu_553_p2[2]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [3]),
        .O(add_ln68_1_fu_566_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry_i_2
       (.I0(sub_ln68_1_fu_553_p2[1]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [2]),
        .O(add_ln68_1_fu_566_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry_i_3
       (.I0(sub_ln68_1_fu_553_p2[0]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [1]),
        .O(add_ln68_1_fu_566_p2_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_fu_524_p2_carry
       (.CI(1'b0),
        .CO({add_ln68_fu_524_p2_carry_n_0,add_ln68_fu_524_p2_carry_n_1,add_ln68_fu_524_p2_carry_n_2,add_ln68_fu_524_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_fu_510_p20_out[2:0],1'b0}),
        .O({add_ln68_fu_524_p2[4:2],NLW_add_ln68_fu_524_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln68_fu_524_p2_carry_i_1_n_0,add_ln68_fu_524_p2_carry_i_2_n_0,add_ln68_fu_524_p2_carry_i_3_n_0,\trunc_ln68_1_reg_841_reg[29]_0 [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_fu_524_p2_carry__0
       (.CI(add_ln68_fu_524_p2_carry_n_0),
        .CO({add_ln68_fu_524_p2_carry__0_n_0,add_ln68_fu_524_p2_carry__0_n_1,add_ln68_fu_524_p2_carry__0_n_2,add_ln68_fu_524_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_510_p20_out[6:3]),
        .O(add_ln68_fu_524_p2[8:5]),
        .S({add_ln68_fu_524_p2_carry__0_i_1_n_0,add_ln68_fu_524_p2_carry__0_i_2_n_0,add_ln68_fu_524_p2_carry__0_i_3_n_0,add_ln68_fu_524_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__0_i_1
       (.I0(sub_ln68_fu_510_p20_out[6]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [7]),
        .O(add_ln68_fu_524_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__0_i_2
       (.I0(sub_ln68_fu_510_p20_out[5]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [6]),
        .O(add_ln68_fu_524_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__0_i_3
       (.I0(sub_ln68_fu_510_p20_out[4]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [5]),
        .O(add_ln68_fu_524_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__0_i_4
       (.I0(sub_ln68_fu_510_p20_out[3]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [4]),
        .O(add_ln68_fu_524_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_fu_524_p2_carry__1
       (.CI(add_ln68_fu_524_p2_carry__0_n_0),
        .CO({add_ln68_fu_524_p2_carry__1_n_0,add_ln68_fu_524_p2_carry__1_n_1,add_ln68_fu_524_p2_carry__1_n_2,add_ln68_fu_524_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_510_p20_out[10:7]),
        .O(add_ln68_fu_524_p2[12:9]),
        .S({add_ln68_fu_524_p2_carry__1_i_1_n_0,add_ln68_fu_524_p2_carry__1_i_2_n_0,add_ln68_fu_524_p2_carry__1_i_3_n_0,add_ln68_fu_524_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__1_i_1
       (.I0(sub_ln68_fu_510_p20_out[10]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [11]),
        .O(add_ln68_fu_524_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__1_i_2
       (.I0(sub_ln68_fu_510_p20_out[9]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [10]),
        .O(add_ln68_fu_524_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__1_i_3
       (.I0(sub_ln68_fu_510_p20_out[8]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [9]),
        .O(add_ln68_fu_524_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__1_i_4
       (.I0(sub_ln68_fu_510_p20_out[7]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [8]),
        .O(add_ln68_fu_524_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_fu_524_p2_carry__2
       (.CI(add_ln68_fu_524_p2_carry__1_n_0),
        .CO({add_ln68_fu_524_p2_carry__2_n_0,add_ln68_fu_524_p2_carry__2_n_1,add_ln68_fu_524_p2_carry__2_n_2,add_ln68_fu_524_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_510_p20_out[14:11]),
        .O(add_ln68_fu_524_p2[16:13]),
        .S({add_ln68_fu_524_p2_carry__2_i_1_n_0,add_ln68_fu_524_p2_carry__2_i_2_n_0,add_ln68_fu_524_p2_carry__2_i_3_n_0,add_ln68_fu_524_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__2_i_1
       (.I0(sub_ln68_fu_510_p20_out[14]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [15]),
        .O(add_ln68_fu_524_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__2_i_2
       (.I0(sub_ln68_fu_510_p20_out[13]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [14]),
        .O(add_ln68_fu_524_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__2_i_3
       (.I0(sub_ln68_fu_510_p20_out[12]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [13]),
        .O(add_ln68_fu_524_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__2_i_4
       (.I0(sub_ln68_fu_510_p20_out[11]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [12]),
        .O(add_ln68_fu_524_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_fu_524_p2_carry__3
       (.CI(add_ln68_fu_524_p2_carry__2_n_0),
        .CO({add_ln68_fu_524_p2_carry__3_n_0,add_ln68_fu_524_p2_carry__3_n_1,add_ln68_fu_524_p2_carry__3_n_2,add_ln68_fu_524_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_510_p20_out[18:15]),
        .O(add_ln68_fu_524_p2[20:17]),
        .S({add_ln68_fu_524_p2_carry__3_i_1_n_0,add_ln68_fu_524_p2_carry__3_i_2_n_0,add_ln68_fu_524_p2_carry__3_i_3_n_0,add_ln68_fu_524_p2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__3_i_1
       (.I0(sub_ln68_fu_510_p20_out[18]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [19]),
        .O(add_ln68_fu_524_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__3_i_2
       (.I0(sub_ln68_fu_510_p20_out[17]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [18]),
        .O(add_ln68_fu_524_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__3_i_3
       (.I0(sub_ln68_fu_510_p20_out[16]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [17]),
        .O(add_ln68_fu_524_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__3_i_4
       (.I0(sub_ln68_fu_510_p20_out[15]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [16]),
        .O(add_ln68_fu_524_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_fu_524_p2_carry__4
       (.CI(add_ln68_fu_524_p2_carry__3_n_0),
        .CO({add_ln68_fu_524_p2_carry__4_n_0,add_ln68_fu_524_p2_carry__4_n_1,add_ln68_fu_524_p2_carry__4_n_2,add_ln68_fu_524_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_510_p20_out[22:19]),
        .O(add_ln68_fu_524_p2[24:21]),
        .S({add_ln68_fu_524_p2_carry__4_i_1_n_0,add_ln68_fu_524_p2_carry__4_i_2_n_0,add_ln68_fu_524_p2_carry__4_i_3_n_0,add_ln68_fu_524_p2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__4_i_1
       (.I0(sub_ln68_fu_510_p20_out[22]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [23]),
        .O(add_ln68_fu_524_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__4_i_2
       (.I0(sub_ln68_fu_510_p20_out[21]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [22]),
        .O(add_ln68_fu_524_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__4_i_3
       (.I0(sub_ln68_fu_510_p20_out[20]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [21]),
        .O(add_ln68_fu_524_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__4_i_4
       (.I0(sub_ln68_fu_510_p20_out[19]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [20]),
        .O(add_ln68_fu_524_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_fu_524_p2_carry__5
       (.CI(add_ln68_fu_524_p2_carry__4_n_0),
        .CO({add_ln68_fu_524_p2_carry__5_n_0,add_ln68_fu_524_p2_carry__5_n_1,add_ln68_fu_524_p2_carry__5_n_2,add_ln68_fu_524_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(sub_ln68_fu_510_p20_out[26:23]),
        .O(add_ln68_fu_524_p2[28:25]),
        .S({add_ln68_fu_524_p2_carry__5_i_1_n_0,add_ln68_fu_524_p2_carry__5_i_2_n_0,add_ln68_fu_524_p2_carry__5_i_3_n_0,add_ln68_fu_524_p2_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__5_i_1
       (.I0(sub_ln68_fu_510_p20_out[26]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [27]),
        .O(add_ln68_fu_524_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__5_i_2
       (.I0(sub_ln68_fu_510_p20_out[25]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [26]),
        .O(add_ln68_fu_524_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__5_i_3
       (.I0(sub_ln68_fu_510_p20_out[24]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [25]),
        .O(add_ln68_fu_524_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__5_i_4
       (.I0(sub_ln68_fu_510_p20_out[23]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [24]),
        .O(add_ln68_fu_524_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln68_fu_524_p2_carry__6
       (.CI(add_ln68_fu_524_p2_carry__5_n_0),
        .CO({NLW_add_ln68_fu_524_p2_carry__6_CO_UNCONNECTED[3:2],add_ln68_fu_524_p2_carry__6_n_2,add_ln68_fu_524_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln68_fu_510_p20_out[28:27]}),
        .O({NLW_add_ln68_fu_524_p2_carry__6_O_UNCONNECTED[3],add_ln68_fu_524_p2[31:29]}),
        .S({1'b0,\trunc_ln4_reg_836_reg[29]_0 ,add_ln68_fu_524_p2_carry__6_i_2_n_0,add_ln68_fu_524_p2_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__6_i_2
       (.I0(sub_ln68_fu_510_p20_out[28]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [29]),
        .O(add_ln68_fu_524_p2_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__6_i_3
       (.I0(sub_ln68_fu_510_p20_out[27]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [28]),
        .O(add_ln68_fu_524_p2_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry_i_1
       (.I0(sub_ln68_fu_510_p20_out[2]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [3]),
        .O(add_ln68_fu_524_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry_i_2
       (.I0(sub_ln68_fu_510_p20_out[1]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [2]),
        .O(add_ln68_fu_524_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry_i_3
       (.I0(sub_ln68_fu_510_p20_out[0]),
        .I1(\trunc_ln68_1_reg_841_reg[29]_0 [1]),
        .O(add_ln68_fu_524_p2_carry_i_3_n_0));
  FDRE \and_ln35_reg_795_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(and_ln35_reg_795),
        .Q(and_ln35_reg_795_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Block_entry48_proc_U0/grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/and_ln35_reg_795_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Block_entry48_proc_U0/grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/and_ln35_reg_795_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \and_ln35_reg_795_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(phi_mul_fu_1121),
        .CLK(ap_clk),
        .D(and_ln35_reg_795_pp0_iter1_reg),
        .Q(\and_ln35_reg_795_pp0_iter4_reg_reg[0]_srl3_n_0 ));
  FDRE \and_ln35_reg_795_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\and_ln35_reg_795_pp0_iter4_reg_reg[0]_srl3_n_0 ),
        .Q(and_ln35_reg_795_pp0_iter5_reg),
        .R(1'b0));
  FDRE \and_ln35_reg_795_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(and_ln35_reg_795_pp0_iter5_reg),
        .Q(and_ln35_reg_795_pp0_iter6_reg),
        .R(1'b0));
  FDRE \and_ln35_reg_795_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(and_ln35_fu_361_p2),
        .Q(and_ln35_reg_795),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F2F2F2FF)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .I1(\ap_CS_fsm[1]_i_4_n_0 ),
        .I2(mul_32s_32s_32_2_1_U2_n_1),
        .I3(\ap_CS_fsm[1]_i_3__0_n_0 ),
        .I4(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_ready),
        .I5(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .O(\ap_CS_fsm[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2F2FF)) 
    \ap_CS_fsm[0]_rep_i_1 
       (.I0(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .I1(\ap_CS_fsm[1]_i_4_n_0 ),
        .I2(mul_32s_32s_32_2_1_U2_n_1),
        .I3(\ap_CS_fsm[1]_i_3__0_n_0 ),
        .I4(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_ready),
        .I5(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .O(\ap_CS_fsm[0]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFEAAAAAAFEAAFE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_ready),
        .I2(\ap_CS_fsm[1]_i_3__0_n_0 ),
        .I3(mul_32s_32s_32_2_1_U2_n_1),
        .I4(\ap_CS_fsm[1]_i_4_n_0 ),
        .I5(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .O(\ap_CS_fsm[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\shell_top_sa_pe_ba_0_0[31]_i_2_n_0 ),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0),
        .I1(\ap_CS_fsm[1]_i_5_n_0 ),
        .I2(\ap_CS_fsm[1]_i_6_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFEFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0),
        .I1(icmp_ln186_reg_782_pp0_iter6_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(ap_loop_exit_ready_pp0_iter6_reg),
        .I1(ap_loop_exit_ready_pp0_iter4_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_loop_exit_ready_pp0_iter5_reg),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(ap_loop_exit_ready_pp0_iter7_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter8),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1_n_0 ),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_rep_i_1_n_0 ),
        .Q(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1_n_0 ),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCAC00000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(icmp_ln186_reg_782),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .O(ap_enable_reg_pp0_iter10));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD0DFD00000000000)) 
    ap_enable_reg_pp0_iter8_i_1
       (.I0(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I1(mul_32s_32s_32_2_1_U3_n_25),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(ap_enable_reg_pp0_iter7),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter8_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter8),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(icmp_ln186_reg_782_pp0_iter6_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0),
        .O(ap_NS_fsm19_out));
  LUT5 #(
    .INIT(32'h00004540)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2
       (.I0(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(icmp_ln186_reg_782),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_ready));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_3
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(ap_NS_fsm19_out));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(ap_NS_fsm19_out));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter2_reg),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(ap_NS_fsm19_out));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter3_reg),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(ap_NS_fsm19_out));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter4_reg),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(ap_NS_fsm19_out));
  FDRE ap_loop_exit_ready_pp0_iter6_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter5_reg),
        .Q(ap_loop_exit_ready_pp0_iter6_reg),
        .R(ap_NS_fsm19_out));
  FDRE ap_loop_exit_ready_pp0_iter7_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter6_reg),
        .Q(ap_loop_exit_ready_pp0_iter7_reg),
        .R(ap_NS_fsm19_out));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[31]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__0
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[30]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__0_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__1
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[29]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__1_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__10
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[20]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__10_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__11
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[19]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__11_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__12
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[18]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__12_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__13
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[17]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__13_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__2
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[28]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__2_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__3
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[27]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__3_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__4
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[26]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__4_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__5
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[25]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__5_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__6
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[24]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__6_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__7
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[23]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__7_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__8
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[22]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__8_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__9
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(value_a_2_reg_869[21]),
        .Q(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__9_n_0),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_1 
       (.I0(icmp_ln39_reg_786_pp0_iter5_reg),
        .I1(icmp_ln186_reg_782_pp0_iter5_reg),
        .I2(p_19_in),
        .O(ap_phi_reg_pp0_iter6_in_a_reg_222));
  LUT6 #(
    .INIT(64'hBF0FBFBFFFFFFFFF)) 
    \ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_3 
       (.I0(aw_RVALID),
        .I1(and_ln35_reg_795_pp0_iter5_reg),
        .I2(icmp_ln186_reg_782_pp0_iter5_reg),
        .I3(bi_RVALID),
        .I4(icmp_ln39_reg_786_pp0_iter5_reg),
        .I5(ap_enable_reg_pp0_iter5),
        .O(\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F00000044000000)) 
    \ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_4 
       (.I0(aw_ARREADY),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(bi_ARREADY),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln186_reg_782_pp0_iter1_reg),
        .I5(icmp_ln39_reg_786_pp0_iter1_reg),
        .O(\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_4_n_0 ));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[0]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[10] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[10]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[10] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[11] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[11]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[11] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[12] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[12]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[12] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[13] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[13]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[13] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[14] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[14]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[14] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[15] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[15]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[15] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[16] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[16]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[16] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[17] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[17]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[17] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[18] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[18]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[18] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[19] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[19]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[19] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[1] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[1]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[20] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[20]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[20] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[21] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[21]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[21] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[22] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[22]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[22] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[23] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[23]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[23] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[24] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[24]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[24] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[25] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[25]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[25] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[26] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[26]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[26] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[27] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[27]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[27] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[28] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[28]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[28] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[29] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[29]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[29] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[2] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[2]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[30] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[30]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[30] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[31] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[31]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[31] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[3] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[3]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[4] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[4]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[5] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[5]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[6] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[6]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[7] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[7]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[8] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[8]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[8] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  FDRE \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[9] 
       (.C(ap_clk),
        .CE(p_19_in),
        .D(value_a_reg_864[9]),
        .Q(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[9] ),
        .R(ap_phi_reg_pp0_iter6_in_a_reg_222));
  LUT5 #(
    .INIT(32'hD0F0F0F0)) 
    \ap_phi_reg_pp0_iter6_in_b_reg_246[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(mul_32s_32s_32_2_1_U2_n_1),
        .I2(p_19_in),
        .I3(icmp_ln186_reg_782_pp0_iter5_reg),
        .I4(icmp_ln39_reg_786_pp0_iter5_reg),
        .O(ap_phi_reg_pp0_iter6_in_b_reg_246));
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_phi_reg_pp0_iter6_in_b_reg_246[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(mul_32s_32s_32_2_1_U2_n_1),
        .I2(icmp_ln39_reg_786_pp0_iter5_reg),
        .I3(icmp_ln186_reg_782_pp0_iter5_reg),
        .O(ap_phi_reg_pp0_iter6_in_b_reg_2460));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[0]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[10]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[10] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[11]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[11] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[12]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[12] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[13]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[13] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[14]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[14] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[15]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[15] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[16]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[16] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[17]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[17] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[18]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[18] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[19]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[19] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[1]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[20]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[20] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[21]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[21] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[22]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[22] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[23]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[23] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[24]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[24] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[25]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[25] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[26]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[26] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[27]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[27] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[28]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[28] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[29]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[29] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[2]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[30]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[30] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[31]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[31] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[3]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[4]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[5]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[6]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[7]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[8]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[8] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \ap_phi_reg_pp0_iter6_in_b_reg_246_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_in_b_reg_2460),
        .D(value_b_reg_874[9]),
        .Q(\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[9] ),
        .R(ap_phi_reg_pp0_iter6_in_b_reg_246));
  FDRE \b0_q_cast3_cast_reg_769_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[0]),
        .Q(in_0[0]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[10]),
        .Q(in_0[10]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[11]),
        .Q(in_0[11]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[12]),
        .Q(in_0[12]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[13]),
        .Q(in_0[13]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[14]),
        .Q(in_0[14]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[15]),
        .Q(in_0[15]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[1]),
        .Q(in_0[1]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[2]),
        .Q(in_0[2]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[3]),
        .Q(in_0[3]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[4]),
        .Q(in_0[4]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[5]),
        .Q(in_0[5]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[6]),
        .Q(in_0[6]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[7]),
        .Q(in_0[7]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[8]),
        .Q(in_0[8]),
        .R(1'b0));
  FDRE \b0_q_cast3_cast_reg_769_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(Q[9]),
        .Q(in_0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEE0E0E0E0E0E0E0)) 
    dout_vld_i_2
       (.I0(\shell_top_sa_pe_ba_0_0_reg[0] [0]),
        .I1(\shell_top_sa_pe_ba_0_0_reg[0] [1]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(icmp_ln39_reg_786_pp0_iter5_reg),
        .I4(icmp_ln186_reg_782_pp0_iter5_reg),
        .I5(p_19_in),
        .O(Block_entry48_proc_U0_m_axi_bi_RREADY));
  LUT6 #(
    .INIT(64'h800080008000AAAA)) 
    dout_vld_i_2__0
       (.I0(ready_for_outstanding_reg),
        .I1(p_19_in),
        .I2(and_ln35_reg_795_pp0_iter5_reg),
        .I3(icmp_ln186_reg_782_pp0_iter5_reg),
        .I4(mem_reg_i_6__0_n_0),
        .I5(mul_32s_32s_32_2_1_U2_n_1),
        .O(Block_entry48_proc_U0_m_axi_aw_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(p_1_out_carry__2_n_0),
        .D(p_0_in),
        .DI({flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7}),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_84),
        .and_ln35_fu_361_p2(and_ln35_fu_361_p2),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_0 (\shell_top_sa_pe_ba_0_0_reg[0] [1:0]),
        .\ap_CS_fsm_reg[3]_1 (mul_32s_32s_32_2_1_U2_n_1),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_loop_exit_ready_pp0_iter7_reg(ap_loop_exit_ready_pp0_iter7_reg),
        .ap_loop_init_int_reg_0({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}),
        .ap_loop_init_int_reg_1({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .ap_loop_init_int_reg_2({flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}),
        .ap_loop_init_int_reg_3({flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67}),
        .ap_loop_init_int_reg_4({flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119}),
        .ap_loop_init_int_reg_5({flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123}),
        .ap_loop_init_int_reg_6({flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127}),
        .ap_loop_init_int_reg_7({flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131}),
        .ap_loop_init_int_reg_8(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clear(flow_control_loop_pipe_sequential_init_U_n_3),
        .grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .grp_sa_store_1_fu_201_ap_start_reg(grp_sa_store_1_fu_201_ap_start_reg),
        .grp_sa_store_1_fu_201_ap_start_reg_reg(grp_sa_store_1_fu_201_ap_start_reg_reg),
        .icmp_ln186_fu_319_p2_carry__0(\icmp_ln186_reg_782_reg[0]_0 [15:0]),
        .\icmp_ln39_reg_786_reg[0] (mul_ln61_reg_814_reg_2),
        .\int_m_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51}),
        .\phi_mul_fu_112_reg[29] (mul_32s_32s_32_2_1_U3_n_25),
        .\sub43_reg_500_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .\sub43_reg_500_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59}),
        .\t_2_reg_776_reg[15] ({\t_fu_116_reg_n_0_[15] ,\t_fu_116_reg_n_0_[14] ,\t_fu_116_reg_n_0_[13] ,\t_fu_116_reg_n_0_[12] ,\t_fu_116_reg_n_0_[11] ,\t_fu_116_reg_n_0_[10] ,\t_fu_116_reg_n_0_[9] ,\t_fu_116_reg_n_0_[8] ,\t_fu_116_reg_n_0_[7] ,\t_fu_116_reg_n_0_[6] ,\t_fu_116_reg_n_0_[5] ,\t_fu_116_reg_n_0_[4] ,\t_fu_116_reg_n_0_[3] ,\t_fu_116_reg_n_0_[2] ,\t_fu_116_reg_n_0_[1] ,\t_fu_116_reg_n_0_[0] }),
        .\t_fu_116_reg[0] (icmp_ln186_fu_319_p2),
        .\t_fu_116_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95}),
        .\t_fu_116_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111}),
        .\t_fu_116_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .\t_fu_116_reg[15]_0 (k_fu_325_p2),
        .\t_fu_116_reg[15]_1 ({flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .\t_fu_116_reg[15]_2 ({flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114}),
        .\t_fu_116_reg[3] ({flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88}),
        .\t_fu_116_reg[4] ({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}),
        .\t_fu_116_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55}),
        .\t_fu_116_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63}),
        .\t_fu_116_reg[7]_1 ({flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91}),
        .\t_fu_116_reg[8] ({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107}));
  LUT6 #(
    .INIT(64'hFFFFAAAAEEEFAAAA)) 
    grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg_i_1
       (.I0(\shell_top_sa_pe_ba_0_0_reg[0] [0]),
        .I1(icmp_ln186_reg_782),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I5(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln186_fu_319_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln186_fu_319_p2_carry_n_0,icmp_ln186_fu_319_p2_carry_n_1,icmp_ln186_fu_319_p2_carry_n_2,icmp_ln186_fu_319_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59}),
        .O(NLW_icmp_ln186_fu_319_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln186_fu_319_p2_carry__0
       (.CI(icmp_ln186_fu_319_p2_carry_n_0),
        .CO({icmp_ln186_fu_319_p2_carry__0_n_0,icmp_ln186_fu_319_p2_carry__0_n_1,icmp_ln186_fu_319_p2_carry__0_n_2,icmp_ln186_fu_319_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .O(NLW_icmp_ln186_fu_319_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln186_fu_319_p2_carry__1
       (.CI(icmp_ln186_fu_319_p2_carry__0_n_0),
        .CO({NLW_icmp_ln186_fu_319_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln186_fu_319_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln186_reg_782_reg[0]_0 [16]}),
        .O(NLW_icmp_ln186_fu_319_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln186_fu_319_p2_carry__1_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln186_fu_319_p2_carry__1_i_1
       (.I0(\icmp_ln186_reg_782_reg[0]_0 [16]),
        .O(icmp_ln186_fu_319_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln186_reg_782[0]_i_1 
       (.I0(mul_32s_32s_32_2_1_U2_n_1),
        .O(phi_mul_fu_1121));
  FDRE \icmp_ln186_reg_782_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(icmp_ln186_reg_782),
        .Q(icmp_ln186_reg_782_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Block_entry48_proc_U0/grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/icmp_ln186_reg_782_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Block_entry48_proc_U0/grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/icmp_ln186_reg_782_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln186_reg_782_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(phi_mul_fu_1121),
        .CLK(ap_clk),
        .D(icmp_ln186_reg_782_pp0_iter1_reg),
        .Q(\icmp_ln186_reg_782_pp0_iter3_reg_reg[0]_srl2_n_0 ));
  FDRE \icmp_ln186_reg_782_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\icmp_ln186_reg_782_pp0_iter3_reg_reg[0]_srl2_n_0 ),
        .Q(icmp_ln186_reg_782_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln186_reg_782_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(icmp_ln186_reg_782_pp0_iter4_reg),
        .Q(icmp_ln186_reg_782_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln186_reg_782_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(icmp_ln186_reg_782_pp0_iter5_reg),
        .Q(icmp_ln186_reg_782_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln186_reg_782_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(icmp_ln186_fu_319_p2),
        .Q(icmp_ln186_reg_782),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln39_fu_331_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln39_fu_331_p2_carry_n_0,icmp_ln39_fu_331_p2_carry_n_1,icmp_ln39_fu_331_p2_carry_n_2,icmp_ln39_fu_331_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51}),
        .O(NLW_icmp_ln39_fu_331_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln39_fu_331_p2_carry__0
       (.CI(icmp_ln39_fu_331_p2_carry_n_0),
        .CO({icmp_ln39_fu_331_p2,icmp_ln39_fu_331_p2_carry__0_n_1,icmp_ln39_fu_331_p2_carry__0_n_2,icmp_ln39_fu_331_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7}),
        .O(NLW_icmp_ln39_fu_331_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  FDRE \icmp_ln39_reg_786_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(icmp_ln39_reg_786),
        .Q(icmp_ln39_reg_786_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Block_entry48_proc_U0/grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/icmp_ln39_reg_786_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Block_entry48_proc_U0/grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168/icmp_ln39_reg_786_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln39_reg_786_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(phi_mul_fu_1121),
        .CLK(ap_clk),
        .D(icmp_ln39_reg_786_pp0_iter1_reg),
        .Q(\icmp_ln39_reg_786_pp0_iter3_reg_reg[0]_srl2_n_0 ));
  FDRE \icmp_ln39_reg_786_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\icmp_ln39_reg_786_pp0_iter3_reg_reg[0]_srl2_n_0 ),
        .Q(icmp_ln39_reg_786_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln39_reg_786_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(icmp_ln39_reg_786_pp0_iter4_reg),
        .Q(icmp_ln39_reg_786_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln39_reg_786_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(icmp_ln39_fu_331_p2),
        .Q(icmp_ln39_reg_786),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[0] ),
        .Q(in_a_reg_222[0]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[10] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[10] ),
        .Q(in_a_reg_222[10]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[11] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[11] ),
        .Q(in_a_reg_222[11]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[12] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[12] ),
        .Q(in_a_reg_222[12]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[13] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[13] ),
        .Q(in_a_reg_222[13]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[14] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[14] ),
        .Q(in_a_reg_222[14]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[15] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[15] ),
        .Q(in_a_reg_222[15]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[16] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[16] ),
        .Q(in_a_reg_222[16]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[17] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[17] ),
        .Q(in_a_reg_222[17]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[18] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[18] ),
        .Q(in_a_reg_222[18]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[19] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[19] ),
        .Q(in_a_reg_222[19]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[1] ),
        .Q(in_a_reg_222[1]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[20] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[20] ),
        .Q(in_a_reg_222[20]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[21] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[21] ),
        .Q(in_a_reg_222[21]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[22] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[22] ),
        .Q(in_a_reg_222[22]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[23] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[23] ),
        .Q(in_a_reg_222[23]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[24] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[24] ),
        .Q(in_a_reg_222[24]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[25] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[25] ),
        .Q(in_a_reg_222[25]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[26] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[26] ),
        .Q(in_a_reg_222[26]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[27] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[27] ),
        .Q(in_a_reg_222[27]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[28] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[28] ),
        .Q(in_a_reg_222[28]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[29] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[29] ),
        .Q(in_a_reg_222[29]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[2] ),
        .Q(in_a_reg_222[2]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[30] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[30] ),
        .Q(in_a_reg_222[30]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[31] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[31] ),
        .Q(in_a_reg_222[31]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[3] ),
        .Q(in_a_reg_222[3]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[4] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[4] ),
        .Q(in_a_reg_222[4]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[5] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[5] ),
        .Q(in_a_reg_222[5]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[6] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[6] ),
        .Q(in_a_reg_222[6]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[7] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[7] ),
        .Q(in_a_reg_222[7]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[8] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[8] ),
        .Q(in_a_reg_222[8]),
        .R(1'b0));
  FDRE \in_a_reg_222_reg[9] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U2_n_0),
        .D(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[9] ),
        .Q(in_a_reg_222[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \mOutPtr[4]_i_3__1 
       (.I0(icmp_ln39_reg_786_pp0_iter5_reg),
        .I1(icmp_ln186_reg_782_pp0_iter5_reg),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_3_n_0 ),
        .I4(\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_4_n_0 ),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(\icmp_ln39_reg_786_pp0_iter5_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \mOutPtr[4]_i_3__2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(mul_32s_32s_32_2_1_U3_n_23),
        .I2(mul_32s_32s_32_2_1_U3_n_24),
        .I3(mul_32s_32s_32_2_1_U3_n_27),
        .I4(aw_RVALID),
        .I5(mem_reg_i_6__0_n_0),
        .O(\ap_CS_fsm_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8000888880008000)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(aw_ARREADY),
        .I1(ready_for_outstanding_reg),
        .I2(phi_mul_fu_112),
        .I3(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I4(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I5(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .O(push));
  LUT6 #(
    .INIT(64'hAAAA080000000000)) 
    \mem_reg[5][0]_srl6_i_1__0 
       (.I0(bi_ARREADY),
        .I1(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I5(ready_for_outstanding_reg),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][0]_srl6_i_2 
       (.I0(trunc_ln68_1_reg_841[0]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][0]_srl6_i_2__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[0]),
        .I4(trunc_ln3_reg_809[0]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][0]_srl6_i_3 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(icmp_ln39_reg_786_pp0_iter1_reg),
        .O(\mem_reg[5][0]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \mem_reg[5][0]_srl6_i_4 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(mul_32s_32s_32_2_1_U3_n_23),
        .I2(bi_ARREADY),
        .I3(mul_32s_32s_32_2_1_U3_n_26),
        .I4(mul_32s_32s_32_2_1_U3_n_27),
        .I5(mul_32s_32s_32_2_1_U2_n_2),
        .O(\mem_reg[5][0]_srl6_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][0]_srl6_i_4__0 
       (.I0(icmp_ln39_reg_786),
        .I1(icmp_ln186_reg_782),
        .O(\mem_reg[5][0]_srl6_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \mem_reg[5][0]_srl6_i_5 
       (.I0(\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_3_n_0 ),
        .I1(\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_4_n_0 ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[5][0]_srl6_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][0]_srl6_i_6 
       (.I0(and_ln35_reg_795_pp0_iter1_reg),
        .I1(icmp_ln186_reg_782_pp0_iter1_reg),
        .O(\mem_reg[5][0]_srl6_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \mem_reg[5][0]_srl6_i_7 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_4_n_0 ),
        .I2(\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_3_n_0 ),
        .O(\mem_reg[5][0]_srl6_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][10]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[10]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[10]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][10]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[10]),
        .I4(trunc_ln3_reg_809[10]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][11]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[11]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[11]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][11]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[11]),
        .I4(trunc_ln3_reg_809[11]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][12]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[12]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[12]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][12]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[12]),
        .I4(trunc_ln3_reg_809[12]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][13]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[13]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[13]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][13]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[13]),
        .I4(trunc_ln3_reg_809[13]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][14]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[14]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[14]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][14]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[14]),
        .I4(trunc_ln3_reg_809[14]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][15]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[15]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[15]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][15]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[15]),
        .I4(trunc_ln3_reg_809[15]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][16]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[16]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[16]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][16]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[16]),
        .I4(trunc_ln3_reg_809[16]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][17]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[17]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[17]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][17]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[17]),
        .I4(trunc_ln3_reg_809[17]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][18]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[18]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[18]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][18]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[18]),
        .I4(trunc_ln3_reg_809[18]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][19]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[19]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[19]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][19]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[19]),
        .I4(trunc_ln3_reg_809[19]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][1]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[1]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][1]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[1]),
        .I4(trunc_ln3_reg_809[1]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][20]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[20]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[20]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][20]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[20]),
        .I4(trunc_ln3_reg_809[20]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][21]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[21]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[21]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][21]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[21]),
        .I4(trunc_ln3_reg_809[21]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][22]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[22]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[22]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][22]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[22]),
        .I4(trunc_ln3_reg_809[22]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][23]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[23]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[23]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][23]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[23]),
        .I4(trunc_ln3_reg_809[23]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][24]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[24]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[24]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][24]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[24]),
        .I4(trunc_ln3_reg_809[24]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][25]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[25]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[25]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][25]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[25]),
        .I4(trunc_ln3_reg_809[25]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][26]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[26]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[26]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][26]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[26]),
        .I4(trunc_ln3_reg_809[26]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][27]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[27]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[27]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][27]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[27]),
        .I4(trunc_ln3_reg_809[27]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][28]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[28]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[28]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][28]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[28]),
        .I4(trunc_ln3_reg_809[28]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][29]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[29]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][29]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[29]),
        .I4(trunc_ln3_reg_809[29]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][2]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[2]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][2]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[2]),
        .I4(trunc_ln3_reg_809[2]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][3]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[3]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][3]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[3]),
        .I4(trunc_ln3_reg_809[3]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][4]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[4]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][4]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[4]),
        .I4(trunc_ln3_reg_809[4]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][5]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[5]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][5]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[5]),
        .I4(trunc_ln3_reg_809[5]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][6]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[6]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][6]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[6]),
        .I4(trunc_ln3_reg_809[6]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][7]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[7]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][7]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[7]),
        .I4(trunc_ln3_reg_809[7]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][8]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[8]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[8]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][8]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[8]),
        .I4(trunc_ln3_reg_809[8]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[5][9]_srl6_i_1 
       (.I0(trunc_ln68_1_reg_841[9]),
        .I1(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I2(trunc_ln4_reg_836[9]),
        .O(in[9]));
  LUT5 #(
    .INIT(32'hFFF70800)) 
    \mem_reg[5][9]_srl6_i_1__0 
       (.I0(icmp_ln186_reg_782_pp0_iter1_reg),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I3(trunc_ln40_1_reg_831[9]),
        .I4(trunc_ln3_reg_809[9]),
        .O(\icmp_ln186_reg_782_pp0_iter1_reg_reg[0]_0 [9]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1
       (.I0(pop),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1__0
       (.I0(pop_1),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h888AFFFF00000000)) 
    mem_reg_i_4
       (.I0(ready_for_outstanding_reg),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(mem_reg_i_6__0_n_0),
        .I3(mul_32s_32s_32_2_1_U2_n_1),
        .I4(aw_RVALID),
        .I5(mem_reg),
        .O(pop));
  LUT6 #(
    .INIT(64'h8A88FFFF00000000)) 
    mem_reg_i_4__0
       (.I0(ready_for_outstanding_reg),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(mem_reg_i_5__0_n_0),
        .I3(p_19_in),
        .I4(bi_RVALID),
        .I5(mem_reg_0),
        .O(pop_1));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    mem_reg_i_5
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_4_n_0 ),
        .I2(\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(and_ln35_reg_795_pp0_iter5_reg),
        .I5(icmp_ln186_reg_782_pp0_iter5_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_5__0
       (.I0(icmp_ln186_reg_782_pp0_iter5_reg),
        .I1(icmp_ln39_reg_786_pp0_iter5_reg),
        .O(mem_reg_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_i_6__0
       (.I0(icmp_ln39_reg_786_pp0_iter4_reg),
        .I1(icmp_ln186_reg_782_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5),
        .O(mem_reg_i_6__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U1
       (.D({buff0_reg__1,mul_32s_32s_32_2_1_U1_n_16,mul_32s_32s_32_2_1_U1_n_17,mul_32s_32s_32_2_1_U1_n_18,mul_32s_32s_32_2_1_U1_n_19,mul_32s_32s_32_2_1_U1_n_20,mul_32s_32s_32_2_1_U1_n_21,mul_32s_32s_32_2_1_U1_n_22,mul_32s_32s_32_2_1_U1_n_23,mul_32s_32s_32_2_1_U1_n_24,mul_32s_32s_32_2_1_U1_n_25,mul_32s_32s_32_2_1_U1_n_26,mul_32s_32s_32_2_1_U1_n_27,mul_32s_32s_32_2_1_U1_n_28,mul_32s_32s_32_2_1_U1_n_29,mul_32s_32s_32_2_1_U1_n_30,mul_32s_32s_32_2_1_U1_n_31}),
        .Q({\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[31] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[30] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[29] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[28] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[27] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[26] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[25] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[24] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[23] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[22] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[21] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[20] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[19] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[18] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[17] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[16] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[15] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[14] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[13] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[12] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[11] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[10] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[9] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[8] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[7] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[6] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[5] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[4] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[3] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[2] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[1] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .buff0_reg_0(in_a_reg_222),
        .buff0_reg_1(shell_top_sa_pe_ri_1_0),
        .grp_fu_270_ce(grp_fu_270_ce),
        .shell_top_sa_pe_bw_0_1(shell_top_sa_pe_bw_0_1),
        .tmp_product_0(ap_CS_fsm_pp0_stage1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_4 mul_32s_32s_32_2_1_U2
       (.D({buff0_reg__1_0,mul_32s_32s_32_2_1_U2_n_19,mul_32s_32s_32_2_1_U2_n_20,mul_32s_32s_32_2_1_U2_n_21,mul_32s_32s_32_2_1_U2_n_22,mul_32s_32s_32_2_1_U2_n_23,mul_32s_32s_32_2_1_U2_n_24,mul_32s_32s_32_2_1_U2_n_25,mul_32s_32s_32_2_1_U2_n_26,mul_32s_32s_32_2_1_U2_n_27,mul_32s_32s_32_2_1_U2_n_28,mul_32s_32s_32_2_1_U2_n_29,mul_32s_32s_32_2_1_U2_n_30,mul_32s_32s_32_2_1_U2_n_31,mul_32s_32s_32_2_1_U2_n_32,mul_32s_32s_32_2_1_U2_n_33,mul_32s_32s_32_2_1_U2_n_34}),
        .E(mul_32s_32s_32_2_1_U2_n_0),
        .Q({\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[31] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[30] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[29] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[28] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[27] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[26] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[25] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[24] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[23] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[22] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[21] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[20] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[19] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[18] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[17] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[16] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[15] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[14] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[13] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[12] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[11] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[10] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[9] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[8] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[7] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[6] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[5] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[4] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[3] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[2] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[1] ,\ap_phi_reg_pp0_iter6_in_a_reg_222_reg_n_0_[0] }),
        .and_ln35_reg_795_pp0_iter6_reg(and_ln35_reg_795_pp0_iter6_reg),
        .ap_clk(ap_clk),
        .ap_condition_306(ap_condition_306),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .buff0_reg_0(value_b_2_reg_879),
        .dout_vld_reg(mul_32s_32s_32_2_1_U2_n_2),
        .full_n_reg(mul_32s_32s_32_2_1_U2_n_1),
        .grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .grp_fu_270_ce(grp_fu_270_ce),
        .icmp_ln186_reg_782_pp0_iter4_reg(icmp_ln186_reg_782_pp0_iter4_reg),
        .icmp_ln186_reg_782_pp0_iter6_reg(icmp_ln186_reg_782_pp0_iter6_reg),
        .icmp_ln39_reg_786_pp0_iter4_reg(icmp_ln39_reg_786_pp0_iter4_reg),
        .tmp_product__0_0(mul_32s_32s_32_2_1_U3_n_27),
        .tmp_product__0_1(mul_32s_32s_32_2_1_U3_n_26),
        .tmp_product__0_2(mul_32s_32s_32_2_1_U3_n_23),
        .tmp_product__0_3(\ap_CS_fsm_reg_n_0_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_5 mul_32s_32s_32_2_1_U3
       (.D({mul_32s_32s_32_2_1_U3_n_3,mul_32s_32s_32_2_1_U3_n_4,mul_32s_32s_32_2_1_U3_n_5,mul_32s_32s_32_2_1_U3_n_6,mul_32s_32s_32_2_1_U3_n_7,mul_32s_32s_32_2_1_U3_n_8,mul_32s_32s_32_2_1_U3_n_9,mul_32s_32s_32_2_1_U3_n_10,mul_32s_32s_32_2_1_U3_n_11,mul_32s_32s_32_2_1_U3_n_12,mul_32s_32s_32_2_1_U3_n_13,mul_32s_32s_32_2_1_U3_n_14,mul_32s_32s_32_2_1_U3_n_15,mul_32s_32s_32_2_1_U3_n_16,mul_32s_32s_32_2_1_U3_n_17,mul_32s_32s_32_2_1_U3_n_18,mul_32s_32s_32_2_1_U3_n_19}),
        .Q({\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[31] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[30] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[29] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[28] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[27] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[26] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[25] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[24] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[23] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[22] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[21] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[20] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[19] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[18] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[17] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[16] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[15] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[14] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[13] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[12] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[11] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[10] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[9] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[8] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[7] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[6] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[5] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[4] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[3] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[2] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[1] ,\ap_phi_reg_pp0_iter6_in_b_reg_246_reg_n_0_[0] }),
        .and_ln35_reg_795_pp0_iter1_reg(and_ln35_reg_795_pp0_iter1_reg),
        .and_ln35_reg_795_pp0_iter5_reg(and_ln35_reg_795_pp0_iter5_reg),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_condition_306(ap_condition_306),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(mul_32s_32s_32_2_1_U3_n_26),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_phi_reg_pp0_iter6_in_a_1_reg_234(ap_phi_reg_pp0_iter6_in_a_1_reg_234),
        .\ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0] (\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_3_n_0 ),
        .\ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0]_0 (\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_4_n_0 ),
        .\ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0]_1 ({ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\buff0_reg[16]__0_0 (mul_32s_32s_32_2_1_U2_n_1),
        .\buff0_reg[16]__0_1 (\mem_reg[5][0]_srl6_i_7_n_0 ),
        .buff0_reg_0({buff0_reg__1_1,mul_32s_32s_32_2_1_U3_n_44,mul_32s_32s_32_2_1_U3_n_45,mul_32s_32s_32_2_1_U3_n_46,mul_32s_32s_32_2_1_U3_n_47,mul_32s_32s_32_2_1_U3_n_48,mul_32s_32s_32_2_1_U3_n_49,mul_32s_32s_32_2_1_U3_n_50,mul_32s_32s_32_2_1_U3_n_51,mul_32s_32s_32_2_1_U3_n_52,mul_32s_32s_32_2_1_U3_n_53,mul_32s_32s_32_2_1_U3_n_54,mul_32s_32s_32_2_1_U3_n_55,mul_32s_32s_32_2_1_U3_n_56,mul_32s_32s_32_2_1_U3_n_57,mul_32s_32s_32_2_1_U3_n_58,mul_32s_32s_32_2_1_U3_n_59}),
        .buff0_reg_1({ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__0_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__1_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__2_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__3_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__4_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__5_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__6_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__7_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__8_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__9_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__10_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__11_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__12_n_0,ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__13_n_0}),
        .dout_vld_reg(mul_32s_32s_32_2_1_U3_n_27),
        .full_n_reg(mul_32s_32s_32_2_1_U3_n_24),
        .full_n_reg_0(mul_32s_32s_32_2_1_U3_n_25),
        .grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .grp_fu_270_ce(grp_fu_270_ce),
        .icmp_ln186_reg_782(icmp_ln186_reg_782),
        .icmp_ln186_reg_782_pp0_iter1_reg(icmp_ln186_reg_782_pp0_iter1_reg),
        .icmp_ln186_reg_782_pp0_iter5_reg(icmp_ln186_reg_782_pp0_iter5_reg),
        .\icmp_ln186_reg_782_reg[0] (mul_32s_32s_32_2_1_U3_n_23),
        .icmp_ln39_reg_786(icmp_ln39_reg_786),
        .p_19_in(p_19_in),
        .tmp_product_0(mem_reg_i_6__0_n_0),
        .tmp_product__0__0_0(value_a_2_reg_869[16:0]),
        .tmp_product__0__0_1(mul_32s_32s_32_2_1_U2_n_2));
  FDRE \mul_ln19_1_reg_904_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_34),
        .Q(mul_ln19_1_reg_904[0]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_24),
        .Q(mul_ln19_1_reg_904[10]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_23),
        .Q(mul_ln19_1_reg_904[11]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_22),
        .Q(mul_ln19_1_reg_904[12]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_21),
        .Q(mul_ln19_1_reg_904[13]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_20),
        .Q(mul_ln19_1_reg_904[14]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_19),
        .Q(mul_ln19_1_reg_904[15]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[16]),
        .Q(mul_ln19_1_reg_904[16]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[17]),
        .Q(mul_ln19_1_reg_904[17]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[18]),
        .Q(mul_ln19_1_reg_904[18]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[19]),
        .Q(mul_ln19_1_reg_904[19]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_33),
        .Q(mul_ln19_1_reg_904[1]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[20]),
        .Q(mul_ln19_1_reg_904[20]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[21]),
        .Q(mul_ln19_1_reg_904[21]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[22]),
        .Q(mul_ln19_1_reg_904[22]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[23]),
        .Q(mul_ln19_1_reg_904[23]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[24]),
        .Q(mul_ln19_1_reg_904[24]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[25]),
        .Q(mul_ln19_1_reg_904[25]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[26]),
        .Q(mul_ln19_1_reg_904[26]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[27]),
        .Q(mul_ln19_1_reg_904[27]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[28]),
        .Q(mul_ln19_1_reg_904[28]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[29]),
        .Q(mul_ln19_1_reg_904[29]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_32),
        .Q(mul_ln19_1_reg_904[2]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[30]),
        .Q(mul_ln19_1_reg_904[30]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_0[31]),
        .Q(mul_ln19_1_reg_904[31]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_31),
        .Q(mul_ln19_1_reg_904[3]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_30),
        .Q(mul_ln19_1_reg_904[4]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_29),
        .Q(mul_ln19_1_reg_904[5]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_28),
        .Q(mul_ln19_1_reg_904[6]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_27),
        .Q(mul_ln19_1_reg_904[7]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_26),
        .Q(mul_ln19_1_reg_904[8]),
        .R(1'b0));
  FDRE \mul_ln19_1_reg_904_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U2_n_25),
        .Q(mul_ln19_1_reg_904[9]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_59),
        .Q(mul_ln19_2_reg_909[0]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_49),
        .Q(mul_ln19_2_reg_909[10]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_48),
        .Q(mul_ln19_2_reg_909[11]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_47),
        .Q(mul_ln19_2_reg_909[12]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_46),
        .Q(mul_ln19_2_reg_909[13]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_45),
        .Q(mul_ln19_2_reg_909[14]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_44),
        .Q(mul_ln19_2_reg_909[15]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[16]),
        .Q(mul_ln19_2_reg_909[16]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[17]),
        .Q(mul_ln19_2_reg_909[17]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[18]),
        .Q(mul_ln19_2_reg_909[18]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[19]),
        .Q(mul_ln19_2_reg_909[19]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_58),
        .Q(mul_ln19_2_reg_909[1]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[20]),
        .Q(mul_ln19_2_reg_909[20]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[21]),
        .Q(mul_ln19_2_reg_909[21]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[22]),
        .Q(mul_ln19_2_reg_909[22]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[23]),
        .Q(mul_ln19_2_reg_909[23]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[24]),
        .Q(mul_ln19_2_reg_909[24]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[25]),
        .Q(mul_ln19_2_reg_909[25]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[26]),
        .Q(mul_ln19_2_reg_909[26]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[27]),
        .Q(mul_ln19_2_reg_909[27]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[28]),
        .Q(mul_ln19_2_reg_909[28]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[29]),
        .Q(mul_ln19_2_reg_909[29]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_57),
        .Q(mul_ln19_2_reg_909[2]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[30]),
        .Q(mul_ln19_2_reg_909[30]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(buff0_reg__1_1[31]),
        .Q(mul_ln19_2_reg_909[31]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_56),
        .Q(mul_ln19_2_reg_909[3]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_55),
        .Q(mul_ln19_2_reg_909[4]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_54),
        .Q(mul_ln19_2_reg_909[5]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_53),
        .Q(mul_ln19_2_reg_909[6]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_52),
        .Q(mul_ln19_2_reg_909[7]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_51),
        .Q(mul_ln19_2_reg_909[8]),
        .R(1'b0));
  FDRE \mul_ln19_2_reg_909_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mul_32s_32s_32_2_1_U3_n_50),
        .Q(mul_ln19_2_reg_909[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln61_reg_814_reg
       (.A({add_ln40_fu_337_p2[16],add_ln40_fu_337_p2[16],add_ln40_fu_337_p2[16],add_ln40_fu_337_p2[16],add_ln40_fu_337_p2[16],add_ln40_fu_337_p2[16],add_ln40_fu_337_p2[16],add_ln40_fu_337_p2[16],add_ln40_fu_337_p2[16],add_ln40_fu_337_p2[16],add_ln40_fu_337_p2[16],add_ln40_fu_337_p2[16],add_ln40_fu_337_p2[16],add_ln40_fu_337_p2,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln61_reg_814_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln61_reg_814_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln61_reg_814_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln61_reg_814_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(phi_mul_fu_1121),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(phi_mul_fu_1121),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_enable_reg_pp0_iter10),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln61_reg_814_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln61_reg_814_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln61_reg_814_reg_P_UNCONNECTED[47:30],mul_ln61_reg_814_reg_n_76,mul_ln61_reg_814_reg_n_77,mul_ln61_reg_814_reg_n_78,mul_ln61_reg_814_reg_n_79,mul_ln61_reg_814_reg_n_80,mul_ln61_reg_814_reg_n_81,mul_ln61_reg_814_reg_n_82,mul_ln61_reg_814_reg_n_83,mul_ln61_reg_814_reg_n_84,mul_ln61_reg_814_reg_n_85,mul_ln61_reg_814_reg_n_86,mul_ln61_reg_814_reg_n_87,mul_ln61_reg_814_reg_n_88,mul_ln61_reg_814_reg_n_89,mul_ln61_reg_814_reg_n_90,mul_ln61_reg_814_reg_n_91,mul_ln61_reg_814_reg_n_92,mul_ln61_reg_814_reg_n_93,mul_ln61_reg_814_reg_n_94,mul_ln61_reg_814_reg_n_95,mul_ln61_reg_814_reg_n_96,mul_ln61_reg_814_reg_n_97,mul_ln61_reg_814_reg_n_98,mul_ln61_reg_814_reg_n_99,mul_ln61_reg_814_reg_n_100,mul_ln61_reg_814_reg_n_101,mul_ln61_reg_814_reg_n_102,mul_ln61_reg_814_reg_n_103,mul_ln61_reg_814_reg_n_104,mul_ln61_reg_814_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln61_reg_814_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln61_reg_814_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln61_reg_814_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln61_reg_814_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln63_reg_820_reg
       (.A({add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2[16],add_ln61_1_fu_373_p2,k_fu_325_p2[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln63_reg_820_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln63_reg_820_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln63_reg_820_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln63_reg_820_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(phi_mul_fu_1121),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(phi_mul_fu_1121),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_enable_reg_pp0_iter10),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln63_reg_820_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln63_reg_820_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln63_reg_820_reg_P_UNCONNECTED[47:30],mul_ln63_reg_820_reg_n_76,mul_ln63_reg_820_reg_n_77,mul_ln63_reg_820_reg_n_78,mul_ln63_reg_820_reg_n_79,mul_ln63_reg_820_reg_n_80,mul_ln63_reg_820_reg_n_81,mul_ln63_reg_820_reg_n_82,mul_ln63_reg_820_reg_n_83,mul_ln63_reg_820_reg_n_84,mul_ln63_reg_820_reg_n_85,mul_ln63_reg_820_reg_n_86,mul_ln63_reg_820_reg_n_87,mul_ln63_reg_820_reg_n_88,mul_ln63_reg_820_reg_n_89,mul_ln63_reg_820_reg_n_90,mul_ln63_reg_820_reg_n_91,mul_ln63_reg_820_reg_n_92,mul_ln63_reg_820_reg_n_93,mul_ln63_reg_820_reg_n_94,mul_ln63_reg_820_reg_n_95,mul_ln63_reg_820_reg_n_96,mul_ln63_reg_820_reg_n_97,mul_ln63_reg_820_reg_n_98,mul_ln63_reg_820_reg_n_99,mul_ln63_reg_820_reg_n_100,mul_ln63_reg_820_reg_n_101,mul_ln63_reg_820_reg_n_102,mul_ln63_reg_820_reg_n_103,mul_ln63_reg_820_reg_n_104,mul_ln63_reg_820_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln63_reg_820_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln63_reg_820_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln63_reg_820_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln63_reg_820_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 p_1_out_carry
       (.CI(1'b0),
        .CO({p_1_out_carry_n_0,p_1_out_carry_n_1,p_1_out_carry_n_2,p_1_out_carry_n_3}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88}),
        .O(NLW_p_1_out_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131}));
  CARRY4 p_1_out_carry__0
       (.CI(p_1_out_carry_n_0),
        .CO({p_1_out_carry__0_n_0,p_1_out_carry__0_n_1,p_1_out_carry__0_n_2,p_1_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,DI,flow_control_loop_pipe_sequential_init_U_n_91}),
        .O(NLW_p_1_out_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127}));
  CARRY4 p_1_out_carry__1
       (.CI(p_1_out_carry__0_n_0),
        .CO({p_1_out_carry__1_n_0,p_1_out_carry__1_n_1,p_1_out_carry__1_n_2,p_1_out_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95}),
        .O(NLW_p_1_out_carry__1_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123}));
  CARRY4 p_1_out_carry__2
       (.CI(p_1_out_carry__1_n_0),
        .CO({p_1_out_carry__2_n_0,p_1_out_carry__2_n_1,p_1_out_carry__2_n_2,p_1_out_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .O(NLW_p_1_out_carry__2_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119}));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \phi_mul_fu_112[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(mul_32s_32s_32_2_1_U3_n_23),
        .I3(mul_32s_32s_32_2_1_U3_n_24),
        .I4(mul_32s_32s_32_2_1_U3_n_27),
        .I5(mul_32s_32s_32_2_1_U2_n_2),
        .O(phi_mul_fu_112));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[0]_i_5 
       (.I0(in_0[3]),
        .I1(phi_mul_fu_112_reg[3]),
        .O(\phi_mul_fu_112[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[0]_i_6 
       (.I0(in_0[2]),
        .I1(phi_mul_fu_112_reg[2]),
        .O(\phi_mul_fu_112[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[0]_i_7 
       (.I0(in_0[1]),
        .I1(phi_mul_fu_112_reg[1]),
        .O(\phi_mul_fu_112[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[0]_i_8 
       (.I0(in_0[0]),
        .I1(phi_mul_fu_112_reg[0]),
        .O(\phi_mul_fu_112[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[12]_i_2 
       (.I0(in_0[15]),
        .I1(phi_mul_fu_112_reg[15]),
        .O(\phi_mul_fu_112[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[12]_i_3 
       (.I0(in_0[14]),
        .I1(phi_mul_fu_112_reg[14]),
        .O(\phi_mul_fu_112[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[12]_i_4 
       (.I0(in_0[13]),
        .I1(phi_mul_fu_112_reg[13]),
        .O(\phi_mul_fu_112[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[12]_i_5 
       (.I0(in_0[12]),
        .I1(phi_mul_fu_112_reg[12]),
        .O(\phi_mul_fu_112[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[4]_i_2 
       (.I0(in_0[7]),
        .I1(phi_mul_fu_112_reg[7]),
        .O(\phi_mul_fu_112[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[4]_i_3 
       (.I0(in_0[6]),
        .I1(phi_mul_fu_112_reg[6]),
        .O(\phi_mul_fu_112[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[4]_i_4 
       (.I0(in_0[5]),
        .I1(phi_mul_fu_112_reg[5]),
        .O(\phi_mul_fu_112[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[4]_i_5 
       (.I0(in_0[4]),
        .I1(phi_mul_fu_112_reg[4]),
        .O(\phi_mul_fu_112[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[8]_i_2 
       (.I0(in_0[11]),
        .I1(phi_mul_fu_112_reg[11]),
        .O(\phi_mul_fu_112[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[8]_i_3 
       (.I0(in_0[10]),
        .I1(phi_mul_fu_112_reg[10]),
        .O(\phi_mul_fu_112[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[8]_i_4 
       (.I0(in_0[9]),
        .I1(phi_mul_fu_112_reg[9]),
        .O(\phi_mul_fu_112[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_112[8]_i_5 
       (.I0(in_0[8]),
        .I1(phi_mul_fu_112_reg[8]),
        .O(\phi_mul_fu_112[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[0]_i_3_n_7 ),
        .Q(phi_mul_fu_112_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_112_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\phi_mul_fu_112_reg[0]_i_3_n_0 ,\phi_mul_fu_112_reg[0]_i_3_n_1 ,\phi_mul_fu_112_reg[0]_i_3_n_2 ,\phi_mul_fu_112_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(in_0[3:0]),
        .O({\phi_mul_fu_112_reg[0]_i_3_n_4 ,\phi_mul_fu_112_reg[0]_i_3_n_5 ,\phi_mul_fu_112_reg[0]_i_3_n_6 ,\phi_mul_fu_112_reg[0]_i_3_n_7 }),
        .S({\phi_mul_fu_112[0]_i_5_n_0 ,\phi_mul_fu_112[0]_i_6_n_0 ,\phi_mul_fu_112[0]_i_7_n_0 ,\phi_mul_fu_112[0]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[8]_i_1_n_5 ),
        .Q(phi_mul_fu_112_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[8]_i_1_n_4 ),
        .Q(phi_mul_fu_112_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[12]_i_1_n_7 ),
        .Q(phi_mul_fu_112_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_112_reg[12]_i_1 
       (.CI(\phi_mul_fu_112_reg[8]_i_1_n_0 ),
        .CO({\phi_mul_fu_112_reg[12]_i_1_n_0 ,\phi_mul_fu_112_reg[12]_i_1_n_1 ,\phi_mul_fu_112_reg[12]_i_1_n_2 ,\phi_mul_fu_112_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_0[15:12]),
        .O({\phi_mul_fu_112_reg[12]_i_1_n_4 ,\phi_mul_fu_112_reg[12]_i_1_n_5 ,\phi_mul_fu_112_reg[12]_i_1_n_6 ,\phi_mul_fu_112_reg[12]_i_1_n_7 }),
        .S({\phi_mul_fu_112[12]_i_2_n_0 ,\phi_mul_fu_112[12]_i_3_n_0 ,\phi_mul_fu_112[12]_i_4_n_0 ,\phi_mul_fu_112[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[12]_i_1_n_6 ),
        .Q(phi_mul_fu_112_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[12]_i_1_n_5 ),
        .Q(phi_mul_fu_112_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[12]_i_1_n_4 ),
        .Q(phi_mul_fu_112_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[16] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[16]_i_1_n_7 ),
        .Q(phi_mul_fu_112_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_112_reg[16]_i_1 
       (.CI(\phi_mul_fu_112_reg[12]_i_1_n_0 ),
        .CO({\phi_mul_fu_112_reg[16]_i_1_n_0 ,\phi_mul_fu_112_reg[16]_i_1_n_1 ,\phi_mul_fu_112_reg[16]_i_1_n_2 ,\phi_mul_fu_112_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_mul_fu_112_reg[16]_i_1_n_4 ,\phi_mul_fu_112_reg[16]_i_1_n_5 ,\phi_mul_fu_112_reg[16]_i_1_n_6 ,\phi_mul_fu_112_reg[16]_i_1_n_7 }),
        .S(phi_mul_fu_112_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[17] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[16]_i_1_n_6 ),
        .Q(phi_mul_fu_112_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[18] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[16]_i_1_n_5 ),
        .Q(phi_mul_fu_112_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[19] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[16]_i_1_n_4 ),
        .Q(phi_mul_fu_112_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[0]_i_3_n_6 ),
        .Q(phi_mul_fu_112_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[20] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[20]_i_1_n_7 ),
        .Q(phi_mul_fu_112_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_112_reg[20]_i_1 
       (.CI(\phi_mul_fu_112_reg[16]_i_1_n_0 ),
        .CO({\phi_mul_fu_112_reg[20]_i_1_n_0 ,\phi_mul_fu_112_reg[20]_i_1_n_1 ,\phi_mul_fu_112_reg[20]_i_1_n_2 ,\phi_mul_fu_112_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_mul_fu_112_reg[20]_i_1_n_4 ,\phi_mul_fu_112_reg[20]_i_1_n_5 ,\phi_mul_fu_112_reg[20]_i_1_n_6 ,\phi_mul_fu_112_reg[20]_i_1_n_7 }),
        .S(phi_mul_fu_112_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[21] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[20]_i_1_n_6 ),
        .Q(phi_mul_fu_112_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[22] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[20]_i_1_n_5 ),
        .Q(phi_mul_fu_112_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[23] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[20]_i_1_n_4 ),
        .Q(phi_mul_fu_112_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[24] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[24]_i_1_n_7 ),
        .Q(phi_mul_fu_112_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_112_reg[24]_i_1 
       (.CI(\phi_mul_fu_112_reg[20]_i_1_n_0 ),
        .CO({\phi_mul_fu_112_reg[24]_i_1_n_0 ,\phi_mul_fu_112_reg[24]_i_1_n_1 ,\phi_mul_fu_112_reg[24]_i_1_n_2 ,\phi_mul_fu_112_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_mul_fu_112_reg[24]_i_1_n_4 ,\phi_mul_fu_112_reg[24]_i_1_n_5 ,\phi_mul_fu_112_reg[24]_i_1_n_6 ,\phi_mul_fu_112_reg[24]_i_1_n_7 }),
        .S(phi_mul_fu_112_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[25] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[24]_i_1_n_6 ),
        .Q(phi_mul_fu_112_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[26] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[24]_i_1_n_5 ),
        .Q(phi_mul_fu_112_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[27] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[24]_i_1_n_4 ),
        .Q(phi_mul_fu_112_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[28] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[28]_i_1_n_7 ),
        .Q(phi_mul_fu_112_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_112_reg[28]_i_1 
       (.CI(\phi_mul_fu_112_reg[24]_i_1_n_0 ),
        .CO({\NLW_phi_mul_fu_112_reg[28]_i_1_CO_UNCONNECTED [3:1],\phi_mul_fu_112_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phi_mul_fu_112_reg[28]_i_1_O_UNCONNECTED [3:2],\phi_mul_fu_112_reg[28]_i_1_n_6 ,\phi_mul_fu_112_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,phi_mul_fu_112_reg[29:28]}));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[29] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[28]_i_1_n_6 ),
        .Q(phi_mul_fu_112_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[0]_i_3_n_5 ),
        .Q(phi_mul_fu_112_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[0]_i_3_n_4 ),
        .Q(phi_mul_fu_112_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[4]_i_1_n_7 ),
        .Q(phi_mul_fu_112_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_112_reg[4]_i_1 
       (.CI(\phi_mul_fu_112_reg[0]_i_3_n_0 ),
        .CO({\phi_mul_fu_112_reg[4]_i_1_n_0 ,\phi_mul_fu_112_reg[4]_i_1_n_1 ,\phi_mul_fu_112_reg[4]_i_1_n_2 ,\phi_mul_fu_112_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_0[7:4]),
        .O({\phi_mul_fu_112_reg[4]_i_1_n_4 ,\phi_mul_fu_112_reg[4]_i_1_n_5 ,\phi_mul_fu_112_reg[4]_i_1_n_6 ,\phi_mul_fu_112_reg[4]_i_1_n_7 }),
        .S({\phi_mul_fu_112[4]_i_2_n_0 ,\phi_mul_fu_112[4]_i_3_n_0 ,\phi_mul_fu_112[4]_i_4_n_0 ,\phi_mul_fu_112[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[4]_i_1_n_6 ),
        .Q(phi_mul_fu_112_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[4]_i_1_n_5 ),
        .Q(phi_mul_fu_112_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[4]_i_1_n_4 ),
        .Q(phi_mul_fu_112_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[8]_i_1_n_7 ),
        .Q(phi_mul_fu_112_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_112_reg[8]_i_1 
       (.CI(\phi_mul_fu_112_reg[4]_i_1_n_0 ),
        .CO({\phi_mul_fu_112_reg[8]_i_1_n_0 ,\phi_mul_fu_112_reg[8]_i_1_n_1 ,\phi_mul_fu_112_reg[8]_i_1_n_2 ,\phi_mul_fu_112_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_0[11:8]),
        .O({\phi_mul_fu_112_reg[8]_i_1_n_4 ,\phi_mul_fu_112_reg[8]_i_1_n_5 ,\phi_mul_fu_112_reg[8]_i_1_n_6 ,\phi_mul_fu_112_reg[8]_i_1_n_7 }),
        .S({\phi_mul_fu_112[8]_i_2_n_0 ,\phi_mul_fu_112[8]_i_3_n_0 ,\phi_mul_fu_112[8]_i_4_n_0 ,\phi_mul_fu_112[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_112),
        .D(\phi_mul_fu_112_reg[8]_i_1_n_6 ),
        .Q(phi_mul_fu_112_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(Block_entry48_proc_U0_m_axi_aw_RREADY),
        .I1(dout[32]),
        .O(ready_for_outstanding));
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1__0
       (.I0(Block_entry48_proc_U0_m_axi_bi_RREADY),
        .I1(ready_for_outstanding_reg_0[32]),
        .O(ready_for_outstanding_2));
  LUT3 #(
    .INIT(8'hF2)) 
    \reg_286[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .O(reg_2860));
  FDRE \reg_286_reg[0] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_31),
        .Q(reg_286[0]),
        .R(1'b0));
  FDRE \reg_286_reg[10] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_21),
        .Q(reg_286[10]),
        .R(1'b0));
  FDRE \reg_286_reg[11] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_20),
        .Q(reg_286[11]),
        .R(1'b0));
  FDRE \reg_286_reg[12] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_19),
        .Q(reg_286[12]),
        .R(1'b0));
  FDRE \reg_286_reg[13] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_18),
        .Q(reg_286[13]),
        .R(1'b0));
  FDRE \reg_286_reg[14] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_17),
        .Q(reg_286[14]),
        .R(1'b0));
  FDRE \reg_286_reg[15] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_16),
        .Q(reg_286[15]),
        .R(1'b0));
  FDRE \reg_286_reg[16] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[16]),
        .Q(reg_286[16]),
        .R(1'b0));
  FDRE \reg_286_reg[17] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[17]),
        .Q(reg_286[17]),
        .R(1'b0));
  FDRE \reg_286_reg[18] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[18]),
        .Q(reg_286[18]),
        .R(1'b0));
  FDRE \reg_286_reg[19] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[19]),
        .Q(reg_286[19]),
        .R(1'b0));
  FDRE \reg_286_reg[1] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_30),
        .Q(reg_286[1]),
        .R(1'b0));
  FDRE \reg_286_reg[20] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[20]),
        .Q(reg_286[20]),
        .R(1'b0));
  FDRE \reg_286_reg[21] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[21]),
        .Q(reg_286[21]),
        .R(1'b0));
  FDRE \reg_286_reg[22] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[22]),
        .Q(reg_286[22]),
        .R(1'b0));
  FDRE \reg_286_reg[23] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[23]),
        .Q(reg_286[23]),
        .R(1'b0));
  FDRE \reg_286_reg[24] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[24]),
        .Q(reg_286[24]),
        .R(1'b0));
  FDRE \reg_286_reg[25] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[25]),
        .Q(reg_286[25]),
        .R(1'b0));
  FDRE \reg_286_reg[26] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[26]),
        .Q(reg_286[26]),
        .R(1'b0));
  FDRE \reg_286_reg[27] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[27]),
        .Q(reg_286[27]),
        .R(1'b0));
  FDRE \reg_286_reg[28] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[28]),
        .Q(reg_286[28]),
        .R(1'b0));
  FDRE \reg_286_reg[29] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[29]),
        .Q(reg_286[29]),
        .R(1'b0));
  FDRE \reg_286_reg[2] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_29),
        .Q(reg_286[2]),
        .R(1'b0));
  FDRE \reg_286_reg[30] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[30]),
        .Q(reg_286[30]),
        .R(1'b0));
  FDRE \reg_286_reg[31] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(buff0_reg__1[31]),
        .Q(reg_286[31]),
        .R(1'b0));
  FDRE \reg_286_reg[3] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_28),
        .Q(reg_286[3]),
        .R(1'b0));
  FDRE \reg_286_reg[4] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_27),
        .Q(reg_286[4]),
        .R(1'b0));
  FDRE \reg_286_reg[5] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_26),
        .Q(reg_286[5]),
        .R(1'b0));
  FDRE \reg_286_reg[6] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_25),
        .Q(reg_286[6]),
        .R(1'b0));
  FDRE \reg_286_reg[7] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_24),
        .Q(reg_286[7]),
        .R(1'b0));
  FDRE \reg_286_reg[8] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_23),
        .Q(reg_286[8]),
        .R(1'b0));
  FDRE \reg_286_reg[9] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(mul_32s_32s_32_2_1_U1_n_22),
        .Q(reg_286[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \shell_top_sa_pe_ba_0_0[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_0_0_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\shell_top_sa_pe_ba_0_0_reg[0] [1]),
        .I4(\shell_top_sa_pe_ba_0_0[31]_i_2_n_0 ),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'h00000000FDFDFD55)) 
    \shell_top_sa_pe_ba_0_0[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(mem_reg_i_5__0_n_0),
        .I2(bi_RVALID),
        .I3(\shell_top_sa_pe_ba_0_0[31]_i_3_n_0 ),
        .I4(aw_RVALID),
        .I5(\ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_4_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \shell_top_sa_pe_ba_0_0[31]_i_3 
       (.I0(icmp_ln186_reg_782_pp0_iter5_reg),
        .I1(and_ln35_reg_795_pp0_iter5_reg),
        .O(\shell_top_sa_pe_ba_0_0[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \shell_top_sa_pe_ba_0_1[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_0_0_reg[0] [2]),
        .I1(mul_32s_32s_32_2_1_U3_n_25),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .I4(\shell_top_sa_pe_ba_0_0_reg[0] [1]),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_1_1[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_0_0_reg[0] [1]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .O(\ap_CS_fsm_reg[3] ));
  LUT4 #(
    .INIT(16'h0222)) 
    \shell_top_sa_pe_bw_0_1[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I2(and_ln35_reg_795_pp0_iter6_reg),
        .I3(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[0]),
        .Q(shell_top_sa_pe_bw_0_1[0]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[10]),
        .Q(shell_top_sa_pe_bw_0_1[10]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[11]),
        .Q(shell_top_sa_pe_bw_0_1[11]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[12]),
        .Q(shell_top_sa_pe_bw_0_1[12]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[13]),
        .Q(shell_top_sa_pe_bw_0_1[13]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[14]),
        .Q(shell_top_sa_pe_bw_0_1[14]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[15]),
        .Q(shell_top_sa_pe_bw_0_1[15]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[16]),
        .Q(shell_top_sa_pe_bw_0_1[16]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[17]),
        .Q(shell_top_sa_pe_bw_0_1[17]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[18]),
        .Q(shell_top_sa_pe_bw_0_1[18]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[19]),
        .Q(shell_top_sa_pe_bw_0_1[19]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[1]),
        .Q(shell_top_sa_pe_bw_0_1[1]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[20]),
        .Q(shell_top_sa_pe_bw_0_1[20]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[21]),
        .Q(shell_top_sa_pe_bw_0_1[21]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[22]),
        .Q(shell_top_sa_pe_bw_0_1[22]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[23]),
        .Q(shell_top_sa_pe_bw_0_1[23]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[24]),
        .Q(shell_top_sa_pe_bw_0_1[24]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[25]),
        .Q(shell_top_sa_pe_bw_0_1[25]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[26]),
        .Q(shell_top_sa_pe_bw_0_1[26]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[27]),
        .Q(shell_top_sa_pe_bw_0_1[27]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[28]),
        .Q(shell_top_sa_pe_bw_0_1[28]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[29]),
        .Q(shell_top_sa_pe_bw_0_1[29]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[2]),
        .Q(shell_top_sa_pe_bw_0_1[2]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[30]),
        .Q(shell_top_sa_pe_bw_0_1[30]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[31]),
        .Q(shell_top_sa_pe_bw_0_1[31]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[3]),
        .Q(shell_top_sa_pe_bw_0_1[3]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[4]),
        .Q(shell_top_sa_pe_bw_0_1[4]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[5]),
        .Q(shell_top_sa_pe_bw_0_1[5]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[6]),
        .Q(shell_top_sa_pe_bw_0_1[6]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[7]),
        .Q(shell_top_sa_pe_bw_0_1[7]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[8]),
        .Q(shell_top_sa_pe_bw_0_1[8]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(value_b_2_reg_879[9]),
        .Q(shell_top_sa_pe_bw_0_1[9]),
        .R(\shell_top_sa_pe_bw_0_1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_19),
        .Q(shell_top_sa_pe_ri_1_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_9),
        .Q(shell_top_sa_pe_ri_1_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_8),
        .Q(shell_top_sa_pe_ri_1_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_7),
        .Q(shell_top_sa_pe_ri_1_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_6),
        .Q(shell_top_sa_pe_ri_1_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_5),
        .Q(shell_top_sa_pe_ri_1_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_4),
        .Q(shell_top_sa_pe_ri_1_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_3),
        .Q(shell_top_sa_pe_ri_1_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__13_n_0),
        .Q(shell_top_sa_pe_ri_1_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__12_n_0),
        .Q(shell_top_sa_pe_ri_1_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__11_n_0),
        .Q(shell_top_sa_pe_ri_1_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_18),
        .Q(shell_top_sa_pe_ri_1_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__10_n_0),
        .Q(shell_top_sa_pe_ri_1_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__9_n_0),
        .Q(shell_top_sa_pe_ri_1_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__8_n_0),
        .Q(shell_top_sa_pe_ri_1_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__7_n_0),
        .Q(shell_top_sa_pe_ri_1_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__6_n_0),
        .Q(shell_top_sa_pe_ri_1_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__5_n_0),
        .Q(shell_top_sa_pe_ri_1_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__4_n_0),
        .Q(shell_top_sa_pe_ri_1_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__3_n_0),
        .Q(shell_top_sa_pe_ri_1_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__2_n_0),
        .Q(shell_top_sa_pe_ri_1_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__1_n_0),
        .Q(shell_top_sa_pe_ri_1_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_17),
        .Q(shell_top_sa_pe_ri_1_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg__0_n_0),
        .Q(shell_top_sa_pe_ri_1_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(ap_phi_reg_pp0_iter6_in_a_1_reg_234_reg_n_0),
        .Q(shell_top_sa_pe_ri_1_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_16),
        .Q(shell_top_sa_pe_ri_1_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_15),
        .Q(shell_top_sa_pe_ri_1_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_14),
        .Q(shell_top_sa_pe_ri_1_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_13),
        .Q(shell_top_sa_pe_ri_1_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_12),
        .Q(shell_top_sa_pe_ri_1_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_11),
        .Q(shell_top_sa_pe_ri_1_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_306),
        .D(mul_32s_32s_32_2_1_U3_n_10),
        .Q(shell_top_sa_pe_ri_1_0[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_1_fu_469_p2_carry
       (.CI(1'b0),
        .CO({sub_ln40_1_fu_469_p2_carry_n_0,sub_ln40_1_fu_469_p2_carry_n_1,sub_ln40_1_fu_469_p2_carry_n_2,sub_ln40_1_fu_469_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln40_1_fu_469_p2_carry_i_1_n_0,sub_ln40_1_fu_469_p2_carry_i_2_n_0,p_0_in__0,1'b0}),
        .O(sub_ln40_1_fu_469_p2[3:0]),
        .S({sub_ln40_1_fu_469_p2_carry_i_4_n_0,sub_ln40_1_fu_469_p2_carry_i_5_n_0,sub_ln40_1_fu_469_p2_carry_i_6_n_0,t_2_reg_776[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_1_fu_469_p2_carry__0
       (.CI(sub_ln40_1_fu_469_p2_carry_n_0),
        .CO({sub_ln40_1_fu_469_p2_carry__0_n_0,sub_ln40_1_fu_469_p2_carry__0_n_1,sub_ln40_1_fu_469_p2_carry__0_n_2,sub_ln40_1_fu_469_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln40_1_fu_469_p2_carry__0_i_1_n_0,sub_ln40_1_fu_469_p2_carry__0_i_2_n_0,sub_ln40_1_fu_469_p2_carry__0_i_3_n_0,sub_ln40_1_fu_469_p2_carry__0_i_4_n_0}),
        .O(sub_ln40_1_fu_469_p2[7:4]),
        .S({sub_ln40_1_fu_469_p2_carry__0_i_5_n_0,sub_ln40_1_fu_469_p2_carry__0_i_6_n_0,sub_ln40_1_fu_469_p2_carry__0_i_7_n_0,sub_ln40_1_fu_469_p2_carry__0_i_8_n_0}));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__0_i_1
       (.I0(t_2_reg_776[6]),
        .I1(P[5]),
        .I2(mul_ln61_reg_814_reg_2[5]),
        .O(sub_ln40_1_fu_469_p2_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__0_i_2
       (.I0(t_2_reg_776[5]),
        .I1(P[4]),
        .I2(mul_ln61_reg_814_reg_2[4]),
        .O(sub_ln40_1_fu_469_p2_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__0_i_3
       (.I0(t_2_reg_776[4]),
        .I1(P[3]),
        .I2(mul_ln61_reg_814_reg_2[3]),
        .O(sub_ln40_1_fu_469_p2_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__0_i_4
       (.I0(t_2_reg_776[3]),
        .I1(P[2]),
        .I2(mul_ln61_reg_814_reg_2[2]),
        .O(sub_ln40_1_fu_469_p2_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry__0_i_5
       (.I0(t_2_reg_776[7]),
        .I1(P[6]),
        .I2(mul_ln61_reg_814_reg_2[6]),
        .I3(sub_ln40_1_fu_469_p2_carry__0_i_1_n_0),
        .O(sub_ln40_1_fu_469_p2_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry__0_i_6
       (.I0(t_2_reg_776[6]),
        .I1(P[5]),
        .I2(mul_ln61_reg_814_reg_2[5]),
        .I3(sub_ln40_1_fu_469_p2_carry__0_i_2_n_0),
        .O(sub_ln40_1_fu_469_p2_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry__0_i_7
       (.I0(t_2_reg_776[5]),
        .I1(P[4]),
        .I2(mul_ln61_reg_814_reg_2[4]),
        .I3(sub_ln40_1_fu_469_p2_carry__0_i_3_n_0),
        .O(sub_ln40_1_fu_469_p2_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry__0_i_8
       (.I0(t_2_reg_776[4]),
        .I1(P[3]),
        .I2(mul_ln61_reg_814_reg_2[3]),
        .I3(sub_ln40_1_fu_469_p2_carry__0_i_4_n_0),
        .O(sub_ln40_1_fu_469_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_1_fu_469_p2_carry__1
       (.CI(sub_ln40_1_fu_469_p2_carry__0_n_0),
        .CO({sub_ln40_1_fu_469_p2_carry__1_n_0,sub_ln40_1_fu_469_p2_carry__1_n_1,sub_ln40_1_fu_469_p2_carry__1_n_2,sub_ln40_1_fu_469_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln40_1_fu_469_p2_carry__1_i_1_n_0,sub_ln40_1_fu_469_p2_carry__1_i_2_n_0,sub_ln40_1_fu_469_p2_carry__1_i_3_n_0,sub_ln40_1_fu_469_p2_carry__1_i_4_n_0}),
        .O(sub_ln40_1_fu_469_p2[11:8]),
        .S({sub_ln40_1_fu_469_p2_carry__1_i_5_n_0,sub_ln40_1_fu_469_p2_carry__1_i_6_n_0,sub_ln40_1_fu_469_p2_carry__1_i_7_n_0,sub_ln40_1_fu_469_p2_carry__1_i_8_n_0}));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__1_i_1
       (.I0(t_2_reg_776[10]),
        .I1(P[9]),
        .I2(mul_ln61_reg_814_reg_2[9]),
        .O(sub_ln40_1_fu_469_p2_carry__1_i_1_n_0));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__1_i_2
       (.I0(t_2_reg_776[9]),
        .I1(P[8]),
        .I2(mul_ln61_reg_814_reg_2[8]),
        .O(sub_ln40_1_fu_469_p2_carry__1_i_2_n_0));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__1_i_3
       (.I0(t_2_reg_776[8]),
        .I1(P[7]),
        .I2(mul_ln61_reg_814_reg_2[7]),
        .O(sub_ln40_1_fu_469_p2_carry__1_i_3_n_0));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__1_i_4
       (.I0(t_2_reg_776[7]),
        .I1(P[6]),
        .I2(mul_ln61_reg_814_reg_2[6]),
        .O(sub_ln40_1_fu_469_p2_carry__1_i_4_n_0));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry__1_i_5
       (.I0(t_2_reg_776[11]),
        .I1(P[10]),
        .I2(mul_ln61_reg_814_reg_2[10]),
        .I3(sub_ln40_1_fu_469_p2_carry__1_i_1_n_0),
        .O(sub_ln40_1_fu_469_p2_carry__1_i_5_n_0));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry__1_i_6
       (.I0(t_2_reg_776[10]),
        .I1(P[9]),
        .I2(mul_ln61_reg_814_reg_2[9]),
        .I3(sub_ln40_1_fu_469_p2_carry__1_i_2_n_0),
        .O(sub_ln40_1_fu_469_p2_carry__1_i_6_n_0));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry__1_i_7
       (.I0(t_2_reg_776[9]),
        .I1(P[8]),
        .I2(mul_ln61_reg_814_reg_2[8]),
        .I3(sub_ln40_1_fu_469_p2_carry__1_i_3_n_0),
        .O(sub_ln40_1_fu_469_p2_carry__1_i_7_n_0));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry__1_i_8
       (.I0(t_2_reg_776[8]),
        .I1(P[7]),
        .I2(mul_ln61_reg_814_reg_2[7]),
        .I3(sub_ln40_1_fu_469_p2_carry__1_i_4_n_0),
        .O(sub_ln40_1_fu_469_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_1_fu_469_p2_carry__2
       (.CI(sub_ln40_1_fu_469_p2_carry__1_n_0),
        .CO({sub_ln40_1_fu_469_p2_carry__2_n_0,sub_ln40_1_fu_469_p2_carry__2_n_1,sub_ln40_1_fu_469_p2_carry__2_n_2,sub_ln40_1_fu_469_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln40_1_fu_469_p2_carry__2_i_1_n_0,sub_ln40_1_fu_469_p2_carry__2_i_2_n_0,sub_ln40_1_fu_469_p2_carry__2_i_3_n_0,sub_ln40_1_fu_469_p2_carry__2_i_4_n_0}),
        .O(sub_ln40_1_fu_469_p2[15:12]),
        .S({sub_ln40_1_fu_469_p2_carry__2_i_5_n_0,sub_ln40_1_fu_469_p2_carry__2_i_6_n_0,sub_ln40_1_fu_469_p2_carry__2_i_7_n_0,sub_ln40_1_fu_469_p2_carry__2_i_8_n_0}));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__2_i_1
       (.I0(t_2_reg_776[14]),
        .I1(P[13]),
        .I2(mul_ln61_reg_814_reg_2[13]),
        .O(sub_ln40_1_fu_469_p2_carry__2_i_1_n_0));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__2_i_2
       (.I0(t_2_reg_776[13]),
        .I1(P[12]),
        .I2(mul_ln61_reg_814_reg_2[12]),
        .O(sub_ln40_1_fu_469_p2_carry__2_i_2_n_0));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__2_i_3
       (.I0(t_2_reg_776[12]),
        .I1(P[11]),
        .I2(mul_ln61_reg_814_reg_2[11]),
        .O(sub_ln40_1_fu_469_p2_carry__2_i_3_n_0));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__2_i_4
       (.I0(t_2_reg_776[11]),
        .I1(P[10]),
        .I2(mul_ln61_reg_814_reg_2[10]),
        .O(sub_ln40_1_fu_469_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry__2_i_5
       (.I0(sub_ln40_1_fu_469_p2_carry__2_i_1_n_0),
        .I1(t_2_reg_776[15]),
        .I2(P[14]),
        .I3(mul_ln61_reg_814_reg_2[14]),
        .O(sub_ln40_1_fu_469_p2_carry__2_i_5_n_0));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry__2_i_6
       (.I0(t_2_reg_776[14]),
        .I1(P[13]),
        .I2(mul_ln61_reg_814_reg_2[13]),
        .I3(sub_ln40_1_fu_469_p2_carry__2_i_2_n_0),
        .O(sub_ln40_1_fu_469_p2_carry__2_i_6_n_0));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry__2_i_7
       (.I0(t_2_reg_776[13]),
        .I1(P[12]),
        .I2(mul_ln61_reg_814_reg_2[12]),
        .I3(sub_ln40_1_fu_469_p2_carry__2_i_3_n_0),
        .O(sub_ln40_1_fu_469_p2_carry__2_i_7_n_0));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry__2_i_8
       (.I0(t_2_reg_776[12]),
        .I1(P[11]),
        .I2(mul_ln61_reg_814_reg_2[11]),
        .I3(sub_ln40_1_fu_469_p2_carry__2_i_4_n_0),
        .O(sub_ln40_1_fu_469_p2_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_1_fu_469_p2_carry__3
       (.CI(sub_ln40_1_fu_469_p2_carry__2_n_0),
        .CO({sub_ln40_1_fu_469_p2_carry__3_n_0,sub_ln40_1_fu_469_p2_carry__3_n_1,sub_ln40_1_fu_469_p2_carry__3_n_2,sub_ln40_1_fu_469_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({P[17:16],\trunc_ln40_1_reg_831_reg[22]_0 ,sub_ln40_1_fu_469_p2_carry__3_i_2_n_0}),
        .O(sub_ln40_1_fu_469_p2[19:16]),
        .S({sub_ln40_1_fu_469_p2_carry__3_i_3_n_0,sub_ln40_1_fu_469_p2_carry__3_i_4_n_0,sub_ln40_1_fu_469_p2_carry__3_i_5_n_0,sub_ln40_1_fu_469_p2_carry__3_i_6_n_0}));
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry__3_i_2
       (.I0(t_2_reg_776[15]),
        .I1(P[14]),
        .I2(mul_ln61_reg_814_reg_2[14]),
        .O(sub_ln40_1_fu_469_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_1_fu_469_p2_carry__3_i_3
       (.I0(P[17]),
        .I1(P[18]),
        .O(sub_ln40_1_fu_469_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_1_fu_469_p2_carry__3_i_4
       (.I0(P[16]),
        .I1(P[17]),
        .O(sub_ln40_1_fu_469_p2_carry__3_i_4_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    sub_ln40_1_fu_469_p2_carry__3_i_5
       (.I0(P[15]),
        .I1(mul_ln61_reg_814_reg_2[15]),
        .I2(P[16]),
        .O(sub_ln40_1_fu_469_p2_carry__3_i_5_n_0));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    sub_ln40_1_fu_469_p2_carry__3_i_6
       (.I0(mul_ln61_reg_814_reg_2[14]),
        .I1(P[14]),
        .I2(t_2_reg_776[15]),
        .I3(P[15]),
        .I4(mul_ln61_reg_814_reg_2[15]),
        .O(sub_ln40_1_fu_469_p2_carry__3_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_1_fu_469_p2_carry__4
       (.CI(sub_ln40_1_fu_469_p2_carry__3_n_0),
        .CO({sub_ln40_1_fu_469_p2_carry__4_n_0,sub_ln40_1_fu_469_p2_carry__4_n_1,sub_ln40_1_fu_469_p2_carry__4_n_2,sub_ln40_1_fu_469_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(P[21:18]),
        .O(sub_ln40_1_fu_469_p2[23:20]),
        .S({sub_ln40_1_fu_469_p2_carry__4_i_1_n_0,sub_ln40_1_fu_469_p2_carry__4_i_2_n_0,sub_ln40_1_fu_469_p2_carry__4_i_3_n_0,sub_ln40_1_fu_469_p2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_1_fu_469_p2_carry__4_i_1
       (.I0(P[21]),
        .I1(P[22]),
        .O(sub_ln40_1_fu_469_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_1_fu_469_p2_carry__4_i_2
       (.I0(P[20]),
        .I1(P[21]),
        .O(sub_ln40_1_fu_469_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_1_fu_469_p2_carry__4_i_3
       (.I0(P[19]),
        .I1(P[20]),
        .O(sub_ln40_1_fu_469_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_1_fu_469_p2_carry__4_i_4
       (.I0(P[18]),
        .I1(P[19]),
        .O(sub_ln40_1_fu_469_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_1_fu_469_p2_carry__5
       (.CI(sub_ln40_1_fu_469_p2_carry__4_n_0),
        .CO({sub_ln40_1_fu_469_p2_carry__5_n_0,sub_ln40_1_fu_469_p2_carry__5_n_1,sub_ln40_1_fu_469_p2_carry__5_n_2,sub_ln40_1_fu_469_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(P[25:22]),
        .O(sub_ln40_1_fu_469_p2[27:24]),
        .S({sub_ln40_1_fu_469_p2_carry__5_i_1_n_0,sub_ln40_1_fu_469_p2_carry__5_i_2_n_0,sub_ln40_1_fu_469_p2_carry__5_i_3_n_0,sub_ln40_1_fu_469_p2_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_1_fu_469_p2_carry__5_i_1
       (.I0(P[25]),
        .I1(P[26]),
        .O(sub_ln40_1_fu_469_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_1_fu_469_p2_carry__5_i_2
       (.I0(P[24]),
        .I1(P[25]),
        .O(sub_ln40_1_fu_469_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_1_fu_469_p2_carry__5_i_3
       (.I0(P[23]),
        .I1(P[24]),
        .O(sub_ln40_1_fu_469_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_1_fu_469_p2_carry__5_i_4
       (.I0(P[22]),
        .I1(P[23]),
        .O(sub_ln40_1_fu_469_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_1_fu_469_p2_carry__6
       (.CI(sub_ln40_1_fu_469_p2_carry__5_n_0),
        .CO({NLW_sub_ln40_1_fu_469_p2_carry__6_CO_UNCONNECTED[3:1],sub_ln40_1_fu_469_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,P[26]}),
        .O({NLW_sub_ln40_1_fu_469_p2_carry__6_O_UNCONNECTED[3:2],shl_ln40_3_mid2_reg_533_reg,sub_ln40_1_fu_469_p2[28]}),
        .S({1'b0,1'b0,sub_ln40_1_fu_469_p2_carry__6_i_1_n_0,sub_ln40_1_fu_469_p2_carry__6_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_1_fu_469_p2_carry__6_i_1
       (.I0(P[27]),
        .I1(P[28]),
        .O(sub_ln40_1_fu_469_p2_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_1_fu_469_p2_carry__6_i_2
       (.I0(P[26]),
        .I1(P[27]),
        .O(sub_ln40_1_fu_469_p2_carry__6_i_2_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry_i_1
       (.I0(t_2_reg_776[2]),
        .I1(P[1]),
        .I2(mul_ln61_reg_814_reg_2[1]),
        .O(sub_ln40_1_fu_469_p2_carry_i_1_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    sub_ln40_1_fu_469_p2_carry_i_2
       (.I0(t_2_reg_776[1]),
        .I1(P[0]),
        .I2(mul_ln61_reg_814_reg_2[0]),
        .O(sub_ln40_1_fu_469_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln40_1_fu_469_p2_carry_i_3
       (.I0(t_2_reg_776[0]),
        .O(p_0_in__0));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry_i_4
       (.I0(t_2_reg_776[3]),
        .I1(P[2]),
        .I2(mul_ln61_reg_814_reg_2[2]),
        .I3(sub_ln40_1_fu_469_p2_carry_i_1_n_0),
        .O(sub_ln40_1_fu_469_p2_carry_i_4_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_1_fu_469_p2_carry_i_5
       (.I0(t_2_reg_776[2]),
        .I1(P[1]),
        .I2(mul_ln61_reg_814_reg_2[1]),
        .I3(sub_ln40_1_fu_469_p2_carry_i_2_n_0),
        .O(sub_ln40_1_fu_469_p2_carry_i_5_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln40_1_fu_469_p2_carry_i_6
       (.I0(t_2_reg_776[1]),
        .I1(P[0]),
        .I2(mul_ln61_reg_814_reg_2[0]),
        .I3(t_2_reg_776[0]),
        .O(sub_ln40_1_fu_469_p2_carry_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_fu_395_p2_carry
       (.CI(1'b0),
        .CO({sub_ln40_fu_395_p2_carry_n_0,sub_ln40_fu_395_p2_carry_n_1,sub_ln40_fu_395_p2_carry_n_2,sub_ln40_fu_395_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln40_fu_395_p2_carry_i_1_n_0,sub_ln40_fu_395_p2_carry_i_2_n_0,sub_ln40_fu_395_p2_carry_i_3_n_0,sub_ln40_fu_395_p2_carry_i_4_n_0}),
        .O(sub_ln40_fu_395_p2[4:1]),
        .S({sub_ln40_fu_395_p2_carry_i_5_n_0,sub_ln40_fu_395_p2_carry_i_6_n_0,sub_ln40_fu_395_p2_carry_i_7_n_0,sub_ln40_fu_395_p2_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_fu_395_p2_carry__0
       (.CI(sub_ln40_fu_395_p2_carry_n_0),
        .CO({sub_ln40_fu_395_p2_carry__0_n_0,sub_ln40_fu_395_p2_carry__0_n_1,sub_ln40_fu_395_p2_carry__0_n_2,sub_ln40_fu_395_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln40_fu_395_p2_carry__0_i_1_n_0,sub_ln40_fu_395_p2_carry__0_i_2_n_0,sub_ln40_fu_395_p2_carry__0_i_3_n_0,sub_ln40_fu_395_p2_carry__0_i_4_n_0}),
        .O(sub_ln40_fu_395_p2[8:5]),
        .S({sub_ln40_fu_395_p2_carry__0_i_5_n_0,sub_ln40_fu_395_p2_carry__0_i_6_n_0,sub_ln40_fu_395_p2_carry__0_i_7_n_0,sub_ln40_fu_395_p2_carry__0_i_8_n_0}));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry__0_i_1
       (.I0(add_ln40_reg_790[7]),
        .I1(P[6]),
        .I2(t_2_reg_776[7]),
        .O(sub_ln40_fu_395_p2_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry__0_i_2
       (.I0(add_ln40_reg_790[6]),
        .I1(P[5]),
        .I2(t_2_reg_776[6]),
        .O(sub_ln40_fu_395_p2_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry__0_i_3
       (.I0(add_ln40_reg_790[5]),
        .I1(P[4]),
        .I2(t_2_reg_776[5]),
        .O(sub_ln40_fu_395_p2_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry__0_i_4
       (.I0(add_ln40_reg_790[4]),
        .I1(P[3]),
        .I2(t_2_reg_776[4]),
        .O(sub_ln40_fu_395_p2_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry__0_i_5
       (.I0(add_ln40_reg_790[8]),
        .I1(P[7]),
        .I2(t_2_reg_776[8]),
        .I3(sub_ln40_fu_395_p2_carry__0_i_1_n_0),
        .O(sub_ln40_fu_395_p2_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry__0_i_6
       (.I0(add_ln40_reg_790[7]),
        .I1(P[6]),
        .I2(t_2_reg_776[7]),
        .I3(sub_ln40_fu_395_p2_carry__0_i_2_n_0),
        .O(sub_ln40_fu_395_p2_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry__0_i_7
       (.I0(add_ln40_reg_790[6]),
        .I1(P[5]),
        .I2(t_2_reg_776[6]),
        .I3(sub_ln40_fu_395_p2_carry__0_i_3_n_0),
        .O(sub_ln40_fu_395_p2_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry__0_i_8
       (.I0(add_ln40_reg_790[5]),
        .I1(P[4]),
        .I2(t_2_reg_776[5]),
        .I3(sub_ln40_fu_395_p2_carry__0_i_4_n_0),
        .O(sub_ln40_fu_395_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_fu_395_p2_carry__1
       (.CI(sub_ln40_fu_395_p2_carry__0_n_0),
        .CO({sub_ln40_fu_395_p2_carry__1_n_0,sub_ln40_fu_395_p2_carry__1_n_1,sub_ln40_fu_395_p2_carry__1_n_2,sub_ln40_fu_395_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln40_fu_395_p2_carry__1_i_1_n_0,sub_ln40_fu_395_p2_carry__1_i_2_n_0,sub_ln40_fu_395_p2_carry__1_i_3_n_0,sub_ln40_fu_395_p2_carry__1_i_4_n_0}),
        .O(sub_ln40_fu_395_p2[12:9]),
        .S({sub_ln40_fu_395_p2_carry__1_i_5_n_0,sub_ln40_fu_395_p2_carry__1_i_6_n_0,sub_ln40_fu_395_p2_carry__1_i_7_n_0,sub_ln40_fu_395_p2_carry__1_i_8_n_0}));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry__1_i_1
       (.I0(add_ln40_reg_790[11]),
        .I1(P[10]),
        .I2(t_2_reg_776[11]),
        .O(sub_ln40_fu_395_p2_carry__1_i_1_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry__1_i_2
       (.I0(add_ln40_reg_790[10]),
        .I1(P[9]),
        .I2(t_2_reg_776[10]),
        .O(sub_ln40_fu_395_p2_carry__1_i_2_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry__1_i_3
       (.I0(add_ln40_reg_790[9]),
        .I1(P[8]),
        .I2(t_2_reg_776[9]),
        .O(sub_ln40_fu_395_p2_carry__1_i_3_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry__1_i_4
       (.I0(add_ln40_reg_790[8]),
        .I1(P[7]),
        .I2(t_2_reg_776[8]),
        .O(sub_ln40_fu_395_p2_carry__1_i_4_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry__1_i_5
       (.I0(add_ln40_reg_790[12]),
        .I1(P[11]),
        .I2(t_2_reg_776[12]),
        .I3(sub_ln40_fu_395_p2_carry__1_i_1_n_0),
        .O(sub_ln40_fu_395_p2_carry__1_i_5_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry__1_i_6
       (.I0(add_ln40_reg_790[11]),
        .I1(P[10]),
        .I2(t_2_reg_776[11]),
        .I3(sub_ln40_fu_395_p2_carry__1_i_2_n_0),
        .O(sub_ln40_fu_395_p2_carry__1_i_6_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry__1_i_7
       (.I0(add_ln40_reg_790[10]),
        .I1(P[9]),
        .I2(t_2_reg_776[10]),
        .I3(sub_ln40_fu_395_p2_carry__1_i_3_n_0),
        .O(sub_ln40_fu_395_p2_carry__1_i_7_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry__1_i_8
       (.I0(add_ln40_reg_790[9]),
        .I1(P[8]),
        .I2(t_2_reg_776[9]),
        .I3(sub_ln40_fu_395_p2_carry__1_i_4_n_0),
        .O(sub_ln40_fu_395_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_fu_395_p2_carry__2
       (.CI(sub_ln40_fu_395_p2_carry__1_n_0),
        .CO({sub_ln40_fu_395_p2_carry__2_n_0,sub_ln40_fu_395_p2_carry__2_n_1,sub_ln40_fu_395_p2_carry__2_n_2,sub_ln40_fu_395_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln40_fu_395_p2_carry__2_i_1_n_0,sub_ln40_fu_395_p2_carry__2_i_2_n_0,sub_ln40_fu_395_p2_carry__2_i_3_n_0,sub_ln40_fu_395_p2_carry__2_i_4_n_0}),
        .O(sub_ln40_fu_395_p2[16:13]),
        .S({sub_ln40_fu_395_p2_carry__2_i_5_n_0,sub_ln40_fu_395_p2_carry__2_i_6_n_0,sub_ln40_fu_395_p2_carry__2_i_7_n_0,sub_ln40_fu_395_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry__2_i_1
       (.I0(add_ln40_reg_790[15]),
        .I1(P[14]),
        .I2(t_2_reg_776[15]),
        .O(sub_ln40_fu_395_p2_carry__2_i_1_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry__2_i_2
       (.I0(add_ln40_reg_790[14]),
        .I1(P[13]),
        .I2(t_2_reg_776[14]),
        .O(sub_ln40_fu_395_p2_carry__2_i_2_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry__2_i_3
       (.I0(add_ln40_reg_790[13]),
        .I1(P[12]),
        .I2(t_2_reg_776[13]),
        .O(sub_ln40_fu_395_p2_carry__2_i_3_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry__2_i_4
       (.I0(add_ln40_reg_790[12]),
        .I1(P[11]),
        .I2(t_2_reg_776[12]),
        .O(sub_ln40_fu_395_p2_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    sub_ln40_fu_395_p2_carry__2_i_5
       (.I0(t_2_reg_776[15]),
        .I1(P[14]),
        .I2(add_ln40_reg_790[15]),
        .I3(P[15]),
        .I4(add_ln40_reg_790[16]),
        .O(sub_ln40_fu_395_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry__2_i_6
       (.I0(sub_ln40_fu_395_p2_carry__2_i_2_n_0),
        .I1(t_2_reg_776[15]),
        .I2(P[14]),
        .I3(add_ln40_reg_790[15]),
        .O(sub_ln40_fu_395_p2_carry__2_i_6_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry__2_i_7
       (.I0(add_ln40_reg_790[14]),
        .I1(P[13]),
        .I2(t_2_reg_776[14]),
        .I3(sub_ln40_fu_395_p2_carry__2_i_3_n_0),
        .O(sub_ln40_fu_395_p2_carry__2_i_7_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry__2_i_8
       (.I0(add_ln40_reg_790[13]),
        .I1(P[12]),
        .I2(t_2_reg_776[13]),
        .I3(sub_ln40_fu_395_p2_carry__2_i_4_n_0),
        .O(sub_ln40_fu_395_p2_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_fu_395_p2_carry__3
       (.CI(sub_ln40_fu_395_p2_carry__2_n_0),
        .CO({sub_ln40_fu_395_p2_carry__3_n_0,sub_ln40_fu_395_p2_carry__3_n_1,sub_ln40_fu_395_p2_carry__3_n_2,sub_ln40_fu_395_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({P[18:16],sub_ln40_fu_395_p2_carry__3_i_1_n_0}),
        .O(sub_ln40_fu_395_p2[20:17]),
        .S({sub_ln40_fu_395_p2_carry__3_i_2_n_0,sub_ln40_fu_395_p2_carry__3_i_3_n_0,sub_ln40_fu_395_p2_carry__3_i_4_n_0,sub_ln40_fu_395_p2_carry__3_i_5_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln40_fu_395_p2_carry__3_i_1
       (.I0(P[15]),
        .I1(add_ln40_reg_790[16]),
        .O(sub_ln40_fu_395_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_fu_395_p2_carry__3_i_2
       (.I0(P[18]),
        .I1(P[19]),
        .O(sub_ln40_fu_395_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_fu_395_p2_carry__3_i_3
       (.I0(P[17]),
        .I1(P[18]),
        .O(sub_ln40_fu_395_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_fu_395_p2_carry__3_i_4
       (.I0(P[16]),
        .I1(P[17]),
        .O(sub_ln40_fu_395_p2_carry__3_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    sub_ln40_fu_395_p2_carry__3_i_5
       (.I0(add_ln40_reg_790[16]),
        .I1(P[15]),
        .I2(P[16]),
        .O(sub_ln40_fu_395_p2_carry__3_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_fu_395_p2_carry__4
       (.CI(sub_ln40_fu_395_p2_carry__3_n_0),
        .CO({sub_ln40_fu_395_p2_carry__4_n_0,sub_ln40_fu_395_p2_carry__4_n_1,sub_ln40_fu_395_p2_carry__4_n_2,sub_ln40_fu_395_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(P[22:19]),
        .O(sub_ln40_fu_395_p2[24:21]),
        .S({sub_ln40_fu_395_p2_carry__4_i_1_n_0,sub_ln40_fu_395_p2_carry__4_i_2_n_0,sub_ln40_fu_395_p2_carry__4_i_3_n_0,sub_ln40_fu_395_p2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_fu_395_p2_carry__4_i_1
       (.I0(P[22]),
        .I1(P[23]),
        .O(sub_ln40_fu_395_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_fu_395_p2_carry__4_i_2
       (.I0(P[21]),
        .I1(P[22]),
        .O(sub_ln40_fu_395_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_fu_395_p2_carry__4_i_3
       (.I0(P[20]),
        .I1(P[21]),
        .O(sub_ln40_fu_395_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_fu_395_p2_carry__4_i_4
       (.I0(P[19]),
        .I1(P[20]),
        .O(sub_ln40_fu_395_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_fu_395_p2_carry__5
       (.CI(sub_ln40_fu_395_p2_carry__4_n_0),
        .CO({sub_ln40_fu_395_p2_carry__5_n_0,sub_ln40_fu_395_p2_carry__5_n_1,sub_ln40_fu_395_p2_carry__5_n_2,sub_ln40_fu_395_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(P[26:23]),
        .O(sub_ln40_fu_395_p2[28:25]),
        .S({sub_ln40_fu_395_p2_carry__5_i_1_n_0,sub_ln40_fu_395_p2_carry__5_i_2_n_0,sub_ln40_fu_395_p2_carry__5_i_3_n_0,sub_ln40_fu_395_p2_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_fu_395_p2_carry__5_i_1
       (.I0(P[26]),
        .I1(P[27]),
        .O(sub_ln40_fu_395_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_fu_395_p2_carry__5_i_2
       (.I0(P[25]),
        .I1(P[26]),
        .O(sub_ln40_fu_395_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_fu_395_p2_carry__5_i_3
       (.I0(P[24]),
        .I1(P[25]),
        .O(sub_ln40_fu_395_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_fu_395_p2_carry__5_i_4
       (.I0(P[23]),
        .I1(P[24]),
        .O(sub_ln40_fu_395_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln40_fu_395_p2_carry__6
       (.CI(sub_ln40_fu_395_p2_carry__5_n_0),
        .CO(NLW_sub_ln40_fu_395_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln40_fu_395_p2_carry__6_O_UNCONNECTED[3:1],O}),
        .S({1'b0,1'b0,1'b0,sub_ln40_fu_395_p2_carry__6_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln40_fu_395_p2_carry__6_i_1
       (.I0(P[27]),
        .I1(P[28]),
        .O(sub_ln40_fu_395_p2_carry__6_i_1_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry_i_1
       (.I0(add_ln40_reg_790[3]),
        .I1(P[2]),
        .I2(t_2_reg_776[3]),
        .O(sub_ln40_fu_395_p2_carry_i_1_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry_i_2
       (.I0(add_ln40_reg_790[2]),
        .I1(P[1]),
        .I2(t_2_reg_776[2]),
        .O(sub_ln40_fu_395_p2_carry_i_2_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    sub_ln40_fu_395_p2_carry_i_3
       (.I0(add_ln40_reg_790[1]),
        .I1(P[0]),
        .I2(t_2_reg_776[1]),
        .O(sub_ln40_fu_395_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sub_ln40_fu_395_p2_carry_i_4
       (.I0(add_ln40_reg_790[0]),
        .I1(t_2_reg_776[0]),
        .O(sub_ln40_fu_395_p2_carry_i_4_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry_i_5
       (.I0(add_ln40_reg_790[4]),
        .I1(P[3]),
        .I2(t_2_reg_776[4]),
        .I3(sub_ln40_fu_395_p2_carry_i_1_n_0),
        .O(sub_ln40_fu_395_p2_carry_i_5_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry_i_6
       (.I0(add_ln40_reg_790[3]),
        .I1(P[2]),
        .I2(t_2_reg_776[3]),
        .I3(sub_ln40_fu_395_p2_carry_i_2_n_0),
        .O(sub_ln40_fu_395_p2_carry_i_6_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry_i_7
       (.I0(add_ln40_reg_790[2]),
        .I1(P[1]),
        .I2(t_2_reg_776[2]),
        .I3(sub_ln40_fu_395_p2_carry_i_3_n_0),
        .O(sub_ln40_fu_395_p2_carry_i_7_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln40_fu_395_p2_carry_i_8
       (.I0(add_ln40_reg_790[1]),
        .I1(P[0]),
        .I2(t_2_reg_776[1]),
        .I3(sub_ln40_fu_395_p2_carry_i_4_n_0),
        .O(sub_ln40_fu_395_p2_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry
       (.CI(1'b0),
        .CO({sub_ln68_1_fu_553_p2_carry_n_0,sub_ln68_1_fu_553_p2_carry_n_1,sub_ln68_1_fu_553_p2_carry_n_2,sub_ln68_1_fu_553_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_1_fu_553_p2_carry_i_1_n_0,sub_ln68_1_fu_553_p2_carry_i_2_n_0,sub_ln68_1_fu_553_p2_carry_i_3_n_0,1'b0}),
        .O(sub_ln68_1_fu_553_p2[3:0]),
        .S({sub_ln68_1_fu_553_p2_carry_i_4_n_0,sub_ln68_1_fu_553_p2_carry_i_5_n_0,sub_ln68_1_fu_553_p2_carry_i_6_n_0,sub_ln68_1_fu_553_p2_carry_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__0
       (.CI(sub_ln68_1_fu_553_p2_carry_n_0),
        .CO({sub_ln68_1_fu_553_p2_carry__0_n_0,sub_ln68_1_fu_553_p2_carry__0_n_1,sub_ln68_1_fu_553_p2_carry__0_n_2,sub_ln68_1_fu_553_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_1_fu_553_p2_carry__0_i_1_n_0,sub_ln68_1_fu_553_p2_carry__0_i_2_n_0,sub_ln68_1_fu_553_p2_carry__0_i_3_n_0,sub_ln68_1_fu_553_p2_carry__0_i_4_n_0}),
        .O(sub_ln68_1_fu_553_p2[7:4]),
        .S({sub_ln68_1_fu_553_p2_carry__0_i_5_n_0,sub_ln68_1_fu_553_p2_carry__0_i_6_n_0,sub_ln68_1_fu_553_p2_carry__0_i_7_n_0,sub_ln68_1_fu_553_p2_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__0_i_1
       (.I0(mul_ln61_reg_814_reg_n_99),
        .I1(sub_ln68_1_fu_553_p2_carry__0_i_9_n_6),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [5]),
        .O(sub_ln68_1_fu_553_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__0_i_10
       (.I0(mul_ln63_reg_820_reg_n_97),
        .O(sub_ln68_1_fu_553_p2_carry__0_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__0_i_11
       (.I0(mul_ln63_reg_820_reg_n_98),
        .O(sub_ln68_1_fu_553_p2_carry__0_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__0_i_12
       (.I0(mul_ln63_reg_820_reg_n_99),
        .O(sub_ln68_1_fu_553_p2_carry__0_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__0_i_13
       (.I0(mul_ln63_reg_820_reg_n_100),
        .O(sub_ln68_1_fu_553_p2_carry__0_i_13_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__0_i_2
       (.I0(mul_ln61_reg_814_reg_n_100),
        .I1(sub_ln68_1_fu_553_p2_carry__0_i_9_n_7),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [4]),
        .O(sub_ln68_1_fu_553_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__0_i_3
       (.I0(mul_ln61_reg_814_reg_n_101),
        .I1(sub_ln68_1_fu_553_p2_carry_i_8_n_4),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [3]),
        .O(sub_ln68_1_fu_553_p2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__0_i_4
       (.I0(mul_ln61_reg_814_reg_n_102),
        .I1(sub_ln68_1_fu_553_p2_carry_i_8_n_5),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [2]),
        .O(sub_ln68_1_fu_553_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry__0_i_5
       (.I0(mul_ln61_reg_814_reg_n_98),
        .I1(sub_ln68_1_fu_553_p2_carry__0_i_9_n_5),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [6]),
        .I3(sub_ln68_1_fu_553_p2_carry__0_i_1_n_0),
        .O(sub_ln68_1_fu_553_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry__0_i_6
       (.I0(mul_ln61_reg_814_reg_n_99),
        .I1(sub_ln68_1_fu_553_p2_carry__0_i_9_n_6),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [5]),
        .I3(sub_ln68_1_fu_553_p2_carry__0_i_2_n_0),
        .O(sub_ln68_1_fu_553_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry__0_i_7
       (.I0(mul_ln61_reg_814_reg_n_100),
        .I1(sub_ln68_1_fu_553_p2_carry__0_i_9_n_7),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [4]),
        .I3(sub_ln68_1_fu_553_p2_carry__0_i_3_n_0),
        .O(sub_ln68_1_fu_553_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry__0_i_8
       (.I0(mul_ln61_reg_814_reg_n_101),
        .I1(sub_ln68_1_fu_553_p2_carry_i_8_n_4),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [3]),
        .I3(sub_ln68_1_fu_553_p2_carry__0_i_4_n_0),
        .O(sub_ln68_1_fu_553_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__0_i_9
       (.CI(sub_ln68_1_fu_553_p2_carry_i_8_n_0),
        .CO({sub_ln68_1_fu_553_p2_carry__0_i_9_n_0,sub_ln68_1_fu_553_p2_carry__0_i_9_n_1,sub_ln68_1_fu_553_p2_carry__0_i_9_n_2,sub_ln68_1_fu_553_p2_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln68_1_fu_553_p2_carry__0_i_9_n_4,sub_ln68_1_fu_553_p2_carry__0_i_9_n_5,sub_ln68_1_fu_553_p2_carry__0_i_9_n_6,sub_ln68_1_fu_553_p2_carry__0_i_9_n_7}),
        .S({sub_ln68_1_fu_553_p2_carry__0_i_10_n_0,sub_ln68_1_fu_553_p2_carry__0_i_11_n_0,sub_ln68_1_fu_553_p2_carry__0_i_12_n_0,sub_ln68_1_fu_553_p2_carry__0_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__1
       (.CI(sub_ln68_1_fu_553_p2_carry__0_n_0),
        .CO({sub_ln68_1_fu_553_p2_carry__1_n_0,sub_ln68_1_fu_553_p2_carry__1_n_1,sub_ln68_1_fu_553_p2_carry__1_n_2,sub_ln68_1_fu_553_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_1_fu_553_p2_carry__1_i_1_n_0,sub_ln68_1_fu_553_p2_carry__1_i_2_n_0,sub_ln68_1_fu_553_p2_carry__1_i_3_n_0,sub_ln68_1_fu_553_p2_carry__1_i_4_n_0}),
        .O(sub_ln68_1_fu_553_p2[11:8]),
        .S({sub_ln68_1_fu_553_p2_carry__1_i_5_n_0,sub_ln68_1_fu_553_p2_carry__1_i_6_n_0,sub_ln68_1_fu_553_p2_carry__1_i_7_n_0,sub_ln68_1_fu_553_p2_carry__1_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__1_i_1
       (.I0(mul_ln61_reg_814_reg_n_95),
        .I1(sub_ln68_1_fu_553_p2_carry__1_i_9_n_6),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [9]),
        .O(sub_ln68_1_fu_553_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__1_i_10
       (.I0(mul_ln63_reg_820_reg_n_93),
        .O(sub_ln68_1_fu_553_p2_carry__1_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__1_i_11
       (.I0(mul_ln63_reg_820_reg_n_94),
        .O(sub_ln68_1_fu_553_p2_carry__1_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__1_i_12
       (.I0(mul_ln63_reg_820_reg_n_95),
        .O(sub_ln68_1_fu_553_p2_carry__1_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__1_i_13
       (.I0(mul_ln63_reg_820_reg_n_96),
        .O(sub_ln68_1_fu_553_p2_carry__1_i_13_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__1_i_2
       (.I0(mul_ln61_reg_814_reg_n_96),
        .I1(sub_ln68_1_fu_553_p2_carry__1_i_9_n_7),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [8]),
        .O(sub_ln68_1_fu_553_p2_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__1_i_3
       (.I0(mul_ln61_reg_814_reg_n_97),
        .I1(sub_ln68_1_fu_553_p2_carry__0_i_9_n_4),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [7]),
        .O(sub_ln68_1_fu_553_p2_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__1_i_4
       (.I0(mul_ln61_reg_814_reg_n_98),
        .I1(sub_ln68_1_fu_553_p2_carry__0_i_9_n_5),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [6]),
        .O(sub_ln68_1_fu_553_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry__1_i_5
       (.I0(mul_ln61_reg_814_reg_n_94),
        .I1(sub_ln68_1_fu_553_p2_carry__1_i_9_n_5),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [10]),
        .I3(sub_ln68_1_fu_553_p2_carry__1_i_1_n_0),
        .O(sub_ln68_1_fu_553_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry__1_i_6
       (.I0(mul_ln61_reg_814_reg_n_95),
        .I1(sub_ln68_1_fu_553_p2_carry__1_i_9_n_6),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [9]),
        .I3(sub_ln68_1_fu_553_p2_carry__1_i_2_n_0),
        .O(sub_ln68_1_fu_553_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry__1_i_7
       (.I0(mul_ln61_reg_814_reg_n_96),
        .I1(sub_ln68_1_fu_553_p2_carry__1_i_9_n_7),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [8]),
        .I3(sub_ln68_1_fu_553_p2_carry__1_i_3_n_0),
        .O(sub_ln68_1_fu_553_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry__1_i_8
       (.I0(mul_ln61_reg_814_reg_n_97),
        .I1(sub_ln68_1_fu_553_p2_carry__0_i_9_n_4),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [7]),
        .I3(sub_ln68_1_fu_553_p2_carry__1_i_4_n_0),
        .O(sub_ln68_1_fu_553_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__1_i_9
       (.CI(sub_ln68_1_fu_553_p2_carry__0_i_9_n_0),
        .CO({sub_ln68_1_fu_553_p2_carry__1_i_9_n_0,sub_ln68_1_fu_553_p2_carry__1_i_9_n_1,sub_ln68_1_fu_553_p2_carry__1_i_9_n_2,sub_ln68_1_fu_553_p2_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln68_1_fu_553_p2_carry__1_i_9_n_4,sub_ln68_1_fu_553_p2_carry__1_i_9_n_5,sub_ln68_1_fu_553_p2_carry__1_i_9_n_6,sub_ln68_1_fu_553_p2_carry__1_i_9_n_7}),
        .S({sub_ln68_1_fu_553_p2_carry__1_i_10_n_0,sub_ln68_1_fu_553_p2_carry__1_i_11_n_0,sub_ln68_1_fu_553_p2_carry__1_i_12_n_0,sub_ln68_1_fu_553_p2_carry__1_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__2
       (.CI(sub_ln68_1_fu_553_p2_carry__1_n_0),
        .CO({sub_ln68_1_fu_553_p2_carry__2_n_0,sub_ln68_1_fu_553_p2_carry__2_n_1,sub_ln68_1_fu_553_p2_carry__2_n_2,sub_ln68_1_fu_553_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_1_fu_553_p2_carry__2_i_1_n_0,sub_ln68_1_fu_553_p2_carry__2_i_2_n_0,sub_ln68_1_fu_553_p2_carry__2_i_3_n_0,sub_ln68_1_fu_553_p2_carry__2_i_4_n_0}),
        .O(sub_ln68_1_fu_553_p2[15:12]),
        .S({sub_ln68_1_fu_553_p2_carry__2_i_5_n_0,sub_ln68_1_fu_553_p2_carry__2_i_6_n_0,sub_ln68_1_fu_553_p2_carry__2_i_7_n_0,sub_ln68_1_fu_553_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__2_i_1
       (.I0(mul_ln61_reg_814_reg_n_91),
        .I1(sub_ln68_1_fu_553_p2_carry__2_i_9_n_6),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [13]),
        .O(sub_ln68_1_fu_553_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__2_i_10
       (.I0(mul_ln63_reg_820_reg_n_89),
        .O(sub_ln68_1_fu_553_p2_carry__2_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__2_i_11
       (.I0(mul_ln63_reg_820_reg_n_90),
        .O(sub_ln68_1_fu_553_p2_carry__2_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__2_i_12
       (.I0(mul_ln63_reg_820_reg_n_91),
        .O(sub_ln68_1_fu_553_p2_carry__2_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__2_i_13
       (.I0(mul_ln63_reg_820_reg_n_92),
        .O(sub_ln68_1_fu_553_p2_carry__2_i_13_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__2_i_2
       (.I0(mul_ln61_reg_814_reg_n_92),
        .I1(sub_ln68_1_fu_553_p2_carry__2_i_9_n_7),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [12]),
        .O(sub_ln68_1_fu_553_p2_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__2_i_3
       (.I0(mul_ln61_reg_814_reg_n_93),
        .I1(sub_ln68_1_fu_553_p2_carry__1_i_9_n_4),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [11]),
        .O(sub_ln68_1_fu_553_p2_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__2_i_4
       (.I0(mul_ln61_reg_814_reg_n_94),
        .I1(sub_ln68_1_fu_553_p2_carry__1_i_9_n_5),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [10]),
        .O(sub_ln68_1_fu_553_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry__2_i_5
       (.I0(sub_ln68_1_fu_553_p2_carry__2_i_1_n_0),
        .I1(sub_ln68_1_fu_553_p2_carry__2_i_9_n_5),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [14]),
        .I3(mul_ln61_reg_814_reg_n_90),
        .O(sub_ln68_1_fu_553_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry__2_i_6
       (.I0(mul_ln61_reg_814_reg_n_91),
        .I1(sub_ln68_1_fu_553_p2_carry__2_i_9_n_6),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [13]),
        .I3(sub_ln68_1_fu_553_p2_carry__2_i_2_n_0),
        .O(sub_ln68_1_fu_553_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry__2_i_7
       (.I0(mul_ln61_reg_814_reg_n_92),
        .I1(sub_ln68_1_fu_553_p2_carry__2_i_9_n_7),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [12]),
        .I3(sub_ln68_1_fu_553_p2_carry__2_i_3_n_0),
        .O(sub_ln68_1_fu_553_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry__2_i_8
       (.I0(mul_ln61_reg_814_reg_n_93),
        .I1(sub_ln68_1_fu_553_p2_carry__1_i_9_n_4),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [11]),
        .I3(sub_ln68_1_fu_553_p2_carry__2_i_4_n_0),
        .O(sub_ln68_1_fu_553_p2_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__2_i_9
       (.CI(sub_ln68_1_fu_553_p2_carry__1_i_9_n_0),
        .CO({sub_ln68_1_fu_553_p2_carry__2_i_9_n_0,sub_ln68_1_fu_553_p2_carry__2_i_9_n_1,sub_ln68_1_fu_553_p2_carry__2_i_9_n_2,sub_ln68_1_fu_553_p2_carry__2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln68_1_fu_553_p2_carry__2_i_9_n_4,sub_ln68_1_fu_553_p2_carry__2_i_9_n_5,sub_ln68_1_fu_553_p2_carry__2_i_9_n_6,sub_ln68_1_fu_553_p2_carry__2_i_9_n_7}),
        .S({sub_ln68_1_fu_553_p2_carry__2_i_10_n_0,sub_ln68_1_fu_553_p2_carry__2_i_11_n_0,sub_ln68_1_fu_553_p2_carry__2_i_12_n_0,sub_ln68_1_fu_553_p2_carry__2_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__3
       (.CI(sub_ln68_1_fu_553_p2_carry__2_n_0),
        .CO({sub_ln68_1_fu_553_p2_carry__3_n_0,sub_ln68_1_fu_553_p2_carry__3_n_1,sub_ln68_1_fu_553_p2_carry__3_n_2,sub_ln68_1_fu_553_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_1_fu_553_p2_carry__3_i_1_n_0,sub_ln68_1_fu_553_p2_carry__3_i_2_n_0,sub_ln68_1_fu_553_p2_carry__3_i_3_n_0,sub_ln68_1_fu_553_p2_carry__3_i_4_n_0}),
        .O(sub_ln68_1_fu_553_p2[19:16]),
        .S({sub_ln68_1_fu_553_p2_carry__3_i_5_n_0,sub_ln68_1_fu_553_p2_carry__3_i_6_n_0,sub_ln68_1_fu_553_p2_carry__3_i_7_n_0,sub_ln68_1_fu_553_p2_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln68_1_fu_553_p2_carry__3_i_1
       (.I0(mul_ln61_reg_814_reg_n_87),
        .I1(sub_ln68_1_fu_553_p2_carry__3_i_9_n_6),
        .O(sub_ln68_1_fu_553_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__3_i_10
       (.I0(mul_ln63_reg_820_reg_n_85),
        .O(sub_ln68_1_fu_553_p2_carry__3_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__3_i_11
       (.I0(mul_ln63_reg_820_reg_n_86),
        .O(sub_ln68_1_fu_553_p2_carry__3_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__3_i_12
       (.I0(mul_ln63_reg_820_reg_n_87),
        .O(sub_ln68_1_fu_553_p2_carry__3_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__3_i_13
       (.I0(mul_ln63_reg_820_reg_n_88),
        .O(sub_ln68_1_fu_553_p2_carry__3_i_13_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln68_1_fu_553_p2_carry__3_i_2
       (.I0(mul_ln61_reg_814_reg_n_88),
        .I1(sub_ln68_1_fu_553_p2_carry__3_i_9_n_7),
        .O(sub_ln68_1_fu_553_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln68_1_fu_553_p2_carry__3_i_3
       (.I0(mul_ln61_reg_814_reg_n_89),
        .I1(sub_ln68_1_fu_553_p2_carry__2_i_9_n_4),
        .O(sub_ln68_1_fu_553_p2_carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry__3_i_4
       (.I0(mul_ln61_reg_814_reg_n_90),
        .I1(sub_ln68_1_fu_553_p2_carry__2_i_9_n_5),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [14]),
        .O(sub_ln68_1_fu_553_p2_carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__3_i_5
       (.I0(sub_ln68_1_fu_553_p2_carry__3_i_9_n_6),
        .I1(mul_ln61_reg_814_reg_n_87),
        .I2(sub_ln68_1_fu_553_p2_carry__3_i_9_n_5),
        .I3(mul_ln61_reg_814_reg_n_86),
        .O(sub_ln68_1_fu_553_p2_carry__3_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__3_i_6
       (.I0(sub_ln68_1_fu_553_p2_carry__3_i_9_n_7),
        .I1(mul_ln61_reg_814_reg_n_88),
        .I2(sub_ln68_1_fu_553_p2_carry__3_i_9_n_6),
        .I3(mul_ln61_reg_814_reg_n_87),
        .O(sub_ln68_1_fu_553_p2_carry__3_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__3_i_7
       (.I0(sub_ln68_1_fu_553_p2_carry__2_i_9_n_4),
        .I1(mul_ln61_reg_814_reg_n_89),
        .I2(sub_ln68_1_fu_553_p2_carry__3_i_9_n_7),
        .I3(mul_ln61_reg_814_reg_n_88),
        .O(sub_ln68_1_fu_553_p2_carry__3_i_7_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    sub_ln68_1_fu_553_p2_carry__3_i_8
       (.I0(\zext_ln68_cast_reg_764_reg[15]_0 [14]),
        .I1(sub_ln68_1_fu_553_p2_carry__2_i_9_n_5),
        .I2(mul_ln61_reg_814_reg_n_90),
        .I3(sub_ln68_1_fu_553_p2_carry__2_i_9_n_4),
        .I4(mul_ln61_reg_814_reg_n_89),
        .O(sub_ln68_1_fu_553_p2_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__3_i_9
       (.CI(sub_ln68_1_fu_553_p2_carry__2_i_9_n_0),
        .CO({sub_ln68_1_fu_553_p2_carry__3_i_9_n_0,sub_ln68_1_fu_553_p2_carry__3_i_9_n_1,sub_ln68_1_fu_553_p2_carry__3_i_9_n_2,sub_ln68_1_fu_553_p2_carry__3_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln68_1_fu_553_p2_carry__3_i_9_n_4,sub_ln68_1_fu_553_p2_carry__3_i_9_n_5,sub_ln68_1_fu_553_p2_carry__3_i_9_n_6,sub_ln68_1_fu_553_p2_carry__3_i_9_n_7}),
        .S({sub_ln68_1_fu_553_p2_carry__3_i_10_n_0,sub_ln68_1_fu_553_p2_carry__3_i_11_n_0,sub_ln68_1_fu_553_p2_carry__3_i_12_n_0,sub_ln68_1_fu_553_p2_carry__3_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__4
       (.CI(sub_ln68_1_fu_553_p2_carry__3_n_0),
        .CO({sub_ln68_1_fu_553_p2_carry__4_n_0,sub_ln68_1_fu_553_p2_carry__4_n_1,sub_ln68_1_fu_553_p2_carry__4_n_2,sub_ln68_1_fu_553_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_1_fu_553_p2_carry__4_i_1_n_0,sub_ln68_1_fu_553_p2_carry__4_i_2_n_0,sub_ln68_1_fu_553_p2_carry__4_i_3_n_0,sub_ln68_1_fu_553_p2_carry__4_i_4_n_0}),
        .O(sub_ln68_1_fu_553_p2[23:20]),
        .S({sub_ln68_1_fu_553_p2_carry__4_i_5_n_0,sub_ln68_1_fu_553_p2_carry__4_i_6_n_0,sub_ln68_1_fu_553_p2_carry__4_i_7_n_0,sub_ln68_1_fu_553_p2_carry__4_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln68_1_fu_553_p2_carry__4_i_1
       (.I0(mul_ln61_reg_814_reg_n_83),
        .I1(sub_ln68_1_fu_553_p2_carry__4_i_9_n_6),
        .O(sub_ln68_1_fu_553_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__4_i_10
       (.I0(mul_ln63_reg_820_reg_n_81),
        .O(sub_ln68_1_fu_553_p2_carry__4_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__4_i_11
       (.I0(mul_ln63_reg_820_reg_n_82),
        .O(sub_ln68_1_fu_553_p2_carry__4_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__4_i_12
       (.I0(mul_ln63_reg_820_reg_n_83),
        .O(sub_ln68_1_fu_553_p2_carry__4_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__4_i_13
       (.I0(mul_ln63_reg_820_reg_n_84),
        .O(sub_ln68_1_fu_553_p2_carry__4_i_13_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln68_1_fu_553_p2_carry__4_i_2
       (.I0(mul_ln61_reg_814_reg_n_84),
        .I1(sub_ln68_1_fu_553_p2_carry__4_i_9_n_7),
        .O(sub_ln68_1_fu_553_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln68_1_fu_553_p2_carry__4_i_3
       (.I0(mul_ln61_reg_814_reg_n_85),
        .I1(sub_ln68_1_fu_553_p2_carry__3_i_9_n_4),
        .O(sub_ln68_1_fu_553_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln68_1_fu_553_p2_carry__4_i_4
       (.I0(mul_ln61_reg_814_reg_n_86),
        .I1(sub_ln68_1_fu_553_p2_carry__3_i_9_n_5),
        .O(sub_ln68_1_fu_553_p2_carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__4_i_5
       (.I0(sub_ln68_1_fu_553_p2_carry__4_i_9_n_6),
        .I1(mul_ln61_reg_814_reg_n_83),
        .I2(sub_ln68_1_fu_553_p2_carry__4_i_9_n_5),
        .I3(mul_ln61_reg_814_reg_n_82),
        .O(sub_ln68_1_fu_553_p2_carry__4_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__4_i_6
       (.I0(sub_ln68_1_fu_553_p2_carry__4_i_9_n_7),
        .I1(mul_ln61_reg_814_reg_n_84),
        .I2(sub_ln68_1_fu_553_p2_carry__4_i_9_n_6),
        .I3(mul_ln61_reg_814_reg_n_83),
        .O(sub_ln68_1_fu_553_p2_carry__4_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__4_i_7
       (.I0(sub_ln68_1_fu_553_p2_carry__3_i_9_n_4),
        .I1(mul_ln61_reg_814_reg_n_85),
        .I2(sub_ln68_1_fu_553_p2_carry__4_i_9_n_7),
        .I3(mul_ln61_reg_814_reg_n_84),
        .O(sub_ln68_1_fu_553_p2_carry__4_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__4_i_8
       (.I0(sub_ln68_1_fu_553_p2_carry__3_i_9_n_5),
        .I1(mul_ln61_reg_814_reg_n_86),
        .I2(sub_ln68_1_fu_553_p2_carry__3_i_9_n_4),
        .I3(mul_ln61_reg_814_reg_n_85),
        .O(sub_ln68_1_fu_553_p2_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__4_i_9
       (.CI(sub_ln68_1_fu_553_p2_carry__3_i_9_n_0),
        .CO({sub_ln68_1_fu_553_p2_carry__4_i_9_n_0,sub_ln68_1_fu_553_p2_carry__4_i_9_n_1,sub_ln68_1_fu_553_p2_carry__4_i_9_n_2,sub_ln68_1_fu_553_p2_carry__4_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln68_1_fu_553_p2_carry__4_i_9_n_4,sub_ln68_1_fu_553_p2_carry__4_i_9_n_5,sub_ln68_1_fu_553_p2_carry__4_i_9_n_6,sub_ln68_1_fu_553_p2_carry__4_i_9_n_7}),
        .S({sub_ln68_1_fu_553_p2_carry__4_i_10_n_0,sub_ln68_1_fu_553_p2_carry__4_i_11_n_0,sub_ln68_1_fu_553_p2_carry__4_i_12_n_0,sub_ln68_1_fu_553_p2_carry__4_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__5
       (.CI(sub_ln68_1_fu_553_p2_carry__4_n_0),
        .CO({sub_ln68_1_fu_553_p2_carry__5_n_0,sub_ln68_1_fu_553_p2_carry__5_n_1,sub_ln68_1_fu_553_p2_carry__5_n_2,sub_ln68_1_fu_553_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_1_fu_553_p2_carry__5_i_1_n_0,sub_ln68_1_fu_553_p2_carry__5_i_2_n_0,sub_ln68_1_fu_553_p2_carry__5_i_3_n_0,sub_ln68_1_fu_553_p2_carry__5_i_4_n_0}),
        .O(sub_ln68_1_fu_553_p2[27:24]),
        .S({sub_ln68_1_fu_553_p2_carry__5_i_5_n_0,sub_ln68_1_fu_553_p2_carry__5_i_6_n_0,sub_ln68_1_fu_553_p2_carry__5_i_7_n_0,sub_ln68_1_fu_553_p2_carry__5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln68_1_fu_553_p2_carry__5_i_1
       (.I0(mul_ln61_reg_814_reg_n_79),
        .I1(sub_ln68_1_fu_553_p2_carry__5_i_9_n_6),
        .O(sub_ln68_1_fu_553_p2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__5_i_10
       (.I0(mul_ln63_reg_820_reg_n_77),
        .O(sub_ln68_1_fu_553_p2_carry__5_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__5_i_11
       (.I0(mul_ln63_reg_820_reg_n_78),
        .O(sub_ln68_1_fu_553_p2_carry__5_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__5_i_12
       (.I0(mul_ln63_reg_820_reg_n_79),
        .O(sub_ln68_1_fu_553_p2_carry__5_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__5_i_13
       (.I0(mul_ln63_reg_820_reg_n_80),
        .O(sub_ln68_1_fu_553_p2_carry__5_i_13_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln68_1_fu_553_p2_carry__5_i_2
       (.I0(mul_ln61_reg_814_reg_n_80),
        .I1(sub_ln68_1_fu_553_p2_carry__5_i_9_n_7),
        .O(sub_ln68_1_fu_553_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln68_1_fu_553_p2_carry__5_i_3
       (.I0(mul_ln61_reg_814_reg_n_81),
        .I1(sub_ln68_1_fu_553_p2_carry__4_i_9_n_4),
        .O(sub_ln68_1_fu_553_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln68_1_fu_553_p2_carry__5_i_4
       (.I0(mul_ln61_reg_814_reg_n_82),
        .I1(sub_ln68_1_fu_553_p2_carry__4_i_9_n_5),
        .O(sub_ln68_1_fu_553_p2_carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__5_i_5
       (.I0(sub_ln68_1_fu_553_p2_carry__5_i_9_n_6),
        .I1(mul_ln61_reg_814_reg_n_79),
        .I2(sub_ln68_1_fu_553_p2_carry__5_i_9_n_5),
        .I3(mul_ln61_reg_814_reg_n_78),
        .O(sub_ln68_1_fu_553_p2_carry__5_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__5_i_6
       (.I0(sub_ln68_1_fu_553_p2_carry__5_i_9_n_7),
        .I1(mul_ln61_reg_814_reg_n_80),
        .I2(sub_ln68_1_fu_553_p2_carry__5_i_9_n_6),
        .I3(mul_ln61_reg_814_reg_n_79),
        .O(sub_ln68_1_fu_553_p2_carry__5_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__5_i_7
       (.I0(sub_ln68_1_fu_553_p2_carry__4_i_9_n_4),
        .I1(mul_ln61_reg_814_reg_n_81),
        .I2(sub_ln68_1_fu_553_p2_carry__5_i_9_n_7),
        .I3(mul_ln61_reg_814_reg_n_80),
        .O(sub_ln68_1_fu_553_p2_carry__5_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__5_i_8
       (.I0(sub_ln68_1_fu_553_p2_carry__4_i_9_n_5),
        .I1(mul_ln61_reg_814_reg_n_82),
        .I2(sub_ln68_1_fu_553_p2_carry__4_i_9_n_4),
        .I3(mul_ln61_reg_814_reg_n_81),
        .O(sub_ln68_1_fu_553_p2_carry__5_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__5_i_9
       (.CI(sub_ln68_1_fu_553_p2_carry__4_i_9_n_0),
        .CO({sub_ln68_1_fu_553_p2_carry__5_i_9_n_0,sub_ln68_1_fu_553_p2_carry__5_i_9_n_1,sub_ln68_1_fu_553_p2_carry__5_i_9_n_2,sub_ln68_1_fu_553_p2_carry__5_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln68_1_fu_553_p2_carry__5_i_9_n_4,sub_ln68_1_fu_553_p2_carry__5_i_9_n_5,sub_ln68_1_fu_553_p2_carry__5_i_9_n_6,sub_ln68_1_fu_553_p2_carry__5_i_9_n_7}),
        .S({sub_ln68_1_fu_553_p2_carry__5_i_10_n_0,sub_ln68_1_fu_553_p2_carry__5_i_11_n_0,sub_ln68_1_fu_553_p2_carry__5_i_12_n_0,sub_ln68_1_fu_553_p2_carry__5_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__6
       (.CI(sub_ln68_1_fu_553_p2_carry__5_n_0),
        .CO({NLW_sub_ln68_1_fu_553_p2_carry__6_CO_UNCONNECTED[3:1],sub_ln68_1_fu_553_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sub_ln68_1_fu_553_p2_carry__6_i_1_n_0}),
        .O({NLW_sub_ln68_1_fu_553_p2_carry__6_O_UNCONNECTED[3:2],mul_ln61_reg_814_reg_1,sub_ln68_1_fu_553_p2[28]}),
        .S({1'b0,1'b0,sub_ln68_1_fu_553_p2_carry__6_i_2_n_0,sub_ln68_1_fu_553_p2_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    sub_ln68_1_fu_553_p2_carry__6_i_1
       (.I0(mul_ln61_reg_814_reg_n_78),
        .I1(sub_ln68_1_fu_553_p2_carry__5_i_9_n_5),
        .O(sub_ln68_1_fu_553_p2_carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__6_i_2
       (.I0(sub_ln68_1_fu_553_p2_carry__5_i_9_n_4),
        .I1(mul_ln61_reg_814_reg_n_77),
        .I2(sub_ln68_1_fu_553_p2_carry__6_i_4_n_7),
        .I3(mul_ln61_reg_814_reg_n_76),
        .O(sub_ln68_1_fu_553_p2_carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    sub_ln68_1_fu_553_p2_carry__6_i_3
       (.I0(sub_ln68_1_fu_553_p2_carry__5_i_9_n_5),
        .I1(mul_ln61_reg_814_reg_n_78),
        .I2(sub_ln68_1_fu_553_p2_carry__5_i_9_n_4),
        .I3(mul_ln61_reg_814_reg_n_77),
        .O(sub_ln68_1_fu_553_p2_carry__6_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry__6_i_4
       (.CI(sub_ln68_1_fu_553_p2_carry__5_i_9_n_0),
        .CO(NLW_sub_ln68_1_fu_553_p2_carry__6_i_4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln68_1_fu_553_p2_carry__6_i_4_O_UNCONNECTED[3:1],sub_ln68_1_fu_553_p2_carry__6_i_4_n_7}),
        .S({1'b0,1'b0,1'b0,sub_ln68_1_fu_553_p2_carry__6_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry__6_i_5
       (.I0(mul_ln63_reg_820_reg_n_76),
        .O(sub_ln68_1_fu_553_p2_carry__6_i_5_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry_i_1
       (.I0(mul_ln61_reg_814_reg_n_103),
        .I1(sub_ln68_1_fu_553_p2_carry_i_8_n_6),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [1]),
        .O(sub_ln68_1_fu_553_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry_i_10
       (.I0(mul_ln63_reg_820_reg_n_101),
        .O(sub_ln68_1_fu_553_p2_carry_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry_i_11
       (.I0(mul_ln63_reg_820_reg_n_102),
        .O(sub_ln68_1_fu_553_p2_carry_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry_i_12
       (.I0(mul_ln63_reg_820_reg_n_103),
        .O(sub_ln68_1_fu_553_p2_carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry_i_13
       (.I0(mul_ln63_reg_820_reg_n_104),
        .O(sub_ln68_1_fu_553_p2_carry_i_13_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    sub_ln68_1_fu_553_p2_carry_i_2
       (.I0(mul_ln61_reg_814_reg_n_104),
        .I1(sub_ln68_1_fu_553_p2_carry_i_8_n_7),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [0]),
        .O(sub_ln68_1_fu_553_p2_carry_i_2_n_0));
  (* HLUTNM = "lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sub_ln68_1_fu_553_p2_carry_i_3
       (.I0(mul_ln63_reg_820_reg_n_105),
        .I1(mul_ln61_reg_814_reg_n_105),
        .O(sub_ln68_1_fu_553_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry_i_4
       (.I0(mul_ln61_reg_814_reg_n_102),
        .I1(sub_ln68_1_fu_553_p2_carry_i_8_n_5),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [2]),
        .I3(sub_ln68_1_fu_553_p2_carry_i_1_n_0),
        .O(sub_ln68_1_fu_553_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry_i_5
       (.I0(mul_ln61_reg_814_reg_n_103),
        .I1(sub_ln68_1_fu_553_p2_carry_i_8_n_6),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [1]),
        .I3(sub_ln68_1_fu_553_p2_carry_i_2_n_0),
        .O(sub_ln68_1_fu_553_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_ln68_1_fu_553_p2_carry_i_6
       (.I0(mul_ln61_reg_814_reg_n_104),
        .I1(sub_ln68_1_fu_553_p2_carry_i_8_n_7),
        .I2(\zext_ln68_cast_reg_764_reg[15]_0 [0]),
        .I3(sub_ln68_1_fu_553_p2_carry_i_3_n_0),
        .O(sub_ln68_1_fu_553_p2_carry_i_6_n_0));
  (* HLUTNM = "lutpair43" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln68_1_fu_553_p2_carry_i_7
       (.I0(mul_ln63_reg_820_reg_n_105),
        .I1(mul_ln61_reg_814_reg_n_105),
        .O(sub_ln68_1_fu_553_p2_carry_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_1_fu_553_p2_carry_i_8
       (.CI(1'b0),
        .CO({sub_ln68_1_fu_553_p2_carry_i_8_n_0,sub_ln68_1_fu_553_p2_carry_i_8_n_1,sub_ln68_1_fu_553_p2_carry_i_8_n_2,sub_ln68_1_fu_553_p2_carry_i_8_n_3}),
        .CYINIT(sub_ln68_1_fu_553_p2_carry_i_9_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln68_1_fu_553_p2_carry_i_8_n_4,sub_ln68_1_fu_553_p2_carry_i_8_n_5,sub_ln68_1_fu_553_p2_carry_i_8_n_6,sub_ln68_1_fu_553_p2_carry_i_8_n_7}),
        .S({sub_ln68_1_fu_553_p2_carry_i_10_n_0,sub_ln68_1_fu_553_p2_carry_i_11_n_0,sub_ln68_1_fu_553_p2_carry_i_12_n_0,sub_ln68_1_fu_553_p2_carry_i_13_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_1_fu_553_p2_carry_i_9
       (.I0(mul_ln63_reg_820_reg_n_105),
        .O(sub_ln68_1_fu_553_p2_carry_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_fu_510_p2_carry
       (.CI(1'b0),
        .CO({sub_ln68_fu_510_p2_carry_n_0,sub_ln68_fu_510_p2_carry_n_1,sub_ln68_fu_510_p2_carry_n_2,sub_ln68_fu_510_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_fu_510_p2_carry_i_1_n_0,sub_ln68_fu_510_p2_carry_i_2_n_0,sub_ln68_fu_510_p2_carry_i_3_n_0,phi_mul_fu_112_reg[0]}),
        .O(sub_ln68_fu_510_p20_out[3:0]),
        .S({sub_ln68_fu_510_p2_carry_i_4_n_0,sub_ln68_fu_510_p2_carry_i_5_n_0,sub_ln68_fu_510_p2_carry_i_6_n_0,sub_ln68_fu_510_p2_carry_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_fu_510_p2_carry__0
       (.CI(sub_ln68_fu_510_p2_carry_n_0),
        .CO({sub_ln68_fu_510_p2_carry__0_n_0,sub_ln68_fu_510_p2_carry__0_n_1,sub_ln68_fu_510_p2_carry__0_n_2,sub_ln68_fu_510_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_fu_510_p2_carry__0_i_1_n_0,sub_ln68_fu_510_p2_carry__0_i_2_n_0,sub_ln68_fu_510_p2_carry__0_i_3_n_0,sub_ln68_fu_510_p2_carry__0_i_4_n_0}),
        .O(sub_ln68_fu_510_p20_out[7:4]),
        .S({sub_ln68_fu_510_p2_carry__0_i_5_n_0,sub_ln68_fu_510_p2_carry__0_i_6_n_0,sub_ln68_fu_510_p2_carry__0_i_7_n_0,sub_ln68_fu_510_p2_carry__0_i_8_n_0}));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__0_i_1
       (.I0(mul_ln61_reg_814_reg_n_99),
        .I1(phi_mul_fu_112_reg[6]),
        .I2(zext_ln68_cast_reg_764_reg[6]),
        .O(sub_ln68_fu_510_p2_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__0_i_2
       (.I0(mul_ln61_reg_814_reg_n_100),
        .I1(phi_mul_fu_112_reg[5]),
        .I2(zext_ln68_cast_reg_764_reg[5]),
        .O(sub_ln68_fu_510_p2_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__0_i_3
       (.I0(mul_ln61_reg_814_reg_n_101),
        .I1(phi_mul_fu_112_reg[4]),
        .I2(zext_ln68_cast_reg_764_reg[4]),
        .O(sub_ln68_fu_510_p2_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__0_i_4
       (.I0(mul_ln61_reg_814_reg_n_102),
        .I1(phi_mul_fu_112_reg[3]),
        .I2(zext_ln68_cast_reg_764_reg[3]),
        .O(sub_ln68_fu_510_p2_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry__0_i_5
       (.I0(mul_ln61_reg_814_reg_n_98),
        .I1(phi_mul_fu_112_reg[7]),
        .I2(zext_ln68_cast_reg_764_reg[7]),
        .I3(sub_ln68_fu_510_p2_carry__0_i_1_n_0),
        .O(sub_ln68_fu_510_p2_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry__0_i_6
       (.I0(mul_ln61_reg_814_reg_n_99),
        .I1(phi_mul_fu_112_reg[6]),
        .I2(zext_ln68_cast_reg_764_reg[6]),
        .I3(sub_ln68_fu_510_p2_carry__0_i_2_n_0),
        .O(sub_ln68_fu_510_p2_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry__0_i_7
       (.I0(mul_ln61_reg_814_reg_n_100),
        .I1(phi_mul_fu_112_reg[5]),
        .I2(zext_ln68_cast_reg_764_reg[5]),
        .I3(sub_ln68_fu_510_p2_carry__0_i_3_n_0),
        .O(sub_ln68_fu_510_p2_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry__0_i_8
       (.I0(mul_ln61_reg_814_reg_n_101),
        .I1(phi_mul_fu_112_reg[4]),
        .I2(zext_ln68_cast_reg_764_reg[4]),
        .I3(sub_ln68_fu_510_p2_carry__0_i_4_n_0),
        .O(sub_ln68_fu_510_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_fu_510_p2_carry__1
       (.CI(sub_ln68_fu_510_p2_carry__0_n_0),
        .CO({sub_ln68_fu_510_p2_carry__1_n_0,sub_ln68_fu_510_p2_carry__1_n_1,sub_ln68_fu_510_p2_carry__1_n_2,sub_ln68_fu_510_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_fu_510_p2_carry__1_i_1_n_0,sub_ln68_fu_510_p2_carry__1_i_2_n_0,sub_ln68_fu_510_p2_carry__1_i_3_n_0,sub_ln68_fu_510_p2_carry__1_i_4_n_0}),
        .O(sub_ln68_fu_510_p20_out[11:8]),
        .S({sub_ln68_fu_510_p2_carry__1_i_5_n_0,sub_ln68_fu_510_p2_carry__1_i_6_n_0,sub_ln68_fu_510_p2_carry__1_i_7_n_0,sub_ln68_fu_510_p2_carry__1_i_8_n_0}));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__1_i_1
       (.I0(mul_ln61_reg_814_reg_n_95),
        .I1(phi_mul_fu_112_reg[10]),
        .I2(zext_ln68_cast_reg_764_reg[10]),
        .O(sub_ln68_fu_510_p2_carry__1_i_1_n_0));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__1_i_2
       (.I0(mul_ln61_reg_814_reg_n_96),
        .I1(phi_mul_fu_112_reg[9]),
        .I2(zext_ln68_cast_reg_764_reg[9]),
        .O(sub_ln68_fu_510_p2_carry__1_i_2_n_0));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__1_i_3
       (.I0(mul_ln61_reg_814_reg_n_97),
        .I1(phi_mul_fu_112_reg[8]),
        .I2(zext_ln68_cast_reg_764_reg[8]),
        .O(sub_ln68_fu_510_p2_carry__1_i_3_n_0));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__1_i_4
       (.I0(mul_ln61_reg_814_reg_n_98),
        .I1(phi_mul_fu_112_reg[7]),
        .I2(zext_ln68_cast_reg_764_reg[7]),
        .O(sub_ln68_fu_510_p2_carry__1_i_4_n_0));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry__1_i_5
       (.I0(mul_ln61_reg_814_reg_n_94),
        .I1(phi_mul_fu_112_reg[11]),
        .I2(zext_ln68_cast_reg_764_reg[11]),
        .I3(sub_ln68_fu_510_p2_carry__1_i_1_n_0),
        .O(sub_ln68_fu_510_p2_carry__1_i_5_n_0));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry__1_i_6
       (.I0(mul_ln61_reg_814_reg_n_95),
        .I1(phi_mul_fu_112_reg[10]),
        .I2(zext_ln68_cast_reg_764_reg[10]),
        .I3(sub_ln68_fu_510_p2_carry__1_i_2_n_0),
        .O(sub_ln68_fu_510_p2_carry__1_i_6_n_0));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry__1_i_7
       (.I0(mul_ln61_reg_814_reg_n_96),
        .I1(phi_mul_fu_112_reg[9]),
        .I2(zext_ln68_cast_reg_764_reg[9]),
        .I3(sub_ln68_fu_510_p2_carry__1_i_3_n_0),
        .O(sub_ln68_fu_510_p2_carry__1_i_7_n_0));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry__1_i_8
       (.I0(mul_ln61_reg_814_reg_n_97),
        .I1(phi_mul_fu_112_reg[8]),
        .I2(zext_ln68_cast_reg_764_reg[8]),
        .I3(sub_ln68_fu_510_p2_carry__1_i_4_n_0),
        .O(sub_ln68_fu_510_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_fu_510_p2_carry__2
       (.CI(sub_ln68_fu_510_p2_carry__1_n_0),
        .CO({sub_ln68_fu_510_p2_carry__2_n_0,sub_ln68_fu_510_p2_carry__2_n_1,sub_ln68_fu_510_p2_carry__2_n_2,sub_ln68_fu_510_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_fu_510_p2_carry__2_i_1_n_0,sub_ln68_fu_510_p2_carry__2_i_2_n_0,sub_ln68_fu_510_p2_carry__2_i_3_n_0,sub_ln68_fu_510_p2_carry__2_i_4_n_0}),
        .O(sub_ln68_fu_510_p20_out[15:12]),
        .S({sub_ln68_fu_510_p2_carry__2_i_5_n_0,sub_ln68_fu_510_p2_carry__2_i_6_n_0,sub_ln68_fu_510_p2_carry__2_i_7_n_0,sub_ln68_fu_510_p2_carry__2_i_8_n_0}));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__2_i_1
       (.I0(mul_ln61_reg_814_reg_n_91),
        .I1(phi_mul_fu_112_reg[14]),
        .I2(zext_ln68_cast_reg_764_reg[14]),
        .O(sub_ln68_fu_510_p2_carry__2_i_1_n_0));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__2_i_2
       (.I0(mul_ln61_reg_814_reg_n_92),
        .I1(phi_mul_fu_112_reg[13]),
        .I2(zext_ln68_cast_reg_764_reg[13]),
        .O(sub_ln68_fu_510_p2_carry__2_i_2_n_0));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__2_i_3
       (.I0(mul_ln61_reg_814_reg_n_93),
        .I1(phi_mul_fu_112_reg[12]),
        .I2(zext_ln68_cast_reg_764_reg[12]),
        .O(sub_ln68_fu_510_p2_carry__2_i_3_n_0));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__2_i_4
       (.I0(mul_ln61_reg_814_reg_n_94),
        .I1(phi_mul_fu_112_reg[11]),
        .I2(zext_ln68_cast_reg_764_reg[11]),
        .O(sub_ln68_fu_510_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry__2_i_5
       (.I0(sub_ln68_fu_510_p2_carry__2_i_1_n_0),
        .I1(phi_mul_fu_112_reg[15]),
        .I2(mul_ln61_reg_814_reg_n_90),
        .I3(zext_ln68_cast_reg_764_reg[15]),
        .O(sub_ln68_fu_510_p2_carry__2_i_5_n_0));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry__2_i_6
       (.I0(mul_ln61_reg_814_reg_n_91),
        .I1(phi_mul_fu_112_reg[14]),
        .I2(zext_ln68_cast_reg_764_reg[14]),
        .I3(sub_ln68_fu_510_p2_carry__2_i_2_n_0),
        .O(sub_ln68_fu_510_p2_carry__2_i_6_n_0));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry__2_i_7
       (.I0(mul_ln61_reg_814_reg_n_92),
        .I1(phi_mul_fu_112_reg[13]),
        .I2(zext_ln68_cast_reg_764_reg[13]),
        .I3(sub_ln68_fu_510_p2_carry__2_i_3_n_0),
        .O(sub_ln68_fu_510_p2_carry__2_i_7_n_0));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry__2_i_8
       (.I0(mul_ln61_reg_814_reg_n_93),
        .I1(phi_mul_fu_112_reg[12]),
        .I2(zext_ln68_cast_reg_764_reg[12]),
        .I3(sub_ln68_fu_510_p2_carry__2_i_4_n_0),
        .O(sub_ln68_fu_510_p2_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_fu_510_p2_carry__3
       (.CI(sub_ln68_fu_510_p2_carry__2_n_0),
        .CO({sub_ln68_fu_510_p2_carry__3_n_0,sub_ln68_fu_510_p2_carry__3_n_1,sub_ln68_fu_510_p2_carry__3_n_2,sub_ln68_fu_510_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_fu_510_p2_carry__3_i_1_n_0,sub_ln68_fu_510_p2_carry__3_i_2_n_0,sub_ln68_fu_510_p2_carry__3_i_3_n_0,sub_ln68_fu_510_p2_carry__3_i_4_n_0}),
        .O(sub_ln68_fu_510_p20_out[19:16]),
        .S({sub_ln68_fu_510_p2_carry__3_i_5_n_0,sub_ln68_fu_510_p2_carry__3_i_6_n_0,sub_ln68_fu_510_p2_carry__3_i_7_n_0,sub_ln68_fu_510_p2_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln68_fu_510_p2_carry__3_i_1
       (.I0(mul_ln61_reg_814_reg_n_87),
        .I1(phi_mul_fu_112_reg[18]),
        .O(sub_ln68_fu_510_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln68_fu_510_p2_carry__3_i_2
       (.I0(mul_ln61_reg_814_reg_n_88),
        .I1(phi_mul_fu_112_reg[17]),
        .O(sub_ln68_fu_510_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln68_fu_510_p2_carry__3_i_3
       (.I0(mul_ln61_reg_814_reg_n_89),
        .I1(phi_mul_fu_112_reg[16]),
        .O(sub_ln68_fu_510_p2_carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry__3_i_4
       (.I0(mul_ln61_reg_814_reg_n_90),
        .I1(phi_mul_fu_112_reg[15]),
        .I2(zext_ln68_cast_reg_764_reg[15]),
        .O(sub_ln68_fu_510_p2_carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    sub_ln68_fu_510_p2_carry__3_i_5
       (.I0(phi_mul_fu_112_reg[18]),
        .I1(mul_ln61_reg_814_reg_n_87),
        .I2(mul_ln61_reg_814_reg_n_86),
        .I3(phi_mul_fu_112_reg[19]),
        .O(sub_ln68_fu_510_p2_carry__3_i_5_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    sub_ln68_fu_510_p2_carry__3_i_6
       (.I0(phi_mul_fu_112_reg[17]),
        .I1(mul_ln61_reg_814_reg_n_88),
        .I2(mul_ln61_reg_814_reg_n_87),
        .I3(phi_mul_fu_112_reg[18]),
        .O(sub_ln68_fu_510_p2_carry__3_i_6_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    sub_ln68_fu_510_p2_carry__3_i_7
       (.I0(phi_mul_fu_112_reg[16]),
        .I1(mul_ln61_reg_814_reg_n_89),
        .I2(mul_ln61_reg_814_reg_n_88),
        .I3(phi_mul_fu_112_reg[17]),
        .O(sub_ln68_fu_510_p2_carry__3_i_7_n_0));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    sub_ln68_fu_510_p2_carry__3_i_8
       (.I0(zext_ln68_cast_reg_764_reg[15]),
        .I1(phi_mul_fu_112_reg[15]),
        .I2(mul_ln61_reg_814_reg_n_90),
        .I3(mul_ln61_reg_814_reg_n_89),
        .I4(phi_mul_fu_112_reg[16]),
        .O(sub_ln68_fu_510_p2_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_fu_510_p2_carry__4
       (.CI(sub_ln68_fu_510_p2_carry__3_n_0),
        .CO({sub_ln68_fu_510_p2_carry__4_n_0,sub_ln68_fu_510_p2_carry__4_n_1,sub_ln68_fu_510_p2_carry__4_n_2,sub_ln68_fu_510_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_fu_510_p2_carry__4_i_1_n_0,sub_ln68_fu_510_p2_carry__4_i_2_n_0,sub_ln68_fu_510_p2_carry__4_i_3_n_0,sub_ln68_fu_510_p2_carry__4_i_4_n_0}),
        .O(sub_ln68_fu_510_p20_out[23:20]),
        .S({sub_ln68_fu_510_p2_carry__4_i_5_n_0,sub_ln68_fu_510_p2_carry__4_i_6_n_0,sub_ln68_fu_510_p2_carry__4_i_7_n_0,sub_ln68_fu_510_p2_carry__4_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln68_fu_510_p2_carry__4_i_1
       (.I0(mul_ln61_reg_814_reg_n_83),
        .I1(phi_mul_fu_112_reg[22]),
        .O(sub_ln68_fu_510_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln68_fu_510_p2_carry__4_i_2
       (.I0(mul_ln61_reg_814_reg_n_84),
        .I1(phi_mul_fu_112_reg[21]),
        .O(sub_ln68_fu_510_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln68_fu_510_p2_carry__4_i_3
       (.I0(mul_ln61_reg_814_reg_n_85),
        .I1(phi_mul_fu_112_reg[20]),
        .O(sub_ln68_fu_510_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln68_fu_510_p2_carry__4_i_4
       (.I0(mul_ln61_reg_814_reg_n_86),
        .I1(phi_mul_fu_112_reg[19]),
        .O(sub_ln68_fu_510_p2_carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    sub_ln68_fu_510_p2_carry__4_i_5
       (.I0(phi_mul_fu_112_reg[22]),
        .I1(mul_ln61_reg_814_reg_n_83),
        .I2(mul_ln61_reg_814_reg_n_82),
        .I3(phi_mul_fu_112_reg[23]),
        .O(sub_ln68_fu_510_p2_carry__4_i_5_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    sub_ln68_fu_510_p2_carry__4_i_6
       (.I0(phi_mul_fu_112_reg[21]),
        .I1(mul_ln61_reg_814_reg_n_84),
        .I2(mul_ln61_reg_814_reg_n_83),
        .I3(phi_mul_fu_112_reg[22]),
        .O(sub_ln68_fu_510_p2_carry__4_i_6_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    sub_ln68_fu_510_p2_carry__4_i_7
       (.I0(phi_mul_fu_112_reg[20]),
        .I1(mul_ln61_reg_814_reg_n_85),
        .I2(mul_ln61_reg_814_reg_n_84),
        .I3(phi_mul_fu_112_reg[21]),
        .O(sub_ln68_fu_510_p2_carry__4_i_7_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    sub_ln68_fu_510_p2_carry__4_i_8
       (.I0(phi_mul_fu_112_reg[19]),
        .I1(mul_ln61_reg_814_reg_n_86),
        .I2(mul_ln61_reg_814_reg_n_85),
        .I3(phi_mul_fu_112_reg[20]),
        .O(sub_ln68_fu_510_p2_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_fu_510_p2_carry__5
       (.CI(sub_ln68_fu_510_p2_carry__4_n_0),
        .CO({sub_ln68_fu_510_p2_carry__5_n_0,sub_ln68_fu_510_p2_carry__5_n_1,sub_ln68_fu_510_p2_carry__5_n_2,sub_ln68_fu_510_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln68_fu_510_p2_carry__5_i_1_n_0,sub_ln68_fu_510_p2_carry__5_i_2_n_0,sub_ln68_fu_510_p2_carry__5_i_3_n_0,sub_ln68_fu_510_p2_carry__5_i_4_n_0}),
        .O(sub_ln68_fu_510_p20_out[27:24]),
        .S({sub_ln68_fu_510_p2_carry__5_i_5_n_0,sub_ln68_fu_510_p2_carry__5_i_6_n_0,sub_ln68_fu_510_p2_carry__5_i_7_n_0,sub_ln68_fu_510_p2_carry__5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln68_fu_510_p2_carry__5_i_1
       (.I0(mul_ln61_reg_814_reg_n_79),
        .I1(phi_mul_fu_112_reg[26]),
        .O(sub_ln68_fu_510_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln68_fu_510_p2_carry__5_i_2
       (.I0(mul_ln61_reg_814_reg_n_80),
        .I1(phi_mul_fu_112_reg[25]),
        .O(sub_ln68_fu_510_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln68_fu_510_p2_carry__5_i_3
       (.I0(mul_ln61_reg_814_reg_n_81),
        .I1(phi_mul_fu_112_reg[24]),
        .O(sub_ln68_fu_510_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln68_fu_510_p2_carry__5_i_4
       (.I0(mul_ln61_reg_814_reg_n_82),
        .I1(phi_mul_fu_112_reg[23]),
        .O(sub_ln68_fu_510_p2_carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    sub_ln68_fu_510_p2_carry__5_i_5
       (.I0(phi_mul_fu_112_reg[26]),
        .I1(mul_ln61_reg_814_reg_n_79),
        .I2(mul_ln61_reg_814_reg_n_78),
        .I3(phi_mul_fu_112_reg[27]),
        .O(sub_ln68_fu_510_p2_carry__5_i_5_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    sub_ln68_fu_510_p2_carry__5_i_6
       (.I0(phi_mul_fu_112_reg[25]),
        .I1(mul_ln61_reg_814_reg_n_80),
        .I2(mul_ln61_reg_814_reg_n_79),
        .I3(phi_mul_fu_112_reg[26]),
        .O(sub_ln68_fu_510_p2_carry__5_i_6_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    sub_ln68_fu_510_p2_carry__5_i_7
       (.I0(phi_mul_fu_112_reg[24]),
        .I1(mul_ln61_reg_814_reg_n_81),
        .I2(mul_ln61_reg_814_reg_n_80),
        .I3(phi_mul_fu_112_reg[25]),
        .O(sub_ln68_fu_510_p2_carry__5_i_7_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    sub_ln68_fu_510_p2_carry__5_i_8
       (.I0(phi_mul_fu_112_reg[23]),
        .I1(mul_ln61_reg_814_reg_n_82),
        .I2(mul_ln61_reg_814_reg_n_81),
        .I3(phi_mul_fu_112_reg[24]),
        .O(sub_ln68_fu_510_p2_carry__5_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln68_fu_510_p2_carry__6
       (.CI(sub_ln68_fu_510_p2_carry__5_n_0),
        .CO({NLW_sub_ln68_fu_510_p2_carry__6_CO_UNCONNECTED[3:1],sub_ln68_fu_510_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sub_ln68_fu_510_p2_carry__6_i_1_n_0}),
        .O({NLW_sub_ln68_fu_510_p2_carry__6_O_UNCONNECTED[3:2],mul_ln61_reg_814_reg_0,sub_ln68_fu_510_p20_out[28]}),
        .S({1'b0,1'b0,sub_ln68_fu_510_p2_carry__6_i_2_n_0,sub_ln68_fu_510_p2_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    sub_ln68_fu_510_p2_carry__6_i_1
       (.I0(mul_ln61_reg_814_reg_n_78),
        .I1(phi_mul_fu_112_reg[27]),
        .O(sub_ln68_fu_510_p2_carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    sub_ln68_fu_510_p2_carry__6_i_2
       (.I0(mul_ln61_reg_814_reg_n_77),
        .I1(phi_mul_fu_112_reg[28]),
        .I2(mul_ln61_reg_814_reg_n_76),
        .I3(phi_mul_fu_112_reg[29]),
        .O(sub_ln68_fu_510_p2_carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    sub_ln68_fu_510_p2_carry__6_i_3
       (.I0(phi_mul_fu_112_reg[27]),
        .I1(mul_ln61_reg_814_reg_n_78),
        .I2(phi_mul_fu_112_reg[28]),
        .I3(mul_ln61_reg_814_reg_n_77),
        .O(sub_ln68_fu_510_p2_carry__6_i_3_n_0));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry_i_1
       (.I0(mul_ln61_reg_814_reg_n_103),
        .I1(phi_mul_fu_112_reg[2]),
        .I2(zext_ln68_cast_reg_764_reg[2]),
        .O(sub_ln68_fu_510_p2_carry_i_1_n_0));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    sub_ln68_fu_510_p2_carry_i_2
       (.I0(mul_ln61_reg_814_reg_n_104),
        .I1(phi_mul_fu_112_reg[1]),
        .I2(zext_ln68_cast_reg_764_reg[1]),
        .O(sub_ln68_fu_510_p2_carry_i_2_n_0));
  (* HLUTNM = "lutpair28" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln68_fu_510_p2_carry_i_3
       (.I0(phi_mul_fu_112_reg[0]),
        .O(sub_ln68_fu_510_p2_carry_i_3_n_0));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry_i_4
       (.I0(mul_ln61_reg_814_reg_n_102),
        .I1(phi_mul_fu_112_reg[3]),
        .I2(zext_ln68_cast_reg_764_reg[3]),
        .I3(sub_ln68_fu_510_p2_carry_i_1_n_0),
        .O(sub_ln68_fu_510_p2_carry_i_4_n_0));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry_i_5
       (.I0(mul_ln61_reg_814_reg_n_103),
        .I1(phi_mul_fu_112_reg[2]),
        .I2(zext_ln68_cast_reg_764_reg[2]),
        .I3(sub_ln68_fu_510_p2_carry_i_2_n_0),
        .O(sub_ln68_fu_510_p2_carry_i_5_n_0));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    sub_ln68_fu_510_p2_carry_i_6
       (.I0(mul_ln61_reg_814_reg_n_104),
        .I1(phi_mul_fu_112_reg[1]),
        .I2(zext_ln68_cast_reg_764_reg[1]),
        .I3(sub_ln68_fu_510_p2_carry_i_3_n_0),
        .O(sub_ln68_fu_510_p2_carry_i_6_n_0));
  (* HLUTNM = "lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    sub_ln68_fu_510_p2_carry_i_7
       (.I0(phi_mul_fu_112_reg[0]),
        .I1(mul_ln61_reg_814_reg_n_105),
        .O(sub_ln68_fu_510_p2_carry_i_7_n_0));
  FDRE \t_2_reg_776_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[0]),
        .Q(t_2_reg_776[0]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[10]),
        .Q(t_2_reg_776[10]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[11]),
        .Q(t_2_reg_776[11]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[12]),
        .Q(t_2_reg_776[12]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[13]),
        .Q(t_2_reg_776[13]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[14]),
        .Q(t_2_reg_776[14]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[15]),
        .Q(t_2_reg_776[15]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[1]),
        .Q(t_2_reg_776[1]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[2]),
        .Q(t_2_reg_776[2]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[3]),
        .Q(t_2_reg_776[3]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[4]),
        .Q(t_2_reg_776[4]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[5]),
        .Q(t_2_reg_776[5]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[6]),
        .Q(t_2_reg_776[6]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[7]),
        .Q(t_2_reg_776[7]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[8]),
        .Q(t_2_reg_776[8]),
        .R(1'b0));
  FDRE \t_2_reg_776_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(p_0_in[9]),
        .Q(t_2_reg_776[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h45400000)) 
    \t_fu_116[15]_i_2 
       (.I0(mul_32s_32s_32_2_1_U2_n_1),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(icmp_ln186_fu_319_p2),
        .O(t_fu_116));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[0]),
        .Q(\t_fu_116_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[10] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[10]),
        .Q(\t_fu_116_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[11] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[11]),
        .Q(\t_fu_116_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[12] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[12]),
        .Q(\t_fu_116_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[13] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[13]),
        .Q(\t_fu_116_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[14] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[14]),
        .Q(\t_fu_116_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[15] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[15]),
        .Q(\t_fu_116_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[1]),
        .Q(\t_fu_116_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[2]),
        .Q(\t_fu_116_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[3]),
        .Q(\t_fu_116_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[4]),
        .Q(\t_fu_116_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[5]),
        .Q(\t_fu_116_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[6]),
        .Q(\t_fu_116_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[7]),
        .Q(\t_fu_116_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[8]),
        .Q(\t_fu_116_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(t_fu_116),
        .D(k_fu_325_p2[9]),
        .Q(\t_fu_116_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_84));
  FDRE \trunc_ln3_reg_809_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[2]),
        .Q(trunc_ln3_reg_809[0]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[12]),
        .Q(trunc_ln3_reg_809[10]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[13]),
        .Q(trunc_ln3_reg_809[11]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[14]),
        .Q(trunc_ln3_reg_809[12]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[15]),
        .Q(trunc_ln3_reg_809[13]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[16]),
        .Q(trunc_ln3_reg_809[14]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[17]),
        .Q(trunc_ln3_reg_809[15]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[18]),
        .Q(trunc_ln3_reg_809[16]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[19]),
        .Q(trunc_ln3_reg_809[17]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[20]),
        .Q(trunc_ln3_reg_809[18]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[21]),
        .Q(trunc_ln3_reg_809[19]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[3]),
        .Q(trunc_ln3_reg_809[1]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[22]),
        .Q(trunc_ln3_reg_809[20]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[23]),
        .Q(trunc_ln3_reg_809[21]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[24]),
        .Q(trunc_ln3_reg_809[22]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[25]),
        .Q(trunc_ln3_reg_809[23]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[26]),
        .Q(trunc_ln3_reg_809[24]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[27]),
        .Q(trunc_ln3_reg_809[25]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[28]),
        .Q(trunc_ln3_reg_809[26]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[29]),
        .Q(trunc_ln3_reg_809[27]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[30]),
        .Q(trunc_ln3_reg_809[28]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[31]),
        .Q(trunc_ln3_reg_809[29]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[4]),
        .Q(trunc_ln3_reg_809[2]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[5]),
        .Q(trunc_ln3_reg_809[3]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[6]),
        .Q(trunc_ln3_reg_809[4]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[7]),
        .Q(trunc_ln3_reg_809[5]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[8]),
        .Q(trunc_ln3_reg_809[6]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[9]),
        .Q(trunc_ln3_reg_809[7]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[10]),
        .Q(trunc_ln3_reg_809[8]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_809_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln40_2_fu_409_p2[11]),
        .Q(trunc_ln3_reg_809[9]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[2]),
        .Q(trunc_ln40_1_reg_831[0]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[12]),
        .Q(trunc_ln40_1_reg_831[10]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[13]),
        .Q(trunc_ln40_1_reg_831[11]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[14]),
        .Q(trunc_ln40_1_reg_831[12]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[15]),
        .Q(trunc_ln40_1_reg_831[13]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[16]),
        .Q(trunc_ln40_1_reg_831[14]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[17]),
        .Q(trunc_ln40_1_reg_831[15]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[16] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[18]),
        .Q(trunc_ln40_1_reg_831[16]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[17] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[19]),
        .Q(trunc_ln40_1_reg_831[17]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[18] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[20]),
        .Q(trunc_ln40_1_reg_831[18]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[19] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[21]),
        .Q(trunc_ln40_1_reg_831[19]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[3]),
        .Q(trunc_ln40_1_reg_831[1]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[20] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[22]),
        .Q(trunc_ln40_1_reg_831[20]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[21] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[23]),
        .Q(trunc_ln40_1_reg_831[21]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[22] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[24]),
        .Q(trunc_ln40_1_reg_831[22]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[23] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[25]),
        .Q(trunc_ln40_1_reg_831[23]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[24] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[26]),
        .Q(trunc_ln40_1_reg_831[24]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[25] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[27]),
        .Q(trunc_ln40_1_reg_831[25]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[26] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[28]),
        .Q(trunc_ln40_1_reg_831[26]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[27] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[29]),
        .Q(trunc_ln40_1_reg_831[27]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[28] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[30]),
        .Q(trunc_ln40_1_reg_831[28]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[29] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[31]),
        .Q(trunc_ln40_1_reg_831[29]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[4]),
        .Q(trunc_ln40_1_reg_831[2]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[5]),
        .Q(trunc_ln40_1_reg_831[3]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[6]),
        .Q(trunc_ln40_1_reg_831[4]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[7]),
        .Q(trunc_ln40_1_reg_831[5]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[8]),
        .Q(trunc_ln40_1_reg_831[6]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[9]),
        .Q(trunc_ln40_1_reg_831[7]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[10]),
        .Q(trunc_ln40_1_reg_831[8]),
        .R(1'b0));
  FDRE \trunc_ln40_1_reg_831_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln40_4_fu_483_p2[11]),
        .Q(trunc_ln40_1_reg_831[9]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[2]),
        .Q(trunc_ln4_reg_836[0]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[12]),
        .Q(trunc_ln4_reg_836[10]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[13]),
        .Q(trunc_ln4_reg_836[11]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[14]),
        .Q(trunc_ln4_reg_836[12]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[15]),
        .Q(trunc_ln4_reg_836[13]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[16]),
        .Q(trunc_ln4_reg_836[14]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[17]),
        .Q(trunc_ln4_reg_836[15]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[16] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[18]),
        .Q(trunc_ln4_reg_836[16]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[17] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[19]),
        .Q(trunc_ln4_reg_836[17]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[18] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[20]),
        .Q(trunc_ln4_reg_836[18]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[19] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[21]),
        .Q(trunc_ln4_reg_836[19]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[3]),
        .Q(trunc_ln4_reg_836[1]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[20] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[22]),
        .Q(trunc_ln4_reg_836[20]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[21] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[23]),
        .Q(trunc_ln4_reg_836[21]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[22] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[24]),
        .Q(trunc_ln4_reg_836[22]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[23] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[25]),
        .Q(trunc_ln4_reg_836[23]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[24] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[26]),
        .Q(trunc_ln4_reg_836[24]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[25] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[27]),
        .Q(trunc_ln4_reg_836[25]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[26] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[28]),
        .Q(trunc_ln4_reg_836[26]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[27] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[29]),
        .Q(trunc_ln4_reg_836[27]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[28] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[30]),
        .Q(trunc_ln4_reg_836[28]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[29] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[31]),
        .Q(trunc_ln4_reg_836[29]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[4]),
        .Q(trunc_ln4_reg_836[2]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[5]),
        .Q(trunc_ln4_reg_836[3]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[6]),
        .Q(trunc_ln4_reg_836[4]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[7]),
        .Q(trunc_ln4_reg_836[5]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[8]),
        .Q(trunc_ln4_reg_836[6]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[9]),
        .Q(trunc_ln4_reg_836[7]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[10]),
        .Q(trunc_ln4_reg_836[8]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_836_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_fu_524_p2[11]),
        .Q(trunc_ln4_reg_836[9]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[2]),
        .Q(trunc_ln68_1_reg_841[0]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[12]),
        .Q(trunc_ln68_1_reg_841[10]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[13]),
        .Q(trunc_ln68_1_reg_841[11]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[14]),
        .Q(trunc_ln68_1_reg_841[12]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[15]),
        .Q(trunc_ln68_1_reg_841[13]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[16]),
        .Q(trunc_ln68_1_reg_841[14]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[17]),
        .Q(trunc_ln68_1_reg_841[15]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[16] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[18]),
        .Q(trunc_ln68_1_reg_841[16]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[17] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[19]),
        .Q(trunc_ln68_1_reg_841[17]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[18] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[20]),
        .Q(trunc_ln68_1_reg_841[18]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[19] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[21]),
        .Q(trunc_ln68_1_reg_841[19]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[3]),
        .Q(trunc_ln68_1_reg_841[1]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[20] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[22]),
        .Q(trunc_ln68_1_reg_841[20]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[21] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[23]),
        .Q(trunc_ln68_1_reg_841[21]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[22] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[24]),
        .Q(trunc_ln68_1_reg_841[22]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[23] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[25]),
        .Q(trunc_ln68_1_reg_841[23]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[24] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[26]),
        .Q(trunc_ln68_1_reg_841[24]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[25] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[27]),
        .Q(trunc_ln68_1_reg_841[25]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[26] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[28]),
        .Q(trunc_ln68_1_reg_841[26]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[27] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[29]),
        .Q(trunc_ln68_1_reg_841[27]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[28] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[30]),
        .Q(trunc_ln68_1_reg_841[28]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[29] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[31]),
        .Q(trunc_ln68_1_reg_841[29]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[4]),
        .Q(trunc_ln68_1_reg_841[2]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[5]),
        .Q(trunc_ln68_1_reg_841[3]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[6]),
        .Q(trunc_ln68_1_reg_841[4]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[7]),
        .Q(trunc_ln68_1_reg_841[5]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[8]),
        .Q(trunc_ln68_1_reg_841[6]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[9]),
        .Q(trunc_ln68_1_reg_841[7]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[10]),
        .Q(trunc_ln68_1_reg_841[8]),
        .R(1'b0));
  FDRE \trunc_ln68_1_reg_841_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(add_ln68_1_fu_566_p2[11]),
        .Q(trunc_ln68_1_reg_841[9]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[0]),
        .Q(value_a_2_reg_869[0]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[10]),
        .Q(value_a_2_reg_869[10]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[11]),
        .Q(value_a_2_reg_869[11]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[12]),
        .Q(value_a_2_reg_869[12]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[13]),
        .Q(value_a_2_reg_869[13]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[14]),
        .Q(value_a_2_reg_869[14]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[15]),
        .Q(value_a_2_reg_869[15]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[16]),
        .Q(value_a_2_reg_869[16]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[17]),
        .Q(value_a_2_reg_869[17]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[18]),
        .Q(value_a_2_reg_869[18]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[19]),
        .Q(value_a_2_reg_869[19]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[1]),
        .Q(value_a_2_reg_869[1]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[20]),
        .Q(value_a_2_reg_869[20]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[21]),
        .Q(value_a_2_reg_869[21]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[22]),
        .Q(value_a_2_reg_869[22]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[23]),
        .Q(value_a_2_reg_869[23]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[24]),
        .Q(value_a_2_reg_869[24]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[25]),
        .Q(value_a_2_reg_869[25]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[26]),
        .Q(value_a_2_reg_869[26]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[27]),
        .Q(value_a_2_reg_869[27]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[28]),
        .Q(value_a_2_reg_869[28]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[29]),
        .Q(value_a_2_reg_869[29]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[2]),
        .Q(value_a_2_reg_869[2]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[30]),
        .Q(value_a_2_reg_869[30]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[31]),
        .Q(value_a_2_reg_869[31]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[3]),
        .Q(value_a_2_reg_869[3]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[4]),
        .Q(value_a_2_reg_869[4]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[5]),
        .Q(value_a_2_reg_869[5]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[6]),
        .Q(value_a_2_reg_869[6]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[7]),
        .Q(value_a_2_reg_869[7]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[8]),
        .Q(value_a_2_reg_869[8]),
        .R(1'b0));
  FDRE \value_a_2_reg_869_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[9]),
        .Q(value_a_2_reg_869[9]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[0]),
        .Q(value_a_reg_864[0]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[10]),
        .Q(value_a_reg_864[10]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[11]),
        .Q(value_a_reg_864[11]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[12]),
        .Q(value_a_reg_864[12]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[13]),
        .Q(value_a_reg_864[13]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[14]),
        .Q(value_a_reg_864[14]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[15]),
        .Q(value_a_reg_864[15]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[16] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[16]),
        .Q(value_a_reg_864[16]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[17] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[17]),
        .Q(value_a_reg_864[17]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[18] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[18]),
        .Q(value_a_reg_864[18]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[19] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[19]),
        .Q(value_a_reg_864[19]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[1]),
        .Q(value_a_reg_864[1]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[20] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[20]),
        .Q(value_a_reg_864[20]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[21] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[21]),
        .Q(value_a_reg_864[21]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[22] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[22]),
        .Q(value_a_reg_864[22]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[23] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[23]),
        .Q(value_a_reg_864[23]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[24] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[24]),
        .Q(value_a_reg_864[24]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[25] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[25]),
        .Q(value_a_reg_864[25]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[26] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[26]),
        .Q(value_a_reg_864[26]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[27] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[27]),
        .Q(value_a_reg_864[27]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[28] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[28]),
        .Q(value_a_reg_864[28]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[29] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[29]),
        .Q(value_a_reg_864[29]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[2]),
        .Q(value_a_reg_864[2]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[30] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[30]),
        .Q(value_a_reg_864[30]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[31] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[31]),
        .Q(value_a_reg_864[31]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[3]),
        .Q(value_a_reg_864[3]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[4]),
        .Q(value_a_reg_864[4]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[5]),
        .Q(value_a_reg_864[5]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[6]),
        .Q(value_a_reg_864[6]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[7]),
        .Q(value_a_reg_864[7]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[8]),
        .Q(value_a_reg_864[8]),
        .R(1'b0));
  FDRE \value_a_reg_864_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(dout[9]),
        .Q(value_a_reg_864[9]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[0]),
        .Q(value_b_2_reg_879[0]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[10]),
        .Q(value_b_2_reg_879[10]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[11]),
        .Q(value_b_2_reg_879[11]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[12]),
        .Q(value_b_2_reg_879[12]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[13]),
        .Q(value_b_2_reg_879[13]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[14]),
        .Q(value_b_2_reg_879[14]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[15]),
        .Q(value_b_2_reg_879[15]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[16] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[16]),
        .Q(value_b_2_reg_879[16]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[17] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[17]),
        .Q(value_b_2_reg_879[17]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[18] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[18]),
        .Q(value_b_2_reg_879[18]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[19] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[19]),
        .Q(value_b_2_reg_879[19]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[1]),
        .Q(value_b_2_reg_879[1]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[20] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[20]),
        .Q(value_b_2_reg_879[20]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[21] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[21]),
        .Q(value_b_2_reg_879[21]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[22] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[22]),
        .Q(value_b_2_reg_879[22]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[23] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[23]),
        .Q(value_b_2_reg_879[23]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[24] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[24]),
        .Q(value_b_2_reg_879[24]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[25] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[25]),
        .Q(value_b_2_reg_879[25]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[26] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[26]),
        .Q(value_b_2_reg_879[26]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[27] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[27]),
        .Q(value_b_2_reg_879[27]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[28] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[28]),
        .Q(value_b_2_reg_879[28]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[29] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[29]),
        .Q(value_b_2_reg_879[29]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[2]),
        .Q(value_b_2_reg_879[2]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[30] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[30]),
        .Q(value_b_2_reg_879[30]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[31] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[31]),
        .Q(value_b_2_reg_879[31]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[3]),
        .Q(value_b_2_reg_879[3]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[4]),
        .Q(value_b_2_reg_879[4]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[5]),
        .Q(value_b_2_reg_879[5]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[6]),
        .Q(value_b_2_reg_879[6]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[7]),
        .Q(value_b_2_reg_879[7]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[8]),
        .Q(value_b_2_reg_879[8]),
        .R(1'b0));
  FDRE \value_b_2_reg_879_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(ready_for_outstanding_reg_0[9]),
        .Q(value_b_2_reg_879[9]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[0]),
        .Q(value_b_reg_874[0]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[10]),
        .Q(value_b_reg_874[10]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[11]),
        .Q(value_b_reg_874[11]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[12]),
        .Q(value_b_reg_874[12]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[13]),
        .Q(value_b_reg_874[13]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[14]),
        .Q(value_b_reg_874[14]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[15]),
        .Q(value_b_reg_874[15]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[16]),
        .Q(value_b_reg_874[16]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[17]),
        .Q(value_b_reg_874[17]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[18]),
        .Q(value_b_reg_874[18]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[19]),
        .Q(value_b_reg_874[19]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[1]),
        .Q(value_b_reg_874[1]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[20]),
        .Q(value_b_reg_874[20]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[21]),
        .Q(value_b_reg_874[21]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[22]),
        .Q(value_b_reg_874[22]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[23]),
        .Q(value_b_reg_874[23]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[24]),
        .Q(value_b_reg_874[24]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[25]),
        .Q(value_b_reg_874[25]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[26]),
        .Q(value_b_reg_874[26]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[27]),
        .Q(value_b_reg_874[27]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[28]),
        .Q(value_b_reg_874[28]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[29]),
        .Q(value_b_reg_874[29]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[2]),
        .Q(value_b_reg_874[2]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[30]),
        .Q(value_b_reg_874[30]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[31]),
        .Q(value_b_reg_874[31]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[3]),
        .Q(value_b_reg_874[3]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[4]),
        .Q(value_b_reg_874[4]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[5]),
        .Q(value_b_reg_874[5]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[6]),
        .Q(value_b_reg_874[6]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[7]),
        .Q(value_b_reg_874[7]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[8]),
        .Q(value_b_reg_874[8]),
        .R(1'b0));
  FDRE \value_b_reg_874_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[9]),
        .Q(value_b_reg_874[9]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [9]),
        .Q(zext_ln68_cast_reg_764_reg[10]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [10]),
        .Q(zext_ln68_cast_reg_764_reg[11]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [11]),
        .Q(zext_ln68_cast_reg_764_reg[12]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [12]),
        .Q(zext_ln68_cast_reg_764_reg[13]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [13]),
        .Q(zext_ln68_cast_reg_764_reg[14]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [14]),
        .Q(zext_ln68_cast_reg_764_reg[15]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [0]),
        .Q(zext_ln68_cast_reg_764_reg[1]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [1]),
        .Q(zext_ln68_cast_reg_764_reg[2]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [2]),
        .Q(zext_ln68_cast_reg_764_reg[3]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [3]),
        .Q(zext_ln68_cast_reg_764_reg[4]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [4]),
        .Q(zext_ln68_cast_reg_764_reg[5]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [5]),
        .Q(zext_ln68_cast_reg_764_reg[6]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [6]),
        .Q(zext_ln68_cast_reg_764_reg[7]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [7]),
        .Q(zext_ln68_cast_reg_764_reg[8]),
        .R(1'b0));
  FDRE \zext_ln68_cast_reg_764_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_1121),
        .D(\zext_ln68_cast_reg_764_reg[15]_0 [8]),
        .Q(zext_ln68_cast_reg_764_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Block_entry_proc_proc
   (ap_return_preg,
    ap_done_reg,
    ap_done_reg_reg_0,
    ap_rst_n_inv,
    Block_entry_proc_proc_U0_ap_return,
    ap_clk,
    ap_done_reg_reg_1,
    Block_entry_proc_proc_U0_ap_start);
  output [0:0]ap_return_preg;
  output ap_done_reg;
  output ap_done_reg_reg_0;
  input ap_rst_n_inv;
  input [0:0]Block_entry_proc_proc_U0_ap_return;
  input ap_clk;
  input ap_done_reg_reg_1;
  input Block_entry_proc_proc_U0_ap_start;

  wire [0:0]Block_entry_proc_proc_U0_ap_return;
  wire Block_entry_proc_proc_U0_ap_start;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire [0:0]ap_return_preg;
  wire ap_rst_n_inv;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_return_preg[1]_i_2 
       (.I0(ap_done_reg),
        .I1(Block_entry_proc_proc_U0_ap_start),
        .O(ap_done_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry_proc_proc_U0_ap_return),
        .Q(ap_return_preg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ap_s_axi
   (interrupt,
    \int_m_reg[8]_0 ,
    Q,
    S,
    \int_m_reg[15]_0 ,
    \int_m_reg[12]_0 ,
    D,
    \int_m_reg[15]_1 ,
    ap_NS_fsm18_out,
    Block_entry48_proc_U0_ap_start,
    \int_b0_q_reg[0]_0 ,
    \int_b0_q_reg[15]_0 ,
    DI,
    \int_b0_q_reg[15]_1 ,
    CO,
    \int_m_reg[15]_2 ,
    \int_addr_c0_reg[4] ,
    \int_addr_c0_reg[8] ,
    \int_addr_c0_reg[12] ,
    \int_addr_c0_reg[16] ,
    \int_addr_c0_reg[18] ,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_ap_RVALID,
    E,
    \FSM_onehot_wstate_reg[2]_0 ,
    \waddr_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_ap_BVALID,
    \s_axi_ap_WDATA[15] ,
    \s_axi_ap_WDATA[15]_0 ,
    s_axi_ap_RDATA,
    ap_rst_n_inv,
    ap_idle,
    ap_clk,
    P,
    ap_done_reg,
    \int_ap_return_reg[1]_0 ,
    \trunc_ln1_reg_233_reg[18] ,
    \trunc_ln1_reg_233_reg[18]_0 ,
    s_axi_ap_ARVALID,
    s_axi_ap_RREADY,
    s_axi_ap_ARADDR,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_WVALID,
    s_axi_ap_AWVALID,
    s_axi_ap_BREADY,
    ap_sync_done,
    Block_entry_proc_proc_U0_ap_start,
    s_axi_ap_AWADDR,
    Block_entry_proc_proc_U0_ap_return,
    ap_done_reg_0);
  output interrupt;
  output [3:0]\int_m_reg[8]_0 ;
  output [15:0]Q;
  output [3:0]S;
  output [2:0]\int_m_reg[15]_0 ;
  output [3:0]\int_m_reg[12]_0 ;
  output [0:0]D;
  output [0:0]\int_m_reg[15]_1 ;
  output ap_NS_fsm18_out;
  output Block_entry48_proc_U0_ap_start;
  output \int_b0_q_reg[0]_0 ;
  output [15:0]\int_b0_q_reg[15]_0 ;
  output [0:0]DI;
  output [15:0]\int_b0_q_reg[15]_1 ;
  output [0:0]CO;
  output [16:0]\int_m_reg[15]_2 ;
  output [2:0]\int_addr_c0_reg[4] ;
  output [3:0]\int_addr_c0_reg[8] ;
  output [3:0]\int_addr_c0_reg[12] ;
  output [3:0]\int_addr_c0_reg[16] ;
  output [1:0]\int_addr_c0_reg[18] ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_ap_RVALID;
  output [0:0]E;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [0:0]\waddr_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_ap_BVALID;
  output [14:0]\s_axi_ap_WDATA[15] ;
  output [14:0]\s_axi_ap_WDATA[15]_0 ;
  output [15:0]s_axi_ap_RDATA;
  input ap_rst_n_inv;
  input ap_idle;
  input ap_clk;
  input [0:0]P;
  input ap_done_reg;
  input [1:0]\int_ap_return_reg[1]_0 ;
  input [15:0]\trunc_ln1_reg_233_reg[18] ;
  input [16:0]\trunc_ln1_reg_233_reg[18]_0 ;
  input s_axi_ap_ARVALID;
  input s_axi_ap_RREADY;
  input [5:0]s_axi_ap_ARADDR;
  input [15:0]s_axi_ap_WDATA;
  input [1:0]s_axi_ap_WSTRB;
  input s_axi_ap_WVALID;
  input s_axi_ap_AWVALID;
  input s_axi_ap_BREADY;
  input ap_sync_done;
  input Block_entry_proc_proc_U0_ap_start;
  input [5:0]s_axi_ap_AWADDR;
  input [0:0]Block_entry_proc_proc_U0_ap_return;
  input ap_done_reg_0;

  wire Block_entry48_proc_U0_ap_start;
  wire [0:0]Block_entry_proc_proc_U0_ap_return;
  wire Block_entry_proc_proc_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]P;
  wire [15:0]Q;
  wire [3:0]S;
  wire [15:0]a0_p;
  wire add_ln93_2_fu_172_p2_carry__0_i_1_n_0;
  wire add_ln93_2_fu_172_p2_carry__0_i_1_n_1;
  wire add_ln93_2_fu_172_p2_carry__0_i_1_n_2;
  wire add_ln93_2_fu_172_p2_carry__0_i_1_n_3;
  wire add_ln93_2_fu_172_p2_carry__1_i_1_n_0;
  wire add_ln93_2_fu_172_p2_carry__1_i_1_n_1;
  wire add_ln93_2_fu_172_p2_carry__1_i_1_n_2;
  wire add_ln93_2_fu_172_p2_carry__1_i_1_n_3;
  wire add_ln93_2_fu_172_p2_carry__2_i_1_n_1;
  wire add_ln93_2_fu_172_p2_carry__2_i_1_n_2;
  wire add_ln93_2_fu_172_p2_carry__2_i_1_n_3;
  wire add_ln93_2_fu_172_p2_carry_i_1_n_0;
  wire add_ln93_2_fu_172_p2_carry_i_1_n_1;
  wire add_ln93_2_fu_172_p2_carry_i_1_n_2;
  wire add_ln93_2_fu_172_p2_carry_i_1_n_3;
  wire \ap_CS_fsm[16]_i_10_n_0 ;
  wire \ap_CS_fsm[16]_i_11_n_0 ;
  wire \ap_CS_fsm[16]_i_12_n_0 ;
  wire \ap_CS_fsm[16]_i_13_n_0 ;
  wire \ap_CS_fsm[16]_i_14_n_0 ;
  wire \ap_CS_fsm[16]_i_4_n_0 ;
  wire \ap_CS_fsm[16]_i_5_n_0 ;
  wire \ap_CS_fsm[16]_i_9_n_0 ;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_sync_done;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_6_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_7_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_8_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_9_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_6_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_7_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_8_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_9_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__2_i_6_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__2_i_7_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__2_i_8_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_5_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_6_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_7_n_0 ;
  wire \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_8_n_0 ;
  wire [0:0]int_a0_p0;
  wire [3:0]\int_addr_c0_reg[12] ;
  wire [3:0]\int_addr_c0_reg[16] ;
  wire [1:0]\int_addr_c0_reg[18] ;
  wire [2:0]\int_addr_c0_reg[4] ;
  wire [3:0]\int_addr_c0_reg[8] ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire [1:1]int_ap_return;
  wire \int_ap_return[1]_i_1_n_0 ;
  wire [1:0]\int_ap_return_reg[1]_0 ;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [0:0]int_b0_q0;
  wire \int_b0_q_reg[0]_0 ;
  wire [15:0]\int_b0_q_reg[15]_0 ;
  wire [15:0]\int_b0_q_reg[15]_1 ;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire [15:0]int_m0;
  wire \int_m[15]_i_1_n_0 ;
  wire [3:0]\int_m_reg[12]_0 ;
  wire [2:0]\int_m_reg[15]_0 ;
  wire [0:0]\int_m_reg[15]_1 ;
  wire [16:0]\int_m_reg[15]_2 ;
  wire [3:0]\int_m_reg[8]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done0__3;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire mul_ln146_reg_515_reg_i_34_n_0;
  wire mul_ln146_reg_515_reg_i_35_n_0;
  wire p_0_in;
  wire [7:2]p_4_in;
  wire [6:4]rdata;
  wire \rdata[0]_i_1__0_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1__0_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[1]_i_1__0_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata_reg[1]_i_2_n_0 ;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [15:0]s_axi_ap_RDATA;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [15:0]s_axi_ap_WDATA;
  wire [14:0]\s_axi_ap_WDATA[15] ;
  wire [14:0]\s_axi_ap_WDATA[15]_0 ;
  wire [1:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire \sub43_reg_500[3]_i_2_n_0 ;
  wire \sub43_reg_500_reg[11]_i_1_n_0 ;
  wire \sub43_reg_500_reg[11]_i_1_n_1 ;
  wire \sub43_reg_500_reg[11]_i_1_n_2 ;
  wire \sub43_reg_500_reg[11]_i_1_n_3 ;
  wire \sub43_reg_500_reg[15]_i_1_n_0 ;
  wire \sub43_reg_500_reg[15]_i_1_n_1 ;
  wire \sub43_reg_500_reg[15]_i_1_n_2 ;
  wire \sub43_reg_500_reg[15]_i_1_n_3 ;
  wire \sub43_reg_500_reg[3]_i_1_n_0 ;
  wire \sub43_reg_500_reg[3]_i_1_n_1 ;
  wire \sub43_reg_500_reg[3]_i_1_n_2 ;
  wire \sub43_reg_500_reg[3]_i_1_n_3 ;
  wire \sub43_reg_500_reg[7]_i_1_n_0 ;
  wire \sub43_reg_500_reg[7]_i_1_n_1 ;
  wire \sub43_reg_500_reg[7]_i_1_n_2 ;
  wire \sub43_reg_500_reg[7]_i_1_n_3 ;
  wire [15:0]\trunc_ln1_reg_233_reg[18] ;
  wire [16:0]\trunc_ln1_reg_233_reg[18]_0 ;
  wire waddr;
  wire [0:0]\waddr_reg[2]_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [3:1]\NLW_sub43_reg_500_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub43_reg_500_reg[16]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_ap_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_ap_RVALID),
        .I3(s_axi_ap_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_ap_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_ap_RREADY),
        .I3(s_axi_ap_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_ap_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_ap_BREADY),
        .I1(s_axi_ap_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_ap_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_ap_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_ap_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_ap_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_ap_BREADY),
        .I3(s_axi_ap_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_ap_BVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry__0_i_1
       (.I0(Q[8]),
        .O(\int_m_reg[8]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry__0_i_2
       (.I0(Q[7]),
        .O(\int_m_reg[8]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry__0_i_3
       (.I0(Q[6]),
        .O(\int_m_reg[8]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry__0_i_4
       (.I0(Q[5]),
        .O(\int_m_reg[8]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry__1_i_1
       (.I0(Q[12]),
        .O(\int_m_reg[12]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry__1_i_2
       (.I0(Q[11]),
        .O(\int_m_reg[12]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry__1_i_3
       (.I0(Q[10]),
        .O(\int_m_reg[12]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry__1_i_4
       (.I0(Q[9]),
        .O(\int_m_reg[12]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry__2_i_1
       (.I0(Q[15]),
        .O(\int_m_reg[15]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry__2_i_2
       (.I0(Q[14]),
        .O(\int_m_reg[15]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry__2_i_3
       (.I0(Q[13]),
        .O(\int_m_reg[15]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry_i_1
       (.I0(Q[4]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry_i_2
       (.I0(Q[3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry_i_3
       (.I0(Q[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_fu_337_p2_carry_i_4
       (.I0(Q[1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_reg_790[0]_i_1 
       (.I0(Q[0]),
        .O(D));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__0_i_1
       (.CI(add_ln93_2_fu_172_p2_carry_i_1_n_0),
        .CO({add_ln93_2_fu_172_p2_carry__0_i_1_n_0,add_ln93_2_fu_172_p2_carry__0_i_1_n_1,add_ln93_2_fu_172_p2_carry__0_i_1_n_2,add_ln93_2_fu_172_p2_carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(\int_b0_q_reg[15]_0 [8:5]),
        .O(\int_b0_q_reg[15]_1 [7:4]),
        .S({\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_6_n_0 ,\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_7_n_0 ,\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_8_n_0 ,\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__0_i_2
       (.I0(\int_b0_q_reg[15]_1 [5]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [6]),
        .O(\int_addr_c0_reg[8] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__0_i_3
       (.I0(\int_b0_q_reg[15]_1 [4]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [5]),
        .O(\int_addr_c0_reg[8] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__0_i_4
       (.I0(\int_b0_q_reg[15]_1 [3]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [4]),
        .O(\int_addr_c0_reg[8] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__0_i_5
       (.I0(\int_b0_q_reg[15]_1 [2]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [3]),
        .O(\int_addr_c0_reg[8] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__1_i_1
       (.CI(add_ln93_2_fu_172_p2_carry__0_i_1_n_0),
        .CO({add_ln93_2_fu_172_p2_carry__1_i_1_n_0,add_ln93_2_fu_172_p2_carry__1_i_1_n_1,add_ln93_2_fu_172_p2_carry__1_i_1_n_2,add_ln93_2_fu_172_p2_carry__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(\int_b0_q_reg[15]_0 [12:9]),
        .O(\int_b0_q_reg[15]_1 [11:8]),
        .S({\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_6_n_0 ,\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_7_n_0 ,\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_8_n_0 ,\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__1_i_2
       (.I0(\int_b0_q_reg[15]_1 [9]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [10]),
        .O(\int_addr_c0_reg[12] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__1_i_3
       (.I0(\int_b0_q_reg[15]_1 [8]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [9]),
        .O(\int_addr_c0_reg[12] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__1_i_4
       (.I0(\int_b0_q_reg[15]_1 [7]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [8]),
        .O(\int_addr_c0_reg[12] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__1_i_5
       (.I0(\int_b0_q_reg[15]_1 [6]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [7]),
        .O(\int_addr_c0_reg[12] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__2_i_1
       (.CI(add_ln93_2_fu_172_p2_carry__1_i_1_n_0),
        .CO({CO,add_ln93_2_fu_172_p2_carry__2_i_1_n_1,add_ln93_2_fu_172_p2_carry__2_i_1_n_2,add_ln93_2_fu_172_p2_carry__2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\int_b0_q_reg[15]_0 [15:13]}),
        .O(\int_b0_q_reg[15]_1 [15:12]),
        .S({\trunc_ln1_reg_233_reg[18] [15],\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__2_i_6_n_0 ,\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__2_i_7_n_0 ,\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__2_i_8_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__2_i_2
       (.I0(\int_b0_q_reg[15]_1 [13]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [14]),
        .O(\int_addr_c0_reg[16] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__2_i_3
       (.I0(\int_b0_q_reg[15]_1 [12]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [13]),
        .O(\int_addr_c0_reg[16] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__2_i_4
       (.I0(\int_b0_q_reg[15]_1 [11]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [12]),
        .O(\int_addr_c0_reg[16] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__2_i_5
       (.I0(\int_b0_q_reg[15]_1 [10]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [11]),
        .O(\int_addr_c0_reg[16] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__3_i_4
       (.I0(\int_b0_q_reg[15]_1 [15]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [16]),
        .O(\int_addr_c0_reg[18] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__3_i_5
       (.I0(\int_b0_q_reg[15]_1 [14]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [15]),
        .O(\int_addr_c0_reg[18] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry_i_1
       (.CI(1'b0),
        .CO({add_ln93_2_fu_172_p2_carry_i_1_n_0,add_ln93_2_fu_172_p2_carry_i_1_n_1,add_ln93_2_fu_172_p2_carry_i_1_n_2,add_ln93_2_fu_172_p2_carry_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(\int_b0_q_reg[15]_0 [4:1]),
        .O(\int_b0_q_reg[15]_1 [3:0]),
        .S({\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_5_n_0 ,\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_6_n_0 ,\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_7_n_0 ,\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_8_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry_i_2
       (.I0(\int_b0_q_reg[15]_1 [1]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [2]),
        .O(\int_addr_c0_reg[4] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry_i_3
       (.I0(\int_b0_q_reg[15]_1 [0]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [1]),
        .O(\int_addr_c0_reg[4] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry_i_4
       (.I0(\int_b0_q_reg[15]_0 [0]),
        .I1(\trunc_ln1_reg_233_reg[18]_0 [0]),
        .O(\int_addr_c0_reg[4] [0]));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[16]_i_10 
       (.I0(a0_p[5]),
        .I1(a0_p[7]),
        .I2(a0_p[8]),
        .I3(a0_p[1]),
        .O(\ap_CS_fsm[16]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[16]_i_11 
       (.I0(a0_p[13]),
        .I1(a0_p[4]),
        .I2(a0_p[10]),
        .I3(a0_p[11]),
        .O(\ap_CS_fsm[16]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[16]_i_12 
       (.I0(\int_b0_q_reg[15]_0 [14]),
        .I1(\int_b0_q_reg[15]_0 [11]),
        .I2(\int_b0_q_reg[15]_0 [1]),
        .I3(\int_b0_q_reg[15]_0 [2]),
        .O(\ap_CS_fsm[16]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[16]_i_13 
       (.I0(\int_b0_q_reg[15]_0 [5]),
        .I1(\int_b0_q_reg[15]_0 [10]),
        .I2(\int_b0_q_reg[15]_0 [3]),
        .I3(\int_b0_q_reg[15]_0 [15]),
        .O(\ap_CS_fsm[16]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[16]_i_14 
       (.I0(\int_b0_q_reg[15]_0 [6]),
        .I1(\int_b0_q_reg[15]_0 [7]),
        .I2(\int_b0_q_reg[15]_0 [8]),
        .I3(\int_b0_q_reg[15]_0 [9]),
        .O(\ap_CS_fsm[16]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \ap_CS_fsm[16]_i_2 
       (.I0(\int_b0_q_reg[15]_0 [0]),
        .I1(a0_p[0]),
        .I2(\ap_CS_fsm[16]_i_4_n_0 ),
        .I3(\ap_CS_fsm[16]_i_5_n_0 ),
        .O(\int_b0_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[16]_i_4 
       (.I0(\ap_CS_fsm[16]_i_9_n_0 ),
        .I1(\ap_CS_fsm[16]_i_10_n_0 ),
        .I2(\ap_CS_fsm[16]_i_11_n_0 ),
        .I3(a0_p[9]),
        .I4(a0_p[6]),
        .I5(a0_p[12]),
        .O(\ap_CS_fsm[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_CS_fsm[16]_i_5 
       (.I0(\ap_CS_fsm[16]_i_12_n_0 ),
        .I1(\int_b0_q_reg[15]_0 [13]),
        .I2(\int_b0_q_reg[15]_0 [12]),
        .I3(\int_b0_q_reg[15]_0 [4]),
        .I4(\ap_CS_fsm[16]_i_13_n_0 ),
        .I5(\ap_CS_fsm[16]_i_14_n_0 ),
        .O(\ap_CS_fsm[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[16]_i_9 
       (.I0(a0_p[14]),
        .I1(a0_p[2]),
        .I2(a0_p[15]),
        .I3(a0_p[3]),
        .O(\ap_CS_fsm[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    auto_restart_status_i_1
       (.I0(p_4_in[7]),
        .I1(Block_entry_proc_proc_U0_ap_start),
        .I2(Block_entry48_proc_U0_ap_start),
        .I3(\int_ap_return_reg[1]_0 [0]),
        .I4(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_6 
       (.I0(\int_b0_q_reg[15]_0 [8]),
        .I1(\trunc_ln1_reg_233_reg[18] [7]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_7 
       (.I0(\int_b0_q_reg[15]_0 [7]),
        .I1(\trunc_ln1_reg_233_reg[18] [6]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_8 
       (.I0(\int_b0_q_reg[15]_0 [6]),
        .I1(\trunc_ln1_reg_233_reg[18] [5]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_9 
       (.I0(\int_b0_q_reg[15]_0 [5]),
        .I1(\trunc_ln1_reg_233_reg[18] [4]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__0_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_6 
       (.I0(\int_b0_q_reg[15]_0 [12]),
        .I1(\trunc_ln1_reg_233_reg[18] [11]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_7 
       (.I0(\int_b0_q_reg[15]_0 [11]),
        .I1(\trunc_ln1_reg_233_reg[18] [10]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_8 
       (.I0(\int_b0_q_reg[15]_0 [10]),
        .I1(\trunc_ln1_reg_233_reg[18] [9]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_9 
       (.I0(\int_b0_q_reg[15]_0 [9]),
        .I1(\trunc_ln1_reg_233_reg[18] [8]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__1_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__2_i_6 
       (.I0(\int_b0_q_reg[15]_0 [15]),
        .I1(\trunc_ln1_reg_233_reg[18] [14]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__2_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__2_i_7 
       (.I0(\int_b0_q_reg[15]_0 [14]),
        .I1(\trunc_ln1_reg_233_reg[18] [13]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__2_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__2_i_8 
       (.I0(\int_b0_q_reg[15]_0 [13]),
        .I1(\trunc_ln1_reg_233_reg[18] [12]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry__2_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_5 
       (.I0(\int_b0_q_reg[15]_0 [4]),
        .I1(\trunc_ln1_reg_233_reg[18] [3]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_6 
       (.I0(\int_b0_q_reg[15]_0 [3]),
        .I1(\trunc_ln1_reg_233_reg[18] [2]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_7 
       (.I0(\int_b0_q_reg[15]_0 [2]),
        .I1(\trunc_ln1_reg_233_reg[18] [1]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_8 
       (.I0(\int_b0_q_reg[15]_0 [1]),
        .I1(\trunc_ln1_reg_233_reg[18] [0]),
        .O(\grp_sa_store_1_fu_201/add_ln93_2_fu_172_p2_carry_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[0]),
        .O(int_a0_p0));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(int_a0_p0),
        .Q(a0_p[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[10] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [9]),
        .Q(a0_p[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[11] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [10]),
        .Q(a0_p[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[12] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [11]),
        .Q(a0_p[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[13] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [12]),
        .Q(a0_p[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[14] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [13]),
        .Q(a0_p[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[15] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [14]),
        .Q(a0_p[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [0]),
        .Q(a0_p[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [1]),
        .Q(a0_p[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [2]),
        .Q(a0_p[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [3]),
        .Q(a0_p[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [4]),
        .Q(a0_p[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [5]),
        .Q(a0_p[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [6]),
        .Q(a0_p[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[8] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [7]),
        .Q(a0_p[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[9] 
       (.C(ap_clk),
        .CE(\waddr_reg[2]_0 ),
        .D(\s_axi_ap_WDATA[15]_0 [8]),
        .Q(a0_p[9]),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_4_in[7]),
        .I1(\int_ap_return_reg[1]_0 [1]),
        .I2(int_task_ap_done0__3),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABABABFFA8A8A800)) 
    \int_ap_return[1]_i_1 
       (.I0(Block_entry_proc_proc_U0_ap_return),
        .I1(ap_done_reg_0),
        .I2(Block_entry_proc_proc_U0_ap_start),
        .I3(\int_ap_return_reg[1]_0 [1]),
        .I4(ap_done_reg),
        .I5(int_ap_return),
        .O(\int_ap_return[1]_i_1_n_0 ));
  FDRE \int_ap_return_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ap_return[1]_i_1_n_0 ),
        .Q(int_ap_return),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(\int_ap_return_reg[1]_0 [1]),
        .I2(int_ap_start5_out),
        .I3(Block_entry48_proc_U0_ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    int_ap_start_i_2
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(Block_entry48_proc_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_ap_WDATA[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_ap_WSTRB[0]),
        .I5(p_4_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_4_in[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [0]),
        .O(int_b0_q0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(int_b0_q0),
        .Q(\int_b0_q_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [9]),
        .Q(\int_b0_q_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [10]),
        .Q(\int_b0_q_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [11]),
        .Q(\int_b0_q_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [12]),
        .Q(\int_b0_q_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [13]),
        .Q(\int_b0_q_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [14]),
        .Q(\int_b0_q_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [0]),
        .Q(\int_b0_q_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [1]),
        .Q(\int_b0_q_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [2]),
        .Q(\int_b0_q_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [3]),
        .Q(\int_b0_q_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [4]),
        .Q(\int_b0_q_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [5]),
        .Q(\int_b0_q_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [6]),
        .Q(\int_b0_q_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [7]),
        .Q(\int_b0_q_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\s_axi_ap_WDATA[15] [8]),
        .Q(\int_b0_q_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_ap_WVALID),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_sync_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_ap_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(\int_ap_return_reg[1]_0 [1]),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[0]),
        .O(int_m0[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[10]_i_1 
       (.I0(s_axi_ap_WDATA[10]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[10]),
        .O(int_m0[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[11]_i_1 
       (.I0(s_axi_ap_WDATA[11]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[11]),
        .O(int_m0[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[12]_i_1 
       (.I0(s_axi_ap_WDATA[12]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[12]),
        .O(int_m0[12]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[13]_i_1 
       (.I0(s_axi_ap_WDATA[13]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[13]),
        .O(int_m0[13]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[14]_i_1 
       (.I0(s_axi_ap_WDATA[14]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[14]),
        .O(int_m0[14]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_m[15]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(mul_ln146_reg_515_reg_i_35_n_0),
        .O(\int_m[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[15]_i_2 
       (.I0(s_axi_ap_WDATA[15]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[15]),
        .O(int_m0[15]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[1]),
        .O(int_m0[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[2]),
        .O(int_m0[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[3]),
        .O(int_m0[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[4]),
        .O(int_m0[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[5]),
        .O(int_m0[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[6]),
        .O(int_m0[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[7]_i_1 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[7]),
        .O(int_m0[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[8]_i_1 
       (.I0(s_axi_ap_WDATA[8]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[8]),
        .O(int_m0[8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[9]_i_1 
       (.I0(s_axi_ap_WDATA[9]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[9]),
        .O(int_m0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[0] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[10] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[11] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[12] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[13] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[14] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[15] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[1] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[2] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[3] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[4] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[5] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[6] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[7] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[8] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[9] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7520FFFF75207520)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_0),
        .I1(p_4_in[2]),
        .I2(ap_idle),
        .I3(ap_sync_done),
        .I4(int_task_ap_done0__3),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_ap_ARADDR[2]),
        .I1(s_axi_ap_ARADDR[3]),
        .I2(\rdata[1]_i_4_n_0 ),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(s_axi_ap_ARADDR[5]),
        .I5(ar_hs),
        .O(int_task_ap_done0__3));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0020)) 
    \j_fu_104[14]_i_1 
       (.I0(Block_entry48_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(\int_ap_return_reg[1]_0 [0]),
        .I3(\int_b0_q_reg[0]_0 ),
        .O(ap_NS_fsm18_out));
  LUT5 #(
    .INIT(32'h00400000)) 
    mul_ln146_reg_515_reg_i_1
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(mul_ln146_reg_515_reg_i_34_n_0),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_10
       (.I0(s_axi_ap_WDATA[9]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [9]),
        .O(\s_axi_ap_WDATA[15] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_11
       (.I0(s_axi_ap_WDATA[8]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [8]),
        .O(\s_axi_ap_WDATA[15] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_12
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [7]),
        .O(\s_axi_ap_WDATA[15] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_13
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [6]),
        .O(\s_axi_ap_WDATA[15] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_14
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [5]),
        .O(\s_axi_ap_WDATA[15] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_15
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [4]),
        .O(\s_axi_ap_WDATA[15] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_16
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [3]),
        .O(\s_axi_ap_WDATA[15] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_17
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [2]),
        .O(\s_axi_ap_WDATA[15] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_18
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [1]),
        .O(\s_axi_ap_WDATA[15] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_19
       (.I0(s_axi_ap_WDATA[15]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[15]),
        .O(\s_axi_ap_WDATA[15]_0 [14]));
  LUT3 #(
    .INIT(8'h10)) 
    mul_ln146_reg_515_reg_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(mul_ln146_reg_515_reg_i_35_n_0),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_20
       (.I0(s_axi_ap_WDATA[14]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[14]),
        .O(\s_axi_ap_WDATA[15]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_21
       (.I0(s_axi_ap_WDATA[13]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[13]),
        .O(\s_axi_ap_WDATA[15]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_22
       (.I0(s_axi_ap_WDATA[12]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[12]),
        .O(\s_axi_ap_WDATA[15]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_23
       (.I0(s_axi_ap_WDATA[11]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[11]),
        .O(\s_axi_ap_WDATA[15]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_24
       (.I0(s_axi_ap_WDATA[10]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[10]),
        .O(\s_axi_ap_WDATA[15]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_25
       (.I0(s_axi_ap_WDATA[9]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[9]),
        .O(\s_axi_ap_WDATA[15]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_26
       (.I0(s_axi_ap_WDATA[8]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(a0_p[8]),
        .O(\s_axi_ap_WDATA[15]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_27
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[7]),
        .O(\s_axi_ap_WDATA[15]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_28
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[6]),
        .O(\s_axi_ap_WDATA[15]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_29
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[5]),
        .O(\s_axi_ap_WDATA[15]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_30
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[4]),
        .O(\s_axi_ap_WDATA[15]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_31
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[3]),
        .O(\s_axi_ap_WDATA[15]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_32
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[2]),
        .O(\s_axi_ap_WDATA[15]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_33
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(a0_p[1]),
        .O(\s_axi_ap_WDATA[15]_0 [0]));
  LUT4 #(
    .INIT(16'h0008)) 
    mul_ln146_reg_515_reg_i_34
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_ap_WVALID),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .O(mul_ln146_reg_515_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    mul_ln146_reg_515_reg_i_35
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_ap_WVALID),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(mul_ln146_reg_515_reg_i_35_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_4
       (.I0(s_axi_ap_WDATA[15]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [15]),
        .O(\s_axi_ap_WDATA[15] [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_5
       (.I0(s_axi_ap_WDATA[14]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [14]),
        .O(\s_axi_ap_WDATA[15] [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_6
       (.I0(s_axi_ap_WDATA[13]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [13]),
        .O(\s_axi_ap_WDATA[15] [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_7
       (.I0(s_axi_ap_WDATA[12]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [12]),
        .O(\s_axi_ap_WDATA[15] [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_8
       (.I0(s_axi_ap_WDATA[11]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [11]),
        .O(\s_axi_ap_WDATA[15] [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln146_reg_515_reg_i_9
       (.I0(s_axi_ap_WDATA[10]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [10]),
        .O(\s_axi_ap_WDATA[15] [9]));
  LUT1 #(
    .INIT(2'h1)) 
    p_1_out_carry__0_i_3
       (.I0(Q[5]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1__0 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(s_axi_ap_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_ap_ARADDR[0]),
        .I4(s_axi_ap_ARADDR[1]),
        .O(\rdata[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(s_axi_ap_ARADDR[3]),
        .I2(Block_entry48_proc_U0_ap_start),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(\int_b0_q_reg[15]_0 [0]),
        .I5(s_axi_ap_ARADDR[4]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_ap_ARADDR[5]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(int_gie_reg_n_0),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(a0_p[0]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(Q[0]),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[10]_i_1 
       (.I0(a0_p[10]),
        .I1(Q[10]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [10]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[11]_i_1 
       (.I0(a0_p[11]),
        .I1(Q[11]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [11]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[12]_i_1 
       (.I0(a0_p[12]),
        .I1(Q[12]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [12]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[13]_i_1 
       (.I0(a0_p[13]),
        .I1(Q[13]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [13]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[14]_i_1 
       (.I0(a0_p[14]),
        .I1(Q[14]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [14]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[15]_i_1__0 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_ap_ARVALID),
        .I2(s_axi_ap_ARADDR[1]),
        .I3(s_axi_ap_ARADDR[0]),
        .I4(s_axi_ap_ARADDR[2]),
        .O(\rdata[15]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(s_axi_ap_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[15]_i_3 
       (.I0(a0_p[15]),
        .I1(Q[15]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [15]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222E222)) 
    \rdata[1]_i_1__0 
       (.I0(\rdata_reg[1]_i_2_n_0 ),
        .I1(s_axi_ap_ARADDR[2]),
        .I2(\int_isr_reg_n_0_[1] ),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_0 ),
        .I5(\rdata[1]_i_4_n_0 ),
        .O(\rdata[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_3 
       (.I0(s_axi_ap_ARADDR[5]),
        .I1(s_axi_ap_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_ap_ARADDR[1]),
        .I1(s_axi_ap_ARADDR[0]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(int_ap_return),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(\int_b0_q_reg[15]_0 [1]),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(int_task_ap_done),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_6 
       (.I0(a0_p[1]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(Q[1]),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[2]_i_1 
       (.I0(a0_p[2]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(Q[2]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(\rdata[2]_i_2_n_0 ),
        .O(\rdata[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[2]_i_2 
       (.I0(p_4_in[2]),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(\int_b0_q_reg[15]_0 [2]),
        .I3(s_axi_ap_ARADDR[4]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[3]_i_1 
       (.I0(a0_p[3]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(Q[3]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(\rdata[3]_i_2_n_0 ),
        .O(\rdata[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(\int_b0_q_reg[15]_0 [3]),
        .I3(s_axi_ap_ARADDR[4]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rdata[4]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(\int_b0_q_reg[15]_0 [4]),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(Q[4]),
        .I5(a0_p[4]),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rdata[5]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(\int_b0_q_reg[15]_0 [5]),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(Q[5]),
        .I5(a0_p[5]),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(\int_b0_q_reg[15]_0 [6]),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(Q[6]),
        .I5(a0_p[6]),
        .O(rdata[6]));
  LUT5 #(
    .INIT(32'h00000110)) 
    \rdata[6]_i_2 
       (.I0(s_axi_ap_ARADDR[2]),
        .I1(s_axi_ap_ARADDR[0]),
        .I2(s_axi_ap_ARADDR[4]),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(s_axi_ap_ARADDR[1]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[7]_i_1 
       (.I0(a0_p[7]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(Q[7]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(\rdata[7]_i_2_n_0 ),
        .O(\rdata[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[7]_i_2 
       (.I0(p_4_in[7]),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(\int_b0_q_reg[15]_0 [7]),
        .I3(s_axi_ap_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CF00C0A000A000)) 
    \rdata[8]_i_1 
       (.I0(a0_p[8]),
        .I1(Q[8]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(\int_b0_q_reg[15]_0 [8]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[9]_i_1 
       (.I0(a0_p[9]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(Q[9]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(\rdata[9]_i_2_n_0 ),
        .O(\rdata[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[9]_i_2 
       (.I0(interrupt),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(\int_b0_q_reg[15]_0 [9]),
        .I3(s_axi_ap_ARADDR[4]),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1__0_n_0 ),
        .Q(s_axi_ap_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[10]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[11]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[12]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[13]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[14]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_0 ),
        .Q(s_axi_ap_RDATA[15]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1__0_n_0 ),
        .Q(s_axi_ap_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_5_n_0 ),
        .I1(\rdata[1]_i_6_n_0 ),
        .O(\rdata_reg[1]_i_2_n_0 ),
        .S(s_axi_ap_ARADDR[3]));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[2]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[3]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_ap_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_ap_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_ap_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[7]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[8]),
        .R(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_ap_RDATA[9]),
        .R(\rdata[15]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub43_reg_500[3]_i_2 
       (.I0(Q[1]),
        .O(\sub43_reg_500[3]_i_2_n_0 ));
  CARRY4 \sub43_reg_500_reg[11]_i_1 
       (.CI(\sub43_reg_500_reg[7]_i_1_n_0 ),
        .CO({\sub43_reg_500_reg[11]_i_1_n_0 ,\sub43_reg_500_reg[11]_i_1_n_1 ,\sub43_reg_500_reg[11]_i_1_n_2 ,\sub43_reg_500_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_m_reg[15]_2 [11:8]),
        .S(Q[11:8]));
  CARRY4 \sub43_reg_500_reg[15]_i_1 
       (.CI(\sub43_reg_500_reg[11]_i_1_n_0 ),
        .CO({\sub43_reg_500_reg[15]_i_1_n_0 ,\sub43_reg_500_reg[15]_i_1_n_1 ,\sub43_reg_500_reg[15]_i_1_n_2 ,\sub43_reg_500_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_m_reg[15]_2 [15:12]),
        .S(Q[15:12]));
  CARRY4 \sub43_reg_500_reg[16]_i_1 
       (.CI(\sub43_reg_500_reg[15]_i_1_n_0 ),
        .CO({\NLW_sub43_reg_500_reg[16]_i_1_CO_UNCONNECTED [3:1],\int_m_reg[15]_2 [16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub43_reg_500_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \sub43_reg_500_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub43_reg_500_reg[3]_i_1_n_0 ,\sub43_reg_500_reg[3]_i_1_n_1 ,\sub43_reg_500_reg[3]_i_1_n_2 ,\sub43_reg_500_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1],1'b0}),
        .O(\int_m_reg[15]_2 [3:0]),
        .S({Q[3:2],\sub43_reg_500[3]_i_2_n_0 ,Q[0]}));
  CARRY4 \sub43_reg_500_reg[7]_i_1 
       (.CI(\sub43_reg_500_reg[3]_i_1_n_0 ),
        .CO({\sub43_reg_500_reg[7]_i_1_n_0 ,\sub43_reg_500_reg[7]_i_1_n_1 ,\sub43_reg_500_reg[7]_i_1_n_2 ,\sub43_reg_500_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_m_reg[15]_2 [7:4]),
        .S(Q[7:4]));
  LUT2 #(
    .INIT(4'hE)) 
    sub_ln40_1_fu_469_p2_carry__3_i_1
       (.I0(Q[15]),
        .I1(P),
        .O(\int_m_reg[15]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_ap_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi
   (m_axi_aw_ARADDR,
    aw_ARREADY,
    aw_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    empty_n_reg,
    m_axi_aw_BREADY,
    m_axi_aw_ARLEN,
    dout,
    ap_clk,
    ap_rst_n_inv,
    ready_for_outstanding,
    ap_rst_n,
    push,
    pop,
    \mOutPtr_reg[4] ,
    \mOutPtr_reg[4]_0 ,
    \mOutPtr_reg[4]_1 ,
    m_axi_aw_ARREADY,
    m_axi_aw_RVALID,
    D,
    Block_entry48_proc_U0_m_axi_aw_RREADY,
    m_axi_aw_BVALID,
    in,
    mem_reg);
  output [29:0]m_axi_aw_ARADDR;
  output aw_ARREADY;
  output aw_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output empty_n_reg;
  output m_axi_aw_BREADY;
  output [3:0]m_axi_aw_ARLEN;
  output [32:0]dout;
  input ap_clk;
  input ap_rst_n_inv;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input pop;
  input \mOutPtr_reg[4] ;
  input \mOutPtr_reg[4]_0 ;
  input \mOutPtr_reg[4]_1 ;
  input m_axi_aw_ARREADY;
  input m_axi_aw_RVALID;
  input [32:0]D;
  input Block_entry48_proc_U0_m_axi_aw_RREADY;
  input m_axi_aw_BVALID;
  input [29:0]in;
  input mem_reg;

  wire [31:2]ARADDR_Dummy;
  wire [17:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire Block_entry48_proc_U0_m_axi_aw_RREADY;
  wire [32:0]D;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]dout;
  wire empty_n_reg;
  wire [29:0]in;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire m_axi_aw_RVALID;
  wire mem_reg;
  wire pop;
  wire push;
  wire ready_for_outstanding;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[32] (D),
        .din(RLAST_Dummy),
        .m_axi_aw_ARADDR(m_axi_aw_ARADDR),
        .m_axi_aw_ARLEN(m_axi_aw_ARLEN),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .Block_entry48_proc_U0_m_axi_aw_RREADY(Block_entry48_proc_U0_m_axi_aw_RREADY),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .empty_n_reg(empty_n_reg),
        .in(in),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4]_0 ),
        .\mOutPtr_reg[4]_1 (\mOutPtr_reg[4]_1 ),
        .mem_reg(RVALID_Dummy),
        .mem_reg_0(mem_reg),
        .pop(pop),
        .push(push),
        .push_0(\buff_rdata/push ),
        .ready_for_outstanding(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_burst_converter
   (m_axi_aw_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    m_axi_aw_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARVALID_Dummy,
    ost_ctrl_ready,
    m_axi_aw_ARREADY,
    \dout_reg[0] ,
    D,
    E);
  output [29:0]m_axi_aw_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_aw_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARVALID_Dummy;
  input ost_ctrl_ready;
  input m_axi_aw_ARREADY;
  input \dout_reg[0] ;
  input [31:0]D;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]beat_len;
  wire \could_multi_bursts.addr_buf[13]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_i_4_n_0 ;
  wire \could_multi_bursts.last_loop_i_5_n_0 ;
  wire \could_multi_bursts.last_loop_i_6_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_13_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:2]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_58;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_9;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10_n_0 ;
  wire \sect_total[1]_i_11_n_0 ;
  wire \sect_total[1]_i_12_n_0 ;
  wire \sect_total[1]_i_13_n_0 ;
  wire \sect_total[1]_i_3_n_0 ;
  wire \sect_total[1]_i_4_n_0 ;
  wire \sect_total[1]_i_6_n_0 ;
  wire \sect_total[1]_i_7_n_0 ;
  wire \sect_total[1]_i_8_n_0 ;
  wire \sect_total[1]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[12]_i_2_n_0 ;
  wire \sect_total_buf[12]_i_3_n_0 ;
  wire \sect_total_buf[12]_i_4_n_0 ;
  wire \sect_total_buf[12]_i_5_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[4]_i_2_n_0 ;
  wire \sect_total_buf[4]_i_3_n_0 ;
  wire \sect_total_buf[4]_i_4_n_0 ;
  wire \sect_total_buf[4]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[31]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_aw_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_aw_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_aw_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_aw_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_aw_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_aw_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2_n_0 ,\could_multi_bursts.addr_buf[13]_i_3_n_0 ,\could_multi_bursts.addr_buf[13]_i_4_n_0 ,\could_multi_bursts.addr_buf[13]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2_n_0 ,\could_multi_bursts.addr_buf[17]_i_3_n_0 ,\could_multi_bursts.addr_buf[17]_i_4_n_0 ,\could_multi_bursts.addr_buf[17]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2_n_0 ,\could_multi_bursts.addr_buf[21]_i_3_n_0 ,\could_multi_bursts.addr_buf[21]_i_4_n_0 ,\could_multi_bursts.addr_buf[21]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2_n_0 ,\could_multi_bursts.addr_buf[25]_i_3_n_0 ,\could_multi_bursts.addr_buf[25]_i_4_n_0 ,\could_multi_bursts.addr_buf[25]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2_n_0 ,\could_multi_bursts.addr_buf[29]_i_3_n_0 ,\could_multi_bursts.addr_buf[29]_i_4_n_0 ,\could_multi_bursts.addr_buf[29]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2_n_7 ),
        .Q(m_axi_aw_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ),
        .Q(m_axi_aw_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[31]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[31]_i_2_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[31]_i_3_n_0 ,\could_multi_bursts.addr_buf[31]_i_4_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2_n_0 ,\could_multi_bursts.addr_buf[5]_i_3_n_0 ,\could_multi_bursts.addr_buf[5]_i_4_n_0 ,\could_multi_bursts.addr_buf[5]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6_n_0 ,\could_multi_bursts.addr_buf[5]_i_7_n_0 ,\could_multi_bursts.addr_buf[5]_i_8_n_0 ,\could_multi_bursts.addr_buf[5]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3_n_0 ,\could_multi_bursts.addr_buf[9]_i_4_n_0 ,\could_multi_bursts.addr_buf[9]_i_5_n_0 ,\could_multi_bursts.addr_buf[9]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_aw_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0F000F11)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(\could_multi_bursts.last_loop_i_4_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_5_n_0 ),
        .I2(beat_len[5]),
        .I3(single_sect__18),
        .I4(\could_multi_bursts.last_loop_i_6_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_4 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_6_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_aw_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_aw_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_aw_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_aw_ARLEN[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_aw_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_aw_ARREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_48}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_87,rs_req_n_88}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_10
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_10_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[18]),
        .I1(sect_total[18]),
        .I2(sect_total_buf_reg[19]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[19]),
        .O(last_sect_i_11_n_0));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_12
       (.I0(sect_total_buf_reg[16]),
        .I1(sect_total_buf_reg[17]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[16]),
        .I4(sect_total[17]),
        .O(last_sect_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_0),
        .I1(last_sect_i_4_n_0),
        .I2(last_sect_i_5_n_0),
        .I3(last_sect_i_6_n_0),
        .I4(last_sect_i_7_n_0),
        .I5(last_sect_i_8_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_9_n_0),
        .O(last_sect_i_3_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_4
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_10_n_0),
        .O(last_sect_i_4_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_5
       (.I0(sect_total_buf_reg[9]),
        .I1(sect_total[9]),
        .I2(sect_total_buf_reg[8]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[8]),
        .O(last_sect_i_5_n_0));
  LUT5 #(
    .INIT(32'h47000000)) 
    last_sect_i_6
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .I3(last_sect_i_11_n_0),
        .I4(last_sect_i_12_n_0),
        .O(last_sect_i_6_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_7
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13_n_0),
        .O(last_sect_i_7_n_0));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_8
       (.I0(sect_total_buf_reg[12]),
        .I1(sect_total_buf_reg[14]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[12]),
        .I4(sect_total[14]),
        .O(last_sect_i_8_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_9
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1 
       (.I0(\dout_reg[0] ),
        .I1(m_axi_aw_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_58),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice rs_req
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[2],rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .S({\sect_total[1]_i_10_n_0 ,\sect_total[1]_i_11_n_0 ,\sect_total[1]_i_12_n_0 ,\sect_total[1]_i_13_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[11]_0 ({rs_req_n_87,rs_req_n_88}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82}),
        .\data_p1_reg[9]_0 ({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (E),
        .last_sect_reg(last_sect_i_2_n_0),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_3_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6_n_0 ,\sect_total[1]_i_7_n_0 ,\sect_total[1]_i_8_n_0 ,\sect_total[1]_i_9_n_0 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3_n_0 ,\sect_total[1]_i_4_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_58));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1 
       (.I0(end_from_4k[1]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_53),
        .O(\sect_total[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_54),
        .O(\sect_total[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_55),
        .O(\sect_total[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_47),
        .O(\sect_total[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_48),
        .O(\sect_total[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_49),
        .O(\sect_total[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_50),
        .O(\sect_total[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_51),
        .O(\sect_total[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_52),
        .O(\sect_total[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_0 ,\sect_total_buf_reg[12]_i_1_n_1 ,\sect_total_buf_reg[12]_i_1_n_2 ,\sect_total_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .S({\sect_total_buf[12]_i_2_n_0 ,\sect_total_buf[12]_i_3_n_0 ,\sect_total_buf[12]_i_4_n_0 ,\sect_total_buf[12]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_1 ,\sect_total_buf_reg[16]_i_1_n_2 ,\sect_total_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .S({\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_0 ,\sect_total_buf_reg[4]_i_1_n_1 ,\sect_total_buf_reg[4]_i_1_n_2 ,\sect_total_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .S({\sect_total_buf[4]_i_2_n_0 ,\sect_total_buf[4]_i_3_n_0 ,\sect_total_buf[4]_i_4_n_0 ,\sect_total_buf[4]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_29),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_28),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_27),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_49),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_48),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_47),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo
   (aw_ARREADY,
    E,
    S,
    Q,
    \dout_reg[32] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    tmp_valid_reg,
    ARREADY_Dummy,
    in);
  output aw_ARREADY;
  output [0:0]E;
  output [0:0]S;
  output [30:0]Q;
  output \dout_reg[32] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input [29:0]in;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [30:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire \dout_reg[32] ;
  wire dout_vld_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire [29:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[32]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[32]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(aw_ARREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(aw_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[3]_i_1 
       (.I0(push),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[31]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1
   (burst_valid,
    full_n_reg_0,
    empty_n_reg_0,
    din,
    push_0,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    pop,
    ap_rst_n,
    ost_ctrl_valid,
    push,
    Q,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input ap_rst_n;
  input ost_ctrl_valid;
  input push;
  input [0:0]Q;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire dout_vld_i_1__2_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[2] ),
        .mem_reg(burst_valid),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1_3
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(ost_ctrl_valid),
        .I3(ost_ctrl_ready),
        .I4(pop),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[3]_i_1__2 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[3]_i_3__0 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized3
   (aw_RVALID,
    full_n_reg_0,
    E,
    empty_n_reg_0,
    dout,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    mem_reg,
    pop,
    \mOutPtr_reg[4]_0 ,
    \mOutPtr_reg[4]_1 ,
    \mOutPtr_reg[4]_2 ,
    Block_entry48_proc_U0_m_axi_aw_RREADY,
    mem_reg_0,
    din);
  output aw_RVALID;
  output full_n_reg_0;
  output [0:0]E;
  output empty_n_reg_0;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]mem_reg;
  input pop;
  input \mOutPtr_reg[4]_0 ;
  input \mOutPtr_reg[4]_1 ;
  input \mOutPtr_reg[4]_2 ;
  input Block_entry48_proc_U0_m_axi_aw_RREADY;
  input mem_reg_0;
  input [33:0]din;

  wire Block_entry48_proc_U0_m_axi_aw_RREADY;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_RVALID;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[7]_i_2_n_0 ;
  wire \mOutPtr[7]_i_3_n_0 ;
  wire \mOutPtr[7]_i_4_n_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire \mOutPtr_reg[4]_2 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire [0:0]mem_reg;
  wire mem_reg_0;
  wire pop;
  wire [6:0]raddr;
  wire [6:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[2]_i_2_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout(dout),
        .full_n_reg(E),
        .mem_reg_0(full_n_reg_0),
        .mem_reg_1(mem_reg),
        .mem_reg_2(mem_reg_0),
        .pop(pop),
        .raddr(raddr),
        .rnext(rnext));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_0),
        .I1(aw_RVALID),
        .I2(Block_entry48_proc_U0_m_axi_aw_RREADY),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(aw_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(empty_n_i_3_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_0),
        .I2(mem_reg),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(full_n_i_3__0_n_0),
        .O(full_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(E),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2222A222A2A2A2A2)) 
    \mOutPtr[4]_i_2 
       (.I0(E),
        .I1(empty_n_reg_0),
        .I2(aw_RVALID),
        .I3(\mOutPtr_reg[4]_0 ),
        .I4(\mOutPtr_reg[4]_1 ),
        .I5(\mOutPtr_reg[4]_2 ),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[5]_i_3_n_0 ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[7]_i_3_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[7]_i_4_n_0 ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(pop),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE5EEEFEE1A111011)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3_n_0 ),
        .I2(pop),
        .I3(E),
        .I4(\mOutPtr[7]_i_4_n_0 ),
        .I5(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_4 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[6]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr[2]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[6]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr[6]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[6]_i_2 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\waddr[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_load
   (aw_ARREADY,
    aw_RVALID,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    push_0,
    empty_n_reg,
    E,
    D,
    dout,
    ap_rst_n_inv,
    ap_clk,
    ready_for_outstanding,
    ap_rst_n,
    push,
    mem_reg,
    pop,
    ARREADY_Dummy,
    \mOutPtr_reg[4] ,
    \mOutPtr_reg[4]_0 ,
    \mOutPtr_reg[4]_1 ,
    Block_entry48_proc_U0_m_axi_aw_RREADY,
    in,
    mem_reg_0,
    din);
  output aw_ARREADY;
  output aw_RVALID;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output push_0;
  output empty_n_reg;
  output [0:0]E;
  output [31:0]D;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input [0:0]mem_reg;
  input pop;
  input ARREADY_Dummy;
  input \mOutPtr_reg[4] ;
  input \mOutPtr_reg[4]_0 ;
  input \mOutPtr_reg[4]_1 ;
  input Block_entry48_proc_U0_m_axi_aw_RREADY;
  input [29:0]in;
  input mem_reg_0;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire Block_entry48_proc_U0_m_axi_aw_RREADY;
  wire [31:0]D;
  wire [0:0]E;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire [33:0]din;
  wire [32:0]dout;
  wire empty_n_reg;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire [29:0]in;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire [0:0]mem_reg;
  wire mem_reg_0;
  wire next_rreq;
  wire pop;
  wire push;
  wire push_0;
  wire ready_for_outstanding;
  wire [0:0]rreq_len;
  wire [17:2]tmp_len0;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized3 buff_rdata
       (.Block_entry48_proc_U0_m_axi_aw_RREADY(Block_entry48_proc_U0_m_axi_aw_RREADY),
        .E(push_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_RVALID(aw_RVALID),
        .din(din),
        .dout(dout),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(RREADY_Dummy),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4] ),
        .\mOutPtr_reg[4]_1 (\mOutPtr_reg[4]_0 ),
        .\mOutPtr_reg[4]_2 (\mOutPtr_reg[4]_1 ),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .pop(pop));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(next_rreq),
        .Q({rreq_len,fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33}),
        .S(fifo_rreq_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .\dout_reg[32] (fifo_rreq_n_34),
        .in(in),
        .push(push),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_6),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_5),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_4),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[17],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_2,1'b1}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_34),
        .Q(ARVALID_Dummy),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_mem__parameterized0
   (rnext,
    full_n_reg,
    dout,
    raddr,
    pop,
    mem_reg_0,
    mem_reg_1,
    ap_clk,
    mem_reg_2,
    ap_rst_n_inv,
    Q,
    din);
  output [6:0]rnext;
  output full_n_reg;
  output [32:0]dout;
  input [6:0]raddr;
  input pop;
  input mem_reg_0;
  input [0:0]mem_reg_1;
  input ap_clk;
  input mem_reg_2;
  input ap_rst_n_inv;
  input [6:0]Q;
  input [33:0]din;

  wire [6:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:4]data0;
  wire [33:0]din;
  wire [32:0]dout;
  wire full_n_reg;
  wire mem_reg_0;
  wire [0:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_n_33;
  wire pop;
  wire [6:0]raddr;
  wire [6:0]raddr_reg;
  wire \raddr_reg[3]_i_2_n_0 ;
  wire \raddr_reg[3]_i_3_n_0 ;
  wire \raddr_reg[6]_i_2_n_0 ;
  wire \raddr_reg[6]_i_3_n_0 ;
  wire [6:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4318" *) 
  (* RTL_RAM_NAME = "inst/aw_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({dout[32],mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_2),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({full_n_reg,full_n_reg,full_n_reg,full_n_reg}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_0),
        .I1(mem_reg_1),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h0000FFFFFF7F0000)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(\raddr_reg[6]_i_2_n_0 ),
        .I4(pop),
        .I5(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h0EFFE000)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg[3]_i_2_n_0 ),
        .I1(\raddr_reg[6]_i_2_n_0 ),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg[3]_i_2_n_0 ),
        .I1(\raddr_reg[6]_i_2_n_0 ),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[3]_i_1 
       (.I0(\raddr_reg[3]_i_2_n_0 ),
        .I1(\raddr_reg[6]_i_2_n_0 ),
        .I2(raddr[2]),
        .I3(\raddr_reg[3]_i_3_n_0 ),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[3]_i_2 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .O(\raddr_reg[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr_reg[3]_i_3 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(\raddr_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[4]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2_n_0 ),
        .I3(data0[4]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \raddr_reg[4]_i_2 
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(data0[4]));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2_n_0 ),
        .I3(data0[5]),
        .I4(pop),
        .I5(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(data0[5]));
  LUT6 #(
    .INIT(64'h55F7FFFFAA000000)) 
    \raddr_reg[6]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(\raddr_reg[6]_i_2_n_0 ),
        .I3(\raddr_reg[6]_i_3_n_0 ),
        .I4(pop),
        .I5(raddr[6]),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'hBFBFFFBFFFBFFFBF)) 
    \raddr_reg[6]_i_2 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(raddr[5]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr_reg[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_3 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(\raddr_reg[6]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_read
   (m_axi_aw_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    din,
    m_axi_aw_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    m_axi_aw_ARREADY,
    RBURST_READY_Dummy,
    m_axi_aw_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output [29:0]m_axi_aw_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [3:0]m_axi_aw_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input m_axi_aw_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_aw_RVALID;
  input [31:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_2),
        .full_n_reg_0(fifo_burst_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1_3 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_burst_converter rreq_burst_conv
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_1),
        .m_axi_aw_ARADDR(m_axi_aw_ARADDR),
        .m_axi_aw_ARLEN(m_axi_aw_ARLEN),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(ARREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_2),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    p_15_in,
    next_req,
    E,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    req_handling_reg,
    ARVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    m_axi_aw_ARREADY,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_3_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output p_15_in;
  output next_req;
  output [0:0]E;
  output [19:0]D;
  output [31:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[49]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input req_handling_reg;
  input ARVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input m_axi_aw_ARREADY;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_3_0 ;
  input [31:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire ARVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[49]_i_2_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [63:2]data_p2;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire last_sect_reg;
  wire load_p1;
  wire m_axi_aw_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_total[19]_i_3_0 ;
  wire \sect_total[19]_i_4_n_0 ;
  wire \sect_total[19]_i_5_n_0 ;
  wire \sect_total[19]_i_6_n_0 ;
  wire \sect_total[19]_i_7_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1_n_0 ;
  wire \sect_total_reg[13]_i_1_n_1 ;
  wire \sect_total_reg[13]_i_1_n_2 ;
  wire \sect_total_reg[13]_i_1_n_3 ;
  wire \sect_total_reg[17]_i_1_n_0 ;
  wire \sect_total_reg[17]_i_1_n_1 ;
  wire \sect_total_reg[17]_i_1_n_2 ;
  wire \sect_total_reg[17]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1_n_0 ;
  wire \sect_total_reg[1]_i_1_n_1 ;
  wire \sect_total_reg[1]_i_1_n_2 ;
  wire \sect_total_reg[1]_i_1_n_3 ;
  wire \sect_total_reg[1]_i_2_n_0 ;
  wire \sect_total_reg[1]_i_2_n_1 ;
  wire \sect_total_reg[1]_i_2_n_2 ;
  wire \sect_total_reg[1]_i_2_n_3 ;
  wire \sect_total_reg[1]_i_5_n_0 ;
  wire \sect_total_reg[1]_i_5_n_1 ;
  wire \sect_total_reg[1]_i_5_n_2 ;
  wire \sect_total_reg[1]_i_5_n_3 ;
  wire \sect_total_reg[5]_i_1_n_0 ;
  wire \sect_total_reg[5]_i_1_n_1 ;
  wire \sect_total_reg[5]_i_1_n_2 ;
  wire \sect_total_reg[5]_i_1_n_3 ;
  wire \sect_total_reg[9]_i_1_n_0 ;
  wire \sect_total_reg[9]_i_1_n_1 ;
  wire \sect_total_reg[9]_i_1_n_2 ;
  wire \sect_total_reg[9]_i_1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[49]_i_1 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[49]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1
       (.I0(Q[9]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2
       (.I0(Q[8]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1
       (.I0(Q[3]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2
       (.I0(Q[2]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3
       (.I0(Q[1]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(p_15_in),
        .I3(req_handling_reg),
        .I4(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[31]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(m_axi_aw_ARREADY),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT4 #(
    .INIT(16'h8000)) 
    \sect_total[19]_i_3 
       (.I0(\sect_total[19]_i_4_n_0 ),
        .I1(\sect_total[19]_i_5_n_0 ),
        .I2(\sect_total[19]_i_6_n_0 ),
        .I3(\sect_total[19]_i_7_n_0 ),
        .O(single_sect__18));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_4 
       (.I0(\sect_total[19]_i_3_0 [1]),
        .I1(\sect_total[19]_i_3_0 [0]),
        .I2(\sect_total[19]_i_3_0 [3]),
        .I3(\sect_total[19]_i_3_0 [2]),
        .O(\sect_total[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_5 
       (.I0(\sect_total[19]_i_3_0 [4]),
        .I1(\sect_total[19]_i_3_0 [5]),
        .I2(\sect_total[19]_i_3_0 [6]),
        .I3(\sect_total[19]_i_3_0 [7]),
        .I4(\sect_total[19]_i_3_0 [9]),
        .I5(\sect_total[19]_i_3_0 [8]),
        .O(\sect_total[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_6 
       (.I0(\sect_total[19]_i_3_0 [11]),
        .I1(\sect_total[19]_i_3_0 [10]),
        .I2(\sect_total[19]_i_3_0 [13]),
        .I3(\sect_total[19]_i_3_0 [12]),
        .O(\sect_total[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_7 
       (.I0(\sect_total[19]_i_3_0 [14]),
        .I1(\sect_total[19]_i_3_0 [15]),
        .I2(\sect_total[19]_i_3_0 [16]),
        .I3(\sect_total[19]_i_3_0 [17]),
        .I4(\sect_total[19]_i_3_0 [19]),
        .I5(\sect_total[19]_i_3_0 [18]),
        .O(\sect_total[19]_i_7_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1 
       (.CI(\sect_total_reg[9]_i_1_n_0 ),
        .CO({\sect_total_reg[13]_i_1_n_0 ,\sect_total_reg[13]_i_1_n_1 ,\sect_total_reg[13]_i_1_n_2 ,\sect_total_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [13:10]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1 
       (.CI(\sect_total_reg[13]_i_1_n_0 ),
        .CO({\sect_total_reg[17]_i_1_n_0 ,\sect_total_reg[17]_i_1_n_1 ,\sect_total_reg[17]_i_1_n_2 ,\sect_total_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [17:14]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[17]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED [3:2],\data_p1_reg[49]_0 [19:18]}),
        .S({1'b0,1'b0,Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1 
       (.CI(\sect_total_reg[1]_i_2_n_0 ),
        .CO({\sect_total_reg[1]_i_1_n_0 ,\sect_total_reg[1]_i_1_n_1 ,\sect_total_reg[1]_i_1_n_2 ,\sect_total_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[31],Q[31]}),
        .O({\data_p1_reg[49]_0 [1:0],\NLW_sect_total_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[31],Q[31],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2 
       (.CI(\sect_total_reg[1]_i_5_n_0 ),
        .CO({\sect_total_reg[1]_i_2_n_0 ,\sect_total_reg[1]_i_2_n_1 ,\sect_total_reg[1]_i_2_n_2 ,\sect_total_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31],Q[31]}),
        .O(\NLW_sect_total_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5_n_0 ,\sect_total_reg[1]_i_5_n_1 ,\sect_total_reg[1]_i_5_n_2 ,\sect_total_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31:30]}),
        .O(\NLW_sect_total_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1 
       (.CI(\sect_total_reg[1]_i_1_n_0 ),
        .CO({\sect_total_reg[5]_i_1_n_0 ,\sect_total_reg[5]_i_1_n_1 ,\sect_total_reg[5]_i_1_n_2 ,\sect_total_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [5:2]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1 
       (.CI(\sect_total_reg[5]_i_1_n_0 ),
        .CO({\sect_total_reg[9]_i_1_n_0 ,\sect_total_reg[9]_i_1_n_1 ,\sect_total_reg[9]_i_1_n_2 ,\sect_total_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [9:6]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized1
   (m_axi_aw_BREADY,
    m_axi_aw_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_aw_BREADY;
  input m_axi_aw_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__6_n_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(m_axi_aw_BREADY),
        .I1(m_axi_aw_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__6_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__6_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_aw_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1
       (.I0(m_axi_aw_BVALID),
        .I1(m_axi_aw_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_axi_aw_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_aw_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_aw_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_aw_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_aw_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_aw_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1 
       (.I0(m_axi_aw_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_aw_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(m_axi_aw_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_aw_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_aw_RVALID),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl
   (pop,
    S,
    Q,
    \dout_reg[32]_0 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    push,
    in,
    \dout_reg[32]_1 ,
    \dout_reg[32]_2 ,
    \dout_reg[32]_3 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output [0:0]S;
  output [30:0]Q;
  output \dout_reg[32]_0 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input push;
  input [29:0]in;
  input \dout_reg[32]_1 ;
  input \dout_reg[32]_2 ;
  input \dout_reg[32]_3 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [30:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire \dout_reg[32]_2 ;
  wire \dout_reg[32]_3 ;
  wire [29:0]in;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[32]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[30]),
        .O(S));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1
       (.I0(Q[30]),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .O(\dout_reg[32]_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized0
   (din,
    push_0,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    ap_rst_n_inv,
    pop,
    mem_reg,
    Q);
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input mem_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire last_burst;
  wire mem_reg;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\aw_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(Q),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_write
   (m_axi_aw_BREADY,
    m_axi_aw_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_aw_BREADY;
  input m_axi_aw_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi
   (m_axi_bi_ARADDR,
    bi_ARREADY,
    bi_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    empty_n_reg,
    m_axi_bi_BREADY,
    m_axi_bi_ARLEN,
    dout,
    ap_clk,
    ap_rst_n_inv,
    ready_for_outstanding,
    ap_rst_n,
    push,
    pop,
    \mOutPtr_reg[4] ,
    ap_phi_reg_pp0_iter6_in_a_1_reg_2340,
    \mOutPtr_reg[4]_0 ,
    m_axi_bi_ARREADY,
    m_axi_bi_RVALID,
    D,
    Block_entry48_proc_U0_m_axi_bi_RREADY,
    m_axi_bi_BVALID,
    in,
    mem_reg);
  output [29:0]m_axi_bi_ARADDR;
  output bi_ARREADY;
  output bi_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output empty_n_reg;
  output m_axi_bi_BREADY;
  output [3:0]m_axi_bi_ARLEN;
  output [32:0]dout;
  input ap_clk;
  input ap_rst_n_inv;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input pop;
  input \mOutPtr_reg[4] ;
  input ap_phi_reg_pp0_iter6_in_a_1_reg_2340;
  input \mOutPtr_reg[4]_0 ;
  input m_axi_bi_ARREADY;
  input m_axi_bi_RVALID;
  input [32:0]D;
  input Block_entry48_proc_U0_m_axi_bi_RREADY;
  input m_axi_bi_BVALID;
  input [29:0]in;
  input mem_reg;

  wire [31:2]ARADDR_Dummy;
  wire [17:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire Block_entry48_proc_U0_m_axi_bi_RREADY;
  wire [32:0]D;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_clk;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_2340;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]dout;
  wire empty_n_reg;
  wire [29:0]in;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire m_axi_bi_RVALID;
  wire mem_reg;
  wire pop;
  wire push;
  wire ready_for_outstanding;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[32] (D),
        .din(RLAST_Dummy),
        .m_axi_bi_ARADDR(m_axi_bi_ARADDR),
        .m_axi_bi_ARLEN(m_axi_bi_ARLEN),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .Block_entry48_proc_U0_m_axi_bi_RREADY(Block_entry48_proc_U0_m_axi_bi_RREADY),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter6_in_a_1_reg_2340(ap_phi_reg_pp0_iter6_in_a_1_reg_2340),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .empty_n_reg(empty_n_reg),
        .in(in),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4]_0 ),
        .mem_reg(RVALID_Dummy),
        .mem_reg_0(mem_reg),
        .pop(pop),
        .push(push),
        .push_0(\buff_rdata/push ),
        .ready_for_outstanding(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_burst_converter
   (m_axi_bi_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    m_axi_bi_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARVALID_Dummy,
    ost_ctrl_ready,
    m_axi_bi_ARREADY,
    \dout_reg[0] ,
    D,
    E);
  output [29:0]m_axi_bi_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_bi_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARVALID_Dummy;
  input ost_ctrl_ready;
  input m_axi_bi_ARREADY;
  input \dout_reg[0] ;
  input [31:0]D;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]beat_len;
  wire \could_multi_bursts.addr_buf[13]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_4__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_5__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_6__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_13__0_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:2]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_58;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_9;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10__0_n_0 ;
  wire \sect_total[1]_i_11__0_n_0 ;
  wire \sect_total[1]_i_12__0_n_0 ;
  wire \sect_total[1]_i_13__0_n_0 ;
  wire \sect_total[1]_i_3__0_n_0 ;
  wire \sect_total[1]_i_4__0_n_0 ;
  wire \sect_total[1]_i_6__0_n_0 ;
  wire \sect_total[1]_i_7__0_n_0 ;
  wire \sect_total[1]_i_8__0_n_0 ;
  wire \sect_total[1]_i_9__0_n_0 ;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[12]_i_2__0_n_0 ;
  wire \sect_total_buf[12]_i_3__0_n_0 ;
  wire \sect_total_buf[12]_i_4__0_n_0 ;
  wire \sect_total_buf[12]_i_5__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[4]_i_2__0_n_0 ;
  wire \sect_total_buf[4]_i_3__0_n_0 ;
  wire \sect_total_buf[4]_i_4__0_n_0 ;
  wire \sect_total_buf[4]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2__0 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3__0 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4__0 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5__0 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2__0 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3__0 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4__0 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5__0 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2__0 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3__0 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4__0 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5__0 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2__0 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3__0 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4__0 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5__0 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2__0 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3__0 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4__0 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5__0 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[31]_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_bi_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_3__0 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_4__0 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[31]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2__0 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3__0 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4__0 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5__0 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6__0 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_bi_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7__0 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_bi_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8__0 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_bi_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9__0 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_bi_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2__0 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3__0 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4__0 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5__0 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6__0 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_bi_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6__0_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_7 ),
        .Q(m_axi_bi_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ),
        .Q(m_axi_bi_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[31]_i_2__0 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ,\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[31]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[31]_i_4__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_5__0_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_7__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_8__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_9__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2__0_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_5__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_6__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_bi_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1__0 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0F000F11)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(\could_multi_bursts.last_loop_i_4__0_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_5__0_n_0 ),
        .I2(beat_len[5]),
        .I3(single_sect__18),
        .I4(\could_multi_bursts.last_loop_i_6__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_4__0 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5__0 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6__0 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_6__0_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__0_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_bi_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_bi_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_bi_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_bi_ARLEN[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3__0 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_bi_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_bi_ARREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_48}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_87,rs_req_n_88}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_10__0
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[18]),
        .I1(sect_total[18]),
        .I2(sect_total_buf_reg[19]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[19]),
        .O(last_sect_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_12__0
       (.I0(sect_total_buf_reg[16]),
        .I1(sect_total_buf_reg[17]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[16]),
        .I4(sect_total[17]),
        .O(last_sect_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13__0
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_0),
        .I1(last_sect_i_4__0_n_0),
        .I2(last_sect_i_5__0_n_0),
        .I3(last_sect_i_6__0_n_0),
        .I4(last_sect_i_7__0_n_0),
        .I5(last_sect_i_8__0_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3__0
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_9__0_n_0),
        .O(last_sect_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_4__0
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_10__0_n_0),
        .O(last_sect_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_5__0
       (.I0(sect_total_buf_reg[9]),
        .I1(sect_total[9]),
        .I2(sect_total_buf_reg[8]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[8]),
        .O(last_sect_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h47000000)) 
    last_sect_i_6__0
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .I3(last_sect_i_11__0_n_0),
        .I4(last_sect_i_12__0_n_0),
        .O(last_sect_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_7__0
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13__0_n_0),
        .O(last_sect_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_8__0
       (.I0(sect_total_buf_reg[12]),
        .I1(sect_total_buf_reg[14]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[12]),
        .I4(sect_total[14]),
        .O(last_sect_i_8__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_9__0
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(m_axi_bi_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_58),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice rs_req
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[2],rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .S({\sect_total[1]_i_10__0_n_0 ,\sect_total[1]_i_11__0_n_0 ,\sect_total[1]_i_12__0_n_0 ,\sect_total[1]_i_13__0_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[11]_0 ({rs_req_n_87,rs_req_n_88}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82}),
        .\data_p1_reg[9]_0 ({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (E),
        .last_sect_reg(last_sect_i_2__0_n_0),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_3__0_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6__0_n_0 ,\sect_total[1]_i_7__0_n_0 ,\sect_total[1]_i_8__0_n_0 ,\sect_total[1]_i_9__0_n_0 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3__0_n_0 ,\sect_total[1]_i_4__0_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_58));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(end_from_4k[1]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_53),
        .O(\sect_total[1]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_54),
        .O(\sect_total[1]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_55),
        .O(\sect_total[1]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13__0 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_47),
        .O(\sect_total[1]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_48),
        .O(\sect_total[1]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_49),
        .O(\sect_total[1]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_50),
        .O(\sect_total[1]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_51),
        .O(\sect_total[1]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_52),
        .O(\sect_total[1]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_0 ,\sect_total_buf_reg[12]_i_1__0_n_1 ,\sect_total_buf_reg[12]_i_1__0_n_2 ,\sect_total_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 ,\sect_total_buf_reg[12]_i_1__0_n_7 }),
        .S({\sect_total_buf[12]_i_2__0_n_0 ,\sect_total_buf[12]_i_3__0_n_0 ,\sect_total_buf[12]_i_4__0_n_0 ,\sect_total_buf[12]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_1 ,\sect_total_buf_reg[16]_i_1__0_n_2 ,\sect_total_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .S({\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_0 ,\sect_total_buf_reg[4]_i_1__0_n_1 ,\sect_total_buf_reg[4]_i_1__0_n_2 ,\sect_total_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 ,\sect_total_buf_reg[4]_i_1__0_n_7 }),
        .S({\sect_total_buf[4]_i_2__0_n_0 ,\sect_total_buf[4]_i_3__0_n_0 ,\sect_total_buf[4]_i_4__0_n_0 ,\sect_total_buf[4]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_29),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_28),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_27),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1__0 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1__0 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1__0 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1__0 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1__0 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1__0 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1__0 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1__0 
       (.I0(rs_req_n_49),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1__0 
       (.I0(rs_req_n_48),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1__0 
       (.I0(rs_req_n_47),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo
   (bi_ARREADY,
    E,
    S,
    Q,
    \dout_reg[32] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    tmp_valid_reg,
    ARREADY_Dummy,
    in);
  output bi_ARREADY;
  output [0:0]E;
  output [0:0]S;
  output [30:0]Q;
  output \dout_reg[32] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input [29:0]in;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [30:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire \dout_reg[32] ;
  wire dout_vld_i_1__3_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire [29:0]in;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[32]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[32]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1__0
       (.I0(p_0_in),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(bi_ARREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(bi_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[3]_i_1__3 
       (.I0(push),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1__0 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[31]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1
   (burst_valid,
    full_n_reg_0,
    empty_n_reg_0,
    din,
    push_0,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    pop,
    ap_rst_n,
    ost_ctrl_valid,
    push,
    Q,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input ap_rst_n;
  input ost_ctrl_valid;
  input push;
  input [0:0]Q;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire dout_vld_i_1__6_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_2__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[2] ),
        .mem_reg(burst_valid),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__6_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_0),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__3 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3__1 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1__0 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2__0 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1_2
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__5_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_2__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_n_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__5_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_0),
        .I2(ost_ctrl_valid),
        .I3(ost_ctrl_ready),
        .I4(pop),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3__1
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[3]_i_1__6 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__4 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[3]_i_3__2 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized3
   (bi_RVALID,
    full_n_reg_0,
    E,
    empty_n_reg_0,
    dout,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    mem_reg,
    pop,
    \mOutPtr_reg[4]_0 ,
    ap_phi_reg_pp0_iter6_in_a_1_reg_2340,
    \mOutPtr_reg[4]_1 ,
    Block_entry48_proc_U0_m_axi_bi_RREADY,
    mem_reg_0,
    din);
  output bi_RVALID;
  output full_n_reg_0;
  output [0:0]E;
  output empty_n_reg_0;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]mem_reg;
  input pop;
  input \mOutPtr_reg[4]_0 ;
  input ap_phi_reg_pp0_iter6_in_a_1_reg_2340;
  input \mOutPtr_reg[4]_1 ;
  input Block_entry48_proc_U0_m_axi_bi_RREADY;
  input mem_reg_0;
  input [33:0]din;

  wire Block_entry48_proc_U0_m_axi_bi_RREADY;
  wire [0:0]E;
  wire ap_clk;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_2340;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_RVALID;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1__4_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_2__0_n_0 ;
  wire \mOutPtr[5]_i_3__0_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_2__0_n_0 ;
  wire \mOutPtr[7]_i_3__0_n_0 ;
  wire \mOutPtr[7]_i_4__0_n_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire [0:0]mem_reg;
  wire mem_reg_0;
  wire pop;
  wire [6:0]raddr;
  wire [6:0]rnext;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[2]_i_2__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout(dout),
        .full_n_reg(E),
        .mem_reg_0(full_n_reg_0),
        .mem_reg_1(mem_reg),
        .mem_reg_2(mem_reg_0),
        .pop(pop),
        .raddr(raddr),
        .rnext(rnext));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_0),
        .I1(bi_RVALID),
        .I2(Block_entry48_proc_U0_m_axi_bi_RREADY),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(bi_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__4_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(mem_reg),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(full_n_i_3__2_n_0),
        .O(full_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(E),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2222A222A2A2A2A2)) 
    \mOutPtr[4]_i_2__0 
       (.I0(E),
        .I1(empty_n_reg_0),
        .I2(bi_RVALID),
        .I3(\mOutPtr_reg[4]_0 ),
        .I4(ap_phi_reg_pp0_iter6_in_a_1_reg_2340),
        .I5(\mOutPtr_reg[4]_1 ),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[5]_i_2__0_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[5]_i_3__0_n_0 ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1__0 
       (.I0(\mOutPtr[7]_i_3__0_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[7]_i_4__0_n_0 ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(pop),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE5EEEFEE1A111011)) 
    \mOutPtr[7]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3__0_n_0 ),
        .I2(pop),
        .I3(E),
        .I4(\mOutPtr[7]_i_4__0_n_0 ),
        .I5(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_4__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[6]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[2]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__0 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr[2]_i_2__0_n_0 ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\waddr[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_2__0 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr[6]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[5]_i_1__0 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[6]_i_1__0 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr[6]_i_2__0_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[6]_i_2__0 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\waddr[6]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_load
   (bi_ARREADY,
    bi_RVALID,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    push_0,
    empty_n_reg,
    E,
    D,
    dout,
    ap_rst_n_inv,
    ap_clk,
    ready_for_outstanding,
    ap_rst_n,
    push,
    mem_reg,
    pop,
    ARREADY_Dummy,
    \mOutPtr_reg[4] ,
    ap_phi_reg_pp0_iter6_in_a_1_reg_2340,
    \mOutPtr_reg[4]_0 ,
    Block_entry48_proc_U0_m_axi_bi_RREADY,
    in,
    mem_reg_0,
    din);
  output bi_ARREADY;
  output bi_RVALID;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output push_0;
  output empty_n_reg;
  output [0:0]E;
  output [31:0]D;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input [0:0]mem_reg;
  input pop;
  input ARREADY_Dummy;
  input \mOutPtr_reg[4] ;
  input ap_phi_reg_pp0_iter6_in_a_1_reg_2340;
  input \mOutPtr_reg[4]_0 ;
  input Block_entry48_proc_U0_m_axi_bi_RREADY;
  input [29:0]in;
  input mem_reg_0;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire Block_entry48_proc_U0_m_axi_bi_RREADY;
  wire [31:0]D;
  wire [0:0]E;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_2340;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire [33:0]din;
  wire [32:0]dout;
  wire empty_n_reg;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire [29:0]in;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire [0:0]mem_reg;
  wire mem_reg_0;
  wire next_rreq;
  wire pop;
  wire push;
  wire push_0;
  wire ready_for_outstanding;
  wire [0:0]rreq_len;
  wire [17:2]tmp_len0;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized3 buff_rdata
       (.Block_entry48_proc_U0_m_axi_bi_RREADY(Block_entry48_proc_U0_m_axi_bi_RREADY),
        .E(push_0),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter6_in_a_1_reg_2340(ap_phi_reg_pp0_iter6_in_a_1_reg_2340),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_RVALID(bi_RVALID),
        .din(din),
        .dout(dout),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(RREADY_Dummy),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4] ),
        .\mOutPtr_reg[4]_1 (\mOutPtr_reg[4]_0 ),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .pop(pop));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1__0 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(next_rreq),
        .Q({rreq_len,fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33}),
        .S(fifo_rreq_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .\dout_reg[32] (fifo_rreq_n_34),
        .in(in),
        .push(push),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_6),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_5),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_4),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[17],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_2,1'b1}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_34),
        .Q(ARVALID_Dummy),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_mem__parameterized0
   (rnext,
    full_n_reg,
    dout,
    raddr,
    pop,
    mem_reg_0,
    mem_reg_1,
    ap_clk,
    mem_reg_2,
    ap_rst_n_inv,
    Q,
    din);
  output [6:0]rnext;
  output full_n_reg;
  output [32:0]dout;
  input [6:0]raddr;
  input pop;
  input mem_reg_0;
  input [0:0]mem_reg_1;
  input ap_clk;
  input mem_reg_2;
  input ap_rst_n_inv;
  input [6:0]Q;
  input [33:0]din;

  wire [6:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:4]data0;
  wire [33:0]din;
  wire [32:0]dout;
  wire full_n_reg;
  wire mem_reg_0;
  wire [0:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_n_33;
  wire pop;
  wire [6:0]raddr;
  wire [6:0]raddr_reg;
  wire \raddr_reg[3]_i_2__0_n_0 ;
  wire \raddr_reg[3]_i_3__0_n_0 ;
  wire \raddr_reg[6]_i_2__0_n_0 ;
  wire \raddr_reg[6]_i_3__0_n_0 ;
  wire [6:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4318" *) 
  (* RTL_RAM_NAME = "inst/bi_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({dout[32],mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_2),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({full_n_reg,full_n_reg,full_n_reg,full_n_reg}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3__0
       (.I0(mem_reg_0),
        .I1(mem_reg_1),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h0000FFFFFF7F0000)) 
    \raddr_reg[0]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(\raddr_reg[6]_i_2__0_n_0 ),
        .I4(pop),
        .I5(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h0EFFE000)) 
    \raddr_reg[1]_i_1__0 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\raddr_reg[6]_i_2__0_n_0 ),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[2]_i_1__0 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\raddr_reg[6]_i_2__0_n_0 ),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\raddr_reg[6]_i_2__0_n_0 ),
        .I2(raddr[2]),
        .I3(\raddr_reg[3]_i_3__0_n_0 ),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[3]_i_2__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .O(\raddr_reg[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr_reg[3]_i_3__0 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(\raddr_reg[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[4]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2__0_n_0 ),
        .I3(data0[4]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \raddr_reg[4]_i_2__0 
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(data0[4]));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[5]_i_1__0 
       (.I0(raddr[4]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2__0_n_0 ),
        .I3(data0[5]),
        .I4(pop),
        .I5(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_2__0 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(data0[5]));
  LUT6 #(
    .INIT(64'h55F7FFFFAA000000)) 
    \raddr_reg[6]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(\raddr_reg[6]_i_2__0_n_0 ),
        .I3(\raddr_reg[6]_i_3__0_n_0 ),
        .I4(pop),
        .I5(raddr[6]),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'hBFBFFFBFFFBFFFBF)) 
    \raddr_reg[6]_i_2__0 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(raddr[5]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr_reg[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_3__0 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(\raddr_reg[6]_i_3__0_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_read
   (m_axi_bi_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    din,
    m_axi_bi_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    m_axi_bi_ARREADY,
    RBURST_READY_Dummy,
    m_axi_bi_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output [29:0]m_axi_bi_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [3:0]m_axi_bi_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input m_axi_bi_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_bi_RVALID;
  input [31:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_2),
        .full_n_reg_0(fifo_burst_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1_2 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_burst_converter rreq_burst_conv
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_1),
        .m_axi_bi_ARADDR(m_axi_bi_ARADDR),
        .m_axi_bi_ARLEN(m_axi_bi_ARLEN),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(ARREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_2),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    p_15_in,
    next_req,
    E,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    req_handling_reg,
    ARVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    m_axi_bi_ARREADY,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_3__0_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output p_15_in;
  output next_req;
  output [0:0]E;
  output [19:0]D;
  output [31:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[49]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input req_handling_reg;
  input ARVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input m_axi_bi_ARREADY;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_3__0_0 ;
  input [31:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire ARVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[49]_i_2__0_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [63:2]data_p2;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire last_sect_reg;
  wire load_p1;
  wire m_axi_bi_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__3_n_0;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_total[19]_i_3__0_0 ;
  wire \sect_total[19]_i_4__0_n_0 ;
  wire \sect_total[19]_i_5__0_n_0 ;
  wire \sect_total[19]_i_6__0_n_0 ;
  wire \sect_total[19]_i_7__0_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1__0_n_0 ;
  wire \sect_total_reg[13]_i_1__0_n_1 ;
  wire \sect_total_reg[13]_i_1__0_n_2 ;
  wire \sect_total_reg[13]_i_1__0_n_3 ;
  wire \sect_total_reg[17]_i_1__0_n_0 ;
  wire \sect_total_reg[17]_i_1__0_n_1 ;
  wire \sect_total_reg[17]_i_1__0_n_2 ;
  wire \sect_total_reg[17]_i_1__0_n_3 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1__0_n_0 ;
  wire \sect_total_reg[1]_i_1__0_n_1 ;
  wire \sect_total_reg[1]_i_1__0_n_2 ;
  wire \sect_total_reg[1]_i_1__0_n_3 ;
  wire \sect_total_reg[1]_i_2__0_n_0 ;
  wire \sect_total_reg[1]_i_2__0_n_1 ;
  wire \sect_total_reg[1]_i_2__0_n_2 ;
  wire \sect_total_reg[1]_i_2__0_n_3 ;
  wire \sect_total_reg[1]_i_5__0_n_0 ;
  wire \sect_total_reg[1]_i_5__0_n_1 ;
  wire \sect_total_reg[1]_i_5__0_n_2 ;
  wire \sect_total_reg[1]_i_5__0_n_3 ;
  wire \sect_total_reg[5]_i_1__0_n_0 ;
  wire \sect_total_reg[5]_i_1__0_n_1 ;
  wire \sect_total_reg[5]_i_1__0_n_2 ;
  wire \sect_total_reg[5]_i_1__0_n_3 ;
  wire \sect_total_reg[9]_i_1__0_n_0 ;
  wire \sect_total_reg[9]_i_1__0_n_1 ;
  wire \sect_total_reg[9]_i_1__0_n_2 ;
  wire \sect_total_reg[9]_i_1__0_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(ARVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[49]_i_1__0 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[49]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__0
       (.I0(Q[9]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__0
       (.I0(Q[8]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__0
       (.I0(Q[3]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__0
       (.I0(Q[2]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__0
       (.I0(Q[1]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__0
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1__0
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(p_15_in),
        .I3(req_handling_reg),
        .I4(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1__0
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__3
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(m_axi_bi_ARREADY),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1__0 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1__0 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT4 #(
    .INIT(16'h8000)) 
    \sect_total[19]_i_3__0 
       (.I0(\sect_total[19]_i_4__0_n_0 ),
        .I1(\sect_total[19]_i_5__0_n_0 ),
        .I2(\sect_total[19]_i_6__0_n_0 ),
        .I3(\sect_total[19]_i_7__0_n_0 ),
        .O(single_sect__18));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_4__0 
       (.I0(\sect_total[19]_i_3__0_0 [1]),
        .I1(\sect_total[19]_i_3__0_0 [0]),
        .I2(\sect_total[19]_i_3__0_0 [3]),
        .I3(\sect_total[19]_i_3__0_0 [2]),
        .O(\sect_total[19]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_5__0 
       (.I0(\sect_total[19]_i_3__0_0 [4]),
        .I1(\sect_total[19]_i_3__0_0 [5]),
        .I2(\sect_total[19]_i_3__0_0 [6]),
        .I3(\sect_total[19]_i_3__0_0 [7]),
        .I4(\sect_total[19]_i_3__0_0 [9]),
        .I5(\sect_total[19]_i_3__0_0 [8]),
        .O(\sect_total[19]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_6__0 
       (.I0(\sect_total[19]_i_3__0_0 [11]),
        .I1(\sect_total[19]_i_3__0_0 [10]),
        .I2(\sect_total[19]_i_3__0_0 [13]),
        .I3(\sect_total[19]_i_3__0_0 [12]),
        .O(\sect_total[19]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_7__0 
       (.I0(\sect_total[19]_i_3__0_0 [14]),
        .I1(\sect_total[19]_i_3__0_0 [15]),
        .I2(\sect_total[19]_i_3__0_0 [16]),
        .I3(\sect_total[19]_i_3__0_0 [17]),
        .I4(\sect_total[19]_i_3__0_0 [19]),
        .I5(\sect_total[19]_i_3__0_0 [18]),
        .O(\sect_total[19]_i_7__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1__0 
       (.CI(\sect_total_reg[9]_i_1__0_n_0 ),
        .CO({\sect_total_reg[13]_i_1__0_n_0 ,\sect_total_reg[13]_i_1__0_n_1 ,\sect_total_reg[13]_i_1__0_n_2 ,\sect_total_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [13:10]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1__0 
       (.CI(\sect_total_reg[13]_i_1__0_n_0 ),
        .CO({\sect_total_reg[17]_i_1__0_n_0 ,\sect_total_reg[17]_i_1__0_n_1 ,\sect_total_reg[17]_i_1__0_n_2 ,\sect_total_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [17:14]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[17]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED [3:2],\data_p1_reg[49]_0 [19:18]}),
        .S({1'b0,1'b0,Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1__0 
       (.CI(\sect_total_reg[1]_i_2__0_n_0 ),
        .CO({\sect_total_reg[1]_i_1__0_n_0 ,\sect_total_reg[1]_i_1__0_n_1 ,\sect_total_reg[1]_i_1__0_n_2 ,\sect_total_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[31],Q[31]}),
        .O({\data_p1_reg[49]_0 [1:0],\NLW_sect_total_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({Q[31],Q[31],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2__0 
       (.CI(\sect_total_reg[1]_i_5__0_n_0 ),
        .CO({\sect_total_reg[1]_i_2__0_n_0 ,\sect_total_reg[1]_i_2__0_n_1 ,\sect_total_reg[1]_i_2__0_n_2 ,\sect_total_reg[1]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31],Q[31]}),
        .O(\NLW_sect_total_reg[1]_i_2__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5__0 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5__0_n_0 ,\sect_total_reg[1]_i_5__0_n_1 ,\sect_total_reg[1]_i_5__0_n_2 ,\sect_total_reg[1]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31:30]}),
        .O(\NLW_sect_total_reg[1]_i_5__0_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1__0 
       (.CI(\sect_total_reg[1]_i_1__0_n_0 ),
        .CO({\sect_total_reg[5]_i_1__0_n_0 ,\sect_total_reg[5]_i_1__0_n_1 ,\sect_total_reg[5]_i_1__0_n_2 ,\sect_total_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [5:2]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1__0 
       (.CI(\sect_total_reg[5]_i_1__0_n_0 ),
        .CO({\sect_total_reg[9]_i_1__0_n_0 ,\sect_total_reg[9]_i_1__0_n_1 ,\sect_total_reg[9]_i_1__0_n_2 ,\sect_total_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [9:6]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized1
   (m_axi_bi_BREADY,
    m_axi_bi_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_bi_BREADY;
  input m_axi_bi_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__7_n_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1__2_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__7 
       (.I0(m_axi_bi_BREADY),
        .I1(m_axi_bi_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__7_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__7_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i___0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_bi_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1__2
       (.I0(m_axi_bi_BVALID),
        .I1(m_axi_bi_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(m_axi_bi_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_bi_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_bi_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_2__0_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_bi_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_bi_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_bi_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__0 
       (.I0(m_axi_bi_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1__0 
       (.I0(m_axi_bi_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__4
       (.I0(m_axi_bi_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_bi_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_bi_RVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl
   (pop,
    S,
    Q,
    \dout_reg[32]_0 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    push,
    in,
    \dout_reg[32]_1 ,
    \dout_reg[32]_2 ,
    \dout_reg[32]_3 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output [0:0]S;
  output [30:0]Q;
  output \dout_reg[32]_0 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input push;
  input [29:0]in;
  input \dout_reg[32]_1 ;
  input \dout_reg[32]_2 ;
  input \dout_reg[32]_3 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [30:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire \dout_reg[32]_2 ;
  wire \dout_reg[32]_3 ;
  wire [29:0]in;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[32]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(Q[30]),
        .O(S));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1__0
       (.I0(Q[30]),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .O(\dout_reg[32]_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized0
   (din,
    push_0,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    ap_rst_n_inv,
    pop,
    mem_reg,
    Q);
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input mem_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire last_burst;
  wire mem_reg;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\bi_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__0
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(Q),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_write
   (m_axi_bi_BREADY,
    m_axi_bi_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_bi_BREADY;
  input m_axi_bi_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi
   (ap_rst_n_inv,
    ca_AWREADY,
    ca_WREADY,
    ca_BVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    pop,
    Q,
    m_axi_ca_WVALID,
    empty_n_reg,
    m_axi_ca_AWVALID,
    \data_p1_reg[35] ,
    ap_clk,
    ap_rst_n,
    push,
    push_0,
    pop_1,
    mOutPtr18_out,
    m_axi_ca_WREADY,
    m_axi_ca_BVALID,
    m_axi_ca_RVALID,
    Block_entry48_proc_U0_m_axi_ca_BREADY,
    m_axi_ca_AWREADY,
    in,
    din);
  output ap_rst_n_inv;
  output ca_AWREADY;
  output ca_WREADY;
  output ca_BVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output pop;
  output [36:0]Q;
  output m_axi_ca_WVALID;
  output empty_n_reg;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35] ;
  input ap_clk;
  input ap_rst_n;
  input push;
  input push_0;
  input pop_1;
  input mOutPtr18_out;
  input m_axi_ca_WREADY;
  input m_axi_ca_BVALID;
  input m_axi_ca_RVALID;
  input Block_entry48_proc_U0_m_axi_ca_BREADY;
  input m_axi_ca_AWREADY;
  input [29:0]in;
  input [31:0]din;

  wire [31:2]AWADDR_Dummy;
  wire [17:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire Block_entry48_proc_U0_m_axi_ca_BREADY;
  wire [36:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bus_write_n_46;
  wire bus_write_n_47;
  wire bus_write_n_48;
  wire bus_write_n_49;
  wire bus_write_n_5;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire [33:0]\data_p1_reg[35] ;
  wire [31:0]din;
  wire empty_n_reg;
  wire [29:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire need_wrsp;
  wire p_4_in;
  wire pop;
  wire pop_1;
  wire push;
  wire push_0;
  wire resp_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_10;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire \wreq_burst_conv/rs_req/load_p2 ;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[17],AWLEN_Dummy[2],AWADDR_Dummy}),
        .E(bus_write_n_5),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_47),
        .\data_p1_reg[35] (\data_p1_reg[35] ),
        .\data_p2_reg[63] (\wreq_burst_conv/rs_req/load_p2 ),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[36] (Q),
        .dout_vld_reg(pop),
        .dout_vld_reg_0(bus_write_n_48),
        .dout_vld_reg_1(store_unit_n_10),
        .empty_n_reg(bus_write_n_46),
        .empty_n_reg_0(bus_write_n_49),
        .last_resp(last_resp),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .push_0(push_0),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .Block_entry48_proc_U0_m_axi_ca_BREADY(Block_entry48_proc_U0_m_axi_ca_BREADY),
        .D({AWLEN_Dummy[17],AWLEN_Dummy[2],AWADDR_Dummy}),
        .E(bus_write_n_5),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .din(din),
        .dout({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(bus_write_n_46),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(store_unit_n_10),
        .in(in),
        .last_resp(last_resp),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(bus_write_n_49),
        .mem_reg_0(bus_write_n_48),
        .mem_reg_1(bus_write_n_47),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .pop_1(pop_1),
        .push(push),
        .push_0(push_0),
        .\raddr_reg_reg[0] (pop),
        .tmp_valid_reg_0(\wreq_burst_conv/rs_req/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    AWVALID_Dummy_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    push,
    push_0,
    ost_ctrl_info,
    \sect_len_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy,
    ost_ctrl_ready,
    AWREADY_Dummy_1,
    \dout_reg[0] ,
    D,
    \data_p2_reg[63] );
  output [0:0]SR;
  output [33:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output AWVALID_Dummy_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output push;
  output push_0;
  output ost_ctrl_info;
  output [3:0]\sect_len_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy;
  input ost_ctrl_ready;
  input AWREADY_Dummy_1;
  input \dout_reg[0] ;
  input [31:0]D;
  input [0:0]\data_p2_reg[63] ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [31:0]D;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [5:0]beat_len;
  wire \could_multi_bursts.addr_buf[10]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1__1_n_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_4__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_5__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_6__1_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\data_p2_reg[63] ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire [33:0]in;
  wire last_sect_buf;
  wire last_sect_i_10__1_n_0;
  wire last_sect_i_11__1_n_0;
  wire last_sect_i_12__1_n_0;
  wire last_sect_i_13__1_n_0;
  wire last_sect_i_2__1_n_0;
  wire last_sect_i_3__1_n_0;
  wire last_sect_i_4__1_n_0;
  wire last_sect_i_5__1_n_0;
  wire last_sect_i_6__1_n_0;
  wire last_sect_i_7__1_n_0;
  wire last_sect_i_8__1_n_0;
  wire last_sect_i_9__1_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:2]p_1_in;
  wire push;
  wire push_0;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__1_n_0 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__1_n_0 ;
  wire \sect_len_buf[1]_i_1__1_n_0 ;
  wire \sect_len_buf[2]_i_1__1_n_0 ;
  wire \sect_len_buf[3]_i_2_n_0 ;
  wire [3:0]\sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10_n_0 ;
  wire \sect_total[1]_i_11_n_0 ;
  wire \sect_total[1]_i_12_n_0 ;
  wire \sect_total[1]_i_13_n_0 ;
  wire \sect_total[1]_i_3_n_0 ;
  wire \sect_total[1]_i_4_n_0 ;
  wire \sect_total[1]_i_6_n_0 ;
  wire \sect_total[1]_i_7_n_0 ;
  wire \sect_total[1]_i_8_n_0 ;
  wire \sect_total[1]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2__1_n_0 ;
  wire \sect_total_buf[0]_i_3__1_n_0 ;
  wire \sect_total_buf[0]_i_4__1_n_0 ;
  wire \sect_total_buf[0]_i_5__1_n_0 ;
  wire \sect_total_buf[12]_i_2__1_n_0 ;
  wire \sect_total_buf[12]_i_3__1_n_0 ;
  wire \sect_total_buf[12]_i_4__1_n_0 ;
  wire \sect_total_buf[12]_i_5__1_n_0 ;
  wire \sect_total_buf[16]_i_2__1_n_0 ;
  wire \sect_total_buf[16]_i_3__1_n_0 ;
  wire \sect_total_buf[16]_i_4__1_n_0 ;
  wire \sect_total_buf[16]_i_5__1_n_0 ;
  wire \sect_total_buf[4]_i_2__1_n_0 ;
  wire \sect_total_buf[4]_i_3__1_n_0 ;
  wire \sect_total_buf[4]_i_4__1_n_0 ;
  wire \sect_total_buf[4]_i_5__1_n_0 ;
  wire \sect_total_buf[8]_i_2__1_n_0 ;
  wire \sect_total_buf[8]_i_3__1_n_0 ;
  wire \sect_total_buf[8]_i_4__1_n_0 ;
  wire \sect_total_buf[8]_i_5__1_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[5]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.addr_buf[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.addr_buf[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.addr_buf[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.addr_buf[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.addr_buf[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.addr_buf[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.addr_buf[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.addr_buf[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.addr_buf[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.addr_buf[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.addr_buf[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.addr_buf[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.addr_buf[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.addr_buf[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.addr_buf[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.addr_buf[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.addr_buf[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.addr_buf[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.addr_buf[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.addr_buf[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_2 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.addr_buf[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_3 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.addr_buf[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[6]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.addr_buf[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.addr_buf[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[6]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ),
        .Q(in[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[10]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[10]_i_2_n_0 ,\could_multi_bursts.addr_buf[10]_i_3_n_0 ,\could_multi_bursts.addr_buf[10]_i_4_n_0 ,\could_multi_bursts.addr_buf[10]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ),
        .Q(in[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[14]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[14]_i_2_n_0 ,\could_multi_bursts.addr_buf[14]_i_3_n_0 ,\could_multi_bursts.addr_buf[14]_i_4_n_0 ,\could_multi_bursts.addr_buf[14]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ),
        .Q(in[15]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ),
        .Q(in[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[18]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[18]_i_2_n_0 ,\could_multi_bursts.addr_buf[18]_i_3_n_0 ,\could_multi_bursts.addr_buf[18]_i_4_n_0 ,\could_multi_bursts.addr_buf[18]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ),
        .Q(in[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[22]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[22]_i_2_n_0 ,\could_multi_bursts.addr_buf[22]_i_3_n_0 ,\could_multi_bursts.addr_buf[22]_i_4_n_0 ,\could_multi_bursts.addr_buf[22]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ),
        .Q(in[23]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ),
        .Q(in[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[26]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[26]_i_2_n_0 ,\could_multi_bursts.addr_buf[26]_i_3_n_0 ,\could_multi_bursts.addr_buf[26]_i_4_n_0 ,\could_multi_bursts.addr_buf[26]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[2]_i_2_n_0 ,\could_multi_bursts.addr_buf[2]_i_3_n_0 ,\could_multi_bursts.addr_buf[2]_i_4_n_0 ,\could_multi_bursts.addr_buf[2]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[2]_i_6_n_0 ,\could_multi_bursts.addr_buf[2]_i_7_n_0 ,\could_multi_bursts.addr_buf[2]_i_8_n_0 ,\could_multi_bursts.addr_buf[2]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ),
        .Q(in[28]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[30]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[30]_i_2_n_0 ,\could_multi_bursts.addr_buf[30]_i_3_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ),
        .Q(in[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[6]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[6]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[6]_i_3_n_0 ,\could_multi_bursts.addr_buf[6]_i_4_n_0 ,\could_multi_bursts.addr_buf[6]_i_5_n_0 ,\could_multi_bursts.addr_buf[6]_i_6_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ),
        .Q(in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_step[6]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .O(ost_ctrl_valid));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_2 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(SR));
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1__1 
       (.I0(AWVALID_Dummy_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(AWREADY_Dummy_1),
        .O(\could_multi_bursts.burst_valid_i_1__1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__1_n_0 ),
        .Q(AWVALID_Dummy_0),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1__1 
       (.I0(\could_multi_bursts.last_loop_i_2__1_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3__1_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0F000F11)) 
    \could_multi_bursts.last_loop_i_2__1 
       (.I0(\could_multi_bursts.last_loop_i_4__1_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_5__1_n_0 ),
        .I2(beat_len[5]),
        .I3(single_sect__18),
        .I4(\could_multi_bursts.last_loop_i_6__1_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_4__1 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5__1 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6__1 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_6__1_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [0]),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [1]),
        .Q(in[31]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [2]),
        .Q(in[32]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [3]),
        .Q(in[33]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2__1 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2__1 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2__1 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2__1 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3__1 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(req_handling_reg_n_0),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4__1 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_49}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_88,rs_req_n_89}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_10__1
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_10__1_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__1
       (.I0(sect_total_buf_reg[18]),
        .I1(sect_total[18]),
        .I2(sect_total_buf_reg[19]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[19]),
        .O(last_sect_i_11__1_n_0));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_12__1
       (.I0(sect_total_buf_reg[16]),
        .I1(sect_total_buf_reg[17]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[16]),
        .I4(sect_total[17]),
        .O(last_sect_i_12__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13__1
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13__1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    last_sect_i_2__1
       (.I0(last_sect_i_3__1_n_0),
        .I1(last_sect_i_4__1_n_0),
        .I2(last_sect_i_5__1_n_0),
        .I3(last_sect_i_6__1_n_0),
        .I4(last_sect_i_7__1_n_0),
        .I5(last_sect_i_8__1_n_0),
        .O(last_sect_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3__1
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_9__1_n_0),
        .O(last_sect_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_4__1
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_10__1_n_0),
        .O(last_sect_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_5__1
       (.I0(sect_total_buf_reg[9]),
        .I1(sect_total[9]),
        .I2(sect_total_buf_reg[8]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[8]),
        .O(last_sect_i_5__1_n_0));
  LUT5 #(
    .INIT(32'h47000000)) 
    last_sect_i_6__1
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .I3(last_sect_i_11__1_n_0),
        .I4(last_sect_i_12__1_n_0),
        .O(last_sect_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_7__1
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13__1_n_0),
        .O(last_sect_i_7__1_n_0));
  LUT5 #(
    .INIT(32'h010101F1)) 
    last_sect_i_8__1
       (.I0(sect_total_buf_reg[12]),
        .I1(sect_total_buf_reg[14]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[12]),
        .I4(sect_total[14]),
        .O(last_sect_i_8__1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_9__1
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_9__1_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_2),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1__2 
       (.I0(\dout_reg[0] ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[6][0]_srl7_i_1__3 
       (.I0(AWREADY_Dummy_1),
        .I1(AWVALID_Dummy_0),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][0]_srl7_i_2__2 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][1]_srl7_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][2]_srl7_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][3]_srl7_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [3]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_59),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice rs_req
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[2],rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .S({\sect_total[1]_i_10_n_0 ,\sect_total[1]_i_11_n_0 ,\sect_total[1]_i_12_n_0 ,\sect_total[1]_i_13_n_0 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_2),
        .\data_p1_reg[11]_0 ({rs_req_n_88,rs_req_n_89}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83}),
        .\data_p1_reg[9]_0 ({rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (\data_p2_reg[63] ),
        .last_sect_reg(last_sect_i_2__1_n_0),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_3__1_0 (sect_total),
        .\sect_total_buf_reg[0] (AWVALID_Dummy_0),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6_n_0 ,\sect_total[1]_i_7_n_0 ,\sect_total[1]_i_8_n_0 ,\sect_total[1]_i_9_n_0 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3_n_0 ,\sect_total[1]_i_4_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_59));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(end_from_4k[1]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_2 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[3]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_54),
        .O(\sect_total[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_55),
        .O(\sect_total[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_57),
        .O(\sect_total[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_48),
        .O(\sect_total[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_49),
        .O(\sect_total[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_50),
        .O(\sect_total[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_51),
        .O(\sect_total[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_52),
        .O(\sect_total[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_53),
        .O(\sect_total[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__1 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__1 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__1 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__1 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__1 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__1 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__1 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__1 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__1 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__1 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__1 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__1 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__1 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__1 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__1 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__1 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__1 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__1 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__1 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__1 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__1_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__1_n_0 ,\sect_total_buf_reg[0]_i_1__1_n_1 ,\sect_total_buf_reg[0]_i_1__1_n_2 ,\sect_total_buf_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__1_n_4 ,\sect_total_buf_reg[0]_i_1__1_n_5 ,\sect_total_buf_reg[0]_i_1__1_n_6 ,\sect_total_buf_reg[0]_i_1__1_n_7 }),
        .S({\sect_total_buf[0]_i_2__1_n_0 ,\sect_total_buf[0]_i_3__1_n_0 ,\sect_total_buf[0]_i_4__1_n_0 ,\sect_total_buf[0]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__1 
       (.CI(\sect_total_buf_reg[8]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__1_n_0 ,\sect_total_buf_reg[12]_i_1__1_n_1 ,\sect_total_buf_reg[12]_i_1__1_n_2 ,\sect_total_buf_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__1_n_4 ,\sect_total_buf_reg[12]_i_1__1_n_5 ,\sect_total_buf_reg[12]_i_1__1_n_6 ,\sect_total_buf_reg[12]_i_1__1_n_7 }),
        .S({\sect_total_buf[12]_i_2__1_n_0 ,\sect_total_buf[12]_i_3__1_n_0 ,\sect_total_buf[12]_i_4__1_n_0 ,\sect_total_buf[12]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__1 
       (.CI(\sect_total_buf_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__1_n_1 ,\sect_total_buf_reg[16]_i_1__1_n_2 ,\sect_total_buf_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__1_n_4 ,\sect_total_buf_reg[16]_i_1__1_n_5 ,\sect_total_buf_reg[16]_i_1__1_n_6 ,\sect_total_buf_reg[16]_i_1__1_n_7 }),
        .S({\sect_total_buf[16]_i_2__1_n_0 ,\sect_total_buf[16]_i_3__1_n_0 ,\sect_total_buf[16]_i_4__1_n_0 ,\sect_total_buf[16]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__1 
       (.CI(\sect_total_buf_reg[0]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__1_n_0 ,\sect_total_buf_reg[4]_i_1__1_n_1 ,\sect_total_buf_reg[4]_i_1__1_n_2 ,\sect_total_buf_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__1_n_4 ,\sect_total_buf_reg[4]_i_1__1_n_5 ,\sect_total_buf_reg[4]_i_1__1_n_6 ,\sect_total_buf_reg[4]_i_1__1_n_7 }),
        .S({\sect_total_buf[4]_i_2__1_n_0 ,\sect_total_buf[4]_i_3__1_n_0 ,\sect_total_buf[4]_i_4__1_n_0 ,\sect_total_buf[4]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__1 
       (.CI(\sect_total_buf_reg[4]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__1_n_0 ,\sect_total_buf_reg[8]_i_1__1_n_1 ,\sect_total_buf_reg[8]_i_1__1_n_2 ,\sect_total_buf_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__1_n_4 ,\sect_total_buf_reg[8]_i_1__1_n_5 ,\sect_total_buf_reg[8]_i_1__1_n_6 ,\sect_total_buf_reg[8]_i_1__1_n_7 }),
        .S({\sect_total_buf[8]_i_2__1_n_0 ,\sect_total_buf[8]_i_3__1_n_0 ,\sect_total_buf[8]_i_4__1_n_0 ,\sect_total_buf[8]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_29),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_28),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_57),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_49),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_48),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo
   (wreq_valid,
    ca_AWREADY,
    push_0,
    D,
    Q,
    \dout_reg[33] ,
    SR,
    ap_clk,
    ap_rst_n,
    push,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    in,
    next_wreq);
  output wreq_valid;
  output ca_AWREADY;
  output push_0;
  output [0:0]D;
  output [30:0]Q;
  output \dout_reg[33] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input [29:0]in;
  input next_wreq;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [30:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ca_AWREADY;
  wire \dout_reg[33] ;
  wire dout_vld_i_1__7_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__7_n_0;
  wire [29:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire next_wreq;
  wire p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire tmp_valid_reg;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[33]_0 (\dout_reg[33] ),
        .\dout_reg[33]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[33]_2 (\raddr_reg_n_0_[1] ),
        .in(in),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .tmp_valid_reg(tmp_valid_reg),
        .wrsp_ready(wrsp_ready));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_0),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(ca_AWREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(ca_AWREADY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA25D5DA2)) 
    \mOutPtr[0]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(wreq_valid),
        .I2(next_wreq),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE7EE777718118888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(next_wreq),
        .I3(wreq_valid),
        .I4(empty_n_reg_n_0),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(pop),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hB4FFB4FF4B004000)) 
    \raddr[0]_i_1 
       (.I0(next_wreq),
        .I1(wreq_valid),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC8CCC8C6CCCCC8C)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(empty_n_reg_n_0),
        .I3(push),
        .I4(wreq_valid),
        .I5(next_wreq),
        .O(\raddr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    ca_WREADY,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    push_0,
    \raddr_reg_reg[0] ,
    mOutPtr18_out,
    E,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output WVALID_Dummy;
  output ca_WREADY;
  output empty_n_reg_0;
  output [35:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input push_0;
  input \raddr_reg_reg[0] ;
  input mOutPtr18_out;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]din;

  wire [0:0]E;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ca_WREADY;
  wire [31:0]din;
  wire [35:0]dout;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__8_n_0;
  wire full_n_i_2__8_n_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire push_0;
  wire [3:0]raddr;
  wire \raddr_reg_reg[0] ;
  wire [3:0]rnext;
  wire \waddr[0]_i_1__1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .din(din),
        .dout(dout),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .push_0(push_0),
        .raddr(raddr),
        .\raddr_reg_reg[0]_0 (\raddr_reg_reg[0] ),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_0),
        .I1(\raddr_reg_reg[0] ),
        .I2(push_0),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__8_n_0),
        .I2(ca_WREADY),
        .I3(push_0),
        .I4(\raddr_reg_reg[0] ),
        .O(full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(ca_WREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\raddr_reg_reg[0] ),
        .I1(push_0),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\raddr_reg_reg[0] ),
        .I3(push_0),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\raddr_reg_reg[0] ),
        .I4(push_0),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[0]_i_1__1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_ready,
    next_wreq,
    push__0,
    p_4_in,
    push,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_ready;
  output next_wreq;
  output push__0;
  output p_4_in;
  input push;
  input [0:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__8_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__9_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7}),
        .E(U_fifo_srl_n_3),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_3 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_11),
        .full_n_reg(full_n_i_2__9_n_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .p_12_in(p_12_in),
        .p_4_in(p_4_in),
        .p_8_in(p_8_in),
        .pop(pop),
        .push(push),
        .push__0(push__0),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_11),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_0),
        .I1(pop),
        .I2(wrsp_ready),
        .I3(next_wreq),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_6),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_5),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[31]_i_1__1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(next_wreq));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1_0
   (last_resp,
    dout_vld_reg_0,
    ost_ctrl_ready,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    ap_rst_n,
    ost_ctrl_valid,
    p_4_in,
    Q,
    wrsp_type,
    ursp_ready);
  output last_resp;
  output dout_vld_reg_0;
  output ost_ctrl_ready;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input ost_ctrl_valid;
  input p_4_in;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__13_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__15_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_2__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0_1 U_fifo_srl
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_3),
        .full_n_reg(full_n_i_2__15_n_0),
        .full_n_reg_0(ost_ctrl_ready),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_3),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__13_n_0),
        .I1(pop),
        .I2(ost_ctrl_ready),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__15
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__15_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__11 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__11 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(p_4_in),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__7 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3__5 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_4_in),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[3]_i_2__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2__2 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_4_in),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized2
   (ca_BVALID,
    ursp_ready,
    empty_n_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    push__0,
    pop_1,
    Block_entry48_proc_U0_m_axi_ca_BREADY);
  output ca_BVALID;
  output ursp_ready;
  output empty_n_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push__0;
  input pop_1;
  input Block_entry48_proc_U0_m_axi_ca_BREADY;

  wire Block_entry48_proc_U0_m_axi_ca_BREADY;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ca_BVALID;
  wire dout_vld_i_1__10_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__10_n_0;
  wire full_n_i_2__10_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire pop_1;
  wire push__0;
  wire ursp_ready;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_0),
        .I1(ca_BVALID),
        .I2(Block_entry48_proc_U0_m_axi_ca_BREADY),
        .O(dout_vld_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_0),
        .Q(ca_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop_1),
        .I4(push__0),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_0),
        .I2(ursp_ready),
        .I3(push__0),
        .I4(pop_1),
        .O(full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_0),
        .Q(ursp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(pop_1),
        .I1(push__0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push__0),
        .I2(pop_1),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push__0),
        .I3(pop_1),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized3
   (full_n_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output full_n_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__15_n_0;
  wire dout_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__9_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__11_n_0;
  wire full_n_i_2__11_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_2__1_n_0 ;
  wire \mOutPtr[5]_i_3__1_n_0 ;
  wire \mOutPtr[6]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_2__1_n_0 ;
  wire \mOutPtr[7]_i_3__1_n_0 ;
  wire \mOutPtr[7]_i_5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__15
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .O(dout_vld_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__15_n_0),
        .Q(dout_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__9_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__9_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hDF55FFFFDF55DF55)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(full_n_i_2__11_n_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(dout_vld_reg_n_0),
        .I5(empty_n_reg_n_0),
        .O(full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(full_n_i_3__3_n_0),
        .O(full_n_i_2__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6696999999999999)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1__1 
       (.I0(\mOutPtr[5]_i_2__1_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_3__1_n_0 ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3__1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[6]_i_1__1 
       (.I0(\mOutPtr[7]_i_3__1_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[7]_i_5_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \mOutPtr[7]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .O(\mOutPtr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[7]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3__1_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[7]_i_5_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3__1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[7]_i_4__1 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_n_0),
        .I3(empty_n_reg_n_0),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_5 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[6]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[7]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized4
   (burst_valid,
    full_n_reg_0,
    E,
    dout_vld_reg_0,
    dout_vld_reg_1,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    dout_vld_reg_2,
    ap_rst_n_1,
    SR,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    AWREADY_Dummy_1,
    AWVALID_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    ost_ctrl_ready,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    push_0,
    \mOutPtr_reg[0]_1 ,
    WLAST_Dummy_reg_0,
    push,
    in);
  output burst_valid;
  output full_n_reg_0;
  output [0:0]E;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  output WVALID_Dummy_reg;
  output ap_rst_n_0;
  output dout_vld_reg_2;
  output [0:0]ap_rst_n_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input ost_ctrl_ready;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input push_0;
  input \mOutPtr_reg[0]_1 ;
  input WLAST_Dummy_reg_0;
  input push;
  input [3:0]in;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire burst_valid;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__12_n_0;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .D({U_fifo_srl_n_3,U_fifo_srl_n_4,U_fifo_srl_n_5}),
        .E(U_fifo_srl_n_2),
        .Q({\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .\dout[3]_i_2_0 (Q),
        .\dout_reg[0]_0 (burst_valid),
        .\dout_reg[3]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[3]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[3]_2 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_6),
        .full_n_reg(full_n_i_2__12_n_0),
        .in(in),
        .\mOutPtr_reg[0] (full_n_reg_0),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_6),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__10_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[4]_i_1__1 
       (.I0(push_0),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(WVALID_Dummy),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_5),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_4),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_3),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8808FFFF)) 
    mem_reg_i_2__1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(ap_rst_n),
        .O(dout_vld_reg_2));
  LUT5 #(
    .INIT(32'h15155515)) 
    mem_reg_i_3__1
       (.I0(ap_rst_n),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(WLAST_Dummy_reg),
        .I4(WREADY_Dummy),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1__1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1__1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1__1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2__1 
       (.I0(burst_valid),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WVALID_Dummy),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(dout_vld_reg_0));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized5
   (req_fifo_valid,
    full_n_reg_0,
    Q,
    SR,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy_0,
    req_en__0,
    rs_req_ready,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output [33:0]Q;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy_0;
  input req_en__0;
  input rs_req_ready;
  input [33:0]in;

  wire AWVALID_Dummy_0;
  wire [33:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__12_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__11_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__13_n_0;
  wire full_n_i_2__13_n_0;
  wire full_n_reg_0;
  wire [33:0]in;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_2__8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized3 U_fifo_srl
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[2]_0 (empty_n_reg_n_0),
        .\dout_reg[35]_0 (full_n_reg_0),
        .\dout_reg[35]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[35]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[35]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_n_0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_0),
        .Q(req_fifo_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__11_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(AWVALID_Dummy_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(full_n_i_2__13_n_0),
        .I2(AWVALID_Dummy_0),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__12 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(AWVALID_Dummy_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(AWVALID_Dummy_0),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[3]_i_1__12 
       (.I0(full_n_reg_0),
        .I1(AWVALID_Dummy_0),
        .I2(pop),
        .O(\mOutPtr[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__8 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[3]_i_2__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized6
   (full_n_reg_0,
    E,
    D,
    req_en__0,
    \dout_reg[36] ,
    m_axi_ca_WVALID,
    WVALID_Dummy_reg,
    empty_n_reg_0,
    empty_n_reg_1,
    dout_vld_reg_0,
    dout_vld_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[0] ,
    burst_valid,
    WVALID_Dummy,
    Q,
    m_axi_ca_WREADY,
    flying_req_reg,
    flying_req_reg_0,
    in,
    dout_vld_reg_2,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output [0:0]E;
  output [3:0]D;
  output req_en__0;
  output [36:0]\dout_reg[36] ;
  output m_axi_ca_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[0] ;
  input burst_valid;
  input WVALID_Dummy;
  input [4:0]Q;
  input m_axi_ca_WREADY;
  input flying_req_reg;
  input flying_req_reg_0;
  input [36:0]in;
  input dout_vld_reg_2;
  input req_fifo_valid;
  input rs_req_ready;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_en__3;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_i_1__13_n_0;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__12_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__14_n_0;
  wire full_n_i_2__14_n_0;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr[2]_i_1__13_n_0 ;
  wire \mOutPtr[3]_i_1__13_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[3]_i_2_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[0]_0 (full_n_reg_0),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__13
       (.I0(empty_n_reg_n_0),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg_0),
        .I4(m_axi_ca_WREADY),
        .O(dout_vld_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__8
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__13_n_0),
        .Q(fifo_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__12_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(full_n_i_2__14_n_0),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__14
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__13 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__13_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\last_cnt_reg[0] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_ca_WVALID_INST_0
       (.I0(flying_req_reg_0),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_ca_WVALID));
  LUT6 #(
    .INIT(64'hA2AA2222FFFFFFFF)) 
    mem_reg_i_1__1
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .I5(ap_rst_n),
        .O(empty_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(\last_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(empty_n_reg_n_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[3]_i_2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_load
   (RREADY_Dummy,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output RREADY_Dummy;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(RREADY_Dummy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_mem
   (rnext,
    dout,
    raddr,
    \raddr_reg_reg[0]_0 ,
    ap_clk,
    mem_reg_0,
    mem_reg_1,
    SR,
    mem_reg_2,
    Q,
    din,
    push_0);
  output [3:0]rnext;
  output [35:0]dout;
  input [3:0]raddr;
  input \raddr_reg_reg[0]_0 ;
  input ap_clk;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]SR;
  input mem_reg_2;
  input [3:0]Q;
  input [31:0]din;
  input push_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [31:0]din;
  wire [35:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire push_0;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire \raddr_reg_reg[0]_0 ;
  wire [3:0]rnext;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "inst/ca_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_2),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push_0,push_0,push_0,push_0}));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1__1 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_read
   (s_ready_t_reg,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_ca_RVALID);
  output s_ready_t_reg;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_ca_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_RVALID;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice
   (s_ready_t_reg_0,
    SR,
    ap_rst_n_0,
    p_15_in,
    next_req,
    E,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    req_handling_reg,
    AWVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    AWREADY_Dummy_1,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_3__1_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output [0:0]SR;
  output ap_rst_n_0;
  output p_15_in;
  output next_req;
  output [0:0]E;
  output [19:0]D;
  output [31:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[49]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input req_handling_reg;
  input AWVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input AWREADY_Dummy_1;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_3__1_0 ;
  input [31:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_p1[10]_i_1__3_n_0 ;
  wire \data_p1[11]_i_1__3_n_0 ;
  wire \data_p1[12]_i_1__3_n_0 ;
  wire \data_p1[13]_i_1__3_n_0 ;
  wire \data_p1[14]_i_1__3_n_0 ;
  wire \data_p1[15]_i_1__3_n_0 ;
  wire \data_p1[16]_i_1__3_n_0 ;
  wire \data_p1[17]_i_1__3_n_0 ;
  wire \data_p1[18]_i_1__3_n_0 ;
  wire \data_p1[19]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__3_n_0 ;
  wire \data_p1[21]_i_1__3_n_0 ;
  wire \data_p1[22]_i_1__3_n_0 ;
  wire \data_p1[23]_i_1__3_n_0 ;
  wire \data_p1[24]_i_1__3_n_0 ;
  wire \data_p1[25]_i_1__3_n_0 ;
  wire \data_p1[26]_i_1__3_n_0 ;
  wire \data_p1[27]_i_1__3_n_0 ;
  wire \data_p1[28]_i_1__3_n_0 ;
  wire \data_p1[29]_i_1__3_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__3_n_0 ;
  wire \data_p1[31]_i_1__3_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[49]_i_2__1_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[8]_i_1__3_n_0 ;
  wire \data_p1[9]_i_1__3_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire last_sect_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__5_n_0;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_total[19]_i_3__1_0 ;
  wire \sect_total[19]_i_4__1_n_0 ;
  wire \sect_total[19]_i_5__1_n_0 ;
  wire \sect_total[19]_i_6__1_n_0 ;
  wire \sect_total[19]_i_7__1_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1__1_n_0 ;
  wire \sect_total_reg[13]_i_1__1_n_1 ;
  wire \sect_total_reg[13]_i_1__1_n_2 ;
  wire \sect_total_reg[13]_i_1__1_n_3 ;
  wire \sect_total_reg[17]_i_1__1_n_0 ;
  wire \sect_total_reg[17]_i_1__1_n_1 ;
  wire \sect_total_reg[17]_i_1__1_n_2 ;
  wire \sect_total_reg[17]_i_1__1_n_3 ;
  wire \sect_total_reg[19]_i_2__1_n_3 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1__1_n_0 ;
  wire \sect_total_reg[1]_i_1__1_n_1 ;
  wire \sect_total_reg[1]_i_1__1_n_2 ;
  wire \sect_total_reg[1]_i_1__1_n_3 ;
  wire \sect_total_reg[1]_i_2__1_n_0 ;
  wire \sect_total_reg[1]_i_2__1_n_1 ;
  wire \sect_total_reg[1]_i_2__1_n_2 ;
  wire \sect_total_reg[1]_i_2__1_n_3 ;
  wire \sect_total_reg[1]_i_5__1_n_0 ;
  wire \sect_total_reg[1]_i_5__1_n_1 ;
  wire \sect_total_reg[1]_i_5__1_n_2 ;
  wire \sect_total_reg[1]_i_5__1_n_3 ;
  wire \sect_total_reg[5]_i_1__1_n_0 ;
  wire \sect_total_reg[5]_i_1__1_n_1 ;
  wire \sect_total_reg[5]_i_1__1_n_2 ;
  wire \sect_total_reg[5]_i_1__1_n_3 ;
  wire \sect_total_reg[9]_i_1__1_n_0 ;
  wire \sect_total_reg[9]_i_1__1_n_1 ;
  wire \sect_total_reg[9]_i_1__1_n_2 ;
  wire \sect_total_reg[9]_i_1__1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5__1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(AWVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(AWVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__3 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__3 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__3 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__3 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__3 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__3 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__3 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__3 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__3 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__3 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__3 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__3 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__3 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__3 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__3 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__3 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__3 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__3 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__3 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__3 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__3 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__3 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[49]_i_1__1 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2__1 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[49]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__3 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__3 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__3 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1__3_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2__1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__1
       (.I0(Q[5]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__1
       (.I0(Q[4]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__1
       (.I0(Q[9]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__1
       (.I0(Q[8]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__1
       (.I0(Q[3]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__1
       (.I0(Q[2]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__1
       (.I0(Q[1]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__1
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1__1
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(p_15_in),
        .I3(req_handling_reg),
        .I4(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1__1
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__5
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1__1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(AWREADY_Dummy_1),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1__1 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT4 #(
    .INIT(16'h8000)) 
    \sect_total[19]_i_3__1 
       (.I0(\sect_total[19]_i_4__1_n_0 ),
        .I1(\sect_total[19]_i_5__1_n_0 ),
        .I2(\sect_total[19]_i_6__1_n_0 ),
        .I3(\sect_total[19]_i_7__1_n_0 ),
        .O(single_sect__18));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_4__1 
       (.I0(\sect_total[19]_i_3__1_0 [1]),
        .I1(\sect_total[19]_i_3__1_0 [0]),
        .I2(\sect_total[19]_i_3__1_0 [3]),
        .I3(\sect_total[19]_i_3__1_0 [2]),
        .O(\sect_total[19]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_5__1 
       (.I0(\sect_total[19]_i_3__1_0 [4]),
        .I1(\sect_total[19]_i_3__1_0 [5]),
        .I2(\sect_total[19]_i_3__1_0 [6]),
        .I3(\sect_total[19]_i_3__1_0 [7]),
        .I4(\sect_total[19]_i_3__1_0 [9]),
        .I5(\sect_total[19]_i_3__1_0 [8]),
        .O(\sect_total[19]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sect_total[19]_i_6__1 
       (.I0(\sect_total[19]_i_3__1_0 [11]),
        .I1(\sect_total[19]_i_3__1_0 [10]),
        .I2(\sect_total[19]_i_3__1_0 [13]),
        .I3(\sect_total[19]_i_3__1_0 [12]),
        .O(\sect_total[19]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_7__1 
       (.I0(\sect_total[19]_i_3__1_0 [14]),
        .I1(\sect_total[19]_i_3__1_0 [15]),
        .I2(\sect_total[19]_i_3__1_0 [16]),
        .I3(\sect_total[19]_i_3__1_0 [17]),
        .I4(\sect_total[19]_i_3__1_0 [19]),
        .I5(\sect_total[19]_i_3__1_0 [18]),
        .O(\sect_total[19]_i_7__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1__1 
       (.CI(\sect_total_reg[9]_i_1__1_n_0 ),
        .CO({\sect_total_reg[13]_i_1__1_n_0 ,\sect_total_reg[13]_i_1__1_n_1 ,\sect_total_reg[13]_i_1__1_n_2 ,\sect_total_reg[13]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [13:10]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1__1 
       (.CI(\sect_total_reg[13]_i_1__1_n_0 ),
        .CO({\sect_total_reg[17]_i_1__1_n_0 ,\sect_total_reg[17]_i_1__1_n_1 ,\sect_total_reg[17]_i_1__1_n_2 ,\sect_total_reg[17]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [17:14]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__1 
       (.CI(\sect_total_reg[17]_i_1__1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED [3:2],\data_p1_reg[49]_0 [19:18]}),
        .S({1'b0,1'b0,Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1__1 
       (.CI(\sect_total_reg[1]_i_2__1_n_0 ),
        .CO({\sect_total_reg[1]_i_1__1_n_0 ,\sect_total_reg[1]_i_1__1_n_1 ,\sect_total_reg[1]_i_1__1_n_2 ,\sect_total_reg[1]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[31],Q[31]}),
        .O({\data_p1_reg[49]_0 [1:0],\NLW_sect_total_reg[1]_i_1__1_O_UNCONNECTED [1:0]}),
        .S({Q[31],Q[31],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2__1 
       (.CI(\sect_total_reg[1]_i_5__1_n_0 ),
        .CO({\sect_total_reg[1]_i_2__1_n_0 ,\sect_total_reg[1]_i_2__1_n_1 ,\sect_total_reg[1]_i_2__1_n_2 ,\sect_total_reg[1]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31],Q[31]}),
        .O(\NLW_sect_total_reg[1]_i_2__1_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5__1 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5__1_n_0 ,\sect_total_reg[1]_i_5__1_n_1 ,\sect_total_reg[1]_i_5__1_n_2 ,\sect_total_reg[1]_i_5__1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31:30]}),
        .O(\NLW_sect_total_reg[1]_i_5__1_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1__1 
       (.CI(\sect_total_reg[1]_i_1__1_n_0 ),
        .CO({\sect_total_reg[5]_i_1__1_n_0 ,\sect_total_reg[5]_i_1__1_n_1 ,\sect_total_reg[5]_i_1__1_n_2 ,\sect_total_reg[5]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [5:2]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1__1 
       (.CI(\sect_total_reg[5]_i_1__1_n_0 ),
        .CO({\sect_total_reg[9]_i_1__1_n_0 ,\sect_total_reg[9]_i_1__1_n_1 ,\sect_total_reg[9]_i_1__1_n_2 ,\sect_total_reg[9]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [9:6]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__3 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(AWVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__3 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(AWVALID_Dummy),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(req_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    \last_cnt_reg[2] ,
    m_axi_ca_AWVALID,
    \data_p1_reg[35]_0 ,
    SR,
    ap_clk,
    Q,
    \state[0]_i_2 ,
    D,
    req_en__0,
    req_fifo_valid,
    m_axi_ca_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[2] ;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input \state[0]_i_2 ;
  input [33:0]D;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_ca_AWREADY;
  input [0:0]E;

  wire [33:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__4_n_0 ;
  wire \data_p1[11]_i_1__4_n_0 ;
  wire \data_p1[12]_i_1__4_n_0 ;
  wire \data_p1[13]_i_1__4_n_0 ;
  wire \data_p1[14]_i_1__4_n_0 ;
  wire \data_p1[15]_i_1__4_n_0 ;
  wire \data_p1[16]_i_1__4_n_0 ;
  wire \data_p1[17]_i_1__4_n_0 ;
  wire \data_p1[18]_i_1__4_n_0 ;
  wire \data_p1[19]_i_1__4_n_0 ;
  wire \data_p1[20]_i_1__4_n_0 ;
  wire \data_p1[21]_i_1__4_n_0 ;
  wire \data_p1[22]_i_1__4_n_0 ;
  wire \data_p1[23]_i_1__4_n_0 ;
  wire \data_p1[24]_i_1__4_n_0 ;
  wire \data_p1[25]_i_1__4_n_0 ;
  wire \data_p1[26]_i_1__4_n_0 ;
  wire \data_p1[27]_i_1__4_n_0 ;
  wire \data_p1[28]_i_1__4_n_0 ;
  wire \data_p1[29]_i_1__4_n_0 ;
  wire \data_p1[2]_i_1__4_n_0 ;
  wire \data_p1[30]_i_1__4_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1__2_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[3]_i_1__4_n_0 ;
  wire \data_p1[4]_i_1__4_n_0 ;
  wire \data_p1[5]_i_1__4_n_0 ;
  wire \data_p1[6]_i_1__4_n_0 ;
  wire \data_p1[7]_i_1__4_n_0 ;
  wire \data_p1[8]_i_1__4_n_0 ;
  wire \data_p1[9]_i_1__4_n_0 ;
  wire [33:0]\data_p1_reg[35]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \last_cnt_reg[2] ;
  wire load_p1;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__8_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__6_n_0 ;
  wire \state[0]_i_2 ;
  wire \state[1]_i_1__6_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__8 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_ca_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__4 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__4 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__4 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__4 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__4 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__4 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__4 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__4 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__4 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__4 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__4 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__4 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__4 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__4 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__4 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__4 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__4 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__4 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__4 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__4 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__4 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__4 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[31]_i_1__4 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_ca_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__2 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__4 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__4 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__4 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__4 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__4 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__4 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__4 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__4_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_0 ),
        .Q(\data_p1_reg[35]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(\data_p1_reg[35]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[35]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__2_n_0 ),
        .Q(\data_p1_reg[35]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[35]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__8
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__8_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__8_n_0),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_ca_AWREADY),
        .I5(m_axi_ca_AWVALID),
        .O(\state[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \state[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\state[0]_i_2 ),
        .O(\last_cnt_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWVALID),
        .I3(state),
        .I4(m_axi_ca_AWREADY),
        .O(\state[1]_i_1__6_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__6_n_0 ),
        .Q(m_axi_ca_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__6_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_4_in,
    m_axi_ca_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_4_in;
  input m_axi_ca_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_BVALID;
  wire [1:0]next__0;
  wire p_4_in;
  wire s_ready_t_i_1__6_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(m_axi_ca_BVALID),
        .I1(p_4_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(s_ready_t_reg_0),
        .I1(p_4_in),
        .I2(m_axi_ca_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__6
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_ca_BVALID),
        .I2(p_4_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__6_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__4 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_4_in),
        .I3(m_axi_ca_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__4 
       (.I0(Q),
        .I1(state),
        .I2(p_4_in),
        .I3(m_axi_ca_BVALID),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_ca_RVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_ca_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__7_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__5_n_0 ;
  wire \state[1]_i_1__5_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(m_axi_ca_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_ca_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__7
       (.I0(m_axi_ca_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__7_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__7_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__5 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_ca_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__5 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_ca_RVALID),
        .O(\state[1]_i_1__5_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl
   (pop,
    push_0,
    D,
    Q,
    \dout_reg[33]_0 ,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    push,
    in,
    \dout_reg[33]_1 ,
    \dout_reg[33]_2 ,
    ap_clk,
    SR);
  output pop;
  output push_0;
  output [0:0]D;
  output [30:0]Q;
  output \dout_reg[33]_0 ;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input push;
  input [29:0]in;
  input \dout_reg[33]_1 ;
  input \dout_reg[33]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [30:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[33]_0 ;
  wire \dout_reg[33]_1 ;
  wire \dout_reg[33]_2 ;
  wire [29:0]in;
  wire \mem_reg[2][0]_srl3_n_0 ;
  wire \mem_reg[2][10]_srl3_n_0 ;
  wire \mem_reg[2][11]_srl3_n_0 ;
  wire \mem_reg[2][12]_srl3_n_0 ;
  wire \mem_reg[2][13]_srl3_n_0 ;
  wire \mem_reg[2][14]_srl3_n_0 ;
  wire \mem_reg[2][15]_srl3_n_0 ;
  wire \mem_reg[2][16]_srl3_n_0 ;
  wire \mem_reg[2][17]_srl3_n_0 ;
  wire \mem_reg[2][18]_srl3_n_0 ;
  wire \mem_reg[2][19]_srl3_n_0 ;
  wire \mem_reg[2][1]_srl3_n_0 ;
  wire \mem_reg[2][20]_srl3_n_0 ;
  wire \mem_reg[2][21]_srl3_n_0 ;
  wire \mem_reg[2][22]_srl3_n_0 ;
  wire \mem_reg[2][23]_srl3_n_0 ;
  wire \mem_reg[2][24]_srl3_n_0 ;
  wire \mem_reg[2][25]_srl3_n_0 ;
  wire \mem_reg[2][26]_srl3_n_0 ;
  wire \mem_reg[2][27]_srl3_n_0 ;
  wire \mem_reg[2][28]_srl3_n_0 ;
  wire \mem_reg[2][29]_srl3_n_0 ;
  wire \mem_reg[2][2]_srl3_n_0 ;
  wire \mem_reg[2][33]_srl3_n_0 ;
  wire \mem_reg[2][3]_srl3_n_0 ;
  wire \mem_reg[2][4]_srl3_n_0 ;
  wire \mem_reg[2][5]_srl3_n_0 ;
  wire \mem_reg[2][6]_srl3_n_0 ;
  wire \mem_reg[2][7]_srl3_n_0 ;
  wire \mem_reg[2][8]_srl3_n_0 ;
  wire \mem_reg[2][9]_srl3_n_0 ;
  wire pop;
  wire push;
  wire push_0;
  wire tmp_valid_reg;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[33]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][0]_srl3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][10]_srl3_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][11]_srl3_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][12]_srl3_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][13]_srl3_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][14]_srl3_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][15]_srl3_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][16]_srl3_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][17]_srl3_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][18]_srl3_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][19]_srl3_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][1]_srl3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][20]_srl3_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][21]_srl3_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][22]_srl3_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][23]_srl3_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][24]_srl3_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][25]_srl3_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][26]_srl3_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][27]_srl3_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][28]_srl3_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][29]_srl3_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][2]_srl3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][33]_srl3_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][3]_srl3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][4]_srl3_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][5]_srl3_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][6]_srl3_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][7]_srl3_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][8]_srl3_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][9]_srl3_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][0]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[2][0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][10]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[2][10]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][11]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[2][11]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][12]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[2][12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][13]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[2][13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][14]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[2][14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][15]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[2][15]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][16]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[2][16]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][17]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[2][17]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][18]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[2][18]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][19]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[2][19]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][1]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[2][1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][20]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[2][20]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][21]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[2][21]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][22]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[2][22]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][23]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[2][23]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][24]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[2][24]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][25]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[2][25]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][26]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[2][26]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][27]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[2][27]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][28]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[2][28]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][29]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[2][29]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][2]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[2][2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][33]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[2][33]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][3]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[2][3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][4]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[2][4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][5]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[2][5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][6]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[2][6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][7]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[2][7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][8]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[2][8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][9]_srl3 
       (.A0(\dout_reg[33]_1 ),
        .A1(\dout_reg[33]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[2][9]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[6][0]_srl7_i_1__1 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_ready),
        .O(push_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1 
       (.I0(Q[30]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1__1
       (.I0(Q[30]),
        .I1(wrsp_ready),
        .I2(\dout_reg[0]_0 ),
        .I3(tmp_valid_reg),
        .I4(AWREADY_Dummy),
        .O(\dout_reg[33]_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_0,
    E,
    p_8_in,
    D,
    p_12_in,
    push__0,
    p_4_in,
    empty_n_reg,
    push,
    Q,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    next_wreq,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    \mOutPtr_reg[3] ,
    dout_vld_reg,
    dout_vld_reg_0,
    last_resp,
    wrsp_valid,
    dout_vld_reg_1,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_0;
  output [0:0]E;
  output p_8_in;
  output [2:0]D;
  output p_12_in;
  output push__0;
  output p_4_in;
  output empty_n_reg;
  input push;
  input [0:0]Q;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input next_wreq;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input [3:0]\mOutPtr_reg[3] ;
  input dout_vld_reg;
  input [0:0]dout_vld_reg_0;
  input last_resp;
  input wrsp_valid;
  input dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__9
       (.I0(dout_vld_reg_1),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(next_wreq),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[3] [1]),
        .I2(\mOutPtr_reg[3] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg[3] [0]),
        .I1(\mOutPtr_reg[3] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[3] [2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[2]_i_2 
       (.I0(dout_vld_reg),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .O(push__0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[3]_i_1__7 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__5 
       (.I0(\mOutPtr_reg[3] [2]),
        .I1(\mOutPtr_reg[3] [0]),
        .I2(\mOutPtr_reg[3] [1]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[3] [3]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[3]_i_3__3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_1 ),
        .A1(\dout_reg[0]_2 ),
        .A2(\dout_reg[0]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(Q),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[2]_i_2__1 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(p_8_in));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_4_in));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0_1
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    push,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    ost_ctrl_valid,
    full_n_reg_0,
    wrsp_type,
    ursp_ready,
    Q,
    dout_vld_reg,
    dout_vld_reg_0);
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input push;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input ost_ctrl_valid;
  input full_n_reg_0;
  input wrsp_type;
  input ursp_ready;
  input [0:0]Q;
  input dout_vld_reg;
  input dout_vld_reg_0;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__2 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(Q),
        .I4(dout_vld_reg),
        .I5(dout_vld_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__14
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg),
        .I2(Q),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized2
   (ap_rst_n_0,
    pop,
    E,
    D,
    empty_n_reg,
    WVALID_Dummy_reg,
    ap_rst_n_1,
    ap_rst_n,
    full_n_reg,
    ost_ctrl_valid,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy_1,
    AWVALID_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    ost_ctrl_ready,
    Q,
    dout_vld_reg,
    \dout_reg[0]_0 ,
    \dout[3]_i_2_0 ,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    WLAST_Dummy_reg_0,
    push,
    in,
    \dout_reg[3]_0 ,
    \dout_reg[3]_1 ,
    \dout_reg[3]_2 ,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output pop;
  output [0:0]E;
  output [2:0]D;
  output empty_n_reg;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_1;
  input ap_rst_n;
  input full_n_reg;
  input ost_ctrl_valid;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input ost_ctrl_ready;
  input [3:0]Q;
  input dout_vld_reg;
  input \dout_reg[0]_0 ;
  input [7:0]\dout[3]_i_2_0 ;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input WLAST_Dummy_reg_0;
  input push;
  input [3:0]in;
  input \dout_reg[3]_0 ;
  input \dout_reg[3]_1 ;
  input \dout_reg[3]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [7:0]\dout[3]_i_2_0 ;
  wire \dout[3]_i_3_n_0 ;
  wire \dout[3]_i_4_n_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire full_n_reg;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire \mem_reg[6][1]_srl7_n_0 ;
  wire \mem_reg[6][2]_srl7_n_0 ;
  wire \mem_reg[6][3]_srl7_n_0 ;
  wire next_burst;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout[3]_i_3_n_0 ),
        .I1(\dout[3]_i_2_0 [2]),
        .I2(\dout_reg_n_0_[2] ),
        .I3(\dout[3]_i_2_0 [1]),
        .I4(\dout_reg_n_0_[1] ),
        .I5(\dout[3]_i_4_n_0 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3 
       (.I0(\dout[3]_i_2_0 [7]),
        .I1(\dout[3]_i_2_0 [6]),
        .I2(WVALID_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(WLAST_Dummy_reg),
        .I5(WREADY_Dummy),
        .O(\dout[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_0_[3] ),
        .I1(\dout[3]_i_2_0 [3]),
        .I2(\dout_reg_n_0_[0] ),
        .I3(\dout[3]_i_2_0 [0]),
        .I4(\dout[3]_i_2_0 [4]),
        .I5(\dout[3]_i_2_0 [5]),
        .O(\dout[3]_i_4_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][1]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][2]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][3]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__11
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(next_burst),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(ost_ctrl_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(p_12_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_12_in),
        .I3(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h75FFFFFF8A000000)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg[0] ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ost_ctrl_ready),
        .I5(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_12_in),
        .I4(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[3]_i_3__4 
       (.I0(ost_ctrl_valid),
        .I1(\mOutPtr_reg[0] ),
        .I2(dout_vld_reg),
        .I3(\dout_reg[0]_0 ),
        .I4(next_burst),
        .O(p_12_in));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[3]_0 ),
        .A1(\dout_reg[3]_1 ),
        .A2(\dout_reg[3]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][1]_srl7 
       (.A0(\dout_reg[3]_0 ),
        .A1(\dout_reg[3]_1 ),
        .A2(\dout_reg[3]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[6][1]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][2]_srl7 
       (.A0(\dout_reg[3]_0 ),
        .A1(\dout_reg[3]_1 ),
        .A2(\dout_reg[3]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[6][2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][3]_srl7 
       (.A0(\dout_reg[3]_0 ),
        .A1(\dout_reg[3]_1 ),
        .A2(\dout_reg[3]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[6][3]_srl7_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized3
   (pop,
    push,
    Q,
    req_en__0,
    rs_req_ready,
    req_fifo_valid,
    \dout_reg[2]_0 ,
    \dout_reg[35]_0 ,
    AWVALID_Dummy_0,
    in,
    \dout_reg[35]_1 ,
    \dout_reg[35]_2 ,
    \dout_reg[35]_3 ,
    ap_clk,
    SR);
  output pop;
  output push;
  output [33:0]Q;
  input req_en__0;
  input rs_req_ready;
  input req_fifo_valid;
  input \dout_reg[2]_0 ;
  input \dout_reg[35]_0 ;
  input AWVALID_Dummy_0;
  input [33:0]in;
  input \dout_reg[35]_1 ;
  input \dout_reg[35]_2 ;
  input \dout_reg[35]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire AWVALID_Dummy_0;
  wire [33:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[35]_0 ;
  wire \dout_reg[35]_1 ;
  wire \dout_reg[35]_2 ;
  wire \dout_reg[35]_3 ;
  wire [33:0]in;
  wire \mem_reg[6][10]_srl7_n_0 ;
  wire \mem_reg[6][11]_srl7_n_0 ;
  wire \mem_reg[6][12]_srl7_n_0 ;
  wire \mem_reg[6][13]_srl7_n_0 ;
  wire \mem_reg[6][14]_srl7_n_0 ;
  wire \mem_reg[6][15]_srl7_n_0 ;
  wire \mem_reg[6][16]_srl7_n_0 ;
  wire \mem_reg[6][17]_srl7_n_0 ;
  wire \mem_reg[6][18]_srl7_n_0 ;
  wire \mem_reg[6][19]_srl7_n_0 ;
  wire \mem_reg[6][20]_srl7_n_0 ;
  wire \mem_reg[6][21]_srl7_n_0 ;
  wire \mem_reg[6][22]_srl7_n_0 ;
  wire \mem_reg[6][23]_srl7_n_0 ;
  wire \mem_reg[6][24]_srl7_n_0 ;
  wire \mem_reg[6][25]_srl7_n_0 ;
  wire \mem_reg[6][26]_srl7_n_0 ;
  wire \mem_reg[6][27]_srl7_n_0 ;
  wire \mem_reg[6][28]_srl7_n_0 ;
  wire \mem_reg[6][29]_srl7_n_0 ;
  wire \mem_reg[6][2]_srl7_n_0 ;
  wire \mem_reg[6][30]_srl7_n_0 ;
  wire \mem_reg[6][31]_srl7_n_0 ;
  wire \mem_reg[6][32]_srl7_n_0 ;
  wire \mem_reg[6][33]_srl7_n_0 ;
  wire \mem_reg[6][34]_srl7_n_0 ;
  wire \mem_reg[6][35]_srl7_n_0 ;
  wire \mem_reg[6][3]_srl7_n_0 ;
  wire \mem_reg[6][4]_srl7_n_0 ;
  wire \mem_reg[6][5]_srl7_n_0 ;
  wire \mem_reg[6][6]_srl7_n_0 ;
  wire \mem_reg[6][7]_srl7_n_0 ;
  wire \mem_reg[6][8]_srl7_n_0 ;
  wire \mem_reg[6][9]_srl7_n_0 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[35]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .I3(\dout_reg[2]_0 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][10]_srl7_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][11]_srl7_n_0 ),
        .Q(Q[9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][12]_srl7_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][13]_srl7_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][14]_srl7_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][15]_srl7_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][16]_srl7_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][17]_srl7_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][18]_srl7_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][19]_srl7_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][20]_srl7_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][21]_srl7_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][22]_srl7_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][23]_srl7_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][24]_srl7_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][25]_srl7_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][26]_srl7_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][27]_srl7_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][28]_srl7_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][29]_srl7_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][2]_srl7_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][30]_srl7_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][31]_srl7_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][32]_srl7_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][33]_srl7_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][34]_srl7_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][35]_srl7_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][3]_srl7_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][4]_srl7_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][5]_srl7_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][6]_srl7_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][7]_srl7_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][8]_srl7_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][9]_srl7_n_0 ),
        .Q(Q[7]),
        .R(SR));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][10]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[6][10]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][11]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[6][11]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][12]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[6][12]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][13]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[6][13]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][14]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[6][14]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][15]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[6][15]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][16]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][16]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[6][16]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][17]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][17]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[6][17]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][18]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][18]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[6][18]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][19]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][19]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[6][19]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][20]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][20]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[6][20]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][21]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][21]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[6][21]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][22]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][22]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[6][22]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][23]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][23]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[6][23]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][24]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][24]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[6][24]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][25]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][25]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[6][25]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][26]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][26]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[6][26]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][27]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][27]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[6][27]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][28]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][28]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[6][28]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][29]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][29]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[6][29]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][2]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[6][2]_srl7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][2]_srl7_i_1 
       (.I0(\dout_reg[35]_0 ),
        .I1(AWVALID_Dummy_0),
        .O(push));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][30]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][30]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[6][30]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][31]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][31]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[6][31]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][32]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][32]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[6][32]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][33]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][33]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[6][33]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][34]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][34]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[6][34]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][35]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][35]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[6][35]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][3]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[6][3]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][4]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[6][4]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][5]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[6][5]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][6]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[6][6]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][7]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[6][7]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][8]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[6][8]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][9]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[6][9]_srl7_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized4
   (D,
    req_en__0,
    \dout_reg[36]_0 ,
    data_en__3,
    pop,
    WVALID_Dummy_reg,
    push,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    fifo_valid,
    m_axi_ca_WREADY,
    flying_req_reg,
    flying_req_reg_0,
    \dout_reg[0]_0 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[36]_1 ,
    ap_clk,
    SR);
  output [3:0]D;
  output req_en__0;
  output [36:0]\dout_reg[36]_0 ;
  output data_en__3;
  output pop;
  output [0:0]WVALID_Dummy_reg;
  output push;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [4:0]Q;
  input fifo_valid;
  input m_axi_ca_WREADY;
  input flying_req_reg;
  input flying_req_reg_0;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [3:0]\dout_reg[36]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire [3:0]\dout_reg[36]_1 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_0 ;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire m_axi_ca_WREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[35]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[31]_i_1 
       (.I0(m_axi_ca_WREADY),
        .I1(flying_req_reg_0),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg_0),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(push),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(data_en__3),
        .I3(flying_req_reg_0),
        .I4(m_axi_ca_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_ca_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\last_cnt_reg[0]_0 ),
        .I1(\last_cnt_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF00000000)) 
    \state[0]_i_2 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(m_axi_ca_WREADY),
        .I3(flying_req_reg),
        .I4(flying_req_reg_0),
        .I5(data_en__3),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_store
   (wrsp_type,
    ca_AWREADY,
    WVALID_Dummy,
    ca_WREADY,
    ca_BVALID,
    ursp_ready,
    AWVALID_Dummy,
    tmp_valid_reg_0,
    p_4_in,
    empty_n_reg,
    empty_n_reg_0,
    D,
    dout,
    ap_clk,
    SR,
    dout_vld_reg,
    ap_rst_n,
    push,
    push_0,
    \raddr_reg_reg[0] ,
    pop_1,
    AWREADY_Dummy,
    mOutPtr18_out,
    Q,
    last_resp,
    need_wrsp,
    Block_entry48_proc_U0_m_axi_ca_BREADY,
    in,
    E,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output wrsp_type;
  output ca_AWREADY;
  output WVALID_Dummy;
  output ca_WREADY;
  output ca_BVALID;
  output ursp_ready;
  output AWVALID_Dummy;
  output [0:0]tmp_valid_reg_0;
  output p_4_in;
  output empty_n_reg;
  output empty_n_reg_0;
  output [31:0]D;
  output [35:0]dout;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg;
  input ap_rst_n;
  input push;
  input push_0;
  input \raddr_reg_reg[0] ;
  input pop_1;
  input AWREADY_Dummy;
  input mOutPtr18_out;
  input [0:0]Q;
  input last_resp;
  input need_wrsp;
  input Block_entry48_proc_U0_m_axi_ca_BREADY;
  input [29:0]in;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]din;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire Block_entry48_proc_U0_m_axi_ca_BREADY;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire [31:0]din;
  wire [35:0]dout;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire [29:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire need_wrsp;
  wire next_wreq;
  wire p_4_in;
  wire pop_1;
  wire push;
  wire push_0;
  wire push_1;
  wire push__0;
  wire \raddr_reg_reg[0] ;
  wire [17:17]tmp_len0;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire [1:1]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized0 buff_wdata
       (.E(E),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ca_WREADY(ca_WREADY),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .push_0(push_0),
        .\raddr_reg_reg[0] (\raddr_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1__1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(tmp_len0),
        .Q({wreq_len,fifo_wreq_n_5,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ca_AWREADY(ca_AWREADY),
        .\dout_reg[33] (fifo_wreq_n_35),
        .in(in),
        .next_wreq(next_wreq),
        .push(push),
        .push_0(push_1),
        .tmp_valid_reg(AWVALID_Dummy),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(wreq_len),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(Q),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .p_4_in(p_4_in),
        .push(push_1),
        .push__0(push__0),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_8),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_7),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_6),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_5),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(D[7]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(1'b1),
        .Q(D[30]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_35),
        .Q(AWVALID_Dummy),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized2 user_resp
       (.Block_entry48_proc_U0_m_axi_ca_BREADY(Block_entry48_proc_U0_m_axi_ca_BREADY),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ca_BVALID(ca_BVALID),
        .empty_n_reg_0(empty_n_reg),
        .pop_1(pop_1),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_throttle
   (AWREADY_Dummy_1,
    WREADY_Dummy,
    E,
    \dout_reg[36] ,
    m_axi_ca_WVALID,
    empty_n_reg,
    empty_n_reg_0,
    m_axi_ca_AWVALID,
    \data_p1_reg[35] ,
    SR,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy_0,
    \last_cnt_reg[0]_0 ,
    burst_valid,
    WVALID_Dummy,
    m_axi_ca_WREADY,
    \dout_reg[36]_0 ,
    dout_vld_reg,
    m_axi_ca_AWREADY,
    in,
    dout);
  output AWREADY_Dummy_1;
  output WREADY_Dummy;
  output [0:0]E;
  output [36:0]\dout_reg[36] ;
  output m_axi_ca_WVALID;
  output empty_n_reg;
  output empty_n_reg_0;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy_0;
  input \last_cnt_reg[0]_0 ;
  input burst_valid;
  input WVALID_Dummy;
  input m_axi_ca_WREADY;
  input \dout_reg[36]_0 ;
  input dout_vld_reg;
  input m_axi_ca_AWREADY;
  input [33:0]in;
  input [35:0]dout;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_fifo_n_2;
  wire data_fifo_n_3;
  wire data_fifo_n_4;
  wire data_fifo_n_45;
  wire data_fifo_n_49;
  wire data_fifo_n_5;
  wire [33:0]\data_p1_reg[35] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire flying_req_reg_n_0;
  wire [33:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_2;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_3;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_4;
  wire req_fifo_n_5;
  wire req_fifo_n_6;
  wire req_fifo_n_7;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_1;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_2,data_fifo_n_3,data_fifo_n_4,data_fifo_n_5}),
        .E(E),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_45),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\dout_reg[36] (\dout_reg[36] ),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(data_fifo_n_49),
        .dout_vld_reg_2(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .flying_req_reg(rs_req_n_1),
        .flying_req_reg_0(flying_req_reg_n_0),
        .full_n_reg_0(WREADY_Dummy),
        .in({\dout_reg[36]_0 ,dout}),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_49),
        .Q(flying_req_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_45),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_45),
        .D(data_fifo_n_5),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_45),
        .D(data_fifo_n_4),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_45),
        .D(data_fifo_n_3),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_45),
        .D(data_fifo_n_2),
        .Q(last_cnt_reg[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized5 req_fifo
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(AWREADY_Dummy_1),
        .in(in),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35}),
        .E(load_p2),
        .Q(last_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[35]_0 (\data_p1_reg[35] ),
        .\last_cnt_reg[2] (rs_req_n_1),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .\state[0]_i_2 (flying_req_reg_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_write
   (SR,
    last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    E,
    dout_vld_reg,
    Q,
    \dout_reg[36] ,
    m_axi_ca_WVALID,
    empty_n_reg,
    ap_rst_n_0,
    dout_vld_reg_0,
    empty_n_reg_0,
    m_axi_ca_AWVALID,
    \data_p1_reg[35] ,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    push_0,
    dout_vld_reg_1,
    AWVALID_Dummy,
    p_4_in,
    m_axi_ca_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_ca_BVALID,
    D,
    m_axi_ca_AWREADY,
    dout,
    \data_p2_reg[63] );
  output [0:0]SR;
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output [0:0]E;
  output dout_vld_reg;
  output [0:0]Q;
  output [36:0]\dout_reg[36] ;
  output m_axi_ca_WVALID;
  output empty_n_reg;
  output ap_rst_n_0;
  output dout_vld_reg_0;
  output empty_n_reg_0;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35] ;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input push_0;
  input dout_vld_reg_1;
  input AWVALID_Dummy;
  input p_4_in;
  input m_axi_ca_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_ca_BVALID;
  input [31:0]D;
  input m_axi_ca_AWREADY;
  input [35:0]dout;
  input [0:0]\data_p2_reg[63] ;

  wire [31:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire [33:0]\data_p1_reg[35] ;
  wire [0:0]\data_p2_reg[63] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_burst_n_1;
  wire fifo_burst_n_4;
  wire fifo_burst_n_5;
  wire fifo_burst_n_8;
  wire last_resp;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire [3:0]ost_ctrl_len;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [7:0]p_0_in;
  wire p_3_in;
  wire p_4_in;
  wire push;
  wire push_0;
  wire push_1;
  wire s_ready_t_reg;
  wire ursp_ready;
  wire wreq_burst_conv_n_38;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_5),
        .Q(WLAST_Dummy_reg_n_0),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_4),
        .Q(WVALID_Dummy_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(E),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_0),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(fifo_burst_n_8),
        .burst_valid(burst_valid),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(fifo_burst_n_4),
        .dout_vld_reg_2(dout_vld_reg_0),
        .full_n_reg_0(fifo_burst_n_1),
        .in(ost_ctrl_len),
        .\mOutPtr_reg[0]_0 (wreq_burst_conv_n_38),
        .\mOutPtr_reg[0]_1 (dout_vld_reg_1),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_1),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1_0 fifo_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(need_wrsp),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_4_in(p_4_in),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .p_4_in(p_4_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .D(D),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_burst_conv_n_38),
        .\data_p2_reg[63] (\data_p2_reg[63] ),
        .\dout_reg[0] (fifo_burst_n_1),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_1),
        .push_0(push),
        .s_ready_t_reg(AWREADY_Dummy),
        .\sect_len_buf_reg[3]_0 (ost_ctrl_len));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(p_3_in),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\data_p1_reg[35] (\data_p1_reg[35] ),
        .dout(dout),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (WLAST_Dummy_reg_n_0),
        .dout_vld_reg(dout_vld_reg_1),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_0),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_control_s_axi
   (\int_addr_a0_reg[31]_0 ,
    Q,
    \int_addr_a0_reg[31]_1 ,
    \int_addr_b0_reg[31]_0 ,
    \int_addr_b0_reg[30]_0 ,
    \int_addr_b0_reg[31]_1 ,
    \int_addr_c0_reg[31]_0 ,
    \int_addr_c0_reg[30]_0 ,
    \int_addr_c0_reg[31]_1 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RDATA,
    O,
    \trunc_ln40_1_reg_831_reg[29] ,
    \trunc_ln4_reg_836_reg[29] ,
    \trunc_ln68_1_reg_841_reg[29] ,
    \trunc_ln_reg_228_reg[29] ,
    \trunc_ln1_reg_233_reg[29] ,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR);
  output [0:0]\int_addr_a0_reg[31]_0 ;
  output [29:0]Q;
  output [0:0]\int_addr_a0_reg[31]_1 ;
  output [0:0]\int_addr_b0_reg[31]_0 ;
  output [29:0]\int_addr_b0_reg[30]_0 ;
  output [0:0]\int_addr_b0_reg[31]_1 ;
  output [0:0]\int_addr_c0_reg[31]_0 ;
  output [29:0]\int_addr_c0_reg[30]_0 ;
  output [0:0]\int_addr_c0_reg[31]_1 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [31:0]s_axi_control_RDATA;
  input [0:0]O;
  input [0:0]\trunc_ln40_1_reg_831_reg[29] ;
  input [0:0]\trunc_ln4_reg_836_reg[29] ;
  input [0:0]\trunc_ln68_1_reg_841_reg[29] ;
  input [0:0]\trunc_ln_reg_228_reg[29] ;
  input [0:0]\trunc_ln1_reg_233_reg[29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input [5:0]s_axi_control_ARADDR;

  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]O;
  wire [29:0]Q;
  wire [31:0]addr_a0;
  wire [31:0]addr_b0;
  wire [31:0]addr_c0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire int_addr_a0;
  wire [31:0]int_addr_a00;
  wire \int_addr_a0[31]_i_3_n_0 ;
  wire [0:0]\int_addr_a0_reg[31]_0 ;
  wire [0:0]\int_addr_a0_reg[31]_1 ;
  wire int_addr_b0;
  wire [31:0]int_addr_b00;
  wire [29:0]\int_addr_b0_reg[30]_0 ;
  wire [0:0]\int_addr_b0_reg[31]_0 ;
  wire [0:0]\int_addr_b0_reg[31]_1 ;
  wire int_addr_c0;
  wire [31:0]int_addr_c00;
  wire \int_addr_c0[31]_i_3_n_0 ;
  wire [29:0]\int_addr_c0_reg[30]_0 ;
  wire [0:0]\int_addr_c0_reg[31]_0 ;
  wire [0:0]\int_addr_c0_reg[31]_1 ;
  wire [31:0]rdata;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [0:0]\trunc_ln1_reg_233_reg[29] ;
  wire [0:0]\trunc_ln40_1_reg_831_reg[29] ;
  wire [0:0]\trunc_ln4_reg_836_reg[29] ;
  wire [0:0]\trunc_ln68_1_reg_841_reg[29] ;
  wire [0:0]\trunc_ln_reg_228_reg[29] ;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8F888FBB)) 
    \FSM_onehot_wstate[1]_i_1__0 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[2]_i_1__0 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hD5C0)) 
    \FSM_onehot_wstate[3]_i_1__0 
       (.I0(s_axi_control_BREADY),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1__0_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_2_fu_409_p2_carry__6_i_1
       (.I0(addr_a0[31]),
        .I1(O),
        .O(\int_addr_a0_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_4_fu_483_p2_carry__6_i_1
       (.I0(addr_a0[31]),
        .I1(\trunc_ln40_1_reg_831_reg[29] ),
        .O(\int_addr_a0_reg[31]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_1_fu_566_p2_carry__6_i_1
       (.I0(addr_b0[31]),
        .I1(\trunc_ln68_1_reg_841_reg[29] ),
        .O(\int_addr_b0_reg[31]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln68_fu_524_p2_carry__6_i_1
       (.I0(addr_b0[31]),
        .I1(\trunc_ln4_reg_836_reg[29] ),
        .O(\int_addr_b0_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__6_i_1
       (.I0(addr_c0[31]),
        .I1(\trunc_ln1_reg_233_reg[29] ),
        .O(\int_addr_c0_reg[31]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__6_i_1
       (.I0(addr_c0[31]),
        .I1(\trunc_ln_reg_228_reg[29] ),
        .O(\int_addr_c0_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0[0]),
        .O(int_addr_a00[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[9]),
        .O(int_addr_a00[10]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[10]),
        .O(int_addr_a00[11]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[11]),
        .O(int_addr_a00[12]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[12]),
        .O(int_addr_a00[13]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[13]),
        .O(int_addr_a00[14]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[14]),
        .O(int_addr_a00[15]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[15]),
        .O(int_addr_a00[16]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[16]),
        .O(int_addr_a00[17]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[17]),
        .O(int_addr_a00[18]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[18]),
        .O(int_addr_a00[19]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[0]),
        .O(int_addr_a00[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[19]),
        .O(int_addr_a00[20]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[20]),
        .O(int_addr_a00[21]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[21]),
        .O(int_addr_a00[22]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[22]),
        .O(int_addr_a00[23]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[23]),
        .O(int_addr_a00[24]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[24]),
        .O(int_addr_a00[25]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[25]),
        .O(int_addr_a00[26]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[26]),
        .O(int_addr_a00[27]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[27]),
        .O(int_addr_a00[28]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[28]),
        .O(int_addr_a00[29]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[1]),
        .O(int_addr_a00[2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[29]),
        .O(int_addr_a00[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_addr_a0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_addr_a0[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_a0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_a0[31]),
        .O(int_addr_a00[31]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_addr_a0[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_addr_a0[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[2]),
        .O(int_addr_a00[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[3]),
        .O(int_addr_a00[4]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[4]),
        .O(int_addr_a00[5]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[5]),
        .O(int_addr_a00[6]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[6]),
        .O(int_addr_a00[7]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[7]),
        .O(int_addr_a00[8]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[8]),
        .O(int_addr_a00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[0]),
        .Q(addr_a0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[10]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[11]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[12]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[13]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[14]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[15]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[16]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[17]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[18]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[19]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[1]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[20]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[21]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[22]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[23]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[24]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[25]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[26]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[27]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[28]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[29]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[30]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[31]),
        .Q(addr_a0[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[3]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[4]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[5]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[6]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[7]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[8]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[9]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0[0]),
        .O(int_addr_b00[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[30]_0 [9]),
        .O(int_addr_b00[10]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[30]_0 [10]),
        .O(int_addr_b00[11]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[30]_0 [11]),
        .O(int_addr_b00[12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[30]_0 [12]),
        .O(int_addr_b00[13]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[30]_0 [13]),
        .O(int_addr_b00[14]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[30]_0 [14]),
        .O(int_addr_b00[15]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[30]_0 [15]),
        .O(int_addr_b00[16]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[30]_0 [16]),
        .O(int_addr_b00[17]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[30]_0 [17]),
        .O(int_addr_b00[18]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[30]_0 [18]),
        .O(int_addr_b00[19]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[30]_0 [0]),
        .O(int_addr_b00[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[30]_0 [19]),
        .O(int_addr_b00[20]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[30]_0 [20]),
        .O(int_addr_b00[21]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[30]_0 [21]),
        .O(int_addr_b00[22]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[30]_0 [22]),
        .O(int_addr_b00[23]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[30]_0 [23]),
        .O(int_addr_b00[24]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[30]_0 [24]),
        .O(int_addr_b00[25]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[30]_0 [25]),
        .O(int_addr_b00[26]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[30]_0 [26]),
        .O(int_addr_b00[27]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[30]_0 [27]),
        .O(int_addr_b00[28]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[30]_0 [28]),
        .O(int_addr_b00[29]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[30]_0 [1]),
        .O(int_addr_b00[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[30]_0 [29]),
        .O(int_addr_b00[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_addr_b0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_addr_a0[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_b0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_b0[31]),
        .O(int_addr_b00[31]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[30]_0 [2]),
        .O(int_addr_b00[3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[30]_0 [3]),
        .O(int_addr_b00[4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[30]_0 [4]),
        .O(int_addr_b00[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[30]_0 [5]),
        .O(int_addr_b00[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[30]_0 [6]),
        .O(int_addr_b00[7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[30]_0 [7]),
        .O(int_addr_b00[8]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[30]_0 [8]),
        .O(int_addr_b00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[0]),
        .Q(addr_b0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[10]),
        .Q(\int_addr_b0_reg[30]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[11]),
        .Q(\int_addr_b0_reg[30]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[12]),
        .Q(\int_addr_b0_reg[30]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[13]),
        .Q(\int_addr_b0_reg[30]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[14]),
        .Q(\int_addr_b0_reg[30]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[15]),
        .Q(\int_addr_b0_reg[30]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[16]),
        .Q(\int_addr_b0_reg[30]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[17]),
        .Q(\int_addr_b0_reg[30]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[18]),
        .Q(\int_addr_b0_reg[30]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[19]),
        .Q(\int_addr_b0_reg[30]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[1]),
        .Q(\int_addr_b0_reg[30]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[20]),
        .Q(\int_addr_b0_reg[30]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[21]),
        .Q(\int_addr_b0_reg[30]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[22]),
        .Q(\int_addr_b0_reg[30]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[23]),
        .Q(\int_addr_b0_reg[30]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[24]),
        .Q(\int_addr_b0_reg[30]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[25]),
        .Q(\int_addr_b0_reg[30]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[26]),
        .Q(\int_addr_b0_reg[30]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[27]),
        .Q(\int_addr_b0_reg[30]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[28]),
        .Q(\int_addr_b0_reg[30]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[29]),
        .Q(\int_addr_b0_reg[30]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[2]),
        .Q(\int_addr_b0_reg[30]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[30]),
        .Q(\int_addr_b0_reg[30]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[31]),
        .Q(addr_b0[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[3]),
        .Q(\int_addr_b0_reg[30]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[4]),
        .Q(\int_addr_b0_reg[30]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[5]),
        .Q(\int_addr_b0_reg[30]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[6]),
        .Q(\int_addr_b0_reg[30]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[7]),
        .Q(\int_addr_b0_reg[30]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[8]),
        .Q(\int_addr_b0_reg[30]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[9]),
        .Q(\int_addr_b0_reg[30]_0 [8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0[0]),
        .O(int_addr_c00[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[30]_0 [9]),
        .O(int_addr_c00[10]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[30]_0 [10]),
        .O(int_addr_c00[11]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[30]_0 [11]),
        .O(int_addr_c00[12]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[30]_0 [12]),
        .O(int_addr_c00[13]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[30]_0 [13]),
        .O(int_addr_c00[14]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[30]_0 [14]),
        .O(int_addr_c00[15]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[30]_0 [15]),
        .O(int_addr_c00[16]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[30]_0 [16]),
        .O(int_addr_c00[17]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[30]_0 [17]),
        .O(int_addr_c00[18]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[30]_0 [18]),
        .O(int_addr_c00[19]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[30]_0 [0]),
        .O(int_addr_c00[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[30]_0 [19]),
        .O(int_addr_c00[20]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[30]_0 [20]),
        .O(int_addr_c00[21]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[30]_0 [21]),
        .O(int_addr_c00[22]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[30]_0 [22]),
        .O(int_addr_c00[23]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[30]_0 [23]),
        .O(int_addr_c00[24]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[30]_0 [24]),
        .O(int_addr_c00[25]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[30]_0 [25]),
        .O(int_addr_c00[26]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[30]_0 [26]),
        .O(int_addr_c00[27]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[30]_0 [27]),
        .O(int_addr_c00[28]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[30]_0 [28]),
        .O(int_addr_c00[29]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[30]_0 [1]),
        .O(int_addr_c00[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[30]_0 [29]),
        .O(int_addr_c00[30]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \int_addr_c0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_addr_c0[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_c0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(addr_c0[31]),
        .O(int_addr_c00[31]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \int_addr_c0[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[0] ),
        .O(\int_addr_c0[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[30]_0 [2]),
        .O(int_addr_c00[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[30]_0 [3]),
        .O(int_addr_c00[4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[30]_0 [4]),
        .O(int_addr_c00[5]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[30]_0 [5]),
        .O(int_addr_c00[6]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[30]_0 [6]),
        .O(int_addr_c00[7]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[30]_0 [7]),
        .O(int_addr_c00[8]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[30]_0 [8]),
        .O(int_addr_c00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[0]),
        .Q(addr_c0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[10]),
        .Q(\int_addr_c0_reg[30]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[11]),
        .Q(\int_addr_c0_reg[30]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[12]),
        .Q(\int_addr_c0_reg[30]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[13]),
        .Q(\int_addr_c0_reg[30]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[14]),
        .Q(\int_addr_c0_reg[30]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[15]),
        .Q(\int_addr_c0_reg[30]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[16]),
        .Q(\int_addr_c0_reg[30]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[17]),
        .Q(\int_addr_c0_reg[30]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[18]),
        .Q(\int_addr_c0_reg[30]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[19]),
        .Q(\int_addr_c0_reg[30]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[1]),
        .Q(\int_addr_c0_reg[30]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[20]),
        .Q(\int_addr_c0_reg[30]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[21]),
        .Q(\int_addr_c0_reg[30]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[22]),
        .Q(\int_addr_c0_reg[30]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[23]),
        .Q(\int_addr_c0_reg[30]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[24]),
        .Q(\int_addr_c0_reg[30]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[25]),
        .Q(\int_addr_c0_reg[30]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[26]),
        .Q(\int_addr_c0_reg[30]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[27]),
        .Q(\int_addr_c0_reg[30]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[28]),
        .Q(\int_addr_c0_reg[30]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[29]),
        .Q(\int_addr_c0_reg[30]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[2]),
        .Q(\int_addr_c0_reg[30]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[30]),
        .Q(\int_addr_c0_reg[30]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[31]),
        .Q(addr_c0[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[3]),
        .Q(\int_addr_c0_reg[30]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[4]),
        .Q(\int_addr_c0_reg[30]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[5]),
        .Q(\int_addr_c0_reg[30]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[6]),
        .Q(\int_addr_c0_reg[30]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[7]),
        .Q(\int_addr_c0_reg[30]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[8]),
        .Q(\int_addr_c0_reg[30]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[9]),
        .Q(\int_addr_c0_reg[30]_0 [8]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[0]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[0]),
        .I4(addr_c0[0]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[9]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [9]),
        .I4(\int_addr_c0_reg[30]_0 [9]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[10]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [10]),
        .I4(\int_addr_c0_reg[30]_0 [10]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[11]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [11]),
        .I4(\int_addr_c0_reg[30]_0 [11]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[12]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [12]),
        .I4(\int_addr_c0_reg[30]_0 [12]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[13]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [13]),
        .I4(\int_addr_c0_reg[30]_0 [13]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[14]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [14]),
        .I4(\int_addr_c0_reg[30]_0 [14]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[15]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [15]),
        .I4(\int_addr_c0_reg[30]_0 [15]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[16]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [16]),
        .I4(\int_addr_c0_reg[30]_0 [16]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[17]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [17]),
        .I4(\int_addr_c0_reg[30]_0 [17]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[18]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [18]),
        .I4(\int_addr_c0_reg[30]_0 [18]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [0]),
        .I4(\int_addr_c0_reg[30]_0 [0]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[19]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [19]),
        .I4(\int_addr_c0_reg[30]_0 [19]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[20]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [20]),
        .I4(\int_addr_c0_reg[30]_0 [20]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[21]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [21]),
        .I4(\int_addr_c0_reg[30]_0 [21]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[22]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [22]),
        .I4(\int_addr_c0_reg[30]_0 [22]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[23]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [23]),
        .I4(\int_addr_c0_reg[30]_0 [23]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[24]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [24]),
        .I4(\int_addr_c0_reg[30]_0 [24]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[25]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [25]),
        .I4(\int_addr_c0_reg[30]_0 [25]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[26]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [26]),
        .I4(\int_addr_c0_reg[30]_0 [26]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[27]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [27]),
        .I4(\int_addr_c0_reg[30]_0 [27]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[28]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [28]),
        .I4(\int_addr_c0_reg[30]_0 [28]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [1]),
        .I4(\int_addr_c0_reg[30]_0 [1]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[29]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [29]),
        .I4(\int_addr_c0_reg[30]_0 [29]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0[31]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0[31]),
        .I4(addr_c0[31]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [2]),
        .I4(\int_addr_c0_reg[30]_0 [2]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[3]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [3]),
        .I4(\int_addr_c0_reg[30]_0 [3]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[4]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [4]),
        .I4(\int_addr_c0_reg[30]_0 [4]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [5]),
        .I4(\int_addr_c0_reg[30]_0 [5]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [6]),
        .I4(\int_addr_c0_reg[30]_0 [6]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [7]),
        .I4(\int_addr_c0_reg[30]_0 [7]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[8]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[30]_0 [8]),
        .I4(\int_addr_c0_reg[30]_0 [8]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__2 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w2_d2_S
   (Block_entry_proc_proc_U0_ap_start,
    \SRL_SIG_reg[0][1] ,
    retval_0_cast_loc_channel_full_n,
    Block_entry_proc_proc_U0_ap_return,
    ap_rst_n_inv,
    ap_clk,
    \SRL_SIG_reg[0][1]_0 ,
    ap_done_reg,
    \SRL_SIG_reg[1][1] ,
    ap_done_reg_0,
    ap_sync_reg_channel_write_retval_0_cast_loc_channel,
    ap_return_preg,
    \ap_return_preg_reg[1] ,
    push,
    mOutPtr16_out);
  output Block_entry_proc_proc_U0_ap_start;
  output \SRL_SIG_reg[0][1] ;
  output retval_0_cast_loc_channel_full_n;
  output [0:0]Block_entry_proc_proc_U0_ap_return;
  input ap_rst_n_inv;
  input ap_clk;
  input \SRL_SIG_reg[0][1]_0 ;
  input ap_done_reg;
  input [0:0]\SRL_SIG_reg[1][1] ;
  input ap_done_reg_0;
  input ap_sync_reg_channel_write_retval_0_cast_loc_channel;
  input [0:0]ap_return_preg;
  input \ap_return_preg_reg[1] ;
  input push;
  input mOutPtr16_out;

  wire [0:0]Block_entry_proc_proc_U0_ap_return;
  wire Block_entry_proc_proc_U0_ap_start;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire [0:0]\SRL_SIG_reg[1][1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [0:0]ap_return_preg;
  wire \ap_return_preg_reg[1] ;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_retval_0_cast_loc_channel;
  wire empty_n_i_1_n_0;
  wire full_n_i_1__16_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire push;
  wire retval_0_cast_loc_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w2_d2_S_ShiftReg U_shell_top_fifo_w2_d2_S_ShiftReg
       (.Block_entry_proc_proc_U0_ap_return(Block_entry_proc_proc_U0_ap_return),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][1]_1 (\SRL_SIG_reg[0][1]_0 ),
        .\SRL_SIG_reg[1][1]_0 (retval_0_cast_loc_channel_full_n),
        .\SRL_SIG_reg[1][1]_1 (\SRL_SIG_reg[1][1] ),
        .ap_clk(ap_clk),
        .ap_done_reg_0(ap_done_reg_0),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[1] (\ap_return_preg_reg[1] ),
        .ap_sync_reg_channel_write_retval_0_cast_loc_channel(ap_sync_reg_channel_write_retval_0_cast_loc_channel),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    empty_n_i_1
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(ap_done_reg),
        .I4(Block_entry_proc_proc_U0_ap_start),
        .I5(push),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(Block_entry_proc_proc_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__16
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0__9),
        .I5(retval_0_cast_loc_channel_full_n),
        .O(full_n_i_1__16_n_0));
  LUT6 #(
    .INIT(64'h4444000444444444)) 
    full_n_i_3__4
       (.I0(ap_done_reg),
        .I1(Block_entry_proc_proc_U0_ap_start),
        .I2(\SRL_SIG_reg[1][1] ),
        .I3(ap_done_reg_0),
        .I4(ap_sync_reg_channel_write_retval_0_cast_loc_channel),
        .I5(retval_0_cast_loc_channel_full_n),
        .O(mOutPtr0__9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_0),
        .Q(retval_0_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Block_entry_proc_proc_U0_ap_start),
        .I2(push),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h77E78818)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(Block_entry_proc_proc_U0_ap_start),
        .I3(ap_done_reg),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(Block_entry_proc_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w2_d2_S_ShiftReg
   (\SRL_SIG_reg[0][1]_0 ,
    Block_entry_proc_proc_U0_ap_return,
    \SRL_SIG_reg[0][1]_1 ,
    ap_clk,
    ap_return_preg,
    \ap_return_preg_reg[1] ,
    mOutPtr,
    \SRL_SIG_reg[1][1]_0 ,
    ap_sync_reg_channel_write_retval_0_cast_loc_channel,
    ap_done_reg_0,
    \SRL_SIG_reg[1][1]_1 );
  output \SRL_SIG_reg[0][1]_0 ;
  output [0:0]Block_entry_proc_proc_U0_ap_return;
  input \SRL_SIG_reg[0][1]_1 ;
  input ap_clk;
  input [0:0]ap_return_preg;
  input \ap_return_preg_reg[1] ;
  input [1:0]mOutPtr;
  input \SRL_SIG_reg[1][1]_0 ;
  input ap_sync_reg_channel_write_retval_0_cast_loc_channel;
  input ap_done_reg_0;
  input [0:0]\SRL_SIG_reg[1][1]_1 ;

  wire [0:0]Block_entry_proc_proc_U0_ap_return;
  wire \SRL_SIG[1][1]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][1]_1 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire [0:0]\SRL_SIG_reg[1][1]_1 ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire ap_clk;
  wire ap_done_reg_0;
  wire [0:0]ap_return_preg;
  wire \ap_return_preg_reg[1] ;
  wire ap_sync_reg_channel_write_retval_0_cast_loc_channel;
  wire [1:0]mOutPtr;

  LUT6 #(
    .INIT(64'hFBFBFBFF08080800)) 
    \SRL_SIG[1][1]_i_1 
       (.I0(\SRL_SIG_reg[0][1]_0 ),
        .I1(\SRL_SIG_reg[1][1]_0 ),
        .I2(ap_sync_reg_channel_write_retval_0_cast_loc_channel),
        .I3(ap_done_reg_0),
        .I4(\SRL_SIG_reg[1][1]_1 ),
        .I5(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG[1][1]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][1]_1 ),
        .Q(\SRL_SIG_reg[0][1]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][1]_i_1_n_0 ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \ap_return_preg[1]_i_1 
       (.I0(ap_return_preg),
        .I1(\ap_return_preg_reg[1] ),
        .I2(\SRL_SIG_reg_n_0_[1][1] ),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .I5(\SRL_SIG_reg[0][1]_0 ),
        .O(Block_entry_proc_proc_U0_ap_return));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_flow_control_loop_pipe_sequential_init
   (ap_enable_reg_pp0_iter0,
    ap_done_cache_reg_0,
    clear,
    DI,
    S,
    \sub43_reg_500_reg[15] ,
    \t_fu_116_reg[15] ,
    ap_loop_init_int_reg_0,
    and_ln35_fu_361_p2,
    D,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    \int_m_reg[7] ,
    \t_fu_116_reg[7] ,
    \sub43_reg_500_reg[7] ,
    \t_fu_116_reg[7]_0 ,
    ap_loop_init_int_reg_3,
    \t_fu_116_reg[15]_0 ,
    SR,
    \t_fu_116_reg[3] ,
    \t_fu_116_reg[7]_1 ,
    \t_fu_116_reg[11] ,
    \t_fu_116_reg[15]_1 ,
    \t_fu_116_reg[4] ,
    \t_fu_116_reg[8] ,
    \t_fu_116_reg[12] ,
    \t_fu_116_reg[15]_2 ,
    \ap_CS_fsm_reg[3] ,
    ap_loop_init_int_reg_4,
    ap_loop_init_int_reg_5,
    ap_loop_init_int_reg_6,
    ap_loop_init_int_reg_7,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ap_loop_init_int_reg_8,
    \ap_CS_fsm_reg[3]_0 ,
    grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg,
    ap_loop_exit_ready_pp0_iter7_reg,
    \ap_CS_fsm_reg[3]_1 ,
    Q,
    \phi_mul_fu_112_reg[29] ,
    ap_enable_reg_pp0_iter0_reg,
    \icmp_ln39_reg_786_reg[0] ,
    \t_2_reg_776_reg[15] ,
    icmp_ln186_fu_319_p2_carry__0,
    CO,
    \t_fu_116_reg[0] ,
    grp_sa_store_1_fu_201_ap_start_reg_reg,
    grp_sa_store_1_fu_201_ap_start_reg);
  output ap_enable_reg_pp0_iter0;
  output [1:0]ap_done_cache_reg_0;
  output clear;
  output [3:0]DI;
  output [3:0]S;
  output [3:0]\sub43_reg_500_reg[15] ;
  output [3:0]\t_fu_116_reg[15] ;
  output [2:0]ap_loop_init_int_reg_0;
  output and_ln35_fu_361_p2;
  output [15:0]D;
  output [3:0]ap_loop_init_int_reg_1;
  output [3:0]ap_loop_init_int_reg_2;
  output [3:0]\int_m_reg[7] ;
  output [3:0]\t_fu_116_reg[7] ;
  output [3:0]\sub43_reg_500_reg[7] ;
  output [3:0]\t_fu_116_reg[7]_0 ;
  output [3:0]ap_loop_init_int_reg_3;
  output [15:0]\t_fu_116_reg[15]_0 ;
  output [0:0]SR;
  output [3:0]\t_fu_116_reg[3] ;
  output [2:0]\t_fu_116_reg[7]_1 ;
  output [3:0]\t_fu_116_reg[11] ;
  output [3:0]\t_fu_116_reg[15]_1 ;
  output [3:0]\t_fu_116_reg[4] ;
  output [3:0]\t_fu_116_reg[8] ;
  output [3:0]\t_fu_116_reg[12] ;
  output [2:0]\t_fu_116_reg[15]_2 ;
  output \ap_CS_fsm_reg[3] ;
  output [3:0]ap_loop_init_int_reg_4;
  output [3:0]ap_loop_init_int_reg_5;
  output [3:0]ap_loop_init_int_reg_6;
  output [3:0]ap_loop_init_int_reg_7;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ap_loop_init_int_reg_8;
  input [1:0]\ap_CS_fsm_reg[3]_0 ;
  input grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter7_reg;
  input \ap_CS_fsm_reg[3]_1 ;
  input [0:0]Q;
  input \phi_mul_fu_112_reg[29] ;
  input ap_enable_reg_pp0_iter0_reg;
  input [15:0]\icmp_ln39_reg_786_reg[0] ;
  input [15:0]\t_2_reg_776_reg[15] ;
  input [15:0]icmp_ln186_fu_319_p2_carry__0;
  input [0:0]CO;
  input [0:0]\t_fu_116_reg[0] ;
  input grp_sa_store_1_fu_201_ap_start_reg_reg;
  input grp_sa_store_1_fu_201_ap_start_reg;

  wire [0:0]CO;
  wire [15:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire and_ln35_fu_361_p2;
  wire \and_ln35_reg_795[0]_i_2_n_0 ;
  wire \and_ln35_reg_795[0]_i_3_n_0 ;
  wire \and_ln35_reg_795[0]_i_4_n_0 ;
  wire \and_ln35_reg_795[0]_i_5_n_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire [2:0]ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire [3:0]ap_loop_init_int_reg_2;
  wire [3:0]ap_loop_init_int_reg_3;
  wire [3:0]ap_loop_init_int_reg_4;
  wire [3:0]ap_loop_init_int_reg_5;
  wire [3:0]ap_loop_init_int_reg_6;
  wire [3:0]ap_loop_init_int_reg_7;
  wire ap_loop_init_int_reg_8;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg;
  wire grp_sa_store_1_fu_201_ap_start_reg;
  wire grp_sa_store_1_fu_201_ap_start_reg_reg;
  wire [15:0]icmp_ln186_fu_319_p2_carry__0;
  wire icmp_ln186_fu_319_p2_carry_i_9_n_0;
  wire [15:0]\icmp_ln39_reg_786_reg[0] ;
  wire [3:0]\int_m_reg[7] ;
  wire \phi_mul_fu_112_reg[29] ;
  wire [3:0]\sub43_reg_500_reg[15] ;
  wire [3:0]\sub43_reg_500_reg[7] ;
  wire [15:0]\t_2_reg_776_reg[15] ;
  wire \t_fu_116[12]_i_2_n_0 ;
  wire \t_fu_116[12]_i_3_n_0 ;
  wire \t_fu_116[12]_i_4_n_0 ;
  wire \t_fu_116[12]_i_5_n_0 ;
  wire \t_fu_116[15]_i_6_n_0 ;
  wire \t_fu_116[15]_i_7_n_0 ;
  wire \t_fu_116[15]_i_8_n_0 ;
  wire \t_fu_116[4]_i_2_n_0 ;
  wire \t_fu_116[4]_i_3_n_0 ;
  wire \t_fu_116[4]_i_4_n_0 ;
  wire \t_fu_116[4]_i_5_n_0 ;
  wire \t_fu_116[8]_i_2_n_0 ;
  wire \t_fu_116[8]_i_3_n_0 ;
  wire \t_fu_116[8]_i_4_n_0 ;
  wire \t_fu_116[8]_i_5_n_0 ;
  wire [0:0]\t_fu_116_reg[0] ;
  wire [3:0]\t_fu_116_reg[11] ;
  wire [3:0]\t_fu_116_reg[12] ;
  wire \t_fu_116_reg[12]_i_1_n_0 ;
  wire \t_fu_116_reg[12]_i_1_n_1 ;
  wire \t_fu_116_reg[12]_i_1_n_2 ;
  wire \t_fu_116_reg[12]_i_1_n_3 ;
  wire [3:0]\t_fu_116_reg[15] ;
  wire [15:0]\t_fu_116_reg[15]_0 ;
  wire [3:0]\t_fu_116_reg[15]_1 ;
  wire [2:0]\t_fu_116_reg[15]_2 ;
  wire \t_fu_116_reg[15]_i_3_n_2 ;
  wire \t_fu_116_reg[15]_i_3_n_3 ;
  wire [3:0]\t_fu_116_reg[3] ;
  wire [3:0]\t_fu_116_reg[4] ;
  wire \t_fu_116_reg[4]_i_1_n_0 ;
  wire \t_fu_116_reg[4]_i_1_n_1 ;
  wire \t_fu_116_reg[4]_i_1_n_2 ;
  wire \t_fu_116_reg[4]_i_1_n_3 ;
  wire [3:0]\t_fu_116_reg[7] ;
  wire [3:0]\t_fu_116_reg[7]_0 ;
  wire [2:0]\t_fu_116_reg[7]_1 ;
  wire [3:0]\t_fu_116_reg[8] ;
  wire \t_fu_116_reg[8]_i_1_n_0 ;
  wire \t_fu_116_reg[8]_i_1_n_1 ;
  wire \t_fu_116_reg[8]_i_1_n_2 ;
  wire \t_fu_116_reg[8]_i_1_n_3 ;
  wire [3:2]\NLW_t_fu_116_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_fu_116_reg[15]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry__0_i_1
       (.I0(\t_2_reg_776_reg[15] [8]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[8] [3]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry__0_i_2
       (.I0(\t_2_reg_776_reg[15] [7]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[8] [2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry__0_i_3
       (.I0(\t_2_reg_776_reg[15] [6]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[8] [1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry__0_i_4
       (.I0(\t_2_reg_776_reg[15] [5]),
        .I1(ap_loop_init_int),
        .I2(Q),
        .I3(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .O(\t_fu_116_reg[8] [0]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry__0_i_5
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [8]),
        .O(ap_loop_init_int_reg_2[3]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry__0_i_6
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [7]),
        .O(ap_loop_init_int_reg_2[2]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry__0_i_7
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [6]),
        .O(ap_loop_init_int_reg_2[1]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry__0_i_8
       (.I0(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I1(Q),
        .I2(ap_loop_init_int),
        .I3(\t_2_reg_776_reg[15] [5]),
        .O(ap_loop_init_int_reg_2[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry__1_i_1
       (.I0(\t_2_reg_776_reg[15] [12]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[12] [3]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry__1_i_2
       (.I0(\t_2_reg_776_reg[15] [11]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[12] [2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry__1_i_3
       (.I0(\t_2_reg_776_reg[15] [10]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[12] [1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry__1_i_4
       (.I0(\t_2_reg_776_reg[15] [9]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[12] [0]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry__1_i_5
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [12]),
        .O(ap_loop_init_int_reg_1[3]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry__1_i_6
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [11]),
        .O(ap_loop_init_int_reg_1[2]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry__1_i_7
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [10]),
        .O(ap_loop_init_int_reg_1[1]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry__1_i_8
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [9]),
        .O(ap_loop_init_int_reg_1[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry__2_i_1
       (.I0(\t_2_reg_776_reg[15] [15]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[15]_2 [2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry__2_i_2
       (.I0(\t_2_reg_776_reg[15] [14]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[15]_2 [1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry__2_i_3
       (.I0(\t_2_reg_776_reg[15] [13]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[15]_2 [0]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry__2_i_4
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [15]),
        .O(ap_loop_init_int_reg_0[2]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry__2_i_5
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [14]),
        .O(ap_loop_init_int_reg_0[1]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry__2_i_6
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [13]),
        .O(ap_loop_init_int_reg_0[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry_i_1
       (.I0(\t_2_reg_776_reg[15] [4]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[4] [3]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry_i_2
       (.I0(\t_2_reg_776_reg[15] [3]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[4] [2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry_i_3
       (.I0(\t_2_reg_776_reg[15] [2]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[4] [1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln61_1_fu_373_p2_carry_i_4
       (.I0(\t_2_reg_776_reg[15] [1]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[4] [0]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry_i_5
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [4]),
        .O(ap_loop_init_int_reg_3[3]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry_i_6
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [3]),
        .O(ap_loop_init_int_reg_3[2]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry_i_7
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [2]),
        .O(ap_loop_init_int_reg_3[1]));
  LUT4 #(
    .INIT(16'h80FF)) 
    add_ln61_1_fu_373_p2_carry_i_8
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [1]),
        .O(ap_loop_init_int_reg_3[0]));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    \and_ln35_reg_795[0]_i_1 
       (.I0(\and_ln35_reg_795[0]_i_2_n_0 ),
        .I1(\and_ln35_reg_795[0]_i_3_n_0 ),
        .I2(\and_ln35_reg_795[0]_i_4_n_0 ),
        .I3(\and_ln35_reg_795[0]_i_5_n_0 ),
        .I4(CO),
        .O(and_ln35_fu_361_p2));
  LUT5 #(
    .INIT(32'hFF00FF01)) 
    \and_ln35_reg_795[0]_i_2 
       (.I0(\t_2_reg_776_reg[15] [15]),
        .I1(\t_2_reg_776_reg[15] [5]),
        .I2(\t_2_reg_776_reg[15] [13]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(\t_2_reg_776_reg[15] [7]),
        .O(\and_ln35_reg_795[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \and_ln35_reg_795[0]_i_3 
       (.I0(\t_2_reg_776_reg[15] [4]),
        .I1(\t_2_reg_776_reg[15] [3]),
        .I2(\t_2_reg_776_reg[15] [12]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(\t_2_reg_776_reg[15] [6]),
        .O(\and_ln35_reg_795[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \and_ln35_reg_795[0]_i_4 
       (.I0(\t_2_reg_776_reg[15] [11]),
        .I1(\t_2_reg_776_reg[15] [8]),
        .I2(\t_2_reg_776_reg[15] [14]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(\t_2_reg_776_reg[15] [0]),
        .O(\and_ln35_reg_795[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \and_ln35_reg_795[0]_i_5 
       (.I0(\t_2_reg_776_reg[15] [10]),
        .I1(\t_2_reg_776_reg[15] [1]),
        .I2(\t_2_reg_776_reg[15] [9]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(\t_2_reg_776_reg[15] [2]),
        .O(\and_ln35_reg_795[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(ap_done_reg1),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[3]_0 [1]),
        .O(ap_done_cache_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(\ap_CS_fsm_reg[3]_0 [1]),
        .O(ap_done_cache_reg_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(\ap_CS_fsm_reg[3]_1 ),
        .O(ap_done_reg1));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1
       (.I0(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I1(ap_done_reg1),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT5 #(
    .INIT(32'hFBBBFBFB)) 
    ap_loop_init_int_i_1
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_8),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A88FFFF8A888A88)) 
    grp_sa_store_1_fu_201_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(ap_done_reg1),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(ap_done_cache),
        .I4(grp_sa_store_1_fu_201_ap_start_reg_reg),
        .I5(grp_sa_store_1_fu_201_ap_start_reg),
        .O(\ap_CS_fsm_reg[3] ));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln186_fu_319_p2_carry__0_i_1
       (.I0(icmp_ln186_fu_319_p2_carry__0[15]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [15]),
        .I3(icmp_ln186_fu_319_p2_carry__0[14]),
        .I4(\t_2_reg_776_reg[15] [14]),
        .O(\sub43_reg_500_reg[15] [3]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln186_fu_319_p2_carry__0_i_2
       (.I0(icmp_ln186_fu_319_p2_carry__0[13]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [13]),
        .I3(icmp_ln186_fu_319_p2_carry__0[12]),
        .I4(\t_2_reg_776_reg[15] [12]),
        .O(\sub43_reg_500_reg[15] [2]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln186_fu_319_p2_carry__0_i_3
       (.I0(icmp_ln186_fu_319_p2_carry__0[11]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [11]),
        .I3(icmp_ln186_fu_319_p2_carry__0[10]),
        .I4(\t_2_reg_776_reg[15] [10]),
        .O(\sub43_reg_500_reg[15] [1]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln186_fu_319_p2_carry__0_i_4
       (.I0(icmp_ln186_fu_319_p2_carry__0[9]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [9]),
        .I3(icmp_ln186_fu_319_p2_carry__0[8]),
        .I4(\t_2_reg_776_reg[15] [8]),
        .O(\sub43_reg_500_reg[15] [0]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln186_fu_319_p2_carry__0_i_5
       (.I0(\t_2_reg_776_reg[15] [15]),
        .I1(icmp_ln186_fu_319_p2_carry__0[15]),
        .I2(\t_2_reg_776_reg[15] [14]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(icmp_ln186_fu_319_p2_carry__0[14]),
        .O(\t_fu_116_reg[15] [3]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln186_fu_319_p2_carry__0_i_6
       (.I0(\t_2_reg_776_reg[15] [13]),
        .I1(icmp_ln186_fu_319_p2_carry__0[13]),
        .I2(\t_2_reg_776_reg[15] [12]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(icmp_ln186_fu_319_p2_carry__0[12]),
        .O(\t_fu_116_reg[15] [2]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln186_fu_319_p2_carry__0_i_7
       (.I0(\t_2_reg_776_reg[15] [11]),
        .I1(icmp_ln186_fu_319_p2_carry__0[11]),
        .I2(\t_2_reg_776_reg[15] [10]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(icmp_ln186_fu_319_p2_carry__0[10]),
        .O(\t_fu_116_reg[15] [1]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln186_fu_319_p2_carry__0_i_8
       (.I0(\t_2_reg_776_reg[15] [9]),
        .I1(icmp_ln186_fu_319_p2_carry__0[9]),
        .I2(\t_2_reg_776_reg[15] [8]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(icmp_ln186_fu_319_p2_carry__0[8]),
        .O(\t_fu_116_reg[15] [0]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln186_fu_319_p2_carry_i_1
       (.I0(icmp_ln186_fu_319_p2_carry__0[7]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [7]),
        .I3(icmp_ln186_fu_319_p2_carry__0[6]),
        .I4(\t_2_reg_776_reg[15] [6]),
        .O(\sub43_reg_500_reg[7] [3]));
  LUT5 #(
    .INIT(32'hF2A2FBA2)) 
    icmp_ln186_fu_319_p2_carry_i_2
       (.I0(icmp_ln186_fu_319_p2_carry__0[5]),
        .I1(\t_2_reg_776_reg[15] [5]),
        .I2(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I3(icmp_ln186_fu_319_p2_carry__0[4]),
        .I4(\t_2_reg_776_reg[15] [4]),
        .O(\sub43_reg_500_reg[7] [2]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln186_fu_319_p2_carry_i_3
       (.I0(icmp_ln186_fu_319_p2_carry__0[3]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [3]),
        .I3(icmp_ln186_fu_319_p2_carry__0[2]),
        .I4(\t_2_reg_776_reg[15] [2]),
        .O(\sub43_reg_500_reg[7] [1]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln186_fu_319_p2_carry_i_4
       (.I0(icmp_ln186_fu_319_p2_carry__0[1]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [1]),
        .I3(icmp_ln186_fu_319_p2_carry__0[0]),
        .I4(\t_2_reg_776_reg[15] [0]),
        .O(\sub43_reg_500_reg[7] [0]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln186_fu_319_p2_carry_i_5
       (.I0(\t_2_reg_776_reg[15] [7]),
        .I1(icmp_ln186_fu_319_p2_carry__0[7]),
        .I2(\t_2_reg_776_reg[15] [6]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(icmp_ln186_fu_319_p2_carry__0[6]),
        .O(\t_fu_116_reg[7] [3]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln186_fu_319_p2_carry_i_6
       (.I0(\t_2_reg_776_reg[15] [5]),
        .I1(icmp_ln186_fu_319_p2_carry__0[5]),
        .I2(\t_2_reg_776_reg[15] [4]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(icmp_ln186_fu_319_p2_carry__0[4]),
        .O(\t_fu_116_reg[7] [2]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln186_fu_319_p2_carry_i_7
       (.I0(\t_2_reg_776_reg[15] [3]),
        .I1(icmp_ln186_fu_319_p2_carry__0[3]),
        .I2(\t_2_reg_776_reg[15] [2]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(icmp_ln186_fu_319_p2_carry__0[2]),
        .O(\t_fu_116_reg[7] [1]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln186_fu_319_p2_carry_i_8
       (.I0(\t_2_reg_776_reg[15] [1]),
        .I1(icmp_ln186_fu_319_p2_carry__0[1]),
        .I2(\t_2_reg_776_reg[15] [0]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(icmp_ln186_fu_319_p2_carry__0[0]),
        .O(\t_fu_116_reg[7] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln186_fu_319_p2_carry_i_9
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .O(icmp_ln186_fu_319_p2_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln39_fu_331_p2_carry__0_i_1
       (.I0(\icmp_ln39_reg_786_reg[0] [15]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [15]),
        .I3(\icmp_ln39_reg_786_reg[0] [14]),
        .I4(\t_2_reg_776_reg[15] [14]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln39_fu_331_p2_carry__0_i_2
       (.I0(\icmp_ln39_reg_786_reg[0] [13]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [13]),
        .I3(\icmp_ln39_reg_786_reg[0] [12]),
        .I4(\t_2_reg_776_reg[15] [12]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln39_fu_331_p2_carry__0_i_3
       (.I0(\icmp_ln39_reg_786_reg[0] [11]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [11]),
        .I3(\icmp_ln39_reg_786_reg[0] [10]),
        .I4(\t_2_reg_776_reg[15] [10]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln39_fu_331_p2_carry__0_i_4
       (.I0(\icmp_ln39_reg_786_reg[0] [9]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [9]),
        .I3(\icmp_ln39_reg_786_reg[0] [8]),
        .I4(\t_2_reg_776_reg[15] [8]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln39_fu_331_p2_carry__0_i_5
       (.I0(\t_2_reg_776_reg[15] [15]),
        .I1(\icmp_ln39_reg_786_reg[0] [15]),
        .I2(\t_2_reg_776_reg[15] [14]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(\icmp_ln39_reg_786_reg[0] [14]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln39_fu_331_p2_carry__0_i_6
       (.I0(\t_2_reg_776_reg[15] [13]),
        .I1(\icmp_ln39_reg_786_reg[0] [13]),
        .I2(\t_2_reg_776_reg[15] [12]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(\icmp_ln39_reg_786_reg[0] [12]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln39_fu_331_p2_carry__0_i_7
       (.I0(\t_2_reg_776_reg[15] [11]),
        .I1(\icmp_ln39_reg_786_reg[0] [11]),
        .I2(\t_2_reg_776_reg[15] [10]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(\icmp_ln39_reg_786_reg[0] [10]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln39_fu_331_p2_carry__0_i_8
       (.I0(\t_2_reg_776_reg[15] [9]),
        .I1(\icmp_ln39_reg_786_reg[0] [9]),
        .I2(\t_2_reg_776_reg[15] [8]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(\icmp_ln39_reg_786_reg[0] [8]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln39_fu_331_p2_carry_i_1
       (.I0(\icmp_ln39_reg_786_reg[0] [7]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [7]),
        .I3(\icmp_ln39_reg_786_reg[0] [6]),
        .I4(\t_2_reg_776_reg[15] [6]),
        .O(\int_m_reg[7] [3]));
  LUT5 #(
    .INIT(32'hF2A2FBA2)) 
    icmp_ln39_fu_331_p2_carry_i_2
       (.I0(\icmp_ln39_reg_786_reg[0] [5]),
        .I1(\t_2_reg_776_reg[15] [5]),
        .I2(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I3(\icmp_ln39_reg_786_reg[0] [4]),
        .I4(\t_2_reg_776_reg[15] [4]),
        .O(\int_m_reg[7] [2]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln39_fu_331_p2_carry_i_3
       (.I0(\icmp_ln39_reg_786_reg[0] [3]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [3]),
        .I3(\icmp_ln39_reg_786_reg[0] [2]),
        .I4(\t_2_reg_776_reg[15] [2]),
        .O(\int_m_reg[7] [1]));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    icmp_ln39_fu_331_p2_carry_i_4
       (.I0(\icmp_ln39_reg_786_reg[0] [1]),
        .I1(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I2(\t_2_reg_776_reg[15] [1]),
        .I3(\icmp_ln39_reg_786_reg[0] [0]),
        .I4(\t_2_reg_776_reg[15] [0]),
        .O(\int_m_reg[7] [0]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln39_fu_331_p2_carry_i_5
       (.I0(\t_2_reg_776_reg[15] [7]),
        .I1(\icmp_ln39_reg_786_reg[0] [7]),
        .I2(\t_2_reg_776_reg[15] [6]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(\icmp_ln39_reg_786_reg[0] [6]),
        .O(\t_fu_116_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln39_fu_331_p2_carry_i_6
       (.I0(\t_2_reg_776_reg[15] [5]),
        .I1(\icmp_ln39_reg_786_reg[0] [5]),
        .I2(\t_2_reg_776_reg[15] [4]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(\icmp_ln39_reg_786_reg[0] [4]),
        .O(\t_fu_116_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln39_fu_331_p2_carry_i_7
       (.I0(\t_2_reg_776_reg[15] [3]),
        .I1(\icmp_ln39_reg_786_reg[0] [3]),
        .I2(\t_2_reg_776_reg[15] [2]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(\icmp_ln39_reg_786_reg[0] [2]),
        .O(\t_fu_116_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h00903309)) 
    icmp_ln39_fu_331_p2_carry_i_8
       (.I0(\t_2_reg_776_reg[15] [1]),
        .I1(\icmp_ln39_reg_786_reg[0] [1]),
        .I2(\t_2_reg_776_reg[15] [0]),
        .I3(icmp_ln186_fu_319_p2_carry_i_9_n_0),
        .I4(\icmp_ln39_reg_786_reg[0] [0]),
        .O(\t_fu_116_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry__0_i_1
       (.I0(\t_2_reg_776_reg[15] [7]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[7]_1 [2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry__0_i_2
       (.I0(\t_2_reg_776_reg[15] [6]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[7]_1 [1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry__0_i_4
       (.I0(\t_2_reg_776_reg[15] [4]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    p_1_out_carry__0_i_5
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [7]),
        .I4(\icmp_ln39_reg_786_reg[0] [7]),
        .O(ap_loop_init_int_reg_6[3]));
  LUT5 #(
    .INIT(32'h2AAAD555)) 
    p_1_out_carry__0_i_6
       (.I0(\t_2_reg_776_reg[15] [6]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln39_reg_786_reg[0] [6]),
        .O(ap_loop_init_int_reg_6[2]));
  LUT5 #(
    .INIT(32'h2AAAD555)) 
    p_1_out_carry__0_i_7
       (.I0(\t_2_reg_776_reg[15] [5]),
        .I1(ap_loop_init_int),
        .I2(Q),
        .I3(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I4(\icmp_ln39_reg_786_reg[0] [5]),
        .O(ap_loop_init_int_reg_6[1]));
  LUT5 #(
    .INIT(32'h2AAAD555)) 
    p_1_out_carry__0_i_8
       (.I0(\t_2_reg_776_reg[15] [4]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln39_reg_786_reg[0] [4]),
        .O(ap_loop_init_int_reg_6[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry__1_i_1
       (.I0(\t_2_reg_776_reg[15] [11]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[11] [3]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry__1_i_2
       (.I0(\t_2_reg_776_reg[15] [10]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[11] [2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry__1_i_3
       (.I0(\t_2_reg_776_reg[15] [9]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[11] [1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry__1_i_4
       (.I0(\t_2_reg_776_reg[15] [8]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[11] [0]));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    p_1_out_carry__1_i_5
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [11]),
        .I4(\icmp_ln39_reg_786_reg[0] [11]),
        .O(ap_loop_init_int_reg_5[3]));
  LUT5 #(
    .INIT(32'h2AAAD555)) 
    p_1_out_carry__1_i_6
       (.I0(\t_2_reg_776_reg[15] [10]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln39_reg_786_reg[0] [10]),
        .O(ap_loop_init_int_reg_5[2]));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    p_1_out_carry__1_i_7
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [9]),
        .I4(\icmp_ln39_reg_786_reg[0] [9]),
        .O(ap_loop_init_int_reg_5[1]));
  LUT5 #(
    .INIT(32'h2AAAD555)) 
    p_1_out_carry__1_i_8
       (.I0(\t_2_reg_776_reg[15] [8]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln39_reg_786_reg[0] [8]),
        .O(ap_loop_init_int_reg_5[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry__2_i_1
       (.I0(\t_2_reg_776_reg[15] [15]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry__2_i_2
       (.I0(\t_2_reg_776_reg[15] [14]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry__2_i_3
       (.I0(\t_2_reg_776_reg[15] [13]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry__2_i_4
       (.I0(\t_2_reg_776_reg[15] [12]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[15]_1 [0]));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    p_1_out_carry__2_i_5
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [15]),
        .I4(\icmp_ln39_reg_786_reg[0] [15]),
        .O(ap_loop_init_int_reg_4[3]));
  LUT5 #(
    .INIT(32'h2AAAD555)) 
    p_1_out_carry__2_i_6
       (.I0(\t_2_reg_776_reg[15] [14]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln39_reg_786_reg[0] [14]),
        .O(ap_loop_init_int_reg_4[2]));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    p_1_out_carry__2_i_7
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [13]),
        .I4(\icmp_ln39_reg_786_reg[0] [13]),
        .O(ap_loop_init_int_reg_4[1]));
  LUT5 #(
    .INIT(32'h2AAAD555)) 
    p_1_out_carry__2_i_8
       (.I0(\t_2_reg_776_reg[15] [12]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln39_reg_786_reg[0] [12]),
        .O(ap_loop_init_int_reg_4[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry_i_1
       (.I0(\t_2_reg_776_reg[15] [3]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[3] [3]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry_i_2
       (.I0(\t_2_reg_776_reg[15] [2]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[3] [2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry_i_3
       (.I0(\t_2_reg_776_reg[15] [1]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[3] [1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    p_1_out_carry_i_4
       (.I0(\t_2_reg_776_reg[15] [0]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116_reg[3] [0]));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    p_1_out_carry_i_5
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [3]),
        .I4(\icmp_ln39_reg_786_reg[0] [3]),
        .O(ap_loop_init_int_reg_7[3]));
  LUT5 #(
    .INIT(32'h2AAAD555)) 
    p_1_out_carry_i_6
       (.I0(\t_2_reg_776_reg[15] [2]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln39_reg_786_reg[0] [2]),
        .O(ap_loop_init_int_reg_7[2]));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    p_1_out_carry_i_7
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [1]),
        .I4(\icmp_ln39_reg_786_reg[0] [1]),
        .O(ap_loop_init_int_reg_7[1]));
  LUT5 #(
    .INIT(32'h2AAAD555)) 
    p_1_out_carry_i_8
       (.I0(\t_2_reg_776_reg[15] [0]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln39_reg_786_reg[0] [0]),
        .O(ap_loop_init_int_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \phi_mul_fu_112[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\phi_mul_fu_112_reg[29] ),
        .O(clear));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[0]_i_1 
       (.I0(\t_2_reg_776_reg[15] [0]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[10]_i_1 
       (.I0(\t_2_reg_776_reg[15] [10]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[11]_i_1 
       (.I0(\t_2_reg_776_reg[15] [11]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[12]_i_1 
       (.I0(\t_2_reg_776_reg[15] [12]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[13]_i_1 
       (.I0(\t_2_reg_776_reg[15] [13]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[14]_i_1 
       (.I0(\t_2_reg_776_reg[15] [14]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[15]_i_1 
       (.I0(\t_2_reg_776_reg[15] [15]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[1]_i_1 
       (.I0(\t_2_reg_776_reg[15] [1]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[2]_i_1 
       (.I0(\t_2_reg_776_reg[15] [2]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[3]_i_1 
       (.I0(\t_2_reg_776_reg[15] [3]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[4]_i_1 
       (.I0(\t_2_reg_776_reg[15] [4]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[5]_i_1 
       (.I0(\t_2_reg_776_reg[15] [5]),
        .I1(ap_loop_init_int),
        .I2(Q),
        .I3(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[6]_i_1 
       (.I0(\t_2_reg_776_reg[15] [6]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[7]_i_1 
       (.I0(\t_2_reg_776_reg[15] [7]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[8]_i_1 
       (.I0(\t_2_reg_776_reg[15] [8]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_776[9]_i_1 
       (.I0(\t_2_reg_776_reg[15] [9]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h80FF)) 
    \t_fu_116[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q),
        .I2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I3(\t_2_reg_776_reg[15] [0]),
        .O(\t_fu_116_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[12]_i_2 
       (.I0(\t_2_reg_776_reg[15] [12]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[12]_i_3 
       (.I0(\t_2_reg_776_reg[15] [11]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[12]_i_4 
       (.I0(\t_2_reg_776_reg[15] [10]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[12]_i_5 
       (.I0(\t_2_reg_776_reg[15] [9]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \t_fu_116[15]_i_1 
       (.I0(\t_fu_116_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(Q),
        .I3(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I4(\phi_mul_fu_112_reg[29] ),
        .O(SR));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[15]_i_6 
       (.I0(\t_2_reg_776_reg[15] [15]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[15]_i_7 
       (.I0(\t_2_reg_776_reg[15] [14]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[15]_i_8 
       (.I0(\t_2_reg_776_reg[15] [13]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[4]_i_2 
       (.I0(\t_2_reg_776_reg[15] [4]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[4]_i_3 
       (.I0(\t_2_reg_776_reg[15] [3]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[4]_i_4 
       (.I0(\t_2_reg_776_reg[15] [2]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[4]_i_5 
       (.I0(\t_2_reg_776_reg[15] [1]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[8]_i_2 
       (.I0(\t_2_reg_776_reg[15] [8]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[8]_i_3 
       (.I0(\t_2_reg_776_reg[15] [7]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[8]_i_4 
       (.I0(\t_2_reg_776_reg[15] [6]),
        .I1(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .I2(Q),
        .I3(ap_loop_init_int),
        .O(\t_fu_116[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_116[8]_i_5 
       (.I0(\t_2_reg_776_reg[15] [5]),
        .I1(ap_loop_init_int),
        .I2(Q),
        .I3(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_ap_start_reg),
        .O(\t_fu_116[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_116_reg[12]_i_1 
       (.CI(\t_fu_116_reg[8]_i_1_n_0 ),
        .CO({\t_fu_116_reg[12]_i_1_n_0 ,\t_fu_116_reg[12]_i_1_n_1 ,\t_fu_116_reg[12]_i_1_n_2 ,\t_fu_116_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_fu_116_reg[15]_0 [12:9]),
        .S({\t_fu_116[12]_i_2_n_0 ,\t_fu_116[12]_i_3_n_0 ,\t_fu_116[12]_i_4_n_0 ,\t_fu_116[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_116_reg[15]_i_3 
       (.CI(\t_fu_116_reg[12]_i_1_n_0 ),
        .CO({\NLW_t_fu_116_reg[15]_i_3_CO_UNCONNECTED [3:2],\t_fu_116_reg[15]_i_3_n_2 ,\t_fu_116_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_fu_116_reg[15]_i_3_O_UNCONNECTED [3],\t_fu_116_reg[15]_0 [15:13]}),
        .S({1'b0,\t_fu_116[15]_i_6_n_0 ,\t_fu_116[15]_i_7_n_0 ,\t_fu_116[15]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_116_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\t_fu_116_reg[4]_i_1_n_0 ,\t_fu_116_reg[4]_i_1_n_1 ,\t_fu_116_reg[4]_i_1_n_2 ,\t_fu_116_reg[4]_i_1_n_3 }),
        .CYINIT(D[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_fu_116_reg[15]_0 [4:1]),
        .S({\t_fu_116[4]_i_2_n_0 ,\t_fu_116[4]_i_3_n_0 ,\t_fu_116[4]_i_4_n_0 ,\t_fu_116[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_116_reg[8]_i_1 
       (.CI(\t_fu_116_reg[4]_i_1_n_0 ),
        .CO({\t_fu_116_reg[8]_i_1_n_0 ,\t_fu_116_reg[8]_i_1_n_1 ,\t_fu_116_reg[8]_i_1_n_2 ,\t_fu_116_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_fu_116_reg[15]_0 [8:5]),
        .S({\t_fu_116[8]_i_2_n_0 ,\t_fu_116[8]_i_3_n_0 ,\t_fu_116[8]_i_4_n_0 ,\t_fu_116[8]_i_5_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1
   (D,
    grp_fu_270_ce,
    ap_clk,
    Q,
    tmp_product_0,
    shell_top_sa_pe_bw_0_1,
    buff0_reg_0,
    buff0_reg_1);
  output [31:0]D;
  input grp_fu_270_ce;
  input ap_clk;
  input [31:0]Q;
  input [0:0]tmp_product_0;
  input [31:0]shell_top_sa_pe_bw_0_1;
  input [31:0]buff0_reg_0;
  input [31:0]buff0_reg_1;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_fu_270_ce;
  wire [31:0]grp_fu_270_p0;
  wire [31:0]grp_fu_270_p1;
  wire \reg_286[19]_i_2_n_0 ;
  wire \reg_286[19]_i_3_n_0 ;
  wire \reg_286[19]_i_4_n_0 ;
  wire \reg_286[23]_i_2_n_0 ;
  wire \reg_286[23]_i_3_n_0 ;
  wire \reg_286[23]_i_4_n_0 ;
  wire \reg_286[23]_i_5_n_0 ;
  wire \reg_286[27]_i_2_n_0 ;
  wire \reg_286[27]_i_3_n_0 ;
  wire \reg_286[27]_i_4_n_0 ;
  wire \reg_286[27]_i_5_n_0 ;
  wire \reg_286[31]_i_3_n_0 ;
  wire \reg_286[31]_i_4_n_0 ;
  wire \reg_286[31]_i_5_n_0 ;
  wire \reg_286[31]_i_6_n_0 ;
  wire \reg_286_reg[19]_i_1_n_0 ;
  wire \reg_286_reg[19]_i_1_n_1 ;
  wire \reg_286_reg[19]_i_1_n_2 ;
  wire \reg_286_reg[19]_i_1_n_3 ;
  wire \reg_286_reg[23]_i_1_n_0 ;
  wire \reg_286_reg[23]_i_1_n_1 ;
  wire \reg_286_reg[23]_i_1_n_2 ;
  wire \reg_286_reg[23]_i_1_n_3 ;
  wire \reg_286_reg[27]_i_1_n_0 ;
  wire \reg_286_reg[27]_i_1_n_1 ;
  wire \reg_286_reg[27]_i_1_n_2 ;
  wire \reg_286_reg[27]_i_1_n_3 ;
  wire \reg_286_reg[31]_i_2_n_1 ;
  wire \reg_286_reg[31]_i_2_n_2 ;
  wire \reg_286_reg[31]_i_2_n_3 ;
  wire [31:0]shell_top_sa_pe_bw_0_1;
  wire [0:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_286_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_270_p1[31],grp_fu_270_p1[31],grp_fu_270_p1[31],grp_fu_270_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_270_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_10__0
       (.I0(buff0_reg_0[22]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[22]),
        .O(grp_fu_270_p1[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_11__0
       (.I0(buff0_reg_0[21]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[21]),
        .O(grp_fu_270_p1[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_12__0
       (.I0(buff0_reg_0[20]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[20]),
        .O(grp_fu_270_p1[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_13__0
       (.I0(buff0_reg_0[19]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[19]),
        .O(grp_fu_270_p1[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_14__0
       (.I0(buff0_reg_0[18]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[18]),
        .O(grp_fu_270_p1[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_15__0
       (.I0(buff0_reg_0[17]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[17]),
        .O(grp_fu_270_p1[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_1__0
       (.I0(buff0_reg_0[31]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[31]),
        .O(grp_fu_270_p1[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_2__0
       (.I0(buff0_reg_0[30]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[30]),
        .O(grp_fu_270_p1[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_3__0
       (.I0(buff0_reg_0[29]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[29]),
        .O(grp_fu_270_p1[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_4__0
       (.I0(buff0_reg_0[28]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[28]),
        .O(grp_fu_270_p1[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_5__0
       (.I0(buff0_reg_0[27]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[27]),
        .O(grp_fu_270_p1[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_6__0
       (.I0(buff0_reg_0[26]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[26]),
        .O(grp_fu_270_p1[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_7__0
       (.I0(buff0_reg_0[25]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[25]),
        .O(grp_fu_270_p1[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_8__0
       (.I0(buff0_reg_0[24]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[24]),
        .O(grp_fu_270_p1[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_9__0
       (.I0(buff0_reg_0[23]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[23]),
        .O(grp_fu_270_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_286[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_286[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_286[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_286[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_286[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_286[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_286[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_286[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_286[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_286[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_286[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[31]_i_3 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\reg_286[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[31]_i_4 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\reg_286[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[31]_i_5 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_286[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_286[31]_i_6 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_286[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_286_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_286_reg[19]_i_1_n_0 ,\reg_286_reg[19]_i_1_n_1 ,\reg_286_reg[19]_i_1_n_2 ,\reg_286_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\reg_286[19]_i_2_n_0 ,\reg_286[19]_i_3_n_0 ,\reg_286[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_286_reg[23]_i_1 
       (.CI(\reg_286_reg[19]_i_1_n_0 ),
        .CO({\reg_286_reg[23]_i_1_n_0 ,\reg_286_reg[23]_i_1_n_1 ,\reg_286_reg[23]_i_1_n_2 ,\reg_286_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\reg_286[23]_i_2_n_0 ,\reg_286[23]_i_3_n_0 ,\reg_286[23]_i_4_n_0 ,\reg_286[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_286_reg[27]_i_1 
       (.CI(\reg_286_reg[23]_i_1_n_0 ),
        .CO({\reg_286_reg[27]_i_1_n_0 ,\reg_286_reg[27]_i_1_n_1 ,\reg_286_reg[27]_i_1_n_2 ,\reg_286_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\reg_286[27]_i_2_n_0 ,\reg_286[27]_i_3_n_0 ,\reg_286[27]_i_4_n_0 ,\reg_286[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_286_reg[31]_i_2 
       (.CI(\reg_286_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_286_reg[31]_i_2_CO_UNCONNECTED [3],\reg_286_reg[31]_i_2_n_1 ,\reg_286_reg[31]_i_2_n_2 ,\reg_286_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\reg_286[31]_i_3_n_0 ,\reg_286[31]_i_4_n_0 ,\reg_286[31]_i_5_n_0 ,\reg_286[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_270_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_270_p0[31],grp_fu_270_p0[31],grp_fu_270_p0[31],grp_fu_270_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_270_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_270_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_270_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1
       (.I0(Q[16]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[16]),
        .O(grp_fu_270_p0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10
       (.I0(Q[7]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[7]),
        .O(grp_fu_270_p0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11
       (.I0(Q[6]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[6]),
        .O(grp_fu_270_p0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12
       (.I0(Q[5]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[5]),
        .O(grp_fu_270_p0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13
       (.I0(Q[4]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[4]),
        .O(grp_fu_270_p0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14
       (.I0(Q[3]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[3]),
        .O(grp_fu_270_p0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15
       (.I0(Q[2]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[2]),
        .O(grp_fu_270_p0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_16
       (.I0(Q[1]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[1]),
        .O(grp_fu_270_p0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_17
       (.I0(Q[0]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[0]),
        .O(grp_fu_270_p0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2
       (.I0(Q[15]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[15]),
        .O(grp_fu_270_p0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3
       (.I0(Q[14]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[14]),
        .O(grp_fu_270_p0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4
       (.I0(Q[13]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[13]),
        .O(grp_fu_270_p0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5
       (.I0(Q[12]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[12]),
        .O(grp_fu_270_p0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6
       (.I0(Q[11]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[11]),
        .O(grp_fu_270_p0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7
       (.I0(Q[10]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[10]),
        .O(grp_fu_270_p0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8
       (.I0(Q[9]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[9]),
        .O(grp_fu_270_p0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9
       (.I0(Q[8]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[8]),
        .O(grp_fu_270_p0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__0
       (.I0(Q[23]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[23]),
        .O(grp_fu_270_p0[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__0
       (.I0(Q[22]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[22]),
        .O(grp_fu_270_p0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__0
       (.I0(Q[21]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[21]),
        .O(grp_fu_270_p0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__0
       (.I0(Q[20]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[20]),
        .O(grp_fu_270_p0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__0
       (.I0(Q[19]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[19]),
        .O(grp_fu_270_p0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__0
       (.I0(Q[18]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[18]),
        .O(grp_fu_270_p0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16__0
       (.I0(Q[17]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[17]),
        .O(grp_fu_270_p0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17__0
       (.I0(buff0_reg_0[16]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[16]),
        .O(grp_fu_270_p1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18__0
       (.I0(buff0_reg_0[15]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[15]),
        .O(grp_fu_270_p1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19
       (.I0(buff0_reg_0[14]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[14]),
        .O(grp_fu_270_p1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20
       (.I0(buff0_reg_0[13]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[13]),
        .O(grp_fu_270_p1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21
       (.I0(buff0_reg_0[12]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[12]),
        .O(grp_fu_270_p1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22
       (.I0(buff0_reg_0[11]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[11]),
        .O(grp_fu_270_p1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23
       (.I0(buff0_reg_0[10]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[10]),
        .O(grp_fu_270_p1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24
       (.I0(buff0_reg_0[9]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[9]),
        .O(grp_fu_270_p1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25
       (.I0(buff0_reg_0[8]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[8]),
        .O(grp_fu_270_p1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26
       (.I0(buff0_reg_0[7]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[7]),
        .O(grp_fu_270_p1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27
       (.I0(buff0_reg_0[6]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[6]),
        .O(grp_fu_270_p1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28
       (.I0(buff0_reg_0[5]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[5]),
        .O(grp_fu_270_p1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29
       (.I0(buff0_reg_0[4]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[4]),
        .O(grp_fu_270_p1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__0
       (.I0(Q[31]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[31]),
        .O(grp_fu_270_p0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30
       (.I0(buff0_reg_0[3]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[3]),
        .O(grp_fu_270_p1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31
       (.I0(buff0_reg_0[2]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[2]),
        .O(grp_fu_270_p1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32
       (.I0(buff0_reg_0[1]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[1]),
        .O(grp_fu_270_p1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_33
       (.I0(buff0_reg_0[0]),
        .I1(tmp_product_0),
        .I2(buff0_reg_1[0]),
        .O(grp_fu_270_p1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__0
       (.I0(Q[30]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[30]),
        .O(grp_fu_270_p0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__0
       (.I0(Q[29]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[29]),
        .O(grp_fu_270_p0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__0
       (.I0(Q[28]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[28]),
        .O(grp_fu_270_p0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__0
       (.I0(Q[27]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[27]),
        .O(grp_fu_270_p0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__0
       (.I0(Q[26]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[26]),
        .O(grp_fu_270_p0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__0
       (.I0(Q[25]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[25]),
        .O(grp_fu_270_p0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__0
       (.I0(Q[24]),
        .I1(tmp_product_0),
        .I2(shell_top_sa_pe_bw_0_1[24]),
        .O(grp_fu_270_p0[24]));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_4
   (E,
    full_n_reg,
    dout_vld_reg,
    D,
    ap_condition_306,
    grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld,
    grp_fu_270_ce,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter6,
    buff0_reg_0,
    and_ln35_reg_795_pp0_iter6_reg,
    icmp_ln186_reg_782_pp0_iter6_reg,
    tmp_product__0_0,
    tmp_product__0_1,
    bi_ARREADY,
    tmp_product__0_2,
    tmp_product__0_3,
    aw_RVALID,
    ap_enable_reg_pp0_iter5,
    icmp_ln186_reg_782_pp0_iter4_reg,
    icmp_ln39_reg_786_pp0_iter4_reg);
  output [0:0]E;
  output full_n_reg;
  output dout_vld_reg;
  output [31:0]D;
  input ap_condition_306;
  input grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld;
  input grp_fu_270_ce;
  input ap_clk;
  input [31:0]Q;
  input ap_enable_reg_pp0_iter6;
  input [31:0]buff0_reg_0;
  input and_ln35_reg_795_pp0_iter6_reg;
  input icmp_ln186_reg_782_pp0_iter6_reg;
  input tmp_product__0_0;
  input tmp_product__0_1;
  input bi_ARREADY;
  input tmp_product__0_2;
  input [0:0]tmp_product__0_3;
  input aw_RVALID;
  input ap_enable_reg_pp0_iter5;
  input icmp_ln186_reg_782_pp0_iter4_reg;
  input icmp_ln39_reg_786_pp0_iter4_reg;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire and_ln35_reg_795_pp0_iter6_reg;
  wire ap_clk;
  wire ap_condition_306;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire dout_vld_reg;
  wire full_n_reg;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld;
  wire grp_fu_270_ce;
  wire icmp_ln186_reg_782_pp0_iter4_reg;
  wire icmp_ln186_reg_782_pp0_iter6_reg;
  wire icmp_ln39_reg_786_pp0_iter4_reg;
  wire \mul_ln19_1_reg_904[19]_i_2_n_0 ;
  wire \mul_ln19_1_reg_904[19]_i_3_n_0 ;
  wire \mul_ln19_1_reg_904[19]_i_4_n_0 ;
  wire \mul_ln19_1_reg_904[23]_i_2_n_0 ;
  wire \mul_ln19_1_reg_904[23]_i_3_n_0 ;
  wire \mul_ln19_1_reg_904[23]_i_4_n_0 ;
  wire \mul_ln19_1_reg_904[23]_i_5_n_0 ;
  wire \mul_ln19_1_reg_904[27]_i_2_n_0 ;
  wire \mul_ln19_1_reg_904[27]_i_3_n_0 ;
  wire \mul_ln19_1_reg_904[27]_i_4_n_0 ;
  wire \mul_ln19_1_reg_904[27]_i_5_n_0 ;
  wire \mul_ln19_1_reg_904[31]_i_2_n_0 ;
  wire \mul_ln19_1_reg_904[31]_i_3_n_0 ;
  wire \mul_ln19_1_reg_904[31]_i_4_n_0 ;
  wire \mul_ln19_1_reg_904[31]_i_5_n_0 ;
  wire \mul_ln19_1_reg_904_reg[19]_i_1_n_0 ;
  wire \mul_ln19_1_reg_904_reg[19]_i_1_n_1 ;
  wire \mul_ln19_1_reg_904_reg[19]_i_1_n_2 ;
  wire \mul_ln19_1_reg_904_reg[19]_i_1_n_3 ;
  wire \mul_ln19_1_reg_904_reg[23]_i_1_n_0 ;
  wire \mul_ln19_1_reg_904_reg[23]_i_1_n_1 ;
  wire \mul_ln19_1_reg_904_reg[23]_i_1_n_2 ;
  wire \mul_ln19_1_reg_904_reg[23]_i_1_n_3 ;
  wire \mul_ln19_1_reg_904_reg[27]_i_1_n_0 ;
  wire \mul_ln19_1_reg_904_reg[27]_i_1_n_1 ;
  wire \mul_ln19_1_reg_904_reg[27]_i_1_n_2 ;
  wire \mul_ln19_1_reg_904_reg[27]_i_1_n_3 ;
  wire \mul_ln19_1_reg_904_reg[31]_i_1_n_1 ;
  wire \mul_ln19_1_reg_904_reg[31]_i_1_n_2 ;
  wire \mul_ln19_1_reg_904_reg[31]_i_1_n_3 ;
  wire tmp_product__0_0;
  wire tmp_product__0_1;
  wire tmp_product__0_2;
  wire [0:0]tmp_product__0_3;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]value_b_4_reg_258;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln19_1_reg_904_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({value_b_4_reg_258[31],value_b_4_reg_258[31],value_b_4_reg_258[31],value_b_4_reg_258[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_condition_306),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_270_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_1
       (.I0(buff0_reg_0[31]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[31]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_10
       (.I0(buff0_reg_0[22]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[22]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_11
       (.I0(buff0_reg_0[21]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[21]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_12
       (.I0(buff0_reg_0[20]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[20]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_13
       (.I0(buff0_reg_0[19]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[19]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_14
       (.I0(buff0_reg_0[18]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[18]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_15
       (.I0(buff0_reg_0[17]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[17]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_2
       (.I0(buff0_reg_0[30]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[30]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_3
       (.I0(buff0_reg_0[29]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[29]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_4
       (.I0(buff0_reg_0[28]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[28]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_5
       (.I0(buff0_reg_0[27]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[27]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_6
       (.I0(buff0_reg_0[26]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[26]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_7
       (.I0(buff0_reg_0[25]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[25]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_8
       (.I0(buff0_reg_0[24]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[24]));
  LUT3 #(
    .INIT(8'h80)) 
    buff0_reg_i_9
       (.I0(buff0_reg_0[23]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \in_a_reg_222[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(full_n_reg),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln19_1_reg_904[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln19_1_reg_904[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln19_1_reg_904[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln19_1_reg_904[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln19_1_reg_904[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln19_1_reg_904[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln19_1_reg_904[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln19_1_reg_904[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln19_1_reg_904[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln19_1_reg_904[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln19_1_reg_904[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln19_1_reg_904[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln19_1_reg_904[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln19_1_reg_904[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_1_reg_904[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln19_1_reg_904[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln19_1_reg_904_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln19_1_reg_904_reg[19]_i_1_n_0 ,\mul_ln19_1_reg_904_reg[19]_i_1_n_1 ,\mul_ln19_1_reg_904_reg[19]_i_1_n_2 ,\mul_ln19_1_reg_904_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln19_1_reg_904[19]_i_2_n_0 ,\mul_ln19_1_reg_904[19]_i_3_n_0 ,\mul_ln19_1_reg_904[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln19_1_reg_904_reg[23]_i_1 
       (.CI(\mul_ln19_1_reg_904_reg[19]_i_1_n_0 ),
        .CO({\mul_ln19_1_reg_904_reg[23]_i_1_n_0 ,\mul_ln19_1_reg_904_reg[23]_i_1_n_1 ,\mul_ln19_1_reg_904_reg[23]_i_1_n_2 ,\mul_ln19_1_reg_904_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln19_1_reg_904[23]_i_2_n_0 ,\mul_ln19_1_reg_904[23]_i_3_n_0 ,\mul_ln19_1_reg_904[23]_i_4_n_0 ,\mul_ln19_1_reg_904[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln19_1_reg_904_reg[27]_i_1 
       (.CI(\mul_ln19_1_reg_904_reg[23]_i_1_n_0 ),
        .CO({\mul_ln19_1_reg_904_reg[27]_i_1_n_0 ,\mul_ln19_1_reg_904_reg[27]_i_1_n_1 ,\mul_ln19_1_reg_904_reg[27]_i_1_n_2 ,\mul_ln19_1_reg_904_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln19_1_reg_904[27]_i_2_n_0 ,\mul_ln19_1_reg_904[27]_i_3_n_0 ,\mul_ln19_1_reg_904[27]_i_4_n_0 ,\mul_ln19_1_reg_904[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln19_1_reg_904_reg[31]_i_1 
       (.CI(\mul_ln19_1_reg_904_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln19_1_reg_904_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln19_1_reg_904_reg[31]_i_1_n_1 ,\mul_ln19_1_reg_904_reg[31]_i_1_n_2 ,\mul_ln19_1_reg_904_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln19_1_reg_904[31]_i_2_n_0 ,\mul_ln19_1_reg_904[31]_i_3_n_0 ,\mul_ln19_1_reg_904[31]_i_4_n_0 ,\mul_ln19_1_reg_904[31]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFEEEFFFFFFFFF)) 
    \t_fu_116[15]_i_5 
       (.I0(dout_vld_reg),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(bi_ARREADY),
        .I4(tmp_product__0_2),
        .I5(tmp_product__0_3),
        .O(full_n_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,value_b_4_reg_258[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_condition_306),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_270_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,value_b_4_reg_258[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_condition_306),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h4000)) 
    tmp_product__16_i_6
       (.I0(aw_RVALID),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(icmp_ln186_reg_782_pp0_iter4_reg),
        .I3(icmp_ln39_reg_786_pp0_iter4_reg),
        .O(dout_vld_reg));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_10
       (.I0(buff0_reg_0[8]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[8]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_11
       (.I0(buff0_reg_0[7]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[7]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_12
       (.I0(buff0_reg_0[6]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[6]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_13
       (.I0(buff0_reg_0[5]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[5]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_14
       (.I0(buff0_reg_0[4]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[4]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_15
       (.I0(buff0_reg_0[3]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[3]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_16
       (.I0(buff0_reg_0[2]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[2]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_17
       (.I0(buff0_reg_0[1]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[1]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_18
       (.I0(buff0_reg_0[0]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[0]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_2
       (.I0(buff0_reg_0[16]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[16]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_3
       (.I0(buff0_reg_0[15]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[15]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_4
       (.I0(buff0_reg_0[14]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[14]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_5
       (.I0(buff0_reg_0[13]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[13]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_6
       (.I0(buff0_reg_0[12]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[12]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_7
       (.I0(buff0_reg_0[11]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[11]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_8
       (.I0(buff0_reg_0[10]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[10]));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_9
       (.I0(buff0_reg_0[9]),
        .I1(and_ln35_reg_795_pp0_iter6_reg),
        .I2(icmp_ln186_reg_782_pp0_iter6_reg),
        .O(value_b_4_reg_258[9]));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_5
   (ap_condition_306,
    grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld,
    grp_fu_270_ce,
    D,
    ap_phi_reg_pp0_iter6_in_a_1_reg_234,
    \ap_CS_fsm_reg[0] ,
    p_19_in,
    \icmp_ln186_reg_782_reg[0] ,
    full_n_reg,
    full_n_reg_0,
    ap_enable_reg_pp0_iter2_reg,
    dout_vld_reg,
    buff0_reg_0,
    ap_clk,
    Q,
    buff0_reg_1,
    tmp_product__0__0_0,
    \buff0_reg[16]__0_0 ,
    \buff0_reg[16]__0_1 ,
    ap_enable_reg_pp0_iter6,
    ap_enable_reg_pp0_iter5,
    \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0] ,
    \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0]_0 ,
    \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0]_1 ,
    bi_RVALID,
    tmp_product__0__0_1,
    ap_enable_reg_pp0_iter7,
    bi_ARREADY,
    aw_RVALID,
    tmp_product_0,
    icmp_ln186_reg_782_pp0_iter5_reg,
    and_ln35_reg_795_pp0_iter5_reg,
    icmp_ln186_reg_782,
    icmp_ln39_reg_786,
    ap_enable_reg_pp0_iter1,
    aw_ARREADY,
    and_ln35_reg_795_pp0_iter1_reg,
    icmp_ln186_reg_782_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2);
  output ap_condition_306;
  output grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld;
  output grp_fu_270_ce;
  output [16:0]D;
  output ap_phi_reg_pp0_iter6_in_a_1_reg_234;
  output \ap_CS_fsm_reg[0] ;
  output p_19_in;
  output \icmp_ln186_reg_782_reg[0] ;
  output full_n_reg;
  output full_n_reg_0;
  output ap_enable_reg_pp0_iter2_reg;
  output dout_vld_reg;
  output [31:0]buff0_reg_0;
  input ap_clk;
  input [31:0]Q;
  input [14:0]buff0_reg_1;
  input [16:0]tmp_product__0__0_0;
  input \buff0_reg[16]__0_0 ;
  input \buff0_reg[16]__0_1 ;
  input ap_enable_reg_pp0_iter6;
  input ap_enable_reg_pp0_iter5;
  input \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0] ;
  input \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0]_0 ;
  input [1:0]\ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0]_1 ;
  input bi_RVALID;
  input tmp_product__0__0_1;
  input ap_enable_reg_pp0_iter7;
  input bi_ARREADY;
  input aw_RVALID;
  input tmp_product_0;
  input icmp_ln186_reg_782_pp0_iter5_reg;
  input and_ln35_reg_795_pp0_iter5_reg;
  input icmp_ln186_reg_782;
  input icmp_ln39_reg_786;
  input ap_enable_reg_pp0_iter1;
  input aw_ARREADY;
  input and_ln35_reg_795_pp0_iter1_reg;
  input icmp_ln186_reg_782_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;

  wire [16:0]D;
  wire [31:0]Q;
  wire and_ln35_reg_795_pp0_iter1_reg;
  wire and_ln35_reg_795_pp0_iter5_reg;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_condition_306;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_phi_reg_pp0_iter6_in_a_1_reg_234;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0] ;
  wire \ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0]_0 ;
  wire [1:0]\ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0]_1 ;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire \buff0_reg[16]__0_0 ;
  wire \buff0_reg[16]__0_1 ;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire [14:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire dout_vld_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld;
  wire grp_fu_270_ce;
  wire icmp_ln186_reg_782;
  wire icmp_ln186_reg_782_pp0_iter1_reg;
  wire icmp_ln186_reg_782_pp0_iter5_reg;
  wire \icmp_ln186_reg_782_reg[0] ;
  wire icmp_ln39_reg_786;
  wire \mul_ln19_2_reg_909[19]_i_2_n_0 ;
  wire \mul_ln19_2_reg_909[19]_i_3_n_0 ;
  wire \mul_ln19_2_reg_909[19]_i_4_n_0 ;
  wire \mul_ln19_2_reg_909[23]_i_2_n_0 ;
  wire \mul_ln19_2_reg_909[23]_i_3_n_0 ;
  wire \mul_ln19_2_reg_909[23]_i_4_n_0 ;
  wire \mul_ln19_2_reg_909[23]_i_5_n_0 ;
  wire \mul_ln19_2_reg_909[27]_i_2_n_0 ;
  wire \mul_ln19_2_reg_909[27]_i_3_n_0 ;
  wire \mul_ln19_2_reg_909[27]_i_4_n_0 ;
  wire \mul_ln19_2_reg_909[27]_i_5_n_0 ;
  wire \mul_ln19_2_reg_909[31]_i_2_n_0 ;
  wire \mul_ln19_2_reg_909[31]_i_3_n_0 ;
  wire \mul_ln19_2_reg_909[31]_i_4_n_0 ;
  wire \mul_ln19_2_reg_909[31]_i_5_n_0 ;
  wire \mul_ln19_2_reg_909_reg[19]_i_1_n_0 ;
  wire \mul_ln19_2_reg_909_reg[19]_i_1_n_1 ;
  wire \mul_ln19_2_reg_909_reg[19]_i_1_n_2 ;
  wire \mul_ln19_2_reg_909_reg[19]_i_1_n_3 ;
  wire \mul_ln19_2_reg_909_reg[23]_i_1_n_0 ;
  wire \mul_ln19_2_reg_909_reg[23]_i_1_n_1 ;
  wire \mul_ln19_2_reg_909_reg[23]_i_1_n_2 ;
  wire \mul_ln19_2_reg_909_reg[23]_i_1_n_3 ;
  wire \mul_ln19_2_reg_909_reg[27]_i_1_n_0 ;
  wire \mul_ln19_2_reg_909_reg[27]_i_1_n_1 ;
  wire \mul_ln19_2_reg_909_reg[27]_i_1_n_2 ;
  wire \mul_ln19_2_reg_909_reg[27]_i_1_n_3 ;
  wire \mul_ln19_2_reg_909_reg[31]_i_1_n_1 ;
  wire \mul_ln19_2_reg_909_reg[31]_i_1_n_2 ;
  wire \mul_ln19_2_reg_909_reg[31]_i_1_n_3 ;
  wire p_19_in;
  wire tmp_product_0;
  wire [16:0]tmp_product__0__0_0;
  wire tmp_product__0__0_1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product__16_i_5_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln19_2_reg_909_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0800)) 
    \ap_phi_reg_pp0_iter6_in_a_reg_222[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0]_1 [1]),
        .O(p_19_in));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_1[14],buff0_reg_1[14],buff0_reg_1[14],buff0_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_condition_306),
        .CEA2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_condition_306),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_270_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_105),
        .Q(buff0_reg_0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_95),
        .Q(buff0_reg_0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_94),
        .Q(buff0_reg_0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_93),
        .Q(buff0_reg_0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_92),
        .Q(buff0_reg_0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_91),
        .Q(buff0_reg_0[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_90),
        .Q(buff0_reg_0[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_104),
        .Q(buff0_reg_0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_103),
        .Q(buff0_reg_0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_102),
        .Q(buff0_reg_0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_101),
        .Q(buff0_reg_0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_100),
        .Q(buff0_reg_0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_99),
        .Q(buff0_reg_0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_98),
        .Q(buff0_reg_0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_97),
        .Q(buff0_reg_0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_270_ce),
        .D(tmp_product__0_n_96),
        .Q(buff0_reg_0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mem_reg[5][0]_srl6_i_5__0 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln186_reg_782_pp0_iter1_reg),
        .I2(and_ln35_reg_795_pp0_iter1_reg),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln19_2_reg_909[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln19_2_reg_909[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln19_2_reg_909[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln19_2_reg_909[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln19_2_reg_909[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln19_2_reg_909[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln19_2_reg_909[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln19_2_reg_909[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln19_2_reg_909[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln19_2_reg_909[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln19_2_reg_909[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln19_2_reg_909[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln19_2_reg_909[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln19_2_reg_909[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln19_2_reg_909[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln19_2_reg_909[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln19_2_reg_909_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln19_2_reg_909_reg[19]_i_1_n_0 ,\mul_ln19_2_reg_909_reg[19]_i_1_n_1 ,\mul_ln19_2_reg_909_reg[19]_i_1_n_2 ,\mul_ln19_2_reg_909_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(buff0_reg_0[19:16]),
        .S({\mul_ln19_2_reg_909[19]_i_2_n_0 ,\mul_ln19_2_reg_909[19]_i_3_n_0 ,\mul_ln19_2_reg_909[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln19_2_reg_909_reg[23]_i_1 
       (.CI(\mul_ln19_2_reg_909_reg[19]_i_1_n_0 ),
        .CO({\mul_ln19_2_reg_909_reg[23]_i_1_n_0 ,\mul_ln19_2_reg_909_reg[23]_i_1_n_1 ,\mul_ln19_2_reg_909_reg[23]_i_1_n_2 ,\mul_ln19_2_reg_909_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(buff0_reg_0[23:20]),
        .S({\mul_ln19_2_reg_909[23]_i_2_n_0 ,\mul_ln19_2_reg_909[23]_i_3_n_0 ,\mul_ln19_2_reg_909[23]_i_4_n_0 ,\mul_ln19_2_reg_909[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln19_2_reg_909_reg[27]_i_1 
       (.CI(\mul_ln19_2_reg_909_reg[23]_i_1_n_0 ),
        .CO({\mul_ln19_2_reg_909_reg[27]_i_1_n_0 ,\mul_ln19_2_reg_909_reg[27]_i_1_n_1 ,\mul_ln19_2_reg_909_reg[27]_i_1_n_2 ,\mul_ln19_2_reg_909_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(buff0_reg_0[27:24]),
        .S({\mul_ln19_2_reg_909[27]_i_2_n_0 ,\mul_ln19_2_reg_909[27]_i_3_n_0 ,\mul_ln19_2_reg_909[27]_i_4_n_0 ,\mul_ln19_2_reg_909[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln19_2_reg_909_reg[31]_i_1 
       (.CI(\mul_ln19_2_reg_909_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln19_2_reg_909_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln19_2_reg_909_reg[31]_i_1_n_1 ,\mul_ln19_2_reg_909_reg[31]_i_1_n_2 ,\mul_ln19_2_reg_909_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(buff0_reg_0[31:28]),
        .S({\mul_ln19_2_reg_909[31]_i_2_n_0 ,\mul_ln19_2_reg_909[31]_i_3_n_0 ,\mul_ln19_2_reg_909[31]_i_4_n_0 ,\mul_ln19_2_reg_909[31]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \phi_mul_fu_112[0]_i_4 
       (.I0(bi_RVALID),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(icmp_ln186_reg_782_pp0_iter5_reg),
        .I3(and_ln35_reg_795_pp0_iter5_reg),
        .O(dout_vld_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \shell_top_sa_pe_bw_0_1[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(\buff0_reg[16]__0_1 ),
        .O(ap_condition_306));
  LUT6 #(
    .INIT(64'hFFABFFABFFABFFFF)) 
    \t_fu_116[15]_i_4 
       (.I0(\icmp_ln186_reg_782_reg[0] ),
        .I1(bi_ARREADY),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(dout_vld_reg),
        .I4(aw_RVALID),
        .I5(tmp_product_0),
        .O(full_n_reg_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_condition_306),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_condition_306),
        .CEB2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_270_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_condition_306),
        .CEA2(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_condition_306),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  FDRE tmp_product__0__0
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[16]),
        .Q(D[16]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__1
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[15]),
        .Q(D[15]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__10
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[6]),
        .Q(D[6]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__11
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[5]),
        .Q(D[5]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__12
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[4]),
        .Q(D[4]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__13
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[3]),
        .Q(D[3]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__14
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[2]),
        .Q(D[2]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__15
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[1]),
        .Q(D[1]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__16
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[0]),
        .Q(D[0]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__16_i_1
       (.I0(p_19_in),
        .I1(\ap_CS_fsm_reg[0] ),
        .O(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    tmp_product__16_i_2
       (.I0(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0]_1 [0]),
        .I1(\icmp_ln186_reg_782_reg[0] ),
        .I2(full_n_reg),
        .I3(bi_RVALID),
        .I4(tmp_product__16_i_5_n_0),
        .I5(tmp_product__0__0_1),
        .O(\ap_CS_fsm_reg[0] ));
  LUT4 #(
    .INIT(16'h0080)) 
    tmp_product__16_i_3
       (.I0(icmp_ln186_reg_782),
        .I1(icmp_ln39_reg_786),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(aw_ARREADY),
        .O(\icmp_ln186_reg_782_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    tmp_product__16_i_4
       (.I0(bi_ARREADY),
        .I1(and_ln35_reg_795_pp0_iter1_reg),
        .I2(icmp_ln186_reg_782_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    tmp_product__16_i_5
       (.I0(and_ln35_reg_795_pp0_iter5_reg),
        .I1(icmp_ln186_reg_782_pp0_iter5_reg),
        .I2(ap_enable_reg_pp0_iter6),
        .O(tmp_product__16_i_5_n_0));
  FDRE tmp_product__2
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[14]),
        .Q(D[14]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__3
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[13]),
        .Q(D[13]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__4
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[12]),
        .Q(D[12]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__5
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[11]),
        .Q(D[11]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__6
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[10]),
        .Q(D[10]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__7
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[9]),
        .Q(D[9]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__8
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[8]),
        .Q(D[8]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  FDRE tmp_product__9
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(tmp_product__0__0_0[7]),
        .Q(D[7]),
        .R(ap_phi_reg_pp0_iter6_in_a_1_reg_234));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product_i_1
       (.I0(\buff0_reg[16]__0_0 ),
        .I1(\buff0_reg[16]__0_1 ),
        .O(grp_fu_270_ce));
  LUT3 #(
    .INIT(8'h40)) 
    tmp_product_i_1__0
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(\ap_phi_reg_pp0_iter6_in_a_reg_222_reg[0]_1 [0]),
        .O(grp_Block_entry48_proc_Pipeline_VITIS_LOOP_186_3_fu_168_shell_top_sa_pe_ba_1_1_o_ap_vld));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_sa_store_1
   (push_3,
    mOutPtr18_out,
    push_4,
    pop_5,
    Block_entry48_proc_U0_m_axi_ca_BREADY,
    full_n_reg,
    \trunc_ln1_reg_233_reg[29]_0 ,
    D,
    full_n_reg_0,
    din,
    \add_ln206_reg_550_reg[29] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \trunc_ln_reg_228_reg[29]_0 ,
    \trunc_ln1_reg_233_reg[18]_0 ,
    \trunc_ln1_reg_233_reg[2]_0 ,
    \trunc_ln1_reg_233_reg[2]_1 ,
    \trunc_ln1_reg_233_reg[6]_0 ,
    \trunc_ln1_reg_233_reg[10]_0 ,
    \trunc_ln1_reg_233_reg[14]_0 ,
    \trunc_ln1_reg_233_reg[18]_1 ,
    \trunc_ln1_reg_233_reg[29]_1 ,
    mem_reg,
    ca_AWREADY,
    ca_WREADY,
    pop_7,
    ca_BVALID,
    \mOutPtr_reg[2] ,
    ap_rst_n,
    grp_sa_store_1_fu_201_ap_start_reg,
    \ap_CS_fsm_reg[14] ,
    ap_CS_fsm_state10,
    shell_top_sa_pe_ba_1_1,
    shell_top_sa_pe_ba_1_0,
    shell_top_sa_pe_ba_0_0,
    shell_top_sa_pe_ba_0_1,
    CO,
    \trunc_ln1_reg_233_reg[29]_2 );
  output push_3;
  output mOutPtr18_out;
  output push_4;
  output pop_5;
  output Block_entry48_proc_U0_m_axi_ca_BREADY;
  output full_n_reg;
  output [29:0]\trunc_ln1_reg_233_reg[29]_0 ;
  output [5:0]D;
  output full_n_reg_0;
  output [31:0]din;
  output [0:0]\add_ln206_reg_550_reg[29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [28:0]Q;
  input [0:0]\trunc_ln_reg_228_reg[29]_0 ;
  input [15:0]\trunc_ln1_reg_233_reg[18]_0 ;
  input [0:0]\trunc_ln1_reg_233_reg[2]_0 ;
  input [3:0]\trunc_ln1_reg_233_reg[2]_1 ;
  input [3:0]\trunc_ln1_reg_233_reg[6]_0 ;
  input [3:0]\trunc_ln1_reg_233_reg[10]_0 ;
  input [3:0]\trunc_ln1_reg_233_reg[14]_0 ;
  input [1:0]\trunc_ln1_reg_233_reg[18]_1 ;
  input [0:0]\trunc_ln1_reg_233_reg[29]_1 ;
  input mem_reg;
  input ca_AWREADY;
  input ca_WREADY;
  input pop_7;
  input ca_BVALID;
  input \mOutPtr_reg[2] ;
  input ap_rst_n;
  input grp_sa_store_1_fu_201_ap_start_reg;
  input [5:0]\ap_CS_fsm_reg[14] ;
  input ap_CS_fsm_state10;
  input [31:0]shell_top_sa_pe_ba_1_1;
  input [31:0]shell_top_sa_pe_ba_1_0;
  input [31:0]shell_top_sa_pe_ba_0_0;
  input [31:0]shell_top_sa_pe_ba_0_1;
  input [0:0]CO;
  input [28:0]\trunc_ln1_reg_233_reg[29]_2 ;

  wire Block_entry48_proc_U0_m_axi_ca_BREADY;
  wire [0:0]CO;
  wire [5:0]D;
  wire [28:0]Q;
  wire [0:0]\add_ln206_reg_550_reg[29] ;
  wire [28:17]add_ln93_1_fu_158_p2;
  wire [31:2]add_ln93_2_fu_172_p2;
  wire add_ln93_2_fu_172_p2_carry__0_n_0;
  wire add_ln93_2_fu_172_p2_carry__0_n_1;
  wire add_ln93_2_fu_172_p2_carry__0_n_2;
  wire add_ln93_2_fu_172_p2_carry__0_n_3;
  wire add_ln93_2_fu_172_p2_carry__1_n_0;
  wire add_ln93_2_fu_172_p2_carry__1_n_1;
  wire add_ln93_2_fu_172_p2_carry__1_n_2;
  wire add_ln93_2_fu_172_p2_carry__1_n_3;
  wire add_ln93_2_fu_172_p2_carry__2_n_0;
  wire add_ln93_2_fu_172_p2_carry__2_n_1;
  wire add_ln93_2_fu_172_p2_carry__2_n_2;
  wire add_ln93_2_fu_172_p2_carry__2_n_3;
  wire add_ln93_2_fu_172_p2_carry__3_i_1_n_0;
  wire add_ln93_2_fu_172_p2_carry__3_i_1_n_1;
  wire add_ln93_2_fu_172_p2_carry__3_i_1_n_2;
  wire add_ln93_2_fu_172_p2_carry__3_i_1_n_3;
  wire add_ln93_2_fu_172_p2_carry__3_i_2_n_0;
  wire add_ln93_2_fu_172_p2_carry__3_i_3_n_0;
  wire add_ln93_2_fu_172_p2_carry__3_n_0;
  wire add_ln93_2_fu_172_p2_carry__3_n_1;
  wire add_ln93_2_fu_172_p2_carry__3_n_2;
  wire add_ln93_2_fu_172_p2_carry__3_n_3;
  wire add_ln93_2_fu_172_p2_carry__4_i_1_n_0;
  wire add_ln93_2_fu_172_p2_carry__4_i_1_n_1;
  wire add_ln93_2_fu_172_p2_carry__4_i_1_n_2;
  wire add_ln93_2_fu_172_p2_carry__4_i_1_n_3;
  wire add_ln93_2_fu_172_p2_carry__4_i_2_n_0;
  wire add_ln93_2_fu_172_p2_carry__4_i_3_n_0;
  wire add_ln93_2_fu_172_p2_carry__4_i_4_n_0;
  wire add_ln93_2_fu_172_p2_carry__4_i_5_n_0;
  wire add_ln93_2_fu_172_p2_carry__4_n_0;
  wire add_ln93_2_fu_172_p2_carry__4_n_1;
  wire add_ln93_2_fu_172_p2_carry__4_n_2;
  wire add_ln93_2_fu_172_p2_carry__4_n_3;
  wire add_ln93_2_fu_172_p2_carry__5_i_1_n_0;
  wire add_ln93_2_fu_172_p2_carry__5_i_1_n_1;
  wire add_ln93_2_fu_172_p2_carry__5_i_1_n_2;
  wire add_ln93_2_fu_172_p2_carry__5_i_1_n_3;
  wire add_ln93_2_fu_172_p2_carry__5_i_2_n_0;
  wire add_ln93_2_fu_172_p2_carry__5_i_3_n_0;
  wire add_ln93_2_fu_172_p2_carry__5_i_4_n_0;
  wire add_ln93_2_fu_172_p2_carry__5_i_5_n_0;
  wire add_ln93_2_fu_172_p2_carry__5_n_0;
  wire add_ln93_2_fu_172_p2_carry__5_n_1;
  wire add_ln93_2_fu_172_p2_carry__5_n_2;
  wire add_ln93_2_fu_172_p2_carry__5_n_3;
  wire add_ln93_2_fu_172_p2_carry__6_i_2_n_0;
  wire add_ln93_2_fu_172_p2_carry__6_i_3_n_0;
  wire add_ln93_2_fu_172_p2_carry__6_n_2;
  wire add_ln93_2_fu_172_p2_carry__6_n_3;
  wire add_ln93_2_fu_172_p2_carry_n_0;
  wire add_ln93_2_fu_172_p2_carry_n_1;
  wire add_ln93_2_fu_172_p2_carry_n_2;
  wire add_ln93_2_fu_172_p2_carry_n_3;
  wire add_ln93_fu_138_p2_carry__0_i_1_n_0;
  wire add_ln93_fu_138_p2_carry__0_i_2_n_0;
  wire add_ln93_fu_138_p2_carry__0_i_3_n_0;
  wire add_ln93_fu_138_p2_carry__0_i_4_n_0;
  wire add_ln93_fu_138_p2_carry__0_n_0;
  wire add_ln93_fu_138_p2_carry__0_n_1;
  wire add_ln93_fu_138_p2_carry__0_n_2;
  wire add_ln93_fu_138_p2_carry__0_n_3;
  wire add_ln93_fu_138_p2_carry__1_i_1_n_0;
  wire add_ln93_fu_138_p2_carry__1_i_2_n_0;
  wire add_ln93_fu_138_p2_carry__1_i_3_n_0;
  wire add_ln93_fu_138_p2_carry__1_i_4_n_0;
  wire add_ln93_fu_138_p2_carry__1_n_0;
  wire add_ln93_fu_138_p2_carry__1_n_1;
  wire add_ln93_fu_138_p2_carry__1_n_2;
  wire add_ln93_fu_138_p2_carry__1_n_3;
  wire add_ln93_fu_138_p2_carry__2_i_1_n_0;
  wire add_ln93_fu_138_p2_carry__2_i_2_n_0;
  wire add_ln93_fu_138_p2_carry__2_i_3_n_0;
  wire add_ln93_fu_138_p2_carry__2_i_4_n_0;
  wire add_ln93_fu_138_p2_carry__2_n_0;
  wire add_ln93_fu_138_p2_carry__2_n_1;
  wire add_ln93_fu_138_p2_carry__2_n_2;
  wire add_ln93_fu_138_p2_carry__2_n_3;
  wire add_ln93_fu_138_p2_carry__3_i_1_n_0;
  wire add_ln93_fu_138_p2_carry__3_i_2_n_0;
  wire add_ln93_fu_138_p2_carry__3_i_3_n_0;
  wire add_ln93_fu_138_p2_carry__3_i_4_n_0;
  wire add_ln93_fu_138_p2_carry__3_n_0;
  wire add_ln93_fu_138_p2_carry__3_n_1;
  wire add_ln93_fu_138_p2_carry__3_n_2;
  wire add_ln93_fu_138_p2_carry__3_n_3;
  wire add_ln93_fu_138_p2_carry__4_i_1_n_0;
  wire add_ln93_fu_138_p2_carry__4_i_2_n_0;
  wire add_ln93_fu_138_p2_carry__4_i_3_n_0;
  wire add_ln93_fu_138_p2_carry__4_i_4_n_0;
  wire add_ln93_fu_138_p2_carry__4_n_0;
  wire add_ln93_fu_138_p2_carry__4_n_1;
  wire add_ln93_fu_138_p2_carry__4_n_2;
  wire add_ln93_fu_138_p2_carry__4_n_3;
  wire add_ln93_fu_138_p2_carry__5_i_1_n_0;
  wire add_ln93_fu_138_p2_carry__5_i_2_n_0;
  wire add_ln93_fu_138_p2_carry__5_i_3_n_0;
  wire add_ln93_fu_138_p2_carry__5_i_4_n_0;
  wire add_ln93_fu_138_p2_carry__5_n_0;
  wire add_ln93_fu_138_p2_carry__5_n_1;
  wire add_ln93_fu_138_p2_carry__5_n_2;
  wire add_ln93_fu_138_p2_carry__5_n_3;
  wire add_ln93_fu_138_p2_carry_i_1_n_0;
  wire add_ln93_fu_138_p2_carry_i_2_n_0;
  wire add_ln93_fu_138_p2_carry_i_3_n_0;
  wire add_ln93_fu_138_p2_carry_i_4_n_0;
  wire add_ln93_fu_138_p2_carry_n_0;
  wire add_ln93_fu_138_p2_carry_n_1;
  wire add_ln93_fu_138_p2_carry_n_2;
  wire add_ln93_fu_138_p2_carry_n_3;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire \ap_CS_fsm[3]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_4_n_0 ;
  wire \ap_CS_fsm[9]_i_2_n_0 ;
  wire \ap_CS_fsm[9]_i_3_n_0 ;
  wire \ap_CS_fsm[9]_i_4_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [5:0]\ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire [31:0]din;
  wire full_n_reg;
  wire full_n_reg_0;
  wire grp_sa_store_1_fu_201_ap_start_reg;
  wire mOutPtr18_out;
  wire \mOutPtr[2]_i_4_n_0 ;
  wire \mOutPtr[4]_i_4_n_0 ;
  wire \mOutPtr_reg[2] ;
  wire mem_reg;
  wire \mem_reg[2][0]_srl3_i_4_n_0 ;
  wire mem_reg_i_37_n_0;
  wire mem_reg_i_38_n_0;
  wire mem_reg_i_39_n_0;
  wire mem_reg_i_40_n_0;
  wire mem_reg_i_41_n_0;
  wire mem_reg_i_42_n_0;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_44_n_0;
  wire mem_reg_i_45_n_0;
  wire mem_reg_i_46_n_0;
  wire mem_reg_i_47_n_0;
  wire mem_reg_i_48_n_0;
  wire mem_reg_i_49_n_0;
  wire mem_reg_i_50_n_0;
  wire mem_reg_i_51_n_0;
  wire mem_reg_i_52_n_0;
  wire mem_reg_i_53_n_0;
  wire mem_reg_i_54_n_0;
  wire mem_reg_i_55_n_0;
  wire mem_reg_i_56_n_0;
  wire mem_reg_i_57_n_0;
  wire mem_reg_i_58_n_0;
  wire mem_reg_i_59_n_0;
  wire mem_reg_i_60_n_0;
  wire mem_reg_i_61_n_0;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_63_n_0;
  wire mem_reg_i_64_n_0;
  wire mem_reg_i_65_n_0;
  wire mem_reg_i_66_n_0;
  wire mem_reg_i_67_n_0;
  wire mem_reg_i_68_n_0;
  wire mem_reg_i_69_n_0;
  wire mem_reg_i_70_n_0;
  wire mem_reg_i_71_n_0;
  wire [29:1]p_0_in;
  wire pop_5;
  wire pop_7;
  wire push_3;
  wire push_4;
  wire [31:0]shell_top_sa_pe_ba_0_0;
  wire [31:0]shell_top_sa_pe_ba_0_1;
  wire [31:0]shell_top_sa_pe_ba_1_0;
  wire [31:0]shell_top_sa_pe_ba_1_1;
  wire [29:0]trunc_ln1_reg_233;
  wire trunc_ln1_reg_2330;
  wire [3:0]\trunc_ln1_reg_233_reg[10]_0 ;
  wire [3:0]\trunc_ln1_reg_233_reg[14]_0 ;
  wire [15:0]\trunc_ln1_reg_233_reg[18]_0 ;
  wire [1:0]\trunc_ln1_reg_233_reg[18]_1 ;
  wire [29:0]\trunc_ln1_reg_233_reg[29]_0 ;
  wire [0:0]\trunc_ln1_reg_233_reg[29]_1 ;
  wire [28:0]\trunc_ln1_reg_233_reg[29]_2 ;
  wire [0:0]\trunc_ln1_reg_233_reg[2]_0 ;
  wire [3:0]\trunc_ln1_reg_233_reg[2]_1 ;
  wire [3:0]\trunc_ln1_reg_233_reg[6]_0 ;
  wire [29:0]trunc_ln_reg_228;
  wire [0:0]\trunc_ln_reg_228_reg[29]_0 ;
  wire [0:0]NLW_add_ln93_2_fu_172_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_add_ln93_2_fu_172_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln93_2_fu_172_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_add_ln93_2_fu_172_p2_carry__6_i_4_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln93_2_fu_172_p2_carry__6_i_4_O_UNCONNECTED;
  wire [3:0]NLW_add_ln93_fu_138_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln93_fu_138_p2_carry__6_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry
       (.CI(1'b0),
        .CO({add_ln93_2_fu_172_p2_carry_n_0,add_ln93_2_fu_172_p2_carry_n_1,add_ln93_2_fu_172_p2_carry_n_2,add_ln93_2_fu_172_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\trunc_ln1_reg_233_reg[18]_0 [1:0],\trunc_ln1_reg_233_reg[2]_0 ,1'b0}),
        .O({add_ln93_2_fu_172_p2[4:2],NLW_add_ln93_2_fu_172_p2_carry_O_UNCONNECTED[0]}),
        .S(\trunc_ln1_reg_233_reg[2]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__0
       (.CI(add_ln93_2_fu_172_p2_carry_n_0),
        .CO({add_ln93_2_fu_172_p2_carry__0_n_0,add_ln93_2_fu_172_p2_carry__0_n_1,add_ln93_2_fu_172_p2_carry__0_n_2,add_ln93_2_fu_172_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\trunc_ln1_reg_233_reg[18]_0 [5:2]),
        .O(add_ln93_2_fu_172_p2[8:5]),
        .S(\trunc_ln1_reg_233_reg[6]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__1
       (.CI(add_ln93_2_fu_172_p2_carry__0_n_0),
        .CO({add_ln93_2_fu_172_p2_carry__1_n_0,add_ln93_2_fu_172_p2_carry__1_n_1,add_ln93_2_fu_172_p2_carry__1_n_2,add_ln93_2_fu_172_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\trunc_ln1_reg_233_reg[18]_0 [9:6]),
        .O(add_ln93_2_fu_172_p2[12:9]),
        .S(\trunc_ln1_reg_233_reg[10]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__2
       (.CI(add_ln93_2_fu_172_p2_carry__1_n_0),
        .CO({add_ln93_2_fu_172_p2_carry__2_n_0,add_ln93_2_fu_172_p2_carry__2_n_1,add_ln93_2_fu_172_p2_carry__2_n_2,add_ln93_2_fu_172_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\trunc_ln1_reg_233_reg[18]_0 [13:10]),
        .O(add_ln93_2_fu_172_p2[16:13]),
        .S(\trunc_ln1_reg_233_reg[14]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__3
       (.CI(add_ln93_2_fu_172_p2_carry__2_n_0),
        .CO({add_ln93_2_fu_172_p2_carry__3_n_0,add_ln93_2_fu_172_p2_carry__3_n_1,add_ln93_2_fu_172_p2_carry__3_n_2,add_ln93_2_fu_172_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({add_ln93_1_fu_158_p2[18:17],\trunc_ln1_reg_233_reg[18]_0 [15:14]}),
        .O(add_ln93_2_fu_172_p2[20:17]),
        .S({add_ln93_2_fu_172_p2_carry__3_i_2_n_0,add_ln93_2_fu_172_p2_carry__3_i_3_n_0,\trunc_ln1_reg_233_reg[18]_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__3_i_1
       (.CI(CO),
        .CO({add_ln93_2_fu_172_p2_carry__3_i_1_n_0,add_ln93_2_fu_172_p2_carry__3_i_1_n_1,add_ln93_2_fu_172_p2_carry__3_i_1_n_2,add_ln93_2_fu_172_p2_carry__3_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln93_1_fu_158_p2[20:17]),
        .S(Q[19:16]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__3_i_2
       (.I0(add_ln93_1_fu_158_p2[18]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [18]),
        .O(add_ln93_2_fu_172_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__3_i_3
       (.I0(add_ln93_1_fu_158_p2[17]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [17]),
        .O(add_ln93_2_fu_172_p2_carry__3_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__4
       (.CI(add_ln93_2_fu_172_p2_carry__3_n_0),
        .CO({add_ln93_2_fu_172_p2_carry__4_n_0,add_ln93_2_fu_172_p2_carry__4_n_1,add_ln93_2_fu_172_p2_carry__4_n_2,add_ln93_2_fu_172_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(add_ln93_1_fu_158_p2[22:19]),
        .O(add_ln93_2_fu_172_p2[24:21]),
        .S({add_ln93_2_fu_172_p2_carry__4_i_2_n_0,add_ln93_2_fu_172_p2_carry__4_i_3_n_0,add_ln93_2_fu_172_p2_carry__4_i_4_n_0,add_ln93_2_fu_172_p2_carry__4_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__4_i_1
       (.CI(add_ln93_2_fu_172_p2_carry__3_i_1_n_0),
        .CO({add_ln93_2_fu_172_p2_carry__4_i_1_n_0,add_ln93_2_fu_172_p2_carry__4_i_1_n_1,add_ln93_2_fu_172_p2_carry__4_i_1_n_2,add_ln93_2_fu_172_p2_carry__4_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln93_1_fu_158_p2[24:21]),
        .S(Q[23:20]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__4_i_2
       (.I0(add_ln93_1_fu_158_p2[22]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [22]),
        .O(add_ln93_2_fu_172_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__4_i_3
       (.I0(add_ln93_1_fu_158_p2[21]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [21]),
        .O(add_ln93_2_fu_172_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__4_i_4
       (.I0(add_ln93_1_fu_158_p2[20]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [20]),
        .O(add_ln93_2_fu_172_p2_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__4_i_5
       (.I0(add_ln93_1_fu_158_p2[19]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [19]),
        .O(add_ln93_2_fu_172_p2_carry__4_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__5
       (.CI(add_ln93_2_fu_172_p2_carry__4_n_0),
        .CO({add_ln93_2_fu_172_p2_carry__5_n_0,add_ln93_2_fu_172_p2_carry__5_n_1,add_ln93_2_fu_172_p2_carry__5_n_2,add_ln93_2_fu_172_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(add_ln93_1_fu_158_p2[26:23]),
        .O(add_ln93_2_fu_172_p2[28:25]),
        .S({add_ln93_2_fu_172_p2_carry__5_i_2_n_0,add_ln93_2_fu_172_p2_carry__5_i_3_n_0,add_ln93_2_fu_172_p2_carry__5_i_4_n_0,add_ln93_2_fu_172_p2_carry__5_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__5_i_1
       (.CI(add_ln93_2_fu_172_p2_carry__4_i_1_n_0),
        .CO({add_ln93_2_fu_172_p2_carry__5_i_1_n_0,add_ln93_2_fu_172_p2_carry__5_i_1_n_1,add_ln93_2_fu_172_p2_carry__5_i_1_n_2,add_ln93_2_fu_172_p2_carry__5_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln93_1_fu_158_p2[28:25]),
        .S(Q[27:24]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__5_i_2
       (.I0(add_ln93_1_fu_158_p2[26]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [26]),
        .O(add_ln93_2_fu_172_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__5_i_3
       (.I0(add_ln93_1_fu_158_p2[25]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [25]),
        .O(add_ln93_2_fu_172_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__5_i_4
       (.I0(add_ln93_1_fu_158_p2[24]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [24]),
        .O(add_ln93_2_fu_172_p2_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__5_i_5
       (.I0(add_ln93_1_fu_158_p2[23]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [23]),
        .O(add_ln93_2_fu_172_p2_carry__5_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__6
       (.CI(add_ln93_2_fu_172_p2_carry__5_n_0),
        .CO({NLW_add_ln93_2_fu_172_p2_carry__6_CO_UNCONNECTED[3:2],add_ln93_2_fu_172_p2_carry__6_n_2,add_ln93_2_fu_172_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln93_1_fu_158_p2[28:27]}),
        .O({NLW_add_ln93_2_fu_172_p2_carry__6_O_UNCONNECTED[3],add_ln93_2_fu_172_p2[31:29]}),
        .S({1'b0,\trunc_ln1_reg_233_reg[29]_1 ,add_ln93_2_fu_172_p2_carry__6_i_2_n_0,add_ln93_2_fu_172_p2_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__6_i_2
       (.I0(add_ln93_1_fu_158_p2[28]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [28]),
        .O(add_ln93_2_fu_172_p2_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_2_fu_172_p2_carry__6_i_3
       (.I0(add_ln93_1_fu_158_p2[27]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [27]),
        .O(add_ln93_2_fu_172_p2_carry__6_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_2_fu_172_p2_carry__6_i_4
       (.CI(add_ln93_2_fu_172_p2_carry__5_i_1_n_0),
        .CO(NLW_add_ln93_2_fu_172_p2_carry__6_i_4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln93_2_fu_172_p2_carry__6_i_4_O_UNCONNECTED[3:1],\add_ln206_reg_550_reg[29] }),
        .S({1'b0,1'b0,1'b0,Q[28]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_fu_138_p2_carry
       (.CI(1'b0),
        .CO({add_ln93_fu_138_p2_carry_n_0,add_ln93_fu_138_p2_carry_n_1,add_ln93_fu_138_p2_carry_n_2,add_ln93_fu_138_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(p_0_in[4:1]),
        .S({add_ln93_fu_138_p2_carry_i_1_n_0,add_ln93_fu_138_p2_carry_i_2_n_0,add_ln93_fu_138_p2_carry_i_3_n_0,add_ln93_fu_138_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_fu_138_p2_carry__0
       (.CI(add_ln93_fu_138_p2_carry_n_0),
        .CO({add_ln93_fu_138_p2_carry__0_n_0,add_ln93_fu_138_p2_carry__0_n_1,add_ln93_fu_138_p2_carry__0_n_2,add_ln93_fu_138_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(p_0_in[8:5]),
        .S({add_ln93_fu_138_p2_carry__0_i_1_n_0,add_ln93_fu_138_p2_carry__0_i_2_n_0,add_ln93_fu_138_p2_carry__0_i_3_n_0,add_ln93_fu_138_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__0_i_1
       (.I0(Q[7]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [8]),
        .O(add_ln93_fu_138_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__0_i_2
       (.I0(Q[6]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [7]),
        .O(add_ln93_fu_138_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__0_i_3
       (.I0(Q[5]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [6]),
        .O(add_ln93_fu_138_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__0_i_4
       (.I0(Q[4]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [5]),
        .O(add_ln93_fu_138_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_fu_138_p2_carry__1
       (.CI(add_ln93_fu_138_p2_carry__0_n_0),
        .CO({add_ln93_fu_138_p2_carry__1_n_0,add_ln93_fu_138_p2_carry__1_n_1,add_ln93_fu_138_p2_carry__1_n_2,add_ln93_fu_138_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(p_0_in[12:9]),
        .S({add_ln93_fu_138_p2_carry__1_i_1_n_0,add_ln93_fu_138_p2_carry__1_i_2_n_0,add_ln93_fu_138_p2_carry__1_i_3_n_0,add_ln93_fu_138_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [12]),
        .O(add_ln93_fu_138_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [11]),
        .O(add_ln93_fu_138_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [10]),
        .O(add_ln93_fu_138_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__1_i_4
       (.I0(Q[8]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [9]),
        .O(add_ln93_fu_138_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_fu_138_p2_carry__2
       (.CI(add_ln93_fu_138_p2_carry__1_n_0),
        .CO({add_ln93_fu_138_p2_carry__2_n_0,add_ln93_fu_138_p2_carry__2_n_1,add_ln93_fu_138_p2_carry__2_n_2,add_ln93_fu_138_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(p_0_in[16:13]),
        .S({add_ln93_fu_138_p2_carry__2_i_1_n_0,add_ln93_fu_138_p2_carry__2_i_2_n_0,add_ln93_fu_138_p2_carry__2_i_3_n_0,add_ln93_fu_138_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__2_i_1
       (.I0(Q[15]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [16]),
        .O(add_ln93_fu_138_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__2_i_2
       (.I0(Q[14]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [15]),
        .O(add_ln93_fu_138_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__2_i_3
       (.I0(Q[13]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [14]),
        .O(add_ln93_fu_138_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__2_i_4
       (.I0(Q[12]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [13]),
        .O(add_ln93_fu_138_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_fu_138_p2_carry__3
       (.CI(add_ln93_fu_138_p2_carry__2_n_0),
        .CO({add_ln93_fu_138_p2_carry__3_n_0,add_ln93_fu_138_p2_carry__3_n_1,add_ln93_fu_138_p2_carry__3_n_2,add_ln93_fu_138_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(p_0_in[20:17]),
        .S({add_ln93_fu_138_p2_carry__3_i_1_n_0,add_ln93_fu_138_p2_carry__3_i_2_n_0,add_ln93_fu_138_p2_carry__3_i_3_n_0,add_ln93_fu_138_p2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__3_i_1
       (.I0(Q[19]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [20]),
        .O(add_ln93_fu_138_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__3_i_2
       (.I0(Q[18]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [19]),
        .O(add_ln93_fu_138_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__3_i_3
       (.I0(Q[17]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [18]),
        .O(add_ln93_fu_138_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__3_i_4
       (.I0(Q[16]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [17]),
        .O(add_ln93_fu_138_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_fu_138_p2_carry__4
       (.CI(add_ln93_fu_138_p2_carry__3_n_0),
        .CO({add_ln93_fu_138_p2_carry__4_n_0,add_ln93_fu_138_p2_carry__4_n_1,add_ln93_fu_138_p2_carry__4_n_2,add_ln93_fu_138_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(p_0_in[24:21]),
        .S({add_ln93_fu_138_p2_carry__4_i_1_n_0,add_ln93_fu_138_p2_carry__4_i_2_n_0,add_ln93_fu_138_p2_carry__4_i_3_n_0,add_ln93_fu_138_p2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__4_i_1
       (.I0(Q[23]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [24]),
        .O(add_ln93_fu_138_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__4_i_2
       (.I0(Q[22]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [23]),
        .O(add_ln93_fu_138_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__4_i_3
       (.I0(Q[21]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [22]),
        .O(add_ln93_fu_138_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__4_i_4
       (.I0(Q[20]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [21]),
        .O(add_ln93_fu_138_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_fu_138_p2_carry__5
       (.CI(add_ln93_fu_138_p2_carry__4_n_0),
        .CO({add_ln93_fu_138_p2_carry__5_n_0,add_ln93_fu_138_p2_carry__5_n_1,add_ln93_fu_138_p2_carry__5_n_2,add_ln93_fu_138_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(p_0_in[28:25]),
        .S({add_ln93_fu_138_p2_carry__5_i_1_n_0,add_ln93_fu_138_p2_carry__5_i_2_n_0,add_ln93_fu_138_p2_carry__5_i_3_n_0,add_ln93_fu_138_p2_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__5_i_1
       (.I0(Q[27]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [28]),
        .O(add_ln93_fu_138_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__5_i_2
       (.I0(Q[26]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [27]),
        .O(add_ln93_fu_138_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__5_i_3
       (.I0(Q[25]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [26]),
        .O(add_ln93_fu_138_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry__5_i_4
       (.I0(Q[24]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [25]),
        .O(add_ln93_fu_138_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln93_fu_138_p2_carry__6
       (.CI(add_ln93_fu_138_p2_carry__5_n_0),
        .CO(NLW_add_ln93_fu_138_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln93_fu_138_p2_carry__6_O_UNCONNECTED[3:1],p_0_in[29]}),
        .S({1'b0,1'b0,1'b0,\trunc_ln_reg_228_reg[29]_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry_i_1
       (.I0(Q[3]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [4]),
        .O(add_ln93_fu_138_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry_i_2
       (.I0(Q[2]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [3]),
        .O(add_ln93_fu_138_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry_i_3
       (.I0(Q[1]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [2]),
        .O(add_ln93_fu_138_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln93_fu_138_p2_carry_i_4
       (.I0(Q[0]),
        .I1(\trunc_ln1_reg_233_reg[29]_2 [1]),
        .O(add_ln93_fu_138_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hEAAAEAAAFFFFEAAA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(\ap_CS_fsm[3]_i_4_n_0 ),
        .I2(\ap_CS_fsm[3]_i_3_n_0 ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(full_n_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(\ap_CS_fsm_reg[14] [2]),
        .I1(full_n_reg_0),
        .I2(\ap_CS_fsm_reg[14] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\ap_CS_fsm_reg[14] [3]),
        .I1(full_n_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(\ap_CS_fsm_reg[14] [4]),
        .I1(full_n_reg_0),
        .I2(\ap_CS_fsm_reg[14] [5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(\ap_CS_fsm_reg[14] [5]),
        .I1(full_n_reg_0),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(ca_WREADY),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\ap_CS_fsm[1]_i_3_n_0 ),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_sa_store_1_fu_201_ap_start_reg),
        .I3(ca_AWREADY),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88AACCF0)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ca_BVALID),
        .I1(ca_WREADY),
        .I2(grp_sa_store_1_fu_201_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\mem_reg[2][0]_srl3_i_4_n_0 ),
        .I1(ca_WREADY),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ca_BVALID),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(\ap_CS_fsm[3]_i_3_n_0 ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\ap_CS_fsm[3]_i_4_n_0 ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h8F888FFF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ca_AWREADY),
        .I1(ca_WREADY),
        .I2(grp_sa_store_1_fu_201_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h000B)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_sa_store_1_fu_201_ap_start_reg),
        .O(\ap_CS_fsm[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABF0000BABFBABF)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(ca_WREADY),
        .I1(grp_sa_store_1_fu_201_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ca_BVALID),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[14] [0]),
        .I1(full_n_reg_0),
        .I2(\ap_CS_fsm_reg[14] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000E000E000E0E0E)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm[9]_i_2_n_0 ),
        .I1(ca_WREADY),
        .I2(\ap_CS_fsm[9]_i_3_n_0 ),
        .I3(\ap_CS_fsm[9]_i_4_n_0 ),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h000005150F3F0F3F)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \ap_CS_fsm[9]_i_3 
       (.I0(ca_AWREADY),
        .I1(grp_sa_store_1_fu_201_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[9]_i_4 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ca_BVALID),
        .O(\ap_CS_fsm[9]_i_4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__0
       (.I0(grp_sa_store_1_fu_201_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_sa_store_1_fu_201_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7077F00000000000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\ap_CS_fsm[3]_i_4_n_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88080808)) 
    dout_vld_i_2__1
       (.I0(mem_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(mem_reg_i_70_n_0),
        .I3(\ap_CS_fsm[3]_i_4_n_0 ),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(Block_entry48_proc_U0_m_axi_ca_BREADY));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    grp_sa_store_1_fu_201_ap_start_reg_i_2
       (.I0(ca_WREADY),
        .I1(ca_AWREADY),
        .I2(grp_sa_store_1_fu_201_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h08AAFFFF00000000)) 
    \mOutPtr[2]_i_3 
       (.I0(mem_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(mem_reg_i_70_n_0),
        .I3(\mOutPtr[2]_i_4_n_0 ),
        .I4(ca_BVALID),
        .I5(\mOutPtr_reg[2] ),
        .O(pop_5));
  LUT5 #(
    .INIT(32'h5DFFFFFF)) 
    \mOutPtr[2]_i_4 
       (.I0(ca_BVALID),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ca_WREADY),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\mOutPtr[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \mOutPtr[4]_i_3 
       (.I0(mem_reg),
        .I1(mem_reg_i_71_n_0),
        .I2(\mOutPtr[4]_i_4_n_0 ),
        .I3(ca_WREADY),
        .I4(pop_7),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h2FAF2FAFAFAF2FAF)) 
    \mOutPtr[4]_i_4 
       (.I0(mem_reg_i_70_n_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ca_WREADY),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ca_AWREADY),
        .O(\mOutPtr[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA800000088000000)) 
    \mem_reg[2][0]_srl3_i_1 
       (.I0(mem_reg),
        .I1(\mem_reg[2][0]_srl3_i_4_n_0 ),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ca_AWREADY),
        .I5(ca_WREADY),
        .O(push_3));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][0]_srl3_i_2 
       (.I0(trunc_ln1_reg_233[0]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[0]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [0]));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \mem_reg[2][0]_srl3_i_4 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ca_WREADY),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ca_AWREADY),
        .O(\mem_reg[2][0]_srl3_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA02A202A202A2)) 
    \mem_reg[2][0]_srl3_i_5 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_sa_store_1_fu_201_ap_start_reg),
        .I4(ca_WREADY),
        .I5(ca_AWREADY),
        .O(ap_enable_reg_pp0_iter10));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][10]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[10]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[10]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][11]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[11]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[11]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][12]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[12]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[12]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][13]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[13]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[13]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][14]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[14]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[14]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][15]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[15]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[15]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][16]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[16]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[16]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][17]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[17]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[17]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][18]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[18]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[18]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][19]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[19]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[19]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][1]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[1]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[1]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][20]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[20]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[20]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][21]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[21]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[21]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][22]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[22]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[22]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][23]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[23]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[23]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][24]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[24]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[24]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][25]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[25]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[25]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][26]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[26]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[26]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][27]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[27]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[27]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][28]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[28]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[28]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][29]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[29]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[29]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][2]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[2]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[2]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][3]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[3]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[3]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][4]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[4]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[4]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][5]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[5]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[5]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][6]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[6]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[6]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][7]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[7]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[7]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][8]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[8]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[8]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[2][9]_srl3_i_1 
       (.I0(trunc_ln1_reg_233[9]),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(trunc_ln_reg_228[9]),
        .O(\trunc_ln1_reg_233_reg[29]_0 [9]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_10
       (.I0(shell_top_sa_pe_ba_1_1[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[9]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_44_n_0),
        .O(din[9]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_11
       (.I0(shell_top_sa_pe_ba_1_1[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[8]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_45_n_0),
        .O(din[8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_12
       (.I0(shell_top_sa_pe_ba_1_1[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[7]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_46_n_0),
        .O(din[7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_13
       (.I0(shell_top_sa_pe_ba_1_1[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[6]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_47_n_0),
        .O(din[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_14
       (.I0(shell_top_sa_pe_ba_1_1[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[5]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_48_n_0),
        .O(din[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_15
       (.I0(shell_top_sa_pe_ba_1_1[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[4]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_49_n_0),
        .O(din[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_16
       (.I0(shell_top_sa_pe_ba_1_1[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[3]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_50_n_0),
        .O(din[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_17
       (.I0(shell_top_sa_pe_ba_1_1[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[2]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_51_n_0),
        .O(din[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_18
       (.I0(shell_top_sa_pe_ba_1_1[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[1]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_52_n_0),
        .O(din[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_19
       (.I0(shell_top_sa_pe_ba_1_1[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[0]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_53_n_0),
        .O(din[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_20
       (.I0(shell_top_sa_pe_ba_1_1[31]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[31]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_54_n_0),
        .O(din[31]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_21
       (.I0(shell_top_sa_pe_ba_1_1[30]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[30]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_55_n_0),
        .O(din[30]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_22
       (.I0(shell_top_sa_pe_ba_1_1[29]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[29]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_56_n_0),
        .O(din[29]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_23
       (.I0(shell_top_sa_pe_ba_1_1[28]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[28]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_57_n_0),
        .O(din[28]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_24
       (.I0(shell_top_sa_pe_ba_1_1[27]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[27]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_58_n_0),
        .O(din[27]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_25
       (.I0(shell_top_sa_pe_ba_1_1[26]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[26]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_59_n_0),
        .O(din[26]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_26
       (.I0(shell_top_sa_pe_ba_1_1[25]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[25]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_60_n_0),
        .O(din[25]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_27
       (.I0(shell_top_sa_pe_ba_1_1[24]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[24]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_61_n_0),
        .O(din[24]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_28
       (.I0(shell_top_sa_pe_ba_1_1[23]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[23]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_62_n_0),
        .O(din[23]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_29
       (.I0(shell_top_sa_pe_ba_1_1[22]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[22]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_63_n_0),
        .O(din[22]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_30
       (.I0(shell_top_sa_pe_ba_1_1[21]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[21]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_64_n_0),
        .O(din[21]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_31
       (.I0(shell_top_sa_pe_ba_1_1[20]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[20]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_65_n_0),
        .O(din[20]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_32
       (.I0(shell_top_sa_pe_ba_1_1[19]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[19]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_66_n_0),
        .O(din[19]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_33
       (.I0(shell_top_sa_pe_ba_1_1[18]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[18]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_67_n_0),
        .O(din[18]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_34
       (.I0(shell_top_sa_pe_ba_1_1[17]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[17]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_68_n_0),
        .O(din[17]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_35
       (.I0(shell_top_sa_pe_ba_1_1[16]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[16]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_69_n_0),
        .O(din[16]));
  LUT6 #(
    .INIT(64'hAAAA8A0000000000)) 
    mem_reg_i_36
       (.I0(ca_WREADY),
        .I1(\mem_reg[2][0]_srl3_i_4_n_0 ),
        .I2(mem_reg_i_70_n_0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(mem_reg_i_71_n_0),
        .I5(mem_reg),
        .O(push_4));
  LUT4 #(
    .INIT(16'h8088)) 
    mem_reg_i_37
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ca_BVALID),
        .I3(ap_enable_reg_pp0_iter2),
        .O(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_38
       (.I0(shell_top_sa_pe_ba_0_0[15]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[15]),
        .O(mem_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_39
       (.I0(shell_top_sa_pe_ba_0_0[14]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[14]),
        .O(mem_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_40
       (.I0(shell_top_sa_pe_ba_0_0[13]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[13]),
        .O(mem_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_41
       (.I0(shell_top_sa_pe_ba_0_0[12]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[12]),
        .O(mem_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_42
       (.I0(shell_top_sa_pe_ba_0_0[11]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[11]),
        .O(mem_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_43
       (.I0(shell_top_sa_pe_ba_0_0[10]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[10]),
        .O(mem_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_44
       (.I0(shell_top_sa_pe_ba_0_0[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[9]),
        .O(mem_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_45
       (.I0(shell_top_sa_pe_ba_0_0[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[8]),
        .O(mem_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_46
       (.I0(shell_top_sa_pe_ba_0_0[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[7]),
        .O(mem_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_47
       (.I0(shell_top_sa_pe_ba_0_0[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[6]),
        .O(mem_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_48
       (.I0(shell_top_sa_pe_ba_0_0[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[5]),
        .O(mem_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_49
       (.I0(shell_top_sa_pe_ba_0_0[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[4]),
        .O(mem_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_4__1
       (.I0(shell_top_sa_pe_ba_1_1[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[15]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_38_n_0),
        .O(din[15]));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_50
       (.I0(shell_top_sa_pe_ba_0_0[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[3]),
        .O(mem_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_51
       (.I0(shell_top_sa_pe_ba_0_0[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[2]),
        .O(mem_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_52
       (.I0(shell_top_sa_pe_ba_0_0[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[1]),
        .O(mem_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_53
       (.I0(shell_top_sa_pe_ba_0_0[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[0]),
        .O(mem_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_54
       (.I0(shell_top_sa_pe_ba_0_0[31]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[31]),
        .O(mem_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_55
       (.I0(shell_top_sa_pe_ba_0_0[30]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[30]),
        .O(mem_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_56
       (.I0(shell_top_sa_pe_ba_0_0[29]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[29]),
        .O(mem_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_57
       (.I0(shell_top_sa_pe_ba_0_0[28]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[28]),
        .O(mem_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_58
       (.I0(shell_top_sa_pe_ba_0_0[27]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[27]),
        .O(mem_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_59
       (.I0(shell_top_sa_pe_ba_0_0[26]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[26]),
        .O(mem_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_5__1
       (.I0(shell_top_sa_pe_ba_1_1[14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[14]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_39_n_0),
        .O(din[14]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_6
       (.I0(shell_top_sa_pe_ba_1_1[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[13]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_40_n_0),
        .O(din[13]));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_60
       (.I0(shell_top_sa_pe_ba_0_0[25]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[25]),
        .O(mem_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_61
       (.I0(shell_top_sa_pe_ba_0_0[24]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[24]),
        .O(mem_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_62
       (.I0(shell_top_sa_pe_ba_0_0[23]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[23]),
        .O(mem_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_63
       (.I0(shell_top_sa_pe_ba_0_0[22]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[22]),
        .O(mem_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_64
       (.I0(shell_top_sa_pe_ba_0_0[21]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[21]),
        .O(mem_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_65
       (.I0(shell_top_sa_pe_ba_0_0[20]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[20]),
        .O(mem_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_66
       (.I0(shell_top_sa_pe_ba_0_0[19]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[19]),
        .O(mem_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_67
       (.I0(shell_top_sa_pe_ba_0_0[18]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[18]),
        .O(mem_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_68
       (.I0(shell_top_sa_pe_ba_0_0[17]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[17]),
        .O(mem_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hEEEAAAEA222AAA2A)) 
    mem_reg_i_69
       (.I0(shell_top_sa_pe_ba_0_0[16]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_sa_store_1_fu_201_ap_start_reg),
        .I5(shell_top_sa_pe_ba_0_1[16]),
        .O(mem_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_7
       (.I0(shell_top_sa_pe_ba_1_1[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[12]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_41_n_0),
        .O(din[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    mem_reg_i_70
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ca_BVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ca_WREADY),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(mem_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hFF80000080800000)) 
    mem_reg_i_71
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ca_AWREADY),
        .I2(ca_WREADY),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm[3]_i_4_n_0 ),
        .O(mem_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_8
       (.I0(shell_top_sa_pe_ba_1_1[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[11]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_42_n_0),
        .O(din[11]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_i_9
       (.I0(shell_top_sa_pe_ba_1_1[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(shell_top_sa_pe_ba_1_0[10]),
        .I4(mem_reg_i_37_n_0),
        .I5(mem_reg_i_43_n_0),
        .O(din[10]));
  FDRE \trunc_ln1_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[2]),
        .Q(trunc_ln1_reg_233[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[12]),
        .Q(trunc_ln1_reg_233[10]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[13]),
        .Q(trunc_ln1_reg_233[11]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[14]),
        .Q(trunc_ln1_reg_233[12]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[15]),
        .Q(trunc_ln1_reg_233[13]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[16]),
        .Q(trunc_ln1_reg_233[14]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[17]),
        .Q(trunc_ln1_reg_233[15]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[18]),
        .Q(trunc_ln1_reg_233[16]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[19]),
        .Q(trunc_ln1_reg_233[17]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[20]),
        .Q(trunc_ln1_reg_233[18]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[21]),
        .Q(trunc_ln1_reg_233[19]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[3]),
        .Q(trunc_ln1_reg_233[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[22]),
        .Q(trunc_ln1_reg_233[20]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[23]),
        .Q(trunc_ln1_reg_233[21]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[24]),
        .Q(trunc_ln1_reg_233[22]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[25]),
        .Q(trunc_ln1_reg_233[23]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[26]),
        .Q(trunc_ln1_reg_233[24]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[27]),
        .Q(trunc_ln1_reg_233[25]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[28]),
        .Q(trunc_ln1_reg_233[26]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[29]),
        .Q(trunc_ln1_reg_233[27]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[30]),
        .Q(trunc_ln1_reg_233[28]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[31]),
        .Q(trunc_ln1_reg_233[29]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[4]),
        .Q(trunc_ln1_reg_233[2]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[5]),
        .Q(trunc_ln1_reg_233[3]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[6]),
        .Q(trunc_ln1_reg_233[4]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[7]),
        .Q(trunc_ln1_reg_233[5]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[8]),
        .Q(trunc_ln1_reg_233[6]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[9]),
        .Q(trunc_ln1_reg_233[7]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[10]),
        .Q(trunc_ln1_reg_233[8]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_233_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(add_ln93_2_fu_172_p2[11]),
        .Q(trunc_ln1_reg_233[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A008A8A)) 
    \trunc_ln_reg_228[29]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ca_WREADY),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ca_BVALID),
        .I4(ap_enable_reg_pp0_iter2),
        .O(trunc_ln1_reg_2330));
  FDRE \trunc_ln_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(\trunc_ln1_reg_233_reg[29]_2 [0]),
        .Q(trunc_ln_reg_228[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[10]),
        .Q(trunc_ln_reg_228[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[11]),
        .Q(trunc_ln_reg_228[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[12]),
        .Q(trunc_ln_reg_228[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[13]),
        .Q(trunc_ln_reg_228[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[14]),
        .Q(trunc_ln_reg_228[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[15]),
        .Q(trunc_ln_reg_228[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[16]),
        .Q(trunc_ln_reg_228[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[17]),
        .Q(trunc_ln_reg_228[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[18]),
        .Q(trunc_ln_reg_228[18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[19]),
        .Q(trunc_ln_reg_228[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[1]),
        .Q(trunc_ln_reg_228[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[20]),
        .Q(trunc_ln_reg_228[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[21]),
        .Q(trunc_ln_reg_228[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[22]),
        .Q(trunc_ln_reg_228[22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[23]),
        .Q(trunc_ln_reg_228[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[24]),
        .Q(trunc_ln_reg_228[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[25]),
        .Q(trunc_ln_reg_228[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[26]),
        .Q(trunc_ln_reg_228[26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[27]),
        .Q(trunc_ln_reg_228[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[28]),
        .Q(trunc_ln_reg_228[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[29]),
        .Q(trunc_ln_reg_228[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[2]),
        .Q(trunc_ln_reg_228[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[3]),
        .Q(trunc_ln_reg_228[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[4]),
        .Q(trunc_ln_reg_228[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[5]),
        .Q(trunc_ln_reg_228[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[6]),
        .Q(trunc_ln_reg_228[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[7]),
        .Q(trunc_ln_reg_228[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[8]),
        .Q(trunc_ln_reg_228[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_228_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln1_reg_2330),
        .D(p_0_in[9]),
        .Q(trunc_ln_reg_228[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
