-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Wed Aug 18 21:51:16 EDT 2021                        

Solution Settings: DIT_RELOOP.v1
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process          Real Operation(s) count   Latency Throughput Reset Length II Comments 
    ---------------- ----------------------- --------- ---------- ------------ -- --------
    /DIT_RELOOP/core                      36 630385267  630385272            0  0        ? 
    Design Total:                         36 630385267  630385272            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /DIT_RELOOP/core         
    
  I/O Data Ranges
    Port                  Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------- ---- -------- --------- --------- ------- -------- --------
    clk                   IN   Unsigned         1                                     
    rst                   IN   Unsigned         1                                     
    vec:rsc.q             IN   Unsigned        64                                     
    p:rsc.dat             IN   Unsigned        64                                     
    r:rsc.dat             IN   Unsigned        64                                     
    twiddle:rsc.q         IN   Unsigned        64                                     
    vec:rsc.radr          OUT  Unsigned        10                                     
    vec:rsc.re            OUT  Unsigned         1                                     
    vec:rsc.wadr          OUT  Unsigned        10                                     
    vec:rsc.d             OUT  Unsigned        64                                     
    vec:rsc.we            OUT  Unsigned         1                                     
    vec:rsc.triosy.lz     OUT  Unsigned         1                                     
    p:rsc.triosy.lz       OUT  Unsigned         1                                     
    r:rsc.triosy.lz       OUT  Unsigned         1                                     
    twiddle:rsc.radr      OUT  Unsigned        10                                     
    twiddle:rsc.re        OUT  Unsigned         1                                     
    twiddle:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /DIT_RELOOP/modulo_dev/base:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                    Indices Phys Memory Address     
      --------------------------- ------- -----------------------
      /DIT_RELOOP/modulo_dev/base    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /DIT_RELOOP/modulo_dev/m:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                 Indices Phys Memory Address     
      ------------------------ ------- -----------------------
      /DIT_RELOOP/modulo_dev/m    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /DIT_RELOOP/modulo_dev/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                      Indices Phys Memory Address     
      ----------------------------- ------- -----------------------
      /DIT_RELOOP/modulo_dev/return    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /DIT_RELOOP/modulo_dev/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                               Indices Phys Memory Address     
      -------------------------------------- ------- -----------------------
      /DIT_RELOOP/modulo_dev/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /DIT_RELOOP/vec:rsc
      Memory Component: ccs_ram_sync_1R1W            Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable        Indices Phys Memory Address        
      --------------- ------- --------------------------
      /DIT_RELOOP/vec    0:63 000003ff-00000000 (1023-0) 
      
    Resource Name: /DIT_RELOOP/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /DIT_RELOOP/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /DIT_RELOOP/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /DIT_RELOOP/r    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /DIT_RELOOP/twiddle:rsc
      Memory Component: ccs_ram_sync_1R1W            Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /DIT_RELOOP/twiddle    0:63 000003ff-00000000 (1023-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process          Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ---------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /DIT_RELOOP/core core:rlp           Infinite       0  630385272 ?   6.30 sec                       
    /DIT_RELOOP/core  main              Infinite       2  630385272 ?   6.30 sec                       
    /DIT_RELOOP/core   STAGE_LOOP             10       2  630385270 ?   6.30 sec                       
    /DIT_RELOOP/core    GROUP_LOOP          1025       1   63038525 ?  630.39 ms                       
    /DIT_RELOOP/core     IDX_LOOP           1025      60      61500 ?  615.00 us                       
    
  Loop Execution Profile
    Process          Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------- ---------------- ------------ -------------------------- ----------------- --------
    /DIT_RELOOP/core core:rlp                 0 ?                        0.00      630385272 ?           
    /DIT_RELOOP/core  main                    2 ?                        0.00      630385272 ?           
    /DIT_RELOOP/core   STAGE_LOOP            20 ?                        0.00      630385270 ?           
    /DIT_RELOOP/core    GROUP_LOOP        10250 ?                        0.00      630385250 ?           
    /DIT_RELOOP/core     IDX_LOOP     630375000 ?                      100.00      630375000 ?           
    
  End of Report
