

================================================================
== Vivado HLS Report for 'HCD'
================================================================
* Date:           Mon Jun 28 14:08:35 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        final
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.663 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
    +---------+---------+----------+-----------+-----+---------+----------+
    |       26|  5858174| 0.260 us | 58.582 ms |    3|  5858150| dataflow |
    +---------+---------+----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                      |                   |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +----------------------+-------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |blur_diff_U0          |blur_diff          |        2|  5482583| 20.000 ns | 54.826 ms |    2|  5482583|   none  |
        |blur_img113_U0        |blur_img113        |        1|  5482582| 10.000 ns | 54.826 ms |    1|  5482582|   none  |
        |compute_dif_U0        |compute_dif        |        1|   727054| 10.000 ns |  7.271 ms |    1|   727054|   none  |
        |find_local_maxima_U0  |find_local_maxima  |        1|  5858149| 10.000 ns | 58.581 ms |    1|  5858149|   none  |
        |compute_det_trace_U0  |compute_det_trace  |        1|   393729| 10.000 ns |  3.937 ms |    1|   393729|   none  |
        |process_input_U0      |process_input      |        1|   131585| 10.000 ns |  1.316 ms |    1|   131585|   none  |
        +----------------------+-------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        0|      -|     365|   1700|    -|
|Instance         |      120|     26|    4068|   9497|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      120|     26|    4433|  11199|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       42|     11|       4|     21|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+------+------+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+--------------------+---------+-------+------+------+-----+
    |HCD_AXILiteS_s_axi_U  |HCD_AXILiteS_s_axi  |        0|      0|   112|   168|    0|
    |blur_diff_U0          |blur_diff           |       54|      6|  1595|  4729|    0|
    |blur_img113_U0        |blur_img113         |       18|      2|   574|  1482|    0|
    |compute_det_trace_U0  |compute_det_trace   |        0|      8|   688|   779|    0|
    |compute_dif_U0        |compute_dif         |       16|      9|   505|  1179|    0|
    |find_local_maxima_U0  |find_local_maxima   |       32|      0|   442|   874|    0|
    |process_input_U0      |process_input       |        0|      1|   152|   286|    0|
    +----------------------+--------------------+---------+-------+------+------+-----+
    |Total                 |                    |      120|     26|  4068|  9497|    0|
    +----------------------+--------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |col_V_c2_U              |        0|  5|   0|    -|     2|   32|       64|
    |col_V_c4_U              |        0|  5|   0|    -|     2|   32|       64|
    |col_V_c6_U              |        0|  5|   0|    -|     2|   32|       64|
    |col_V_c8_U              |        0|  5|   0|    -|     2|   32|       64|
    |col_V_c_U               |        0|  5|   0|    -|     2|   32|       64|
    |row_V_c1_U              |        0|  5|   0|    -|     2|   32|       64|
    |row_V_c3_U              |        0|  5|   0|    -|     2|   32|       64|
    |row_V_c5_U              |        0|  5|   0|    -|     2|   32|       64|
    |row_V_c7_U              |        0|  5|   0|    -|     2|   32|       64|
    |row_V_c_U               |        0|  5|   0|    -|     2|   32|       64|
    |stream_Ixx_V_data_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |stream_Ixx_V_dest_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Ixx_V_id_V_U     |        0|  5|   0|    -|     2|    1|        2|
    |stream_Ixx_V_keep_V_U   |        0|  5|   0|    -|     2|    4|        8|
    |stream_Ixx_V_last_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Ixx_V_strb_V_U   |        0|  5|   0|    -|     2|    4|        8|
    |stream_Ixx_V_user_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Ixy_V_data_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |stream_Ixy_V_dest_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Ixy_V_id_V_U     |        0|  5|   0|    -|     2|    1|        2|
    |stream_Ixy_V_keep_V_U   |        0|  5|   0|    -|     2|    4|        8|
    |stream_Ixy_V_last_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Ixy_V_strb_V_U   |        0|  5|   0|    -|     2|    4|        8|
    |stream_Ixy_V_user_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Iyy_V_data_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |stream_Iyy_V_dest_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Iyy_V_id_V_U     |        0|  5|   0|    -|     2|    1|        2|
    |stream_Iyy_V_keep_V_U   |        0|  5|   0|    -|     2|    4|        8|
    |stream_Iyy_V_last_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Iyy_V_strb_V_U   |        0|  5|   0|    -|     2|    4|        8|
    |stream_Iyy_V_user_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Sxx_V_data_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |stream_Sxx_V_dest_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Sxx_V_id_V_U     |        0|  5|   0|    -|     2|    1|        2|
    |stream_Sxx_V_keep_V_U   |        0|  5|   0|    -|     2|    4|        8|
    |stream_Sxx_V_last_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Sxx_V_strb_V_U   |        0|  5|   0|    -|     2|    4|        8|
    |stream_Sxx_V_user_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Sxy_V_data_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |stream_Sxy_V_dest_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Sxy_V_id_V_U     |        0|  5|   0|    -|     2|    1|        2|
    |stream_Sxy_V_keep_V_U   |        0|  5|   0|    -|     2|    4|        8|
    |stream_Sxy_V_last_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Sxy_V_strb_V_U   |        0|  5|   0|    -|     2|    4|        8|
    |stream_Sxy_V_user_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Syy_V_data_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |stream_Syy_V_dest_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Syy_V_id_V_U     |        0|  5|   0|    -|     2|    1|        2|
    |stream_Syy_V_keep_V_U   |        0|  5|   0|    -|     2|    4|        8|
    |stream_Syy_V_last_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_Syy_V_strb_V_U   |        0|  5|   0|    -|     2|    4|        8|
    |stream_Syy_V_user_V_U   |        0|  5|   0|    -|     2|    1|        2|
    |stream_blur_V_data_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |stream_blur_V_dest_V_U  |        0|  5|   0|    -|     2|    1|        2|
    |stream_blur_V_id_V_U    |        0|  5|   0|    -|     2|    1|        2|
    |stream_blur_V_keep_V_U  |        0|  5|   0|    -|     2|    4|        8|
    |stream_blur_V_last_V_U  |        0|  5|   0|    -|     2|    1|        2|
    |stream_blur_V_strb_V_U  |        0|  5|   0|    -|     2|    4|        8|
    |stream_blur_V_user_V_U  |        0|  5|   0|    -|     2|    1|        2|
    |stream_gray_V_data_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |stream_gray_V_dest_V_U  |        0|  5|   0|    -|     2|    1|        2|
    |stream_gray_V_id_V_U    |        0|  5|   0|    -|     2|    1|        2|
    |stream_gray_V_keep_V_U  |        0|  5|   0|    -|     2|    4|        8|
    |stream_gray_V_last_V_U  |        0|  5|   0|    -|     2|    1|        2|
    |stream_gray_V_strb_V_U  |        0|  5|   0|    -|     2|    4|        8|
    |stream_gray_V_user_V_U  |        0|  5|   0|    -|     2|    1|        2|
    |stream_response_V_da_U  |        0|  5|   0|    -|     2|   32|       64|
    |stream_response_V_de_U  |        0|  5|   0|    -|     2|    1|        2|
    |stream_response_V_id_U  |        0|  5|   0|    -|     2|    1|        2|
    |stream_response_V_ke_U  |        0|  5|   0|    -|     2|    4|        8|
    |stream_response_V_la_U  |        0|  5|   0|    -|     2|    1|        2|
    |stream_response_V_st_U  |        0|  5|   0|    -|     2|    4|        8|
    |stream_response_V_us_U  |        0|  5|   0|    -|     2|    1|        2|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |Total                   |        0|365|   0|    0|   146|  716|     1432|
    +------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |          HCD         | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |          HCD         | return value |
|interrupt               | out |    1| ap_ctrl_hs |          HCD         | return value |
|pstrmInput_TDATA        |  in |   32|    axis    |  pstrmInput_V_data_V |    pointer   |
|pstrmInput_TKEEP        |  in |    4|    axis    |  pstrmInput_V_keep_V |    pointer   |
|pstrmInput_TSTRB        |  in |    4|    axis    |  pstrmInput_V_strb_V |    pointer   |
|pstrmInput_TUSER        |  in |    1|    axis    |  pstrmInput_V_user_V |    pointer   |
|pstrmInput_TLAST        |  in |    1|    axis    |  pstrmInput_V_last_V |    pointer   |
|pstrmInput_TID          |  in |    1|    axis    |   pstrmInput_V_id_V  |    pointer   |
|pstrmInput_TDEST        |  in |    1|    axis    |  pstrmInput_V_dest_V |    pointer   |
|pstrmInput_TVALID       |  in |    1|    axis    |  pstrmInput_V_dest_V |    pointer   |
|pstrmInput_TREADY       | out |    1|    axis    |  pstrmInput_V_dest_V |    pointer   |
|pstrmOutput_TDATA       | out |   32|    axis    | pstrmOutput_V_data_V |    pointer   |
|pstrmOutput_TKEEP       | out |    4|    axis    | pstrmOutput_V_keep_V |    pointer   |
|pstrmOutput_TSTRB       | out |    4|    axis    | pstrmOutput_V_strb_V |    pointer   |
|pstrmOutput_TUSER       | out |    1|    axis    | pstrmOutput_V_user_V |    pointer   |
|pstrmOutput_TLAST       | out |    1|    axis    | pstrmOutput_V_last_V |    pointer   |
|pstrmOutput_TID         | out |    1|    axis    |  pstrmOutput_V_id_V  |    pointer   |
|pstrmOutput_TDEST       | out |    1|    axis    | pstrmOutput_V_dest_V |    pointer   |
|pstrmOutput_TVALID      | out |    1|    axis    | pstrmOutput_V_dest_V |    pointer   |
|pstrmOutput_TREADY      |  in |    1|    axis    | pstrmOutput_V_dest_V |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

