11:07:55 **** Incremental Build of configuration Debug for project Accelerated_BCP_Integration_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/hw_sw_impl/50_224_106MHz/export/50_224_106MHz/50_224_106MHz.xpfm -domains standalone_domain -bifpath /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/hw_sw_impl/Accelerated_BCP_Integration_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/hw_sw_impl/50_224_106MHz/export/50_224_106MHz/50_224_106MHz.xpfm --sys_config 50_224_106MHz --bif /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/hw_sw_impl/Accelerated_BCP_Integration_system/Debug/system.bif --bitstream /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/hw_sw_impl/Accelerated_BCP_Integration/_ide/bitstream/50_224_106MHz_opt.bit --elf /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/hw_sw_impl/Accelerated_BCP_Integration/Debug/Accelerated_BCP_Integration.elf,ps7_cortexa9_0
creating BOOT.BIN using /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/hw_sw_impl/Accelerated_BCP_Integration/_ide/bitstream/50_224_106MHz_opt.bit
Running /tools/Xilinx/Vitis/2022.2/bin/bootgen  -image /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/hw_sw_impl/Accelerated_BCP_Integration_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

11:08:00 Build Finished (took 5s.287ms)

