<!DOCTYPE html>
<head>
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link
    href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css"
    rel="stylesheet"
    integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC"
    crossorigin="anonymous"
  />
  <script
    src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
    integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM"
    crossorigin="anonymous"
  ></script>
  <script defer src="common.js"></script>
</head>
<style>
  .resume-font {
    font-family: "Times New Roman", Times, serif;
  }
  ol {
    list-style-type: disc;
  }
  .light-blue {
    color: rgb(39, 159, 200);
  }
</style>
<body>
  <main>
    <!-- forms here -->
    <div class="d-flex justify-content-center align-items-center">
      <div class="d-flex p-2 bd-highlight flex-column w-75 resume-font">
        <h4 class="light-blue">Work Experience:</h4>
        <p>
          <b>Panasonic Avionics</b>, Hillsboro, OR U.S.A | MTS III | May 2025 –
          Nov
        </p>
        <ol>
          <li>
            For the upcoming converix project, working on the Infrastructure as
            a service layer & contributing to the OS Selection and building.
          </li>
        </ol>
        <p>
          <b>Intel Corporation</b>, Hillsboro, OR U.S.A | Development Tools
          Software Engineer (iVE) | April 2021 – Nov 2024
        </p>
        <ol>
          <li>
            Systems Software Developer for OpenIPC component of Intel System
            Debugger: JTAG-based hardware debug software used Intel wide from
            CPUs to GPUs; Used Modern C++, Python, XML, JTAG & debug
            architecture knowledge to build features like Feature Staging which
            improved oversight and reduced bug reporting for pre-production
            features.
          </li>
          <li>
            RISC-V simulation Support (Linux): Designed, developed, adding
            RISC-V (RV64GC) hardware simulator support to Openipc. Integrated
            Open-Source Spike ISA simulator as a child process within OpenIPC
            whilst managing its lifecycle. Developed a JTAG-to-BitBang engine
            for Spike and OpenIPC to communicate over TCP/IP. Used
            Cross-Compiler-Toolchain, Bare Metal Programming.
          </li>
          <li>
            Multi-Platform: Diagnosed and fixed bugs across Windows, Linux,
            MacOS and Docker for ARM, using tools like strace, ldd, WSL, and by
            investigating long logs. Source compiled many third-party
            Open-Source libraries.
          </li>
          <li>
            Innovative Tools: Automated offline PDF distribution of 1000s of
            Confluence site wiki docs with dynamic access-control of information
            and developed APIs where none existed using Postman.
          </li>
          <li>
            Security Analysis: Responsible for analysing and triaging CVEs for
            third-party libraries; led one of the largest code changes to update
            OpenSSL and Boost before their EOL. Used BDBA and nist.gov database
            for analysis.
          </li>
        </ol>
        <br />
        <h4 class="light-blue">Education:</h4>
        <p>
          <b>PhD, Computer Science (part time)</b>| Portland State University |
          Apr 2024 - Current
          <br />
          Topic: EPA RIMM - An SMM (x86 privileged mode) based Runtime integrity
          measurement tool present in UEFI/BIOS for threat detection. Currently
          working on creating a system for Performance analysis of EPA-RIMM on
          the system through Phoronix.
        </p>
        <p>
          <b>Masters, Computer Science</b>| GPA:3.83/4
          <br />
          Portland State University, Portland, Oregon. (Sep 2019 - Mar 2021)
        </p>
        <p>
          <b>Bachelors, Computer Science and Engineerin</b>| GPA:7.8/10
          <br />
          Manipal Institute of Technology, Manipal University, Manipal,
          Karnataka, India (Graduated: 2016)
        </p>
      </div>
    </div>
  </main>
</body>
