$date
	Sun Oct 27 17:58:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module not_tb_8bit $end
$var wire 8 ! Y [7:0] $end
$var reg 8 " A [7:0] $end
$scope module uut $end
$var wire 8 # A [7:0] $end
$var wire 8 $ Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111 $
b0 #
b0 "
b11111111 !
$end
#10
b0 !
b0 $
b11111111 "
b11111111 #
#20
b1011010 !
b1011010 $
b10100101 "
b10100101 #
#30
b10100101 !
b10100101 $
b1011010 "
b1011010 #
#40
