<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBDMA.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBDVP.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVI.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVO.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\AHBVP.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\CAM.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\DDR3MI\DDR3MI.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\DVI_RX\DVI_RX.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\DVI_TX\DVI_TX.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\Frame_Buffer\Frame_Buffer.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\PLL\HDMI_PLL.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\PLL\SYS_PLL.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\binarizer.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\cutter.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\edger.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filler.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\filter.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\i2c_edid.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\rgb2ycbcr.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\VP\scaler.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\edid_prom\edid_prom.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.v<br>
S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v<br>
S:\DevTools\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\gw_jtag.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 27 21:32:42 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 1434.973MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.497s, Peak memory usage = 1434.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.921s, Elapsed time = 0h 0m 0.919s, Peak memory usage = 1434.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.734s, Elapsed time = 0h 0m 0.733s, Peak memory usage = 1434.973MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.293s, Peak memory usage = 1434.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 1434.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.06s, Peak memory usage = 1434.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.037s, Peak memory usage = 1434.973MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.546s, Elapsed time = 0h 0m 0.519s, Peak memory usage = 1434.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.278s, Peak memory usage = 1434.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.091s, Peak memory usage = 1434.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 8s, Elapsed time = 0h 0m 8s, Peak memory usage = 1434.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.375s, Elapsed time = 0h 0m 0.382s, Peak memory usage = 1434.973MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 1434.973MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 15s, Elapsed time = 0h 0m 15s, Peak memory usage = 1434.973MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>119</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>106</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_IBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>7458</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>563</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>149</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>6717</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>7425</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>1210</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2749</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3466</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>366</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>366</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>51</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>51</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>136</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES10</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>54</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>7850(7484 LUT, 366 ALU) / 138240</td>
<td>6%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>7458 / 139140</td>
<td>6%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>7458 / 139140</td>
<td>6%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>54 / 340</td>
<td>16%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>tmds_clk_p_1</td>
<td>Base</td>
<td>13.468</td>
<td>74.2</td>
<td>0.000</td>
<td>6.734</td>
<td> </td>
<td> </td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I </td>
</tr>
<tr>
<td>2</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos_pclk_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>AHBVI/vi_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>AHBVI/vi_clk_s/F </td>
</tr>
<tr>
<td>5</td>
<td>DVI_RX/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.2</td>
<td>0.000</td>
<td>1.347</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>tmds_clk_p_1</td>
<td>DVI_RX/dvi2rgb_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>6</td>
<td>HDMI_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.703</td>
<td>370.0</td>
<td>0.000</td>
<td>1.351</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>HDMI_PLL/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>7</td>
<td>HDMI_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>13.514</td>
<td>74.0</td>
<td>0.000</td>
<td>6.757</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>HDMI_PLL/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>8</td>
<td>SYS_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.0</td>
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>SYS_PLL/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>9</td>
<td>SYS_PLL/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.0</td>
<td>0.000</td>
<td>1.250</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>SYS_PLL/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>10</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.2</td>
<td>0.000</td>
<td>6.734</td>
<td>DVI_RX/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
<td>DVI_RX/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT </td>
</tr>
<tr>
<td>11</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>SYS_PLL/PLL_inst/CLKOUT2</td>
<td>SYS_PLL/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>tmds_clk_p_1</td>
<td>74.250(MHz)</td>
<td>265.869(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>117.595(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>479.329(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>AHBVI/vi_clk</td>
<td>100.000(MHz)</td>
<td>174.102(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>HDMI_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>74.000(MHz)</td>
<td>92.187(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>SYS_PLL/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>1115.449(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>90.110(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>161.225(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2333.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2330.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AHBVI/vi_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.966</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2330.347</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2330.760</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0/CLK</td>
</tr>
<tr>
<td>2331.142</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0/Q</td>
</tr>
<tr>
<td>2331.554</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/n4_s1/I0</td>
</tr>
<tr>
<td>2332.133</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>AHBDMA/n4_s1/F</td>
</tr>
<tr>
<td>2332.546</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0/I1</td>
</tr>
<tr>
<td>2333.113</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0/F</td>
</tr>
<tr>
<td>2333.526</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AHBVI/vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2330.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>2330.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td>2330.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.146, 41.437%; route: 1.238, 44.736%; tC2Q: 0.382, 13.827%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2332.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2330.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AHBVI/vi_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.966</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2330.347</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2330.760</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0/CLK</td>
</tr>
<tr>
<td>2331.142</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0/Q</td>
</tr>
<tr>
<td>2331.554</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/n4_s1/I0</td>
</tr>
<tr>
<td>2332.133</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>AHBDMA/n4_s1/F</td>
</tr>
<tr>
<td>2332.546</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AHBVI/vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2330.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/CLK</td>
</tr>
<tr>
<td>2330.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td>2330.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.579, 32.400%; route: 0.825, 46.186%; tC2Q: 0.382, 21.414%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2332.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2330.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/db_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AHBVI/vi_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.966</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2330.347</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2330.760</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX/dvi2rgb_inst/db_r_3_s0/CLK</td>
</tr>
<tr>
<td>2331.142</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX/dvi2rgb_inst/db_r_3_s0/Q</td>
</tr>
<tr>
<td>2331.554</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBVI/vi_data_0_s/I0</td>
</tr>
<tr>
<td>2332.133</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AHBVI/vi_data_0_s/F</td>
</tr>
<tr>
<td>2332.546</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AHBVI/vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2330.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>2330.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td>2330.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.579, 32.400%; route: 0.825, 46.186%; tC2Q: 0.382, 21.414%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2332.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2330.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/db_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AHBVI/vi_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.966</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2330.347</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2330.760</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX/dvi2rgb_inst/db_r_4_s0/CLK</td>
</tr>
<tr>
<td>2331.142</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX/dvi2rgb_inst/db_r_4_s0/Q</td>
</tr>
<tr>
<td>2331.554</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBVI/vi_data_1_s/I0</td>
</tr>
<tr>
<td>2332.133</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AHBVI/vi_data_1_s/F</td>
</tr>
<tr>
<td>2332.546</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AHBVI/vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2330.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>2330.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td>2330.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.579, 32.400%; route: 0.825, 46.186%; tC2Q: 0.382, 21.414%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2332.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2330.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/db_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AHBVI/vi_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.966</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2330.347</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2330.760</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX/dvi2rgb_inst/db_r_5_s0/CLK</td>
</tr>
<tr>
<td>2331.142</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX/dvi2rgb_inst/db_r_5_s0/Q</td>
</tr>
<tr>
<td>2331.554</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBVI/vi_data_2_s/I0</td>
</tr>
<tr>
<td>2332.133</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AHBVI/vi_data_2_s/F</td>
</tr>
<tr>
<td>2332.546</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AHBVI/vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2330.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>2330.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td>2330.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.579, 32.400%; route: 0.825, 46.186%; tC2Q: 0.382, 21.414%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
