>>>>>verilog 
>>>>>list 
// va_laplace_nd #(.n0(1.), .d0(2.), .d1(1.)) b(0,out1,in,0); // pole -2 
// va_laplace_nd #(.n0(1.), .n1(2.), .d0(1.)) b(0,out1,in,0); 
// va_laplace_nd #(.n0(-1.), .n1(1.), .d0(1.)) b(0,out1,in,0); // ?? 
va_laplace #(.n0(1.),.d0(0.5),.d2(-1.)) b (.out0(0),.out1(out1),.in0(in),.in1(0));
resistor #(.r(1.)) r1 (.p(out1),.n(0));
resistor #(.r(1.)) r1 (.p(in),.n(0));
>>>>>spice 
>>>>>.print op v(nodes) 
>>>>>.op 
#           v(in)      v(out1)   
 27.        0.         0.        
>>>>>.end 
