INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/22_oneshot_wed/22_oneshot_wed.srcs/sim_1/new/oneshot_wed_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oneshot_sim'
