

================================================================
== Vivado HLS Report for 'memory_copy_decision'
================================================================
* Date:           Fri Dec 15 11:20:36 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        decoder_working
* Solution:       memory_copy_unoptimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2060|  2060|  2061|  2061|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+------+------+----------+-----------+-----------+------+----------+
        |                       |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Copying_Outer_Loop   |  1030|  1030|       515|          -|          -|     2|    no    |
        | + Copying_Inner_Loop  |   512|   512|         2|          -|          -|   256|    no    |
        |- Writing_Outer_Loop   |  1028|  1028|       514|          -|          -|     2|    no    |
        | + Writing_Inner_Loop  |   512|   512|         2|          -|          -|   256|    no    |
        +-----------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    189|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|       2|      8|
|Multiplexer      |        -|      -|       -|    110|
|Register         |        -|      -|      81|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      83|    307|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |temp_memory_V_U  |memory_copy_decisbkb  |        0|  2|   8|   512|    1|     1|          512|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        0|  2|   8|   512|    1|     1|          512|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_169_p2        |     +    |      0|  0|  10|           2|           1|
    |i_3_fu_315_p2        |     +    |      0|  0|  10|           2|           1|
    |j_2_fu_280_p2        |     +    |      0|  0|  16|           9|           1|
    |j_3_fu_339_p2        |     +    |      0|  0|  16|           9|           1|
    |tmp_11_fu_290_p2     |     +    |      0|  0|  18|          11|          11|
    |tmp_12_fu_300_p2     |     +    |      0|  0|  18|          11|          11|
    |tmp_13_fu_349_p2     |     +    |      0|  0|  18|          11|          11|
    |p_neg_fu_218_p2      |     -    |      0|  0|  12|           1|           3|
    |p_neg_t_fu_238_p2    |     -    |      0|  0|  12|           1|           3|
    |r_V_1_fu_204_p2      |     -    |      0|  0|  12|           3|           3|
    |exitcond1_fu_163_p2  |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_309_p2  |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_274_p2  |   icmp   |      0|  0|  13|           9|          10|
    |exitcond_fu_333_p2   |   icmp   |      0|  0|  13|           9|          10|
    |tmp_7_fu_258_p3      |  select  |      0|  0|   3|           1|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 189|          83|          75|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |i_1_reg_141              |   9|          2|    2|          4|
    |i_reg_118                |   9|          2|    2|          4|
    |j_1_reg_152              |   9|          2|    9|         18|
    |j_reg_130                |   9|          2|    9|         18|
    |memory_block_V_address0  |  15|          3|    9|         27|
    |temp_memory_V_address0   |  15|          3|    9|         27|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 110|         23|   41|        107|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |i_1_reg_141          |   2|   0|    2|          0|
    |i_2_reg_362          |   2|   0|    2|          0|
    |i_3_reg_403          |   2|   0|    2|          0|
    |i_reg_118            |   2|   0|    2|          0|
    |j_1_reg_152          |   9|   0|    9|          0|
    |j_2_reg_385          |   9|   0|    9|          0|
    |j_3_reg_416          |   9|   0|    9|          0|
    |j_reg_130            |   9|   0|    9|          0|
    |tmp_12_reg_395       |  11|   0|   11|          0|
    |tmp_13_cast_reg_377  |   3|   0|   11|          8|
    |tmp_15_cast_reg_408  |   2|   0|   11|          9|
    |tmp_18_cast_reg_421  |  11|   0|   64|         53|
    |tmp_6_cast_reg_372   |   2|   0|   11|          9|
    +---------------------+----+----+-----+-----------+
    |Total                |  81|   0|  160|         79|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | memory_copy_decision | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | memory_copy_decision | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | memory_copy_decision | return value |
|ap_done                  | out |    1| ap_ctrl_hs | memory_copy_decision | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | memory_copy_decision | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | memory_copy_decision | return value |
|memory_block_V_address0  | out |    9|  ap_memory |    memory_block_V    |     array    |
|memory_block_V_ce0       | out |    1|  ap_memory |    memory_block_V    |     array    |
|memory_block_V_we0       | out |    1|  ap_memory |    memory_block_V    |     array    |
|memory_block_V_d0        | out |    1|  ap_memory |    memory_block_V    |     array    |
|memory_block_V_q0        |  in |    1|  ap_memory |    memory_block_V    |     array    |
|index_list_V_address0    | out |    1|  ap_memory |     index_list_V     |     array    |
|index_list_V_ce0         | out |    1|  ap_memory |     index_list_V     |     array    |
|index_list_V_q0          |  in |    2|  ap_memory |     index_list_V     |     array    |
+-------------------------+-----+-----+------------+----------------------+--------------+

