Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Thu Aug 27 16:56:10 2015
| Host         : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc
-----------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
           Max violations: <unlimited>
         Violations found: 91

2. REPORT DETAILS
-----------------
AVAL-70#1 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for dac_data[0].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#2 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for dac_data[1].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#3 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for dac_data[2].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#4 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for dac_data[3].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#5 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for dac_data[4].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#6 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for dac_data[5].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#7 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for dac_data[6].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#8 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for dac_data[7].oserdes_data with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#9 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for oserdes_clock with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#10 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for oserdes_frame with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp input C  is not pipelined. Pipelining DSP48 input will improve performance. Each input of DSP48 has 2 levels of pipelining.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp input C  is not pipelined. Pipelining DSP48 input will improve performance. Each input of DSP48 has 2 levels of pipelining.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp input C  is not pipelined. Pipelining DSP48 input will improve performance. Each input of DSP48 has 2 levels of pipelining.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp input C  is not pipelined. Pipelining DSP48 input will improve performance. Each input of DSP48 has 2 levels of pipelining.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp input C  is not pipelined. Pipelining DSP48 input will improve performance. Each input of DSP48 has 2 levels of pipelining.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp input C  is not pipelined. Pipelining DSP48 input will improve performance. Each input of DSP48 has 2 levels of pipelining.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp input C  is not pipelined. Pipelining DSP48 input will improve performance. Each input of DSP48 has 2 levels of pipelining.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp input C  is not pipelined. Pipelining DSP48 input will improve performance. Each input of DSP48 has 2 levels of pipelining.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net n_0_cha_cntvaluein_update_vio_reg[0]_LDC_i_1 is a gated clock net sourced by a combinational pin cha_cntvaluein_update_vio_reg[0]_LDC_i_1/O, cell cha_cntvaluein_update_vio_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net n_0_cha_cntvaluein_update_vio_reg[1]_LDC_i_1 is a gated clock net sourced by a combinational pin cha_cntvaluein_update_vio_reg[1]_LDC_i_1/O, cell cha_cntvaluein_update_vio_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net n_0_cha_cntvaluein_update_vio_reg[2]_LDC_i_1 is a gated clock net sourced by a combinational pin cha_cntvaluein_update_vio_reg[2]_LDC_i_1/O, cell cha_cntvaluein_update_vio_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net n_0_cha_cntvaluein_update_vio_reg[3]_LDC_i_1 is a gated clock net sourced by a combinational pin cha_cntvaluein_update_vio_reg[3]_LDC_i_1/O, cell cha_cntvaluein_update_vio_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net n_0_cha_cntvaluein_update_vio_reg[4]_LDC_i_1 is a gated clock net sourced by a combinational pin cha_cntvaluein_update_vio_reg[4]_LDC_i_1/O, cell cha_cntvaluein_update_vio_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net n_0_chb_cntvaluein_update_vio_reg[0]_LDC_i_1 is a gated clock net sourced by a combinational pin chb_cntvaluein_update_vio_reg[0]_LDC_i_1/O, cell chb_cntvaluein_update_vio_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net n_0_chb_cntvaluein_update_vio_reg[1]_LDC_i_1 is a gated clock net sourced by a combinational pin chb_cntvaluein_update_vio_reg[1]_LDC_i_1/O, cell chb_cntvaluein_update_vio_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net n_0_chb_cntvaluein_update_vio_reg[2]_LDC_i_1 is a gated clock net sourced by a combinational pin chb_cntvaluein_update_vio_reg[2]_LDC_i_1/O, cell chb_cntvaluein_update_vio_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net n_0_chb_cntvaluein_update_vio_reg[3]_LDC_i_1 is a gated clock net sourced by a combinational pin chb_cntvaluein_update_vio_reg[3]_LDC_i_1/O, cell chb_cntvaluein_update_vio_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net n_0_chb_cntvaluein_update_vio_reg[4]_LDC_i_1 is a gated clock net sourced by a combinational pin chb_cntvaluein_update_vio_reg[4]_LDC_i_1/O, cell chb_cntvaluein_update_vio_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net n_0_clk_cntvaluein_update_vio_reg[0]_LDC_i_1 is a gated clock net sourced by a combinational pin clk_cntvaluein_update_vio_reg[0]_LDC_i_1/O, cell clk_cntvaluein_update_vio_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net n_0_clk_cntvaluein_update_vio_reg[1]_LDC_i_1 is a gated clock net sourced by a combinational pin clk_cntvaluein_update_vio_reg[1]_LDC_i_1/O, cell clk_cntvaluein_update_vio_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net n_0_clk_cntvaluein_update_vio_reg[2]_LDC_i_1 is a gated clock net sourced by a combinational pin clk_cntvaluein_update_vio_reg[2]_LDC_i_1/O, cell clk_cntvaluein_update_vio_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net n_0_clk_cntvaluein_update_vio_reg[3]_LDC_i_1 is a gated clock net sourced by a combinational pin clk_cntvaluein_update_vio_reg[3]_LDC_i_1/O, cell clk_cntvaluein_update_vio_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net n_0_clk_cntvaluein_update_vio_reg[4]_LDC_i_1 is a gated clock net sourced by a combinational pin clk_cntvaluein_update_vio_reg[4]_LDC_i_1/O, cell clk_cntvaluein_update_vio_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT cha_cntvaluein_update_vio_reg[0]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    cha_cntvaluein_update_vio_reg[0]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT cha_cntvaluein_update_vio_reg[1]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    cha_cntvaluein_update_vio_reg[1]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT cha_cntvaluein_update_vio_reg[2]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    cha_cntvaluein_update_vio_reg[2]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT cha_cntvaluein_update_vio_reg[3]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    cha_cntvaluein_update_vio_reg[3]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT cha_cntvaluein_update_vio_reg[4]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    cha_cntvaluein_update_vio_reg[4]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT chb_cntvaluein_update_vio_reg[0]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    chb_cntvaluein_update_vio_reg[0]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#7 Warning
Non-Optimal connections which could lead to hold violations  
A LUT chb_cntvaluein_update_vio_reg[1]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    chb_cntvaluein_update_vio_reg[1]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#8 Warning
Non-Optimal connections which could lead to hold violations  
A LUT chb_cntvaluein_update_vio_reg[2]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    chb_cntvaluein_update_vio_reg[2]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#9 Warning
Non-Optimal connections which could lead to hold violations  
A LUT chb_cntvaluein_update_vio_reg[3]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    chb_cntvaluein_update_vio_reg[3]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#10 Warning
Non-Optimal connections which could lead to hold violations  
A LUT chb_cntvaluein_update_vio_reg[4]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    chb_cntvaluein_update_vio_reg[4]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#11 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_cntvaluein_update_vio_reg[0]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    clk_cntvaluein_update_vio_reg[0]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#12 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_cntvaluein_update_vio_reg[1]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    clk_cntvaluein_update_vio_reg[1]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#13 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_cntvaluein_update_vio_reg[2]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    clk_cntvaluein_update_vio_reg[2]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#14 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_cntvaluein_update_vio_reg[3]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    clk_cntvaluein_update_vio_reg[3]_LDC {LDCE}

Related violations: <none>

PLHOLDVIO-2#15 Warning
Non-Optimal connections which could lead to hold violations  
A LUT clk_cntvaluein_update_vio_reg[4]_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    clk_cntvaluein_update_vio_reg[4]_LDC {LDCE}

Related violations: <none>

PLIO-3#1 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus gpio_dip_sw[7:0] are not locked:  gpio_dip_sw[7] gpio_dip_sw[6] gpio_dip_sw[5] gpio_dip_sw[4]
Related violations: <none>

PLIO-7#1 Warning
Placement Constraints Check for IO constraints  
An IO Bus gpio_dip_sw[7:0] with more than one IO standard is found. Components associated with this bus are:  gpio_dip_sw[7] of IOStandard LVCMOS18; gpio_dip_sw[6] of IOStandard LVCMOS18; gpio_dip_sw[5] of IOStandard LVCMOS18; gpio_dip_sw[4] of IOStandard LVCMOS18; gpio_dip_sw[3] of IOStandard LVCMOS25; gpio_dip_sw[2] of IOStandard LVCMOS25; gpio_dip_sw[1] of IOStandard LVCMOS25; gpio_dip_sw[0] of IOStandard LVCMOS25;
Related violations: <none>

PLIO-7#2 Warning
Placement Constraints Check for IO constraints  
An IO Bus gpio_led[7:0] with more than one IO standard is found. Components associated with this bus are:  gpio_led[7] of IOStandard LVCMOS25; gpio_led[6] of IOStandard LVCMOS25; gpio_led[5] of IOStandard LVCMOS25; gpio_led[4] of IOStandard LVCMOS25; gpio_led[3] of IOStandard LVCMOS15; gpio_led[2] of IOStandard LVCMOS15; gpio_led[1] of IOStandard LVCMOS15; gpio_led[0] of IOStandard LVCMOS15;
Related violations: <none>

REQP-101#1 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_a[0].ISERDESE2_adc_cha: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#2 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_a[1].ISERDESE2_adc_cha: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#3 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_a[2].ISERDESE2_adc_cha: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#4 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_a[3].ISERDESE2_adc_cha: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#5 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_a[4].ISERDESE2_adc_cha: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#6 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_a[5].ISERDESE2_adc_cha: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#7 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_a[6].ISERDESE2_adc_cha: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#8 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_b[0].ISERDESE2_adc_chb: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#9 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_b[1].ISERDESE2_adc_chb: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#10 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_b[2].ISERDESE2_adc_chb: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#11 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_b[3].ISERDESE2_adc_chb: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#12 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_b[4].ISERDESE2_adc_chb: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#13 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_b[5].ISERDESE2_adc_chb: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#14 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
adc_data_b[6].ISERDESE2_adc_chb: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
60 net(s) have no routable loads. The problem net(s) are cha_cntvalueout[1][0], cha_cntvalueout[1][1], cha_cntvalueout[1][2], cha_cntvalueout[1][3], cha_cntvalueout[1][4], cha_cntvalueout[2][0], cha_cntvalueout[2][1], cha_cntvalueout[2][2], cha_cntvalueout[2][3], cha_cntvalueout[2][4], cha_cntvalueout[3][0], cha_cntvalueout[3][1], cha_cntvalueout[3][2], cha_cntvalueout[3][3], cha_cntvalueout[3][4] (the first 15 of 60 listed).
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[1].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-6#1 Advisory
enum_USE_MULT_NONE_enum_MREG_1  
DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 attribute USE_MULT is set to NONE. Set attribute MREG to 0 to save power.
Related violations: <none>

AVAL-6#2 Advisory
enum_USE_MULT_NONE_enum_MREG_1  
DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: DSP48E1 attribute USE_MULT is set to NONE. Set attribute MREG to 0 to save power.
Related violations: <none>

REQP-28#1 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-28#2 Advisory
enum_USE_MULT_NONE_connects_CEM_GND  
DUC_DDC_inst/ddc_umts_k7_inst/ddc_srrc_i/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
Related violations: <none>

REQP-32#1 Advisory
with_OPMODE_USE_MULT_NONE  
DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e1.i_dsp48e1: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#2 Advisory
with_OPMODE_USE_MULT_NONE  
DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[1].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e1.i_dsp48e1: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#3 Advisory
with_OPMODE_USE_MULT_NONE  
DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e1.i_dsp48e1: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#4 Advisory
with_OPMODE_USE_MULT_NONE  
DUC_DDC_inst/duc_umts_k7_inst/duc_srrc_i/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e1.i_dsp48e1: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>


