// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlator (
        ap_clk,
        ap_rst,
        phaseClass_V,
        cor_phaseClass15_V_15,
        cor_phaseClass15_V_14,
        cor_phaseClass15_V_13,
        cor_phaseClass15_V_12,
        cor_phaseClass15_V_11,
        cor_phaseClass15_V_10,
        cor_phaseClass15_V_9,
        cor_phaseClass15_V_8,
        cor_phaseClass15_V_7,
        cor_phaseClass15_V_6,
        cor_phaseClass15_V_5,
        cor_phaseClass15_V_4,
        cor_phaseClass15_V_3,
        cor_phaseClass15_V_2,
        cor_phaseClass15_V_1,
        cor_phaseClass15_V_0,
        cor_phaseClass14_V_15,
        cor_phaseClass14_V_14,
        cor_phaseClass14_V_13,
        cor_phaseClass14_V_12,
        cor_phaseClass14_V_11,
        cor_phaseClass14_V_10,
        cor_phaseClass14_V_9,
        cor_phaseClass14_V_8,
        cor_phaseClass14_V_7,
        cor_phaseClass14_V_6,
        cor_phaseClass14_V_5,
        cor_phaseClass14_V_4,
        cor_phaseClass14_V_3,
        cor_phaseClass14_V_2,
        cor_phaseClass14_V_1,
        cor_phaseClass14_V_0,
        cor_phaseClass13_V_15,
        cor_phaseClass13_V_14,
        cor_phaseClass13_V_13,
        cor_phaseClass13_V_12,
        cor_phaseClass13_V_11,
        cor_phaseClass13_V_10,
        cor_phaseClass13_V_9,
        cor_phaseClass13_V_8,
        cor_phaseClass13_V_7,
        cor_phaseClass13_V_6,
        cor_phaseClass13_V_5,
        cor_phaseClass13_V_4,
        cor_phaseClass13_V_3,
        cor_phaseClass13_V_2,
        cor_phaseClass13_V_1,
        cor_phaseClass13_V_0,
        cor_phaseClass12_V_15,
        cor_phaseClass12_V_14,
        cor_phaseClass12_V_13,
        cor_phaseClass12_V_12,
        cor_phaseClass12_V_11,
        cor_phaseClass12_V_10,
        cor_phaseClass12_V_9,
        cor_phaseClass12_V_8,
        cor_phaseClass12_V_7,
        cor_phaseClass12_V_6,
        cor_phaseClass12_V_5,
        cor_phaseClass12_V_4,
        cor_phaseClass12_V_3,
        cor_phaseClass12_V_2,
        cor_phaseClass12_V_1,
        cor_phaseClass12_V_0,
        cor_phaseClass11_V_15,
        cor_phaseClass11_V_14,
        cor_phaseClass11_V_13,
        cor_phaseClass11_V_12,
        cor_phaseClass11_V_11,
        cor_phaseClass11_V_10,
        cor_phaseClass11_V_9,
        cor_phaseClass11_V_8,
        cor_phaseClass11_V_7,
        cor_phaseClass11_V_6,
        cor_phaseClass11_V_5,
        cor_phaseClass11_V_4,
        cor_phaseClass11_V_3,
        cor_phaseClass11_V_2,
        cor_phaseClass11_V_1,
        cor_phaseClass11_V_0,
        cor_phaseClass10_V_15,
        cor_phaseClass10_V_14,
        cor_phaseClass10_V_13,
        cor_phaseClass10_V_12,
        cor_phaseClass10_V_11,
        cor_phaseClass10_V_10,
        cor_phaseClass10_V_9,
        cor_phaseClass10_V_8,
        cor_phaseClass10_V_7,
        cor_phaseClass10_V_6,
        cor_phaseClass10_V_5,
        cor_phaseClass10_V_4,
        cor_phaseClass10_V_3,
        cor_phaseClass10_V_2,
        cor_phaseClass10_V_1,
        cor_phaseClass10_V_0,
        cor_phaseClass9_V_15,
        cor_phaseClass9_V_14,
        cor_phaseClass9_V_13,
        cor_phaseClass9_V_12,
        cor_phaseClass9_V_11,
        cor_phaseClass9_V_10,
        cor_phaseClass9_V_9,
        cor_phaseClass9_V_8,
        cor_phaseClass9_V_7,
        cor_phaseClass9_V_6,
        cor_phaseClass9_V_5,
        cor_phaseClass9_V_4,
        cor_phaseClass9_V_3,
        cor_phaseClass9_V_2,
        cor_phaseClass9_V_1,
        cor_phaseClass9_V_0,
        cor_phaseClass8_V_15,
        cor_phaseClass8_V_14,
        cor_phaseClass8_V_13,
        cor_phaseClass8_V_12,
        cor_phaseClass8_V_11,
        cor_phaseClass8_V_10,
        cor_phaseClass8_V_9,
        cor_phaseClass8_V_8,
        cor_phaseClass8_V_7,
        cor_phaseClass8_V_6,
        cor_phaseClass8_V_5,
        cor_phaseClass8_V_4,
        cor_phaseClass8_V_3,
        cor_phaseClass8_V_2,
        cor_phaseClass8_V_1,
        cor_phaseClass8_V_0,
        cor_phaseClass7_V_15,
        cor_phaseClass7_V_14,
        cor_phaseClass7_V_13,
        cor_phaseClass7_V_12,
        cor_phaseClass7_V_11,
        cor_phaseClass7_V_10,
        cor_phaseClass7_V_9,
        cor_phaseClass7_V_8,
        cor_phaseClass7_V_7,
        cor_phaseClass7_V_6,
        cor_phaseClass7_V_5,
        cor_phaseClass7_V_4,
        cor_phaseClass7_V_3,
        cor_phaseClass7_V_2,
        cor_phaseClass7_V_1,
        cor_phaseClass7_V_0,
        cor_phaseClass6_V_15,
        cor_phaseClass6_V_14,
        cor_phaseClass6_V_13,
        cor_phaseClass6_V_12,
        cor_phaseClass6_V_11,
        cor_phaseClass6_V_10,
        cor_phaseClass6_V_9,
        cor_phaseClass6_V_8,
        cor_phaseClass6_V_7,
        cor_phaseClass6_V_6,
        cor_phaseClass6_V_5,
        cor_phaseClass6_V_4,
        cor_phaseClass6_V_3,
        cor_phaseClass6_V_2,
        cor_phaseClass6_V_1,
        cor_phaseClass6_V_0,
        cor_phaseClass5_V_15,
        cor_phaseClass5_V_14,
        cor_phaseClass5_V_13,
        cor_phaseClass5_V_12,
        cor_phaseClass5_V_11,
        cor_phaseClass5_V_10,
        cor_phaseClass5_V_9,
        cor_phaseClass5_V_8,
        cor_phaseClass5_V_7,
        cor_phaseClass5_V_6,
        cor_phaseClass5_V_5,
        cor_phaseClass5_V_4,
        cor_phaseClass5_V_3,
        cor_phaseClass5_V_2,
        cor_phaseClass5_V_1,
        cor_phaseClass5_V_0,
        cor_phaseClass4_V_15,
        cor_phaseClass4_V_14,
        cor_phaseClass4_V_13,
        cor_phaseClass4_V_12,
        cor_phaseClass4_V_11,
        cor_phaseClass4_V_10,
        cor_phaseClass4_V_9,
        cor_phaseClass4_V_8,
        cor_phaseClass4_V_7,
        cor_phaseClass4_V_6,
        cor_phaseClass4_V_5,
        cor_phaseClass4_V_4,
        cor_phaseClass4_V_3,
        cor_phaseClass4_V_2,
        cor_phaseClass4_V_1,
        cor_phaseClass4_V_0,
        cor_phaseClass3_V_15,
        cor_phaseClass3_V_14,
        cor_phaseClass3_V_13,
        cor_phaseClass3_V_12,
        cor_phaseClass3_V_11,
        cor_phaseClass3_V_10,
        cor_phaseClass3_V_9,
        cor_phaseClass3_V_8,
        cor_phaseClass3_V_7,
        cor_phaseClass3_V_6,
        cor_phaseClass3_V_5,
        cor_phaseClass3_V_4,
        cor_phaseClass3_V_3,
        cor_phaseClass3_V_2,
        cor_phaseClass3_V_1,
        cor_phaseClass3_V_0,
        cor_phaseClass2_V_15,
        cor_phaseClass2_V_14,
        cor_phaseClass2_V_13,
        cor_phaseClass2_V_12,
        cor_phaseClass2_V_11,
        cor_phaseClass2_V_10,
        cor_phaseClass2_V_9,
        cor_phaseClass2_V_8,
        cor_phaseClass2_V_7,
        cor_phaseClass2_V_6,
        cor_phaseClass2_V_5,
        cor_phaseClass2_V_4,
        cor_phaseClass2_V_3,
        cor_phaseClass2_V_2,
        cor_phaseClass2_V_1,
        cor_phaseClass2_V_0,
        cor_phaseClass1_V_15,
        cor_phaseClass1_V_14,
        cor_phaseClass1_V_13,
        cor_phaseClass1_V_12,
        cor_phaseClass1_V_11,
        cor_phaseClass1_V_10,
        cor_phaseClass1_V_9,
        cor_phaseClass1_V_8,
        cor_phaseClass1_V_7,
        cor_phaseClass1_V_6,
        cor_phaseClass1_V_5,
        cor_phaseClass1_V_4,
        cor_phaseClass1_V_3,
        cor_phaseClass1_V_2,
        cor_phaseClass1_V_1,
        cor_phaseClass1_V_0,
        cor_phaseClass0_V_15,
        cor_phaseClass0_V_14,
        cor_phaseClass0_V_13,
        cor_phaseClass0_V_12,
        cor_phaseClass0_V_11,
        cor_phaseClass0_V_10,
        cor_phaseClass0_V_9,
        cor_phaseClass0_V_8,
        cor_phaseClass0_V_7,
        cor_phaseClass0_V_6,
        cor_phaseClass0_V_5,
        cor_phaseClass0_V_4,
        cor_phaseClass0_V_3,
        cor_phaseClass0_V_2,
        cor_phaseClass0_V_1,
        cor_phaseClass0_V_0,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [3:0] phaseClass_V;
input  [15:0] cor_phaseClass15_V_15;
input  [15:0] cor_phaseClass15_V_14;
input  [15:0] cor_phaseClass15_V_13;
input  [15:0] cor_phaseClass15_V_12;
input  [15:0] cor_phaseClass15_V_11;
input  [15:0] cor_phaseClass15_V_10;
input  [15:0] cor_phaseClass15_V_9;
input  [15:0] cor_phaseClass15_V_8;
input  [15:0] cor_phaseClass15_V_7;
input  [15:0] cor_phaseClass15_V_6;
input  [15:0] cor_phaseClass15_V_5;
input  [15:0] cor_phaseClass15_V_4;
input  [15:0] cor_phaseClass15_V_3;
input  [15:0] cor_phaseClass15_V_2;
input  [15:0] cor_phaseClass15_V_1;
input  [15:0] cor_phaseClass15_V_0;
input  [15:0] cor_phaseClass14_V_15;
input  [15:0] cor_phaseClass14_V_14;
input  [15:0] cor_phaseClass14_V_13;
input  [15:0] cor_phaseClass14_V_12;
input  [15:0] cor_phaseClass14_V_11;
input  [15:0] cor_phaseClass14_V_10;
input  [15:0] cor_phaseClass14_V_9;
input  [15:0] cor_phaseClass14_V_8;
input  [15:0] cor_phaseClass14_V_7;
input  [15:0] cor_phaseClass14_V_6;
input  [15:0] cor_phaseClass14_V_5;
input  [15:0] cor_phaseClass14_V_4;
input  [15:0] cor_phaseClass14_V_3;
input  [15:0] cor_phaseClass14_V_2;
input  [15:0] cor_phaseClass14_V_1;
input  [15:0] cor_phaseClass14_V_0;
input  [15:0] cor_phaseClass13_V_15;
input  [15:0] cor_phaseClass13_V_14;
input  [15:0] cor_phaseClass13_V_13;
input  [15:0] cor_phaseClass13_V_12;
input  [15:0] cor_phaseClass13_V_11;
input  [15:0] cor_phaseClass13_V_10;
input  [15:0] cor_phaseClass13_V_9;
input  [15:0] cor_phaseClass13_V_8;
input  [15:0] cor_phaseClass13_V_7;
input  [15:0] cor_phaseClass13_V_6;
input  [15:0] cor_phaseClass13_V_5;
input  [15:0] cor_phaseClass13_V_4;
input  [15:0] cor_phaseClass13_V_3;
input  [15:0] cor_phaseClass13_V_2;
input  [15:0] cor_phaseClass13_V_1;
input  [15:0] cor_phaseClass13_V_0;
input  [15:0] cor_phaseClass12_V_15;
input  [15:0] cor_phaseClass12_V_14;
input  [15:0] cor_phaseClass12_V_13;
input  [15:0] cor_phaseClass12_V_12;
input  [15:0] cor_phaseClass12_V_11;
input  [15:0] cor_phaseClass12_V_10;
input  [15:0] cor_phaseClass12_V_9;
input  [15:0] cor_phaseClass12_V_8;
input  [15:0] cor_phaseClass12_V_7;
input  [15:0] cor_phaseClass12_V_6;
input  [15:0] cor_phaseClass12_V_5;
input  [15:0] cor_phaseClass12_V_4;
input  [15:0] cor_phaseClass12_V_3;
input  [15:0] cor_phaseClass12_V_2;
input  [15:0] cor_phaseClass12_V_1;
input  [15:0] cor_phaseClass12_V_0;
input  [15:0] cor_phaseClass11_V_15;
input  [15:0] cor_phaseClass11_V_14;
input  [15:0] cor_phaseClass11_V_13;
input  [15:0] cor_phaseClass11_V_12;
input  [15:0] cor_phaseClass11_V_11;
input  [15:0] cor_phaseClass11_V_10;
input  [15:0] cor_phaseClass11_V_9;
input  [15:0] cor_phaseClass11_V_8;
input  [15:0] cor_phaseClass11_V_7;
input  [15:0] cor_phaseClass11_V_6;
input  [15:0] cor_phaseClass11_V_5;
input  [15:0] cor_phaseClass11_V_4;
input  [15:0] cor_phaseClass11_V_3;
input  [15:0] cor_phaseClass11_V_2;
input  [15:0] cor_phaseClass11_V_1;
input  [15:0] cor_phaseClass11_V_0;
input  [15:0] cor_phaseClass10_V_15;
input  [15:0] cor_phaseClass10_V_14;
input  [15:0] cor_phaseClass10_V_13;
input  [15:0] cor_phaseClass10_V_12;
input  [15:0] cor_phaseClass10_V_11;
input  [15:0] cor_phaseClass10_V_10;
input  [15:0] cor_phaseClass10_V_9;
input  [15:0] cor_phaseClass10_V_8;
input  [15:0] cor_phaseClass10_V_7;
input  [15:0] cor_phaseClass10_V_6;
input  [15:0] cor_phaseClass10_V_5;
input  [15:0] cor_phaseClass10_V_4;
input  [15:0] cor_phaseClass10_V_3;
input  [15:0] cor_phaseClass10_V_2;
input  [15:0] cor_phaseClass10_V_1;
input  [15:0] cor_phaseClass10_V_0;
input  [15:0] cor_phaseClass9_V_15;
input  [15:0] cor_phaseClass9_V_14;
input  [15:0] cor_phaseClass9_V_13;
input  [15:0] cor_phaseClass9_V_12;
input  [15:0] cor_phaseClass9_V_11;
input  [15:0] cor_phaseClass9_V_10;
input  [15:0] cor_phaseClass9_V_9;
input  [15:0] cor_phaseClass9_V_8;
input  [15:0] cor_phaseClass9_V_7;
input  [15:0] cor_phaseClass9_V_6;
input  [15:0] cor_phaseClass9_V_5;
input  [15:0] cor_phaseClass9_V_4;
input  [15:0] cor_phaseClass9_V_3;
input  [15:0] cor_phaseClass9_V_2;
input  [15:0] cor_phaseClass9_V_1;
input  [15:0] cor_phaseClass9_V_0;
input  [15:0] cor_phaseClass8_V_15;
input  [15:0] cor_phaseClass8_V_14;
input  [15:0] cor_phaseClass8_V_13;
input  [15:0] cor_phaseClass8_V_12;
input  [15:0] cor_phaseClass8_V_11;
input  [15:0] cor_phaseClass8_V_10;
input  [15:0] cor_phaseClass8_V_9;
input  [15:0] cor_phaseClass8_V_8;
input  [15:0] cor_phaseClass8_V_7;
input  [15:0] cor_phaseClass8_V_6;
input  [15:0] cor_phaseClass8_V_5;
input  [15:0] cor_phaseClass8_V_4;
input  [15:0] cor_phaseClass8_V_3;
input  [15:0] cor_phaseClass8_V_2;
input  [15:0] cor_phaseClass8_V_1;
input  [15:0] cor_phaseClass8_V_0;
input  [15:0] cor_phaseClass7_V_15;
input  [15:0] cor_phaseClass7_V_14;
input  [15:0] cor_phaseClass7_V_13;
input  [15:0] cor_phaseClass7_V_12;
input  [15:0] cor_phaseClass7_V_11;
input  [15:0] cor_phaseClass7_V_10;
input  [15:0] cor_phaseClass7_V_9;
input  [15:0] cor_phaseClass7_V_8;
input  [15:0] cor_phaseClass7_V_7;
input  [15:0] cor_phaseClass7_V_6;
input  [15:0] cor_phaseClass7_V_5;
input  [15:0] cor_phaseClass7_V_4;
input  [15:0] cor_phaseClass7_V_3;
input  [15:0] cor_phaseClass7_V_2;
input  [15:0] cor_phaseClass7_V_1;
input  [15:0] cor_phaseClass7_V_0;
input  [15:0] cor_phaseClass6_V_15;
input  [15:0] cor_phaseClass6_V_14;
input  [15:0] cor_phaseClass6_V_13;
input  [15:0] cor_phaseClass6_V_12;
input  [15:0] cor_phaseClass6_V_11;
input  [15:0] cor_phaseClass6_V_10;
input  [15:0] cor_phaseClass6_V_9;
input  [15:0] cor_phaseClass6_V_8;
input  [15:0] cor_phaseClass6_V_7;
input  [15:0] cor_phaseClass6_V_6;
input  [15:0] cor_phaseClass6_V_5;
input  [15:0] cor_phaseClass6_V_4;
input  [15:0] cor_phaseClass6_V_3;
input  [15:0] cor_phaseClass6_V_2;
input  [15:0] cor_phaseClass6_V_1;
input  [15:0] cor_phaseClass6_V_0;
input  [15:0] cor_phaseClass5_V_15;
input  [15:0] cor_phaseClass5_V_14;
input  [15:0] cor_phaseClass5_V_13;
input  [15:0] cor_phaseClass5_V_12;
input  [15:0] cor_phaseClass5_V_11;
input  [15:0] cor_phaseClass5_V_10;
input  [15:0] cor_phaseClass5_V_9;
input  [15:0] cor_phaseClass5_V_8;
input  [15:0] cor_phaseClass5_V_7;
input  [15:0] cor_phaseClass5_V_6;
input  [15:0] cor_phaseClass5_V_5;
input  [15:0] cor_phaseClass5_V_4;
input  [15:0] cor_phaseClass5_V_3;
input  [15:0] cor_phaseClass5_V_2;
input  [15:0] cor_phaseClass5_V_1;
input  [15:0] cor_phaseClass5_V_0;
input  [15:0] cor_phaseClass4_V_15;
input  [15:0] cor_phaseClass4_V_14;
input  [15:0] cor_phaseClass4_V_13;
input  [15:0] cor_phaseClass4_V_12;
input  [15:0] cor_phaseClass4_V_11;
input  [15:0] cor_phaseClass4_V_10;
input  [15:0] cor_phaseClass4_V_9;
input  [15:0] cor_phaseClass4_V_8;
input  [15:0] cor_phaseClass4_V_7;
input  [15:0] cor_phaseClass4_V_6;
input  [15:0] cor_phaseClass4_V_5;
input  [15:0] cor_phaseClass4_V_4;
input  [15:0] cor_phaseClass4_V_3;
input  [15:0] cor_phaseClass4_V_2;
input  [15:0] cor_phaseClass4_V_1;
input  [15:0] cor_phaseClass4_V_0;
input  [15:0] cor_phaseClass3_V_15;
input  [15:0] cor_phaseClass3_V_14;
input  [15:0] cor_phaseClass3_V_13;
input  [15:0] cor_phaseClass3_V_12;
input  [15:0] cor_phaseClass3_V_11;
input  [15:0] cor_phaseClass3_V_10;
input  [15:0] cor_phaseClass3_V_9;
input  [15:0] cor_phaseClass3_V_8;
input  [15:0] cor_phaseClass3_V_7;
input  [15:0] cor_phaseClass3_V_6;
input  [15:0] cor_phaseClass3_V_5;
input  [15:0] cor_phaseClass3_V_4;
input  [15:0] cor_phaseClass3_V_3;
input  [15:0] cor_phaseClass3_V_2;
input  [15:0] cor_phaseClass3_V_1;
input  [15:0] cor_phaseClass3_V_0;
input  [15:0] cor_phaseClass2_V_15;
input  [15:0] cor_phaseClass2_V_14;
input  [15:0] cor_phaseClass2_V_13;
input  [15:0] cor_phaseClass2_V_12;
input  [15:0] cor_phaseClass2_V_11;
input  [15:0] cor_phaseClass2_V_10;
input  [15:0] cor_phaseClass2_V_9;
input  [15:0] cor_phaseClass2_V_8;
input  [15:0] cor_phaseClass2_V_7;
input  [15:0] cor_phaseClass2_V_6;
input  [15:0] cor_phaseClass2_V_5;
input  [15:0] cor_phaseClass2_V_4;
input  [15:0] cor_phaseClass2_V_3;
input  [15:0] cor_phaseClass2_V_2;
input  [15:0] cor_phaseClass2_V_1;
input  [15:0] cor_phaseClass2_V_0;
input  [15:0] cor_phaseClass1_V_15;
input  [15:0] cor_phaseClass1_V_14;
input  [15:0] cor_phaseClass1_V_13;
input  [15:0] cor_phaseClass1_V_12;
input  [15:0] cor_phaseClass1_V_11;
input  [15:0] cor_phaseClass1_V_10;
input  [15:0] cor_phaseClass1_V_9;
input  [15:0] cor_phaseClass1_V_8;
input  [15:0] cor_phaseClass1_V_7;
input  [15:0] cor_phaseClass1_V_6;
input  [15:0] cor_phaseClass1_V_5;
input  [15:0] cor_phaseClass1_V_4;
input  [15:0] cor_phaseClass1_V_3;
input  [15:0] cor_phaseClass1_V_2;
input  [15:0] cor_phaseClass1_V_1;
input  [15:0] cor_phaseClass1_V_0;
input  [15:0] cor_phaseClass0_V_15;
input  [15:0] cor_phaseClass0_V_14;
input  [15:0] cor_phaseClass0_V_13;
input  [15:0] cor_phaseClass0_V_12;
input  [15:0] cor_phaseClass0_V_11;
input  [15:0] cor_phaseClass0_V_10;
input  [15:0] cor_phaseClass0_V_9;
input  [15:0] cor_phaseClass0_V_8;
input  [15:0] cor_phaseClass0_V_7;
input  [15:0] cor_phaseClass0_V_6;
input  [15:0] cor_phaseClass0_V_5;
input  [15:0] cor_phaseClass0_V_4;
input  [15:0] cor_phaseClass0_V_3;
input  [15:0] cor_phaseClass0_V_2;
input  [15:0] cor_phaseClass0_V_1;
input  [15:0] cor_phaseClass0_V_0;
output  [15:0] ap_return;
input   ap_ce;

wire   [15:0] p_Val2_50_2_fu_740_p2;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] phaseClass_V_read_read_fu_556_p2;
wire   [15:0] p_Val2_49_5_fu_786_p2;
wire   [15:0] p_Val2_47_2_fu_888_p2;
wire   [15:0] p_Val2_46_5_fu_934_p2;
wire   [15:0] p_Val2_44_2_fu_1036_p2;
wire   [15:0] p_Val2_43_5_fu_1082_p2;
wire   [15:0] p_Val2_41_2_fu_1184_p2;
wire   [15:0] p_Val2_40_5_fu_1230_p2;
wire   [15:0] p_Val2_38_2_fu_1332_p2;
wire   [15:0] p_Val2_37_5_fu_1378_p2;
wire   [15:0] p_Val2_35_2_fu_1480_p2;
wire   [15:0] p_Val2_34_5_fu_1526_p2;
wire   [15:0] p_Val2_32_2_fu_1628_p2;
wire   [15:0] p_Val2_31_5_fu_1674_p2;
wire   [15:0] p_Val2_29_2_fu_1776_p2;
wire   [15:0] p_Val2_28_5_fu_1822_p2;
wire   [15:0] p_Val2_26_2_fu_1924_p2;
wire   [15:0] p_Val2_25_5_fu_1970_p2;
wire   [15:0] p_Val2_23_2_fu_2072_p2;
wire   [15:0] p_Val2_22_5_fu_2118_p2;
wire   [15:0] p_Val2_20_2_fu_2220_p2;
wire   [15:0] p_Val2_19_5_fu_2266_p2;
wire   [15:0] p_Val2_17_2_fu_2368_p2;
wire   [15:0] p_Val2_16_5_fu_2414_p2;
wire   [15:0] p_Val2_14_2_fu_2516_p2;
wire   [15:0] p_Val2_13_5_fu_2562_p2;
wire   [15:0] p_Val2_11_2_fu_2664_p2;
wire   [15:0] p_Val2_10_5_fu_2710_p2;
wire   [15:0] p_Val2_7_2_fu_2812_p2;
wire   [15:0] p_Val2_8_5_fu_2858_p2;
wire   [15:0] p_Val2_5_2_fu_2960_p2;
wire   [15:0] p_Val2_2_5_fu_3006_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_562;
reg   [15:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_562;
wire   [15:0] ap_phi_reg_pp0_iter0_p_Val2_1_reg_603;
reg   [15:0] ap_phi_reg_pp0_iter1_p_Val2_1_reg_603;
wire    ap_block_pp0_stage0;
wire   [15:0] tmp2_fu_710_p2;
wire   [15:0] tmp1_fu_704_p2;
wire   [15:0] tmp5_fu_728_p2;
wire   [15:0] tmp4_fu_722_p2;
wire   [15:0] tmp3_fu_734_p2;
wire   [15:0] tmp_fu_716_p2;
wire   [15:0] tmp8_fu_756_p2;
wire   [15:0] tmp7_fu_750_p2;
wire   [15:0] tmp11_fu_774_p2;
wire   [15:0] tmp10_fu_768_p2;
wire   [15:0] tmp9_fu_780_p2;
wire   [15:0] tmp6_fu_762_p2;
wire   [15:0] tmp14_fu_858_p2;
wire   [15:0] tmp13_fu_852_p2;
wire   [15:0] tmp17_fu_876_p2;
wire   [15:0] tmp16_fu_870_p2;
wire   [15:0] tmp15_fu_882_p2;
wire   [15:0] tmp12_fu_864_p2;
wire   [15:0] tmp20_fu_904_p2;
wire   [15:0] tmp19_fu_898_p2;
wire   [15:0] tmp23_fu_922_p2;
wire   [15:0] tmp22_fu_916_p2;
wire   [15:0] tmp21_fu_928_p2;
wire   [15:0] tmp18_fu_910_p2;
wire   [15:0] tmp26_fu_1006_p2;
wire   [15:0] tmp25_fu_1000_p2;
wire   [15:0] tmp29_fu_1024_p2;
wire   [15:0] tmp28_fu_1018_p2;
wire   [15:0] tmp27_fu_1030_p2;
wire   [15:0] tmp24_fu_1012_p2;
wire   [15:0] tmp32_fu_1052_p2;
wire   [15:0] tmp31_fu_1046_p2;
wire   [15:0] tmp35_fu_1070_p2;
wire   [15:0] tmp34_fu_1064_p2;
wire   [15:0] tmp33_fu_1076_p2;
wire   [15:0] tmp30_fu_1058_p2;
wire   [15:0] tmp38_fu_1154_p2;
wire   [15:0] tmp37_fu_1148_p2;
wire   [15:0] tmp41_fu_1172_p2;
wire   [15:0] tmp40_fu_1166_p2;
wire   [15:0] tmp39_fu_1178_p2;
wire   [15:0] tmp36_fu_1160_p2;
wire   [15:0] tmp44_fu_1200_p2;
wire   [15:0] tmp43_fu_1194_p2;
wire   [15:0] tmp47_fu_1218_p2;
wire   [15:0] tmp46_fu_1212_p2;
wire   [15:0] tmp45_fu_1224_p2;
wire   [15:0] tmp42_fu_1206_p2;
wire   [15:0] tmp50_fu_1302_p2;
wire   [15:0] tmp49_fu_1296_p2;
wire   [15:0] tmp53_fu_1320_p2;
wire   [15:0] tmp52_fu_1314_p2;
wire   [15:0] tmp51_fu_1326_p2;
wire   [15:0] tmp48_fu_1308_p2;
wire   [15:0] tmp56_fu_1348_p2;
wire   [15:0] tmp55_fu_1342_p2;
wire   [15:0] tmp59_fu_1366_p2;
wire   [15:0] tmp58_fu_1360_p2;
wire   [15:0] tmp57_fu_1372_p2;
wire   [15:0] tmp54_fu_1354_p2;
wire   [15:0] tmp62_fu_1450_p2;
wire   [15:0] tmp61_fu_1444_p2;
wire   [15:0] tmp65_fu_1468_p2;
wire   [15:0] tmp64_fu_1462_p2;
wire   [15:0] tmp63_fu_1474_p2;
wire   [15:0] tmp60_fu_1456_p2;
wire   [15:0] tmp68_fu_1496_p2;
wire   [15:0] tmp67_fu_1490_p2;
wire   [15:0] tmp71_fu_1514_p2;
wire   [15:0] tmp70_fu_1508_p2;
wire   [15:0] tmp69_fu_1520_p2;
wire   [15:0] tmp66_fu_1502_p2;
wire   [15:0] tmp74_fu_1598_p2;
wire   [15:0] tmp73_fu_1592_p2;
wire   [15:0] tmp77_fu_1616_p2;
wire   [15:0] tmp76_fu_1610_p2;
wire   [15:0] tmp75_fu_1622_p2;
wire   [15:0] tmp72_fu_1604_p2;
wire   [15:0] tmp80_fu_1644_p2;
wire   [15:0] tmp79_fu_1638_p2;
wire   [15:0] tmp83_fu_1662_p2;
wire   [15:0] tmp82_fu_1656_p2;
wire   [15:0] tmp81_fu_1668_p2;
wire   [15:0] tmp78_fu_1650_p2;
wire   [15:0] tmp86_fu_1746_p2;
wire   [15:0] tmp85_fu_1740_p2;
wire   [15:0] tmp89_fu_1764_p2;
wire   [15:0] tmp88_fu_1758_p2;
wire   [15:0] tmp87_fu_1770_p2;
wire   [15:0] tmp84_fu_1752_p2;
wire   [15:0] tmp92_fu_1792_p2;
wire   [15:0] tmp91_fu_1786_p2;
wire   [15:0] tmp95_fu_1810_p2;
wire   [15:0] tmp94_fu_1804_p2;
wire   [15:0] tmp93_fu_1816_p2;
wire   [15:0] tmp90_fu_1798_p2;
wire   [15:0] tmp98_fu_1894_p2;
wire   [15:0] tmp97_fu_1888_p2;
wire   [15:0] tmp101_fu_1912_p2;
wire   [15:0] tmp100_fu_1906_p2;
wire   [15:0] tmp99_fu_1918_p2;
wire   [15:0] tmp96_fu_1900_p2;
wire   [15:0] tmp104_fu_1940_p2;
wire   [15:0] tmp103_fu_1934_p2;
wire   [15:0] tmp107_fu_1958_p2;
wire   [15:0] tmp106_fu_1952_p2;
wire   [15:0] tmp105_fu_1964_p2;
wire   [15:0] tmp102_fu_1946_p2;
wire   [15:0] tmp110_fu_2042_p2;
wire   [15:0] tmp109_fu_2036_p2;
wire   [15:0] tmp113_fu_2060_p2;
wire   [15:0] tmp112_fu_2054_p2;
wire   [15:0] tmp111_fu_2066_p2;
wire   [15:0] tmp108_fu_2048_p2;
wire   [15:0] tmp116_fu_2088_p2;
wire   [15:0] tmp115_fu_2082_p2;
wire   [15:0] tmp119_fu_2106_p2;
wire   [15:0] tmp118_fu_2100_p2;
wire   [15:0] tmp117_fu_2112_p2;
wire   [15:0] tmp114_fu_2094_p2;
wire   [15:0] tmp122_fu_2190_p2;
wire   [15:0] tmp121_fu_2184_p2;
wire   [15:0] tmp125_fu_2208_p2;
wire   [15:0] tmp124_fu_2202_p2;
wire   [15:0] tmp123_fu_2214_p2;
wire   [15:0] tmp120_fu_2196_p2;
wire   [15:0] tmp128_fu_2236_p2;
wire   [15:0] tmp127_fu_2230_p2;
wire   [15:0] tmp131_fu_2254_p2;
wire   [15:0] tmp130_fu_2248_p2;
wire   [15:0] tmp129_fu_2260_p2;
wire   [15:0] tmp126_fu_2242_p2;
wire   [15:0] tmp134_fu_2338_p2;
wire   [15:0] tmp133_fu_2332_p2;
wire   [15:0] tmp137_fu_2356_p2;
wire   [15:0] tmp136_fu_2350_p2;
wire   [15:0] tmp135_fu_2362_p2;
wire   [15:0] tmp132_fu_2344_p2;
wire   [15:0] tmp140_fu_2384_p2;
wire   [15:0] tmp139_fu_2378_p2;
wire   [15:0] tmp143_fu_2402_p2;
wire   [15:0] tmp142_fu_2396_p2;
wire   [15:0] tmp141_fu_2408_p2;
wire   [15:0] tmp138_fu_2390_p2;
wire   [15:0] tmp146_fu_2486_p2;
wire   [15:0] tmp145_fu_2480_p2;
wire   [15:0] tmp149_fu_2504_p2;
wire   [15:0] tmp148_fu_2498_p2;
wire   [15:0] tmp147_fu_2510_p2;
wire   [15:0] tmp144_fu_2492_p2;
wire   [15:0] tmp152_fu_2532_p2;
wire   [15:0] tmp151_fu_2526_p2;
wire   [15:0] tmp155_fu_2550_p2;
wire   [15:0] tmp154_fu_2544_p2;
wire   [15:0] tmp153_fu_2556_p2;
wire   [15:0] tmp150_fu_2538_p2;
wire   [15:0] tmp158_fu_2634_p2;
wire   [15:0] tmp157_fu_2628_p2;
wire   [15:0] tmp161_fu_2652_p2;
wire   [15:0] tmp160_fu_2646_p2;
wire   [15:0] tmp159_fu_2658_p2;
wire   [15:0] tmp156_fu_2640_p2;
wire   [15:0] tmp164_fu_2680_p2;
wire   [15:0] tmp163_fu_2674_p2;
wire   [15:0] tmp167_fu_2698_p2;
wire   [15:0] tmp166_fu_2692_p2;
wire   [15:0] tmp165_fu_2704_p2;
wire   [15:0] tmp162_fu_2686_p2;
wire   [15:0] tmp170_fu_2782_p2;
wire   [15:0] tmp169_fu_2776_p2;
wire   [15:0] tmp173_fu_2800_p2;
wire   [15:0] tmp172_fu_2794_p2;
wire   [15:0] tmp171_fu_2806_p2;
wire   [15:0] tmp168_fu_2788_p2;
wire   [15:0] tmp176_fu_2828_p2;
wire   [15:0] tmp175_fu_2822_p2;
wire   [15:0] tmp179_fu_2846_p2;
wire   [15:0] tmp178_fu_2840_p2;
wire   [15:0] tmp177_fu_2852_p2;
wire   [15:0] tmp174_fu_2834_p2;
wire   [15:0] tmp182_fu_2930_p2;
wire   [15:0] tmp181_fu_2924_p2;
wire   [15:0] tmp185_fu_2948_p2;
wire   [15:0] tmp184_fu_2942_p2;
wire   [15:0] tmp183_fu_2954_p2;
wire   [15:0] tmp180_fu_2936_p2;
wire   [15:0] tmp188_fu_2976_p2;
wire   [15:0] tmp187_fu_2970_p2;
wire   [15:0] tmp191_fu_2994_p2;
wire   [15:0] tmp190_fu_2988_p2;
wire   [15:0] tmp189_fu_3000_p2;
wire   [15:0] tmp186_fu_2982_p2;
wire   [0:0] tmp_s_fu_3012_p2;
wire   [15:0] p_Val2_2_fu_3024_p2;
wire   [15:0] p_Val2_s_4_fu_3018_p2;
wire   [15:0] tmp_1_fu_3030_p3;
wire  signed [20:0] p_Val2_3_fu_3051_p2;
wire  signed [15:0] p_Val2_3_fu_3051_p0;
wire  signed [20:0] OP1_V_cast_fu_3038_p1;
wire  signed [15:0] p_Val2_3_fu_3051_p1;

correlateTop_mul_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
correlateTop_mul_bkb_U259(
    .din0(p_Val2_3_fu_3051_p0),
    .din1(p_Val2_3_fu_3051_p1),
    .dout(p_Val2_3_fu_3051_p2)
);

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_556_p2 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_5_2_fu_2960_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_7_2_fu_2812_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_11_2_fu_2664_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_14_2_fu_2516_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_17_2_fu_2368_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_20_2_fu_2220_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_23_2_fu_2072_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_26_2_fu_1924_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_29_2_fu_1776_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_32_2_fu_1628_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_35_2_fu_1480_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_38_2_fu_1332_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_41_2_fu_1184_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_44_2_fu_1036_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_47_2_fu_888_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= p_Val2_50_2_fu_740_p2;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= ap_phi_reg_pp0_iter0_p_Val2_1_reg_603;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_556_p2 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_2_5_fu_3006_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_8_5_fu_2858_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_10_5_fu_2710_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_13_5_fu_2562_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_16_5_fu_2414_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_19_5_fu_2266_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_22_5_fu_2118_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_25_5_fu_1970_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_28_5_fu_1822_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_31_5_fu_1674_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_34_5_fu_1526_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_37_5_fu_1378_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_40_5_fu_1230_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_43_5_fu_1082_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_46_5_fu_934_p2;
    end else if (((phaseClass_V_read_read_fu_556_p2 == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= p_Val2_49_5_fu_786_p2;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_562;
    end
end

assign OP1_V_cast_fu_3038_p1 = $signed(tmp_1_fu_3030_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_phi_reg_pp0_iter0_p_Val2_1_reg_603 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_562 = 'bx;

assign ap_return = {{p_Val2_3_fu_3051_p2[20:5]}};

assign p_Val2_10_5_fu_2710_p2 = (tmp165_fu_2704_p2 + tmp162_fu_2686_p2);

assign p_Val2_11_2_fu_2664_p2 = (tmp159_fu_2658_p2 + tmp156_fu_2640_p2);

assign p_Val2_13_5_fu_2562_p2 = (tmp153_fu_2556_p2 + tmp150_fu_2538_p2);

assign p_Val2_14_2_fu_2516_p2 = (tmp147_fu_2510_p2 + tmp144_fu_2492_p2);

assign p_Val2_16_5_fu_2414_p2 = (tmp141_fu_2408_p2 + tmp138_fu_2390_p2);

assign p_Val2_17_2_fu_2368_p2 = (tmp135_fu_2362_p2 + tmp132_fu_2344_p2);

assign p_Val2_19_5_fu_2266_p2 = (tmp129_fu_2260_p2 + tmp126_fu_2242_p2);

assign p_Val2_20_2_fu_2220_p2 = (tmp123_fu_2214_p2 + tmp120_fu_2196_p2);

assign p_Val2_22_5_fu_2118_p2 = (tmp117_fu_2112_p2 + tmp114_fu_2094_p2);

assign p_Val2_23_2_fu_2072_p2 = (tmp111_fu_2066_p2 + tmp108_fu_2048_p2);

assign p_Val2_25_5_fu_1970_p2 = (tmp105_fu_1964_p2 + tmp102_fu_1946_p2);

assign p_Val2_26_2_fu_1924_p2 = (tmp99_fu_1918_p2 + tmp96_fu_1900_p2);

assign p_Val2_28_5_fu_1822_p2 = (tmp93_fu_1816_p2 + tmp90_fu_1798_p2);

assign p_Val2_29_2_fu_1776_p2 = (tmp87_fu_1770_p2 + tmp84_fu_1752_p2);

assign p_Val2_2_5_fu_3006_p2 = (tmp189_fu_3000_p2 + tmp186_fu_2982_p2);

assign p_Val2_2_fu_3024_p2 = (ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 - ap_phi_reg_pp0_iter1_p_Val2_s_reg_562);

assign p_Val2_31_5_fu_1674_p2 = (tmp81_fu_1668_p2 + tmp78_fu_1650_p2);

assign p_Val2_32_2_fu_1628_p2 = (tmp75_fu_1622_p2 + tmp72_fu_1604_p2);

assign p_Val2_34_5_fu_1526_p2 = (tmp69_fu_1520_p2 + tmp66_fu_1502_p2);

assign p_Val2_35_2_fu_1480_p2 = (tmp63_fu_1474_p2 + tmp60_fu_1456_p2);

assign p_Val2_37_5_fu_1378_p2 = (tmp57_fu_1372_p2 + tmp54_fu_1354_p2);

assign p_Val2_38_2_fu_1332_p2 = (tmp51_fu_1326_p2 + tmp48_fu_1308_p2);

assign p_Val2_3_fu_3051_p0 = OP1_V_cast_fu_3038_p1;

assign p_Val2_3_fu_3051_p1 = OP1_V_cast_fu_3038_p1;

assign p_Val2_40_5_fu_1230_p2 = (tmp45_fu_1224_p2 + tmp42_fu_1206_p2);

assign p_Val2_41_2_fu_1184_p2 = (tmp39_fu_1178_p2 + tmp36_fu_1160_p2);

assign p_Val2_43_5_fu_1082_p2 = (tmp33_fu_1076_p2 + tmp30_fu_1058_p2);

assign p_Val2_44_2_fu_1036_p2 = (tmp27_fu_1030_p2 + tmp24_fu_1012_p2);

assign p_Val2_46_5_fu_934_p2 = (tmp21_fu_928_p2 + tmp18_fu_910_p2);

assign p_Val2_47_2_fu_888_p2 = (tmp15_fu_882_p2 + tmp12_fu_864_p2);

assign p_Val2_49_5_fu_786_p2 = (tmp9_fu_780_p2 + tmp6_fu_762_p2);

assign p_Val2_50_2_fu_740_p2 = (tmp3_fu_734_p2 + tmp_fu_716_p2);

assign p_Val2_5_2_fu_2960_p2 = (tmp183_fu_2954_p2 + tmp180_fu_2936_p2);

assign p_Val2_7_2_fu_2812_p2 = (tmp171_fu_2806_p2 + tmp168_fu_2788_p2);

assign p_Val2_8_5_fu_2858_p2 = (tmp177_fu_2852_p2 + tmp174_fu_2834_p2);

assign p_Val2_s_4_fu_3018_p2 = (ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 - ap_phi_reg_pp0_iter1_p_Val2_1_reg_603);

assign phaseClass_V_read_read_fu_556_p2 = phaseClass_V;

assign tmp100_fu_1906_p2 = (cor_phaseClass7_V_6 + cor_phaseClass7_V_4);

assign tmp101_fu_1912_p2 = (cor_phaseClass7_V_3 + cor_phaseClass7_V_1);

assign tmp102_fu_1946_p2 = (tmp104_fu_1940_p2 + tmp103_fu_1934_p2);

assign tmp103_fu_1934_p2 = (cor_phaseClass7_V_14 + cor_phaseClass7_V_15);

assign tmp104_fu_1940_p2 = (cor_phaseClass7_V_13 + cor_phaseClass7_V_12);

assign tmp105_fu_1964_p2 = (tmp107_fu_1958_p2 + tmp106_fu_1952_p2);

assign tmp106_fu_1952_p2 = (cor_phaseClass7_V_7 + cor_phaseClass7_V_5);

assign tmp107_fu_1958_p2 = (cor_phaseClass7_V_2 + cor_phaseClass7_V_0);

assign tmp108_fu_2048_p2 = (tmp110_fu_2042_p2 + tmp109_fu_2036_p2);

assign tmp109_fu_2036_p2 = (cor_phaseClass6_V_10 + cor_phaseClass6_V_11);

assign tmp10_fu_768_p2 = (cor_phaseClass15_V_7 + cor_phaseClass15_V_5);

assign tmp110_fu_2042_p2 = (cor_phaseClass6_V_9 + cor_phaseClass6_V_8);

assign tmp111_fu_2066_p2 = (tmp113_fu_2060_p2 + tmp112_fu_2054_p2);

assign tmp112_fu_2054_p2 = (cor_phaseClass6_V_6 + cor_phaseClass6_V_4);

assign tmp113_fu_2060_p2 = (cor_phaseClass6_V_3 + cor_phaseClass6_V_1);

assign tmp114_fu_2094_p2 = (tmp116_fu_2088_p2 + tmp115_fu_2082_p2);

assign tmp115_fu_2082_p2 = (cor_phaseClass6_V_14 + cor_phaseClass6_V_15);

assign tmp116_fu_2088_p2 = (cor_phaseClass6_V_13 + cor_phaseClass6_V_12);

assign tmp117_fu_2112_p2 = (tmp119_fu_2106_p2 + tmp118_fu_2100_p2);

assign tmp118_fu_2100_p2 = (cor_phaseClass6_V_7 + cor_phaseClass6_V_5);

assign tmp119_fu_2106_p2 = (cor_phaseClass6_V_2 + cor_phaseClass6_V_0);

assign tmp11_fu_774_p2 = (cor_phaseClass15_V_2 + cor_phaseClass15_V_0);

assign tmp120_fu_2196_p2 = (tmp122_fu_2190_p2 + tmp121_fu_2184_p2);

assign tmp121_fu_2184_p2 = (cor_phaseClass5_V_10 + cor_phaseClass5_V_11);

assign tmp122_fu_2190_p2 = (cor_phaseClass5_V_9 + cor_phaseClass5_V_8);

assign tmp123_fu_2214_p2 = (tmp125_fu_2208_p2 + tmp124_fu_2202_p2);

assign tmp124_fu_2202_p2 = (cor_phaseClass5_V_6 + cor_phaseClass5_V_4);

assign tmp125_fu_2208_p2 = (cor_phaseClass5_V_3 + cor_phaseClass5_V_1);

assign tmp126_fu_2242_p2 = (tmp128_fu_2236_p2 + tmp127_fu_2230_p2);

assign tmp127_fu_2230_p2 = (cor_phaseClass5_V_14 + cor_phaseClass5_V_15);

assign tmp128_fu_2236_p2 = (cor_phaseClass5_V_13 + cor_phaseClass5_V_12);

assign tmp129_fu_2260_p2 = (tmp131_fu_2254_p2 + tmp130_fu_2248_p2);

assign tmp12_fu_864_p2 = (tmp14_fu_858_p2 + tmp13_fu_852_p2);

assign tmp130_fu_2248_p2 = (cor_phaseClass5_V_7 + cor_phaseClass5_V_5);

assign tmp131_fu_2254_p2 = (cor_phaseClass5_V_2 + cor_phaseClass5_V_0);

assign tmp132_fu_2344_p2 = (tmp134_fu_2338_p2 + tmp133_fu_2332_p2);

assign tmp133_fu_2332_p2 = (cor_phaseClass4_V_10 + cor_phaseClass4_V_11);

assign tmp134_fu_2338_p2 = (cor_phaseClass4_V_9 + cor_phaseClass4_V_8);

assign tmp135_fu_2362_p2 = (tmp137_fu_2356_p2 + tmp136_fu_2350_p2);

assign tmp136_fu_2350_p2 = (cor_phaseClass4_V_6 + cor_phaseClass4_V_4);

assign tmp137_fu_2356_p2 = (cor_phaseClass4_V_3 + cor_phaseClass4_V_1);

assign tmp138_fu_2390_p2 = (tmp140_fu_2384_p2 + tmp139_fu_2378_p2);

assign tmp139_fu_2378_p2 = (cor_phaseClass4_V_14 + cor_phaseClass4_V_15);

assign tmp13_fu_852_p2 = (cor_phaseClass14_V_10 + cor_phaseClass14_V_11);

assign tmp140_fu_2384_p2 = (cor_phaseClass4_V_13 + cor_phaseClass4_V_12);

assign tmp141_fu_2408_p2 = (tmp143_fu_2402_p2 + tmp142_fu_2396_p2);

assign tmp142_fu_2396_p2 = (cor_phaseClass4_V_7 + cor_phaseClass4_V_5);

assign tmp143_fu_2402_p2 = (cor_phaseClass4_V_2 + cor_phaseClass4_V_0);

assign tmp144_fu_2492_p2 = (tmp146_fu_2486_p2 + tmp145_fu_2480_p2);

assign tmp145_fu_2480_p2 = (cor_phaseClass3_V_10 + cor_phaseClass3_V_11);

assign tmp146_fu_2486_p2 = (cor_phaseClass3_V_9 + cor_phaseClass3_V_8);

assign tmp147_fu_2510_p2 = (tmp149_fu_2504_p2 + tmp148_fu_2498_p2);

assign tmp148_fu_2498_p2 = (cor_phaseClass3_V_6 + cor_phaseClass3_V_4);

assign tmp149_fu_2504_p2 = (cor_phaseClass3_V_3 + cor_phaseClass3_V_1);

assign tmp14_fu_858_p2 = (cor_phaseClass14_V_9 + cor_phaseClass14_V_8);

assign tmp150_fu_2538_p2 = (tmp152_fu_2532_p2 + tmp151_fu_2526_p2);

assign tmp151_fu_2526_p2 = (cor_phaseClass3_V_14 + cor_phaseClass3_V_15);

assign tmp152_fu_2532_p2 = (cor_phaseClass3_V_13 + cor_phaseClass3_V_12);

assign tmp153_fu_2556_p2 = (tmp155_fu_2550_p2 + tmp154_fu_2544_p2);

assign tmp154_fu_2544_p2 = (cor_phaseClass3_V_7 + cor_phaseClass3_V_5);

assign tmp155_fu_2550_p2 = (cor_phaseClass3_V_2 + cor_phaseClass3_V_0);

assign tmp156_fu_2640_p2 = (tmp158_fu_2634_p2 + tmp157_fu_2628_p2);

assign tmp157_fu_2628_p2 = (cor_phaseClass2_V_10 + cor_phaseClass2_V_11);

assign tmp158_fu_2634_p2 = (cor_phaseClass2_V_9 + cor_phaseClass2_V_8);

assign tmp159_fu_2658_p2 = (tmp161_fu_2652_p2 + tmp160_fu_2646_p2);

assign tmp15_fu_882_p2 = (tmp17_fu_876_p2 + tmp16_fu_870_p2);

assign tmp160_fu_2646_p2 = (cor_phaseClass2_V_6 + cor_phaseClass2_V_4);

assign tmp161_fu_2652_p2 = (cor_phaseClass2_V_3 + cor_phaseClass2_V_1);

assign tmp162_fu_2686_p2 = (tmp164_fu_2680_p2 + tmp163_fu_2674_p2);

assign tmp163_fu_2674_p2 = (cor_phaseClass2_V_14 + cor_phaseClass2_V_15);

assign tmp164_fu_2680_p2 = (cor_phaseClass2_V_13 + cor_phaseClass2_V_12);

assign tmp165_fu_2704_p2 = (tmp167_fu_2698_p2 + tmp166_fu_2692_p2);

assign tmp166_fu_2692_p2 = (cor_phaseClass2_V_7 + cor_phaseClass2_V_5);

assign tmp167_fu_2698_p2 = (cor_phaseClass2_V_2 + cor_phaseClass2_V_0);

assign tmp168_fu_2788_p2 = (tmp170_fu_2782_p2 + tmp169_fu_2776_p2);

assign tmp169_fu_2776_p2 = (cor_phaseClass1_V_10 + cor_phaseClass1_V_11);

assign tmp16_fu_870_p2 = (cor_phaseClass14_V_6 + cor_phaseClass14_V_4);

assign tmp170_fu_2782_p2 = (cor_phaseClass1_V_9 + cor_phaseClass1_V_8);

assign tmp171_fu_2806_p2 = (tmp173_fu_2800_p2 + tmp172_fu_2794_p2);

assign tmp172_fu_2794_p2 = (cor_phaseClass1_V_6 + cor_phaseClass1_V_4);

assign tmp173_fu_2800_p2 = (cor_phaseClass1_V_3 + cor_phaseClass1_V_1);

assign tmp174_fu_2834_p2 = (tmp176_fu_2828_p2 + tmp175_fu_2822_p2);

assign tmp175_fu_2822_p2 = (cor_phaseClass1_V_14 + cor_phaseClass1_V_15);

assign tmp176_fu_2828_p2 = (cor_phaseClass1_V_13 + cor_phaseClass1_V_12);

assign tmp177_fu_2852_p2 = (tmp179_fu_2846_p2 + tmp178_fu_2840_p2);

assign tmp178_fu_2840_p2 = (cor_phaseClass1_V_7 + cor_phaseClass1_V_5);

assign tmp179_fu_2846_p2 = (cor_phaseClass1_V_2 + cor_phaseClass1_V_0);

assign tmp17_fu_876_p2 = (cor_phaseClass14_V_3 + cor_phaseClass14_V_1);

assign tmp180_fu_2936_p2 = (tmp182_fu_2930_p2 + tmp181_fu_2924_p2);

assign tmp181_fu_2924_p2 = (cor_phaseClass0_V_10 + cor_phaseClass0_V_11);

assign tmp182_fu_2930_p2 = (cor_phaseClass0_V_9 + cor_phaseClass0_V_8);

assign tmp183_fu_2954_p2 = (tmp185_fu_2948_p2 + tmp184_fu_2942_p2);

assign tmp184_fu_2942_p2 = (cor_phaseClass0_V_6 + cor_phaseClass0_V_4);

assign tmp185_fu_2948_p2 = (cor_phaseClass0_V_3 + cor_phaseClass0_V_1);

assign tmp186_fu_2982_p2 = (tmp188_fu_2976_p2 + tmp187_fu_2970_p2);

assign tmp187_fu_2970_p2 = (cor_phaseClass0_V_14 + cor_phaseClass0_V_15);

assign tmp188_fu_2976_p2 = (cor_phaseClass0_V_13 + cor_phaseClass0_V_12);

assign tmp189_fu_3000_p2 = (tmp191_fu_2994_p2 + tmp190_fu_2988_p2);

assign tmp18_fu_910_p2 = (tmp20_fu_904_p2 + tmp19_fu_898_p2);

assign tmp190_fu_2988_p2 = (cor_phaseClass0_V_7 + cor_phaseClass0_V_5);

assign tmp191_fu_2994_p2 = (cor_phaseClass0_V_2 + cor_phaseClass0_V_0);

assign tmp19_fu_898_p2 = (cor_phaseClass14_V_14 + cor_phaseClass14_V_15);

assign tmp1_fu_704_p2 = (cor_phaseClass15_V_10 + cor_phaseClass15_V_11);

assign tmp20_fu_904_p2 = (cor_phaseClass14_V_13 + cor_phaseClass14_V_12);

assign tmp21_fu_928_p2 = (tmp23_fu_922_p2 + tmp22_fu_916_p2);

assign tmp22_fu_916_p2 = (cor_phaseClass14_V_7 + cor_phaseClass14_V_5);

assign tmp23_fu_922_p2 = (cor_phaseClass14_V_2 + cor_phaseClass14_V_0);

assign tmp24_fu_1012_p2 = (tmp26_fu_1006_p2 + tmp25_fu_1000_p2);

assign tmp25_fu_1000_p2 = (cor_phaseClass13_V_10 + cor_phaseClass13_V_11);

assign tmp26_fu_1006_p2 = (cor_phaseClass13_V_9 + cor_phaseClass13_V_8);

assign tmp27_fu_1030_p2 = (tmp29_fu_1024_p2 + tmp28_fu_1018_p2);

assign tmp28_fu_1018_p2 = (cor_phaseClass13_V_6 + cor_phaseClass13_V_4);

assign tmp29_fu_1024_p2 = (cor_phaseClass13_V_3 + cor_phaseClass13_V_1);

assign tmp2_fu_710_p2 = (cor_phaseClass15_V_9 + cor_phaseClass15_V_8);

assign tmp30_fu_1058_p2 = (tmp32_fu_1052_p2 + tmp31_fu_1046_p2);

assign tmp31_fu_1046_p2 = (cor_phaseClass13_V_14 + cor_phaseClass13_V_15);

assign tmp32_fu_1052_p2 = (cor_phaseClass13_V_13 + cor_phaseClass13_V_12);

assign tmp33_fu_1076_p2 = (tmp35_fu_1070_p2 + tmp34_fu_1064_p2);

assign tmp34_fu_1064_p2 = (cor_phaseClass13_V_7 + cor_phaseClass13_V_5);

assign tmp35_fu_1070_p2 = (cor_phaseClass13_V_2 + cor_phaseClass13_V_0);

assign tmp36_fu_1160_p2 = (tmp38_fu_1154_p2 + tmp37_fu_1148_p2);

assign tmp37_fu_1148_p2 = (cor_phaseClass12_V_10 + cor_phaseClass12_V_11);

assign tmp38_fu_1154_p2 = (cor_phaseClass12_V_9 + cor_phaseClass12_V_8);

assign tmp39_fu_1178_p2 = (tmp41_fu_1172_p2 + tmp40_fu_1166_p2);

assign tmp3_fu_734_p2 = (tmp5_fu_728_p2 + tmp4_fu_722_p2);

assign tmp40_fu_1166_p2 = (cor_phaseClass12_V_6 + cor_phaseClass12_V_4);

assign tmp41_fu_1172_p2 = (cor_phaseClass12_V_3 + cor_phaseClass12_V_1);

assign tmp42_fu_1206_p2 = (tmp44_fu_1200_p2 + tmp43_fu_1194_p2);

assign tmp43_fu_1194_p2 = (cor_phaseClass12_V_14 + cor_phaseClass12_V_15);

assign tmp44_fu_1200_p2 = (cor_phaseClass12_V_13 + cor_phaseClass12_V_12);

assign tmp45_fu_1224_p2 = (tmp47_fu_1218_p2 + tmp46_fu_1212_p2);

assign tmp46_fu_1212_p2 = (cor_phaseClass12_V_7 + cor_phaseClass12_V_5);

assign tmp47_fu_1218_p2 = (cor_phaseClass12_V_2 + cor_phaseClass12_V_0);

assign tmp48_fu_1308_p2 = (tmp50_fu_1302_p2 + tmp49_fu_1296_p2);

assign tmp49_fu_1296_p2 = (cor_phaseClass11_V_10 + cor_phaseClass11_V_11);

assign tmp4_fu_722_p2 = (cor_phaseClass15_V_6 + cor_phaseClass15_V_4);

assign tmp50_fu_1302_p2 = (cor_phaseClass11_V_9 + cor_phaseClass11_V_8);

assign tmp51_fu_1326_p2 = (tmp53_fu_1320_p2 + tmp52_fu_1314_p2);

assign tmp52_fu_1314_p2 = (cor_phaseClass11_V_6 + cor_phaseClass11_V_4);

assign tmp53_fu_1320_p2 = (cor_phaseClass11_V_3 + cor_phaseClass11_V_1);

assign tmp54_fu_1354_p2 = (tmp56_fu_1348_p2 + tmp55_fu_1342_p2);

assign tmp55_fu_1342_p2 = (cor_phaseClass11_V_14 + cor_phaseClass11_V_15);

assign tmp56_fu_1348_p2 = (cor_phaseClass11_V_13 + cor_phaseClass11_V_12);

assign tmp57_fu_1372_p2 = (tmp59_fu_1366_p2 + tmp58_fu_1360_p2);

assign tmp58_fu_1360_p2 = (cor_phaseClass11_V_7 + cor_phaseClass11_V_5);

assign tmp59_fu_1366_p2 = (cor_phaseClass11_V_2 + cor_phaseClass11_V_0);

assign tmp5_fu_728_p2 = (cor_phaseClass15_V_3 + cor_phaseClass15_V_1);

assign tmp60_fu_1456_p2 = (tmp62_fu_1450_p2 + tmp61_fu_1444_p2);

assign tmp61_fu_1444_p2 = (cor_phaseClass10_V_10 + cor_phaseClass10_V_11);

assign tmp62_fu_1450_p2 = (cor_phaseClass10_V_9 + cor_phaseClass10_V_8);

assign tmp63_fu_1474_p2 = (tmp65_fu_1468_p2 + tmp64_fu_1462_p2);

assign tmp64_fu_1462_p2 = (cor_phaseClass10_V_6 + cor_phaseClass10_V_4);

assign tmp65_fu_1468_p2 = (cor_phaseClass10_V_3 + cor_phaseClass10_V_1);

assign tmp66_fu_1502_p2 = (tmp68_fu_1496_p2 + tmp67_fu_1490_p2);

assign tmp67_fu_1490_p2 = (cor_phaseClass10_V_14 + cor_phaseClass10_V_15);

assign tmp68_fu_1496_p2 = (cor_phaseClass10_V_13 + cor_phaseClass10_V_12);

assign tmp69_fu_1520_p2 = (tmp71_fu_1514_p2 + tmp70_fu_1508_p2);

assign tmp6_fu_762_p2 = (tmp8_fu_756_p2 + tmp7_fu_750_p2);

assign tmp70_fu_1508_p2 = (cor_phaseClass10_V_7 + cor_phaseClass10_V_5);

assign tmp71_fu_1514_p2 = (cor_phaseClass10_V_2 + cor_phaseClass10_V_0);

assign tmp72_fu_1604_p2 = (tmp74_fu_1598_p2 + tmp73_fu_1592_p2);

assign tmp73_fu_1592_p2 = (cor_phaseClass9_V_10 + cor_phaseClass9_V_11);

assign tmp74_fu_1598_p2 = (cor_phaseClass9_V_9 + cor_phaseClass9_V_8);

assign tmp75_fu_1622_p2 = (tmp77_fu_1616_p2 + tmp76_fu_1610_p2);

assign tmp76_fu_1610_p2 = (cor_phaseClass9_V_6 + cor_phaseClass9_V_4);

assign tmp77_fu_1616_p2 = (cor_phaseClass9_V_3 + cor_phaseClass9_V_1);

assign tmp78_fu_1650_p2 = (tmp80_fu_1644_p2 + tmp79_fu_1638_p2);

assign tmp79_fu_1638_p2 = (cor_phaseClass9_V_14 + cor_phaseClass9_V_15);

assign tmp7_fu_750_p2 = (cor_phaseClass15_V_14 + cor_phaseClass15_V_15);

assign tmp80_fu_1644_p2 = (cor_phaseClass9_V_13 + cor_phaseClass9_V_12);

assign tmp81_fu_1668_p2 = (tmp83_fu_1662_p2 + tmp82_fu_1656_p2);

assign tmp82_fu_1656_p2 = (cor_phaseClass9_V_7 + cor_phaseClass9_V_5);

assign tmp83_fu_1662_p2 = (cor_phaseClass9_V_2 + cor_phaseClass9_V_0);

assign tmp84_fu_1752_p2 = (tmp86_fu_1746_p2 + tmp85_fu_1740_p2);

assign tmp85_fu_1740_p2 = (cor_phaseClass8_V_10 + cor_phaseClass8_V_11);

assign tmp86_fu_1746_p2 = (cor_phaseClass8_V_9 + cor_phaseClass8_V_8);

assign tmp87_fu_1770_p2 = (tmp89_fu_1764_p2 + tmp88_fu_1758_p2);

assign tmp88_fu_1758_p2 = (cor_phaseClass8_V_6 + cor_phaseClass8_V_4);

assign tmp89_fu_1764_p2 = (cor_phaseClass8_V_3 + cor_phaseClass8_V_1);

assign tmp8_fu_756_p2 = (cor_phaseClass15_V_13 + cor_phaseClass15_V_12);

assign tmp90_fu_1798_p2 = (tmp92_fu_1792_p2 + tmp91_fu_1786_p2);

assign tmp91_fu_1786_p2 = (cor_phaseClass8_V_14 + cor_phaseClass8_V_15);

assign tmp92_fu_1792_p2 = (cor_phaseClass8_V_13 + cor_phaseClass8_V_12);

assign tmp93_fu_1816_p2 = (tmp95_fu_1810_p2 + tmp94_fu_1804_p2);

assign tmp94_fu_1804_p2 = (cor_phaseClass8_V_7 + cor_phaseClass8_V_5);

assign tmp95_fu_1810_p2 = (cor_phaseClass8_V_2 + cor_phaseClass8_V_0);

assign tmp96_fu_1900_p2 = (tmp98_fu_1894_p2 + tmp97_fu_1888_p2);

assign tmp97_fu_1888_p2 = (cor_phaseClass7_V_10 + cor_phaseClass7_V_11);

assign tmp98_fu_1894_p2 = (cor_phaseClass7_V_9 + cor_phaseClass7_V_8);

assign tmp99_fu_1918_p2 = (tmp101_fu_1912_p2 + tmp100_fu_1906_p2);

assign tmp9_fu_780_p2 = (tmp11_fu_774_p2 + tmp10_fu_768_p2);

assign tmp_1_fu_3030_p3 = ((tmp_s_fu_3012_p2[0:0] === 1'b1) ? p_Val2_2_fu_3024_p2 : p_Val2_s_4_fu_3018_p2);

assign tmp_fu_716_p2 = (tmp2_fu_710_p2 + tmp1_fu_704_p2);

assign tmp_s_fu_3012_p2 = (($signed(ap_phi_reg_pp0_iter1_p_Val2_1_reg_603) > $signed(ap_phi_reg_pp0_iter1_p_Val2_s_reg_562)) ? 1'b1 : 1'b0);

endmodule //correlator
