Analysis & Synthesis report for FPGA_UART
Fri Sep 04 06:03:34 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Sep 04 06:03:33 2020          ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; FPGA_UART                                  ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; top                ; FPGA_UART          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Sep 04 06:03:16 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_UART -c FPGA_UART
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Error (10500): VHDL syntax error at SERIAL_COMMUNICATION_FPGA_BNO055_inst.vhd(1) near text "component";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_inst.vhd Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file serial_communication_fpga_bno055/serial_communication_fpga_bno055_inst.vhd
Error (10170): Verilog HDL syntax error at SERIAL_COMMUNICATION_FPGA_BNO055_inst.v(1) near text "(";  expecting ";" File: C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_inst.v Line: 1
Error (10839): Verilog HDL error at SERIAL_COMMUNICATION_FPGA_BNO055_inst.v(1): declaring global objects is a SystemVerilog feature File: C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055_inst.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file serial_communication_fpga_bno055/serial_communication_fpga_bno055_inst.v
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/serial_communication_fpga_bno055_bb.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055
Info (12021): Found 5 design units, including 5 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_uart.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_UART_tx
    Info (12023): Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx_stimulus_source
    Info (12023): Found entity 3: SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx
    Info (12023): Found entity 4: SERIAL_COMMUNICATION_FPGA_BNO055_UART_regs
    Info (12023): Found entity 5: SERIAL_COMMUNICATION_FPGA_BNO055_UART
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_pio.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_PIO
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_onchip_memory.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_test_bench.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_mult_cell.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk
Info (12021): Found 27 design units, including 27 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module
    Info (12023): Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module
    Info (12023): Found entity 3: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module
    Info (12023): Found entity 4: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module
    Info (12023): Found entity 5: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_b_module
    Info (12023): Found entity 6: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module
    Info (12023): Found entity 7: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module
    Info (12023): Found entity 8: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module
    Info (12023): Found entity 9: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_debug
    Info (12023): Found entity 10: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_break
    Info (12023): Found entity 11: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_xbrk
    Info (12023): Found entity 12: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dbrk
    Info (12023): Found entity 13: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace
    Info (12023): Found entity 14: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_td_mode
    Info (12023): Found entity 15: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace
    Info (12023): Found entity 16: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 17: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 18: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 19: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo
    Info (12023): Found entity 20: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_pib
    Info (12023): Found entity 21: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_im
    Info (12023): Found entity 22: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_performance_monitors
    Info (12023): Found entity 23: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_avalon_reg
    Info (12023): Found entity 24: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module
    Info (12023): Found entity 25: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem
    Info (12023): Found entity 26: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci
    Info (12023): Found entity 27: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux
Info (12021): Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0.v
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_irq_mapper.sv
    Info (12023): Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Error (10228): Verilog HDL error at SERIAL_COMMUNICATION_FPGA_BNO055.v(6): module "SERIAL_COMMUNICATION_FPGA_BNO055" cannot be declared more than once File: C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v Line: 6
Info (10499): HDL info at SERIAL_COMMUNICATION_FPGA_BNO055_bb.v(2): see declaration for object "SERIAL_COMMUNICATION_FPGA_BNO055"
Info (12021): Found 0 design units, including 0 entities, in source file serial_communication_fpga_bno055/synthesis/serial_communication_fpga_bno055.v
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top
Info (144001): Generated suppressed messages file C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/output_files/FPGA_UART.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings
    Error: Peak virtual memory: 4856 megabytes
    Error: Processing ended: Fri Sep 04 06:03:34 2020
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/output_files/FPGA_UART.map.smsg.


