// Seed: 1248184475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout tri0 id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
  logic [-1  &  1 : 1] id_14;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    input wand id_3,
    input uwire id_4
    , id_17,
    input supply0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input tri1 id_9,
    output wire id_10,
    input wire id_11,
    input tri0 id_12,
    input wire id_13,
    input wire id_14,
    output wand id_15
);
  assign id_7 = -1;
  assign id_2 = -1 - 1'b0;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  assign modCall_1.id_4 = 0;
  tri0 id_18 = 1;
  assign id_0 = id_12;
endmodule
