\hypertarget{glm_8hh_source}{}\doxysection{glm.\+hh}
\label{glm_8hh_source}\index{glm.hh@{glm.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::intel::glm\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} glm : uint64\_t \{}
\DoxyCodeLine{00005         ICACHE = 0x80, \textcolor{comment}{// References per ICache line that are available in the ICache (hit). This event counts differently than Intel processors based on Silvermont microarchitecture}}
\DoxyCodeLine{00006         ICACHE\_\_MASK\_\_GLM\_ICACHE\_\_HIT = 0x0100, \textcolor{comment}{// References per ICache line that are available in the ICache (hit). This event counts differently than Intel processors based on Silvermont microarchitecture}}
\DoxyCodeLine{00007         ICACHE\_\_MASK\_\_GLM\_ICACHE\_\_MISSES = 0x0200, \textcolor{comment}{// References per ICache line that are not available in the ICache (miss). This event counts differently than Intel processors based on Silvermont microarchitecture}}
\DoxyCodeLine{00008         ICACHE\_\_MASK\_\_GLM\_ICACHE\_\_ACCESSES = 0x0300, \textcolor{comment}{// References per ICache line. This event counts differently than Intel processors based on Silvermont microarchitecture}}
\DoxyCodeLine{00009         L2\_REJECT\_XQ = 0x30, \textcolor{comment}{// Requests rejected by the XQ}}
\DoxyCodeLine{00010         L2\_REJECT\_XQ\_\_MASK\_\_GLM\_L2\_REJECT\_XQ\_\_ALL = 0x0000, \textcolor{comment}{// Requests rejected by the XQ}}
\DoxyCodeLine{00011         HW\_INTERRUPTS = 0xcb, \textcolor{comment}{// Hardware interrupts received}}
\DoxyCodeLine{00012         HW\_INTERRUPTS\_\_MASK\_\_GLM\_HW\_INTERRUPTS\_\_RECEIVED = 0x0100, \textcolor{comment}{// Hardware interrupts received}}
\DoxyCodeLine{00013         HW\_INTERRUPTS\_\_MASK\_\_GLM\_HW\_INTERRUPTS\_\_PENDING\_AND\_MASKED = 0x0400, \textcolor{comment}{// Cycles pending interrupts are masked}}
\DoxyCodeLine{00014         BR\_MISP\_RETIRED = 0xc5, \textcolor{comment}{// Retired mispredicted branch instructions (Precise Event)}}
\DoxyCodeLine{00015         BR\_MISP\_RETIRED\_\_MASK\_\_GLM\_BR\_MISP\_RETIRED\_\_ALL\_BRANCHES = 0x0000, \textcolor{comment}{// Retired mispredicted branch instructions (Precise Event)}}
\DoxyCodeLine{00016         BR\_MISP\_RETIRED\_\_MASK\_\_GLM\_BR\_MISP\_RETIRED\_\_JCC = 0x7e00, \textcolor{comment}{// Retired mispredicted conditional branch instructions (Precise Event)}}
\DoxyCodeLine{00017         BR\_MISP\_RETIRED\_\_MASK\_\_GLM\_BR\_MISP\_RETIRED\_\_TAKEN\_JCC = 0xfe00, \textcolor{comment}{// Retired mispredicted conditional branch instructions that were taken (Precise Event)}}
\DoxyCodeLine{00018         BR\_MISP\_RETIRED\_\_MASK\_\_GLM\_BR\_MISP\_RETIRED\_\_IND\_CALL = 0xfb00, \textcolor{comment}{// Retired mispredicted near indirect call instructions (Precise Event)}}
\DoxyCodeLine{00019         BR\_MISP\_RETIRED\_\_MASK\_\_GLM\_BR\_MISP\_RETIRED\_\_RETURN = 0xf700, \textcolor{comment}{// Retired mispredicted near return instructions (Precise Event)}}
\DoxyCodeLine{00020         BR\_MISP\_RETIRED\_\_MASK\_\_GLM\_BR\_MISP\_RETIRED\_\_NON\_RETURN\_IND = 0xeb00, \textcolor{comment}{// Retired mispredicted instructions of near indirect Jmp or near indirect call (Precise Event)}}
\DoxyCodeLine{00021         DECODE\_RESTRICTION = 0xe9, \textcolor{comment}{// Decode restrictions due to predicting wrong instruction length}}
\DoxyCodeLine{00022         DECODE\_RESTRICTION\_\_MASK\_\_GLM\_DECODE\_RESTRICTION\_\_PREDECODE\_WRONG = 0x0100, \textcolor{comment}{// Decode restrictions due to predicting wrong instruction length}}
\DoxyCodeLine{00023         MISALIGN\_MEM\_REF = 0x13, \textcolor{comment}{// Load uops that split a page (Precise Event)}}
\DoxyCodeLine{00024         MISALIGN\_MEM\_REF\_\_MASK\_\_GLM\_MISALIGN\_MEM\_REF\_\_LOAD\_PAGE\_SPLIT = 0x0200, \textcolor{comment}{// Load uops that split a page (Precise Event)}}
\DoxyCodeLine{00025         MISALIGN\_MEM\_REF\_\_MASK\_\_GLM\_MISALIGN\_MEM\_REF\_\_STORE\_PAGE\_SPLIT = 0x0400, \textcolor{comment}{// Store uops that split a page (Precise Event)}}
\DoxyCodeLine{00026         INST\_RETIRED = 0xc0, \textcolor{comment}{// Instructions retired (Precise Event)}}
\DoxyCodeLine{00027         INST\_RETIRED\_\_MASK\_\_GLM\_INST\_RETIRED\_\_ANY\_P = 0x0000, \textcolor{comment}{// Counts the number of instructions that retire execution. For instructions that consist of multiple uops}}
\DoxyCodeLine{00028         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Number of instructions retired}}
\DoxyCodeLine{00029         ISSUE\_SLOTS\_NOT\_CONSUMED = 0xca, \textcolor{comment}{// Unfilled issue slots per cycle because of a full resource in the backend}}
\DoxyCodeLine{00030         ISSUE\_SLOTS\_NOT\_CONSUMED\_\_MASK\_\_GLM\_ISSUE\_SLOTS\_NOT\_CONSUMED\_\_RESOURCE\_FULL = 0x0100, \textcolor{comment}{// Unfilled issue slots per cycle because of a full resource in the backend}}
\DoxyCodeLine{00031         ISSUE\_SLOTS\_NOT\_CONSUMED\_\_MASK\_\_GLM\_ISSUE\_SLOTS\_NOT\_CONSUMED\_\_RECOVERY = 0x0200, \textcolor{comment}{// Unfilled issue slots per cycle to recover}}
\DoxyCodeLine{00032         ISSUE\_SLOTS\_NOT\_CONSUMED\_\_MASK\_\_GLM\_ISSUE\_SLOTS\_NOT\_CONSUMED\_\_ANY = 0x0000, \textcolor{comment}{// Unfilled issue slots per cycle}}
\DoxyCodeLine{00033         ITLB = 0x81, \textcolor{comment}{// ITLB misses}}
\DoxyCodeLine{00034         ITLB\_\_MASK\_\_GLM\_ITLB\_\_MISS = 0x0400, \textcolor{comment}{// ITLB misses}}
\DoxyCodeLine{00035         LONGEST\_LAT\_CACHE = 0x2e, \textcolor{comment}{// L2 cache requests}}
\DoxyCodeLine{00036         LONGEST\_LAT\_CACHE\_\_MASK\_\_GLM\_LONGEST\_LAT\_CACHE\_\_REFERENCE = 0x4f00, \textcolor{comment}{// L2 cache requests}}
\DoxyCodeLine{00037         LONGEST\_LAT\_CACHE\_\_MASK\_\_GLM\_LONGEST\_LAT\_CACHE\_\_MISS = 0x4100, \textcolor{comment}{// L2 cache request misses}}
\DoxyCodeLine{00038         MEM\_LOAD\_UOPS\_RETIRED = 0xd1, \textcolor{comment}{// Load uops retired that hit L1 data cache (Precise Event)}}
\DoxyCodeLine{00039         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_LOAD\_UOPS\_RETIRED\_\_L1\_HIT = 0x0100, \textcolor{comment}{// Load uops retired that hit L1 data cache (Precise Event)}}
\DoxyCodeLine{00040         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_LOAD\_UOPS\_RETIRED\_\_L1\_MISS = 0x0800, \textcolor{comment}{// Load uops retired that missed L1 data cache (Precise Event)}}
\DoxyCodeLine{00041         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_LOAD\_UOPS\_RETIRED\_\_L2\_HIT = 0x0200, \textcolor{comment}{// Load uops retired that hit L2 (Precise Event)}}
\DoxyCodeLine{00042         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_LOAD\_UOPS\_RETIRED\_\_L2\_MISS = 0x1000, \textcolor{comment}{// Load uops retired that missed L2 (Precise Event)}}
\DoxyCodeLine{00043         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_LOAD\_UOPS\_RETIRED\_\_HITM = 0x2000, \textcolor{comment}{// Memory uop retired where cross core or cross module HITM occurred (Precise Event)}}
\DoxyCodeLine{00044         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_LOAD\_UOPS\_RETIRED\_\_WCB\_HIT = 0x4000, \textcolor{comment}{// Loads retired that hit WCB (Precise Event)}}
\DoxyCodeLine{00045         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_LOAD\_UOPS\_RETIRED\_\_DRAM\_HIT = 0x8000, \textcolor{comment}{// Loads retired that came from DRAM (Precise Event)}}
\DoxyCodeLine{00046         LD\_BLOCKS = 0x03, \textcolor{comment}{// Loads blocked (Precise Event)}}
\DoxyCodeLine{00047         LD\_BLOCKS\_\_MASK\_\_GLM\_LD\_BLOCKS\_\_ALL\_BLOCK = 0x1000, \textcolor{comment}{// Loads blocked (Precise Event)}}
\DoxyCodeLine{00048         LD\_BLOCKS\_\_MASK\_\_GLM\_LD\_BLOCKS\_\_UTLB\_MISS = 0x0800, \textcolor{comment}{// Loads blocked because address in not in the UTLB (Precise Event)}}
\DoxyCodeLine{00049         LD\_BLOCKS\_\_MASK\_\_GLM\_LD\_BLOCKS\_\_STORE\_FORWARD = 0x0200, \textcolor{comment}{// Loads blocked due to store forward restriction (Precise Event)}}
\DoxyCodeLine{00050         LD\_BLOCKS\_\_MASK\_\_GLM\_LD\_BLOCKS\_\_DATA\_UNKNOWN = 0x0100, \textcolor{comment}{// Loads blocked due to store data not ready (Precise Event)}}
\DoxyCodeLine{00051         LD\_BLOCKS\_\_MASK\_\_GLM\_LD\_BLOCKS\_\_4K\_ALIAS = 0x0400, \textcolor{comment}{// Loads blocked because address has 4k partial address false dependence (Precise Event)}}
\DoxyCodeLine{00052         DL1 = 0x51, \textcolor{comment}{// L1 Cache evictions for dirty data}}
\DoxyCodeLine{00053         DL1\_\_MASK\_\_GLM\_DL1\_\_DIRTY\_EVICTION = 0x0100, \textcolor{comment}{// L1 Cache evictions for dirty data}}
\DoxyCodeLine{00054         CYCLES\_DIV\_BUSY = 0xcd, \textcolor{comment}{// Cycles a divider is busy}}
\DoxyCodeLine{00055         CYCLES\_DIV\_BUSY\_\_MASK\_\_GLM\_CYCLES\_DIV\_BUSY\_\_ALL = 0x0000, \textcolor{comment}{// Cycles a divider is busy}}
\DoxyCodeLine{00056         CYCLES\_DIV\_BUSY\_\_MASK\_\_GLM\_CYCLES\_DIV\_BUSY\_\_IDIV = 0x0100, \textcolor{comment}{// Cycles the integer divide unit is busy}}
\DoxyCodeLine{00057         CYCLES\_DIV\_BUSY\_\_MASK\_\_GLM\_CYCLES\_DIV\_BUSY\_\_FPDIV = 0x0200, \textcolor{comment}{// Cycles the FP divide unit is busy}}
\DoxyCodeLine{00058         MS\_DECODED = 0xe7, \textcolor{comment}{// MS decode starts}}
\DoxyCodeLine{00059         MS\_DECODED\_\_MASK\_\_GLM\_MS\_DECODED\_\_MS\_ENTRY = 0x0100, \textcolor{comment}{// MS decode starts}}
\DoxyCodeLine{00060         UOPS\_RETIRED = 0xc2, \textcolor{comment}{// Uops retired (Precise Event)}}
\DoxyCodeLine{00061         UOPS\_RETIRED\_\_MASK\_\_GLM\_UOPS\_RETIRED\_\_ANY = 0x0000, \textcolor{comment}{// Uops retired (Precise Event)}}
\DoxyCodeLine{00062         UOPS\_RETIRED\_\_MASK\_\_GLM\_UOPS\_RETIRED\_\_MS = 0x0100, \textcolor{comment}{// MS uops retired (Precise Event)}}
\DoxyCodeLine{00063         OFFCORE\_RESPONSE\_1 = 0x2b7, \textcolor{comment}{// Offcore response event (must provide at least one request type and either any\_response or any combination of supplier + snoop)}}
\DoxyCodeLine{00064         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_DMND\_DATA\_RD = 1ULL << (0 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00065         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_DMND\_RFO = 1ULL << (1 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches}}
\DoxyCodeLine{00066         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_DMND\_CODE\_RD = 1ULL << (2 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00067         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_WB = 1ULL << (3 + 8), \textcolor{comment}{// Request: number of writebacks (modified to exclusive) transactions}}
\DoxyCodeLine{00068         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_PF\_DATA\_RD = 1ULL << (4 + 8), \textcolor{comment}{// Request: number of data cacheline reads generated by L2 prefetcher}}
\DoxyCodeLine{00069         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_PF\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Request: number of RFO requests generated by L2 prefetcher}}
\DoxyCodeLine{00070         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_PARTIAL\_READS = 1ULL << (7 + 8), \textcolor{comment}{// Request: number of partil reads}}
\DoxyCodeLine{00071         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_PARTIAL\_WRITES = 1ULL << (8 + 8), \textcolor{comment}{// Request: number of partial writes}}
\DoxyCodeLine{00072         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_UC\_CODE\_READS = 1ULL << (9 + 8), \textcolor{comment}{// Request: number of uncached code reads}}
\DoxyCodeLine{00073         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_BUS\_LOCKS = 1ULL << (10 + 8), \textcolor{comment}{// Request: number of bus lock and split lock requests}}
\DoxyCodeLine{00074         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_FULL\_STRM\_ST = 1ULL << (11 + 8), \textcolor{comment}{// Request: number of streaming store requests for full cacheline}}
\DoxyCodeLine{00075         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_SW\_PF = 1ULL << (12 + 8), \textcolor{comment}{// Request: number of cacheline requests due to software prefetch}}
\DoxyCodeLine{00076         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_PF\_L1\_DATA\_RD = 1ULL << (13 + 8), \textcolor{comment}{// Request: number of data cacheline reads generated by L1 data prefetcher}}
\DoxyCodeLine{00077         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_PARTIAL\_STRM\_ST = 1ULL << (14 + 8), \textcolor{comment}{// Request: number of streaming store requests for partial cacheline}}
\DoxyCodeLine{00078         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_STRM\_ST = (1ULL << (14 + 8)) | (1ULL << (11+8)), \textcolor{comment}{// Request: number of streaming store requests for partial or full cacheline}}
\DoxyCodeLine{00079         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_ANY\_REQUEST = 1ULL << (15 + 8), \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00080         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_ANY\_PF\_DATA\_RD = (1ULL << (4+8)) | (1ULL << (12+8)) | (1ULL << (13+8)), \textcolor{comment}{// Request: number of prefetch data reads}}
\DoxyCodeLine{00081         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_ANY\_RFO = (1ULL << (1+8)) | (1ULL << (5+8)), \textcolor{comment}{// Request: number of RFO}}
\DoxyCodeLine{00082         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_ANY\_RESPONSE = 1ULL << (16 + 8), \textcolor{comment}{// Response: any response type}}
\DoxyCodeLine{00083         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_L2\_HIT = 1ULL << (18 + 8), \textcolor{comment}{// Supplier: counts L2 hits}}
\DoxyCodeLine{00084         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_L2\_MISS\_SNP\_MISS\_OR\_NO\_SNOOP\_NEEDED = 1ULL << (33 + 8), \textcolor{comment}{// Snoop: counts number true misses to this processor module for which a snoop request missed the other processor module or no snoop was needed}}
\DoxyCodeLine{00085         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_L2\_MISS\_HIT\_OTHER\_CORE\_NO\_FWD = 1ULL << (34 + 8), \textcolor{comment}{// Snoop: counts number of times a snoop request hits the other processor module but no data forwarding is needed}}
\DoxyCodeLine{00086         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_L2\_MISS\_HITM\_OTHER\_CORE = 1ULL << (36 + 8), \textcolor{comment}{// Snoop: counts number of times a snoop request hits in the other processor module or other core's L1 where a modified copy (M-\/state) is found}}
\DoxyCodeLine{00087         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_L2\_MISS\_SNP\_NON\_DRAM = 1ULL << (37 + 8), \textcolor{comment}{// Snoop:  counts number of times target was a non-\/DRAM system address. This includes MMIO transactions}}
\DoxyCodeLine{00088         OFFCORE\_RESPONSE\_1\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_1\_\_L2\_MISS\_SNP\_ANY = 0xfULL << (33 + 8), \textcolor{comment}{// Snoop: any snoop reason}}
\DoxyCodeLine{00089         MACHINE\_CLEARS = 0xc3, \textcolor{comment}{// Self-\/Modifying Code detected}}
\DoxyCodeLine{00090         MACHINE\_CLEARS\_\_MASK\_\_GLM\_MACHINE\_CLEARS\_\_SMC = 0x0100, \textcolor{comment}{// Self-\/Modifying Code detected}}
\DoxyCodeLine{00091         MACHINE\_CLEARS\_\_MASK\_\_GLM\_MACHINE\_CLEARS\_\_MEMORY\_ORDERING = 0x0200, \textcolor{comment}{// Machine cleas due to memory ordering issue}}
\DoxyCodeLine{00092         MACHINE\_CLEARS\_\_MASK\_\_GLM\_MACHINE\_CLEARS\_\_FP\_ASSIST = 0x0400, \textcolor{comment}{// Machine clears due to FP assists}}
\DoxyCodeLine{00093         MACHINE\_CLEARS\_\_MASK\_\_GLM\_MACHINE\_CLEARS\_\_DISAMBIGUATION = 0x0800, \textcolor{comment}{// Machine clears due to memory disambiguation}}
\DoxyCodeLine{00094         MACHINE\_CLEARS\_\_MASK\_\_GLM\_MACHINE\_CLEARS\_\_ALL = 0x0000, \textcolor{comment}{// All machine clears}}
\DoxyCodeLine{00095         BR\_INST\_RETIRED = 0xc4, \textcolor{comment}{// Retired branch instructions (Precise Event)}}
\DoxyCodeLine{00096         BR\_INST\_RETIRED\_\_MASK\_\_GLM\_BR\_INST\_RETIRED\_\_ALL\_BRANCHES = 0x0000, \textcolor{comment}{// Retired branch instructions (Precise Event)}}
\DoxyCodeLine{00097         BR\_INST\_RETIRED\_\_MASK\_\_GLM\_BR\_INST\_RETIRED\_\_ALL\_TAKEN\_BRANCHES = 0x8000, \textcolor{comment}{// Retired branch instructions (Precise Event)}}
\DoxyCodeLine{00098         BR\_INST\_RETIRED\_\_MASK\_\_GLM\_BR\_INST\_RETIRED\_\_JCC = 0x7e00, \textcolor{comment}{// Retired conditional branch instructions (Precise Event)}}
\DoxyCodeLine{00099         BR\_INST\_RETIRED\_\_MASK\_\_GLM\_BR\_INST\_RETIRED\_\_TAKEN\_JCC = 0xfe00, \textcolor{comment}{// Retired conditional branch instructions that were taken (Precise Event)}}
\DoxyCodeLine{00100         BR\_INST\_RETIRED\_\_MASK\_\_GLM\_BR\_INST\_RETIRED\_\_CALL = 0xf900, \textcolor{comment}{// Retired near call instructions (Precise Event)}}
\DoxyCodeLine{00101         BR\_INST\_RETIRED\_\_MASK\_\_GLM\_BR\_INST\_RETIRED\_\_REL\_CALL = 0xfd00, \textcolor{comment}{// Retired near relative call instructions (Precise Event)}}
\DoxyCodeLine{00102         BR\_INST\_RETIRED\_\_MASK\_\_GLM\_BR\_INST\_RETIRED\_\_IND\_CALL = 0xfb00, \textcolor{comment}{// Retired near indirect call instructions (Precise Event)}}
\DoxyCodeLine{00103         BR\_INST\_RETIRED\_\_MASK\_\_GLM\_BR\_INST\_RETIRED\_\_RETURN = 0xf700, \textcolor{comment}{// Retired near return instructions (Precise Event)}}
\DoxyCodeLine{00104         BR\_INST\_RETIRED\_\_MASK\_\_GLM\_BR\_INST\_RETIRED\_\_NON\_RETURN\_IND = 0xeb00, \textcolor{comment}{// Retired instructions of near indirect Jmp or call (Precise Event)}}
\DoxyCodeLine{00105         BR\_INST\_RETIRED\_\_MASK\_\_GLM\_BR\_INST\_RETIRED\_\_FAR\_BRANCH = 0xbf00, \textcolor{comment}{// Retired far branch instructions (Precise Event)}}
\DoxyCodeLine{00106         FETCH\_STALL = 0x86, \textcolor{comment}{// Cycles where code-\/fetch is stalled and an ICache miss is outstanding.  This is not the same as an ICache Miss}}
\DoxyCodeLine{00107         FETCH\_STALL\_\_MASK\_\_GLM\_FETCH\_STALL\_\_ICACHE\_FILL\_PENDING\_CYCLES = 0x0200, \textcolor{comment}{// Cycles where code-\/fetch is stalled and an ICache miss is outstanding.  This is not the same as an ICache Miss}}
\DoxyCodeLine{00108         UOPS\_NOT\_DELIVERED = 0x9c, \textcolor{comment}{// Uops requested but not-\/delivered to the back-\/end per cycle}}
\DoxyCodeLine{00109         UOPS\_NOT\_DELIVERED\_\_MASK\_\_GLM\_UOPS\_NOT\_DELIVERED\_\_ANY = 0x0000, \textcolor{comment}{// Uops requested but not-\/delivered to the back-\/end per cycle}}
\DoxyCodeLine{00110         MISPREDICTED\_BRANCH\_RETIRED = 0xc5, \textcolor{comment}{// Number of mispredicted branch instructions retired}}
\DoxyCodeLine{00111         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// Number of instructions retired}}
\DoxyCodeLine{00112         MEM\_UOPS\_RETIRED = 0xd0, \textcolor{comment}{// Load uops retired (Precise Event)}}
\DoxyCodeLine{00113         MEM\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_UOPS\_RETIRED\_\_ALL\_LOADS = 0x8100, \textcolor{comment}{// Load uops retired (Precise Event)}}
\DoxyCodeLine{00114         MEM\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_UOPS\_RETIRED\_\_ALL\_STORES = 0x8200, \textcolor{comment}{// Store uops retired (Precise Event)}}
\DoxyCodeLine{00115         MEM\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_UOPS\_RETIRED\_\_ALL = 0x8300, \textcolor{comment}{// Memory uops retired (Precise Event)}}
\DoxyCodeLine{00116         MEM\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_UOPS\_RETIRED\_\_DTLB\_MISS\_LOADS = 0x1100, \textcolor{comment}{// Load uops retired that missed the DTLB (Precise Event)}}
\DoxyCodeLine{00117         MEM\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_UOPS\_RETIRED\_\_DTLB\_MISS\_STORES = 0x1200, \textcolor{comment}{// Store uops retired that missed the DTLB (Precise Event)}}
\DoxyCodeLine{00118         MEM\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_UOPS\_RETIRED\_\_DTLB\_MISS = 0x1300, \textcolor{comment}{// Memory uops retired that missed the DTLB (Precise Event)}}
\DoxyCodeLine{00119         MEM\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_UOPS\_RETIRED\_\_LOCK\_LOADS = 0x2100, \textcolor{comment}{// Locked load uops retired (Precise Event)}}
\DoxyCodeLine{00120         MEM\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_UOPS\_RETIRED\_\_SPLIT\_LOADS = 0x4100, \textcolor{comment}{// Load uops retired that split a cache-\/line (Precise Event)}}
\DoxyCodeLine{00121         MEM\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_UOPS\_RETIRED\_\_SPLIT\_STORES = 0x4200, \textcolor{comment}{// Stores uops retired that split a cache-\/line (Precise Event)}}
\DoxyCodeLine{00122         MEM\_UOPS\_RETIRED\_\_MASK\_\_GLM\_MEM\_UOPS\_RETIRED\_\_SPLIT = 0x4300, \textcolor{comment}{// Memory uops retired that split a cache-\/line (Precise Event)}}
\DoxyCodeLine{00123         UOPS\_ISSUED = 0x0e, \textcolor{comment}{// Uops issued to the back end per cycle}}
\DoxyCodeLine{00124         UOPS\_ISSUED\_\_MASK\_\_GLM\_UOPS\_ISSUED\_\_ANY = 0x0000, \textcolor{comment}{// Uops issued to the back end per cycle}}
\DoxyCodeLine{00125         OFFCORE\_RESPONSE\_0 = 0x1b7, \textcolor{comment}{// Offcore response event (must provide at least one request type and either any\_response or any combination of supplier + snoop)}}
\DoxyCodeLine{00126         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_DMND\_DATA\_RD = 1ULL << (0 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00127         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_DMND\_RFO = 1ULL << (1 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches}}
\DoxyCodeLine{00128         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_DMND\_CODE\_RD = 1ULL << (2 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00129         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_WB = 1ULL << (3 + 8), \textcolor{comment}{// Request: number of writebacks (modified to exclusive) transactions}}
\DoxyCodeLine{00130         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_PF\_DATA\_RD = 1ULL << (4 + 8), \textcolor{comment}{// Request: number of data cacheline reads generated by L2 prefetcher}}
\DoxyCodeLine{00131         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_PF\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Request: number of RFO requests generated by L2 prefetcher}}
\DoxyCodeLine{00132         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_PARTIAL\_READS = 1ULL << (7 + 8), \textcolor{comment}{// Request: number of partil reads}}
\DoxyCodeLine{00133         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_PARTIAL\_WRITES = 1ULL << (8 + 8), \textcolor{comment}{// Request: number of partial writes}}
\DoxyCodeLine{00134         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_UC\_CODE\_READS = 1ULL << (9 + 8), \textcolor{comment}{// Request: number of uncached code reads}}
\DoxyCodeLine{00135         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_BUS\_LOCKS = 1ULL << (10 + 8), \textcolor{comment}{// Request: number of bus lock and split lock requests}}
\DoxyCodeLine{00136         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_FULL\_STRM\_ST = 1ULL << (11 + 8), \textcolor{comment}{// Request: number of streaming store requests for full cacheline}}
\DoxyCodeLine{00137         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_SW\_PF = 1ULL << (12 + 8), \textcolor{comment}{// Request: number of cacheline requests due to software prefetch}}
\DoxyCodeLine{00138         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_PF\_L1\_DATA\_RD = 1ULL << (13 + 8), \textcolor{comment}{// Request: number of data cacheline reads generated by L1 data prefetcher}}
\DoxyCodeLine{00139         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_PARTIAL\_STRM\_ST = 1ULL << (14 + 8), \textcolor{comment}{// Request: number of streaming store requests for partial cacheline}}
\DoxyCodeLine{00140         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_STRM\_ST = (1ULL << (14 + 8)) | (1ULL << (11+8)), \textcolor{comment}{// Request: number of streaming store requests for partial or full cacheline}}
\DoxyCodeLine{00141         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_ANY\_REQUEST = 1ULL << (15 + 8), \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00142         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_ANY\_PF\_DATA\_RD = (1ULL << (4+8)) | (1ULL << (12+8)) | (1ULL << (13+8)), \textcolor{comment}{// Request: number of prefetch data reads}}
\DoxyCodeLine{00143         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_ANY\_RFO = (1ULL << (1+8)) | (1ULL << (5+8)), \textcolor{comment}{// Request: number of RFO}}
\DoxyCodeLine{00144         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_ANY\_RESPONSE = 1ULL << (16 + 8), \textcolor{comment}{// Response: any response type}}
\DoxyCodeLine{00145         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_L2\_HIT = 1ULL << (18 + 8), \textcolor{comment}{// Supplier: counts L2 hits}}
\DoxyCodeLine{00146         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_L2\_MISS\_SNP\_MISS\_OR\_NO\_SNOOP\_NEEDED = 1ULL << (33 + 8), \textcolor{comment}{// Snoop: counts number true misses to this processor module for which a snoop request missed the other processor module or no snoop was needed}}
\DoxyCodeLine{00147         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_L2\_MISS\_HIT\_OTHER\_CORE\_NO\_FWD = 1ULL << (34 + 8), \textcolor{comment}{// Snoop: counts number of times a snoop request hits the other processor module but no data forwarding is needed}}
\DoxyCodeLine{00148         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_L2\_MISS\_HITM\_OTHER\_CORE = 1ULL << (36 + 8), \textcolor{comment}{// Snoop: counts number of times a snoop request hits in the other processor module or other core's L1 where a modified copy (M-\/state) is found}}
\DoxyCodeLine{00149         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_L2\_MISS\_SNP\_NON\_DRAM = 1ULL << (37 + 8), \textcolor{comment}{// Snoop:  counts number of times target was a non-\/DRAM system address. This includes MMIO transactions}}
\DoxyCodeLine{00150         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_L2\_MISS\_SNP\_ANY = 0x1bULL << (33 + 8), \textcolor{comment}{// Snoop: any snoop reason}}
\DoxyCodeLine{00151         OFFCORE\_RESPONSE\_0\_\_MASK\_\_GLM\_OFFCORE\_RESPONSE\_0\_\_OUTSTANDING = 1ULL << (38 + 8), \textcolor{comment}{// Outstanding request:  counts weighted cycles of outstanding offcore requests of the request type specified in the bits 15:0 of offcore\_response from the time the XQ receives the request and any response received. Bits 37:16 must be set to 0. This is only available for offcore\_response\_0}}
\DoxyCodeLine{00152         UNHALTED\_REFERENCE\_CYCLES = 0x0300, \textcolor{comment}{// Unhalted reference cycles. Ticks at constant reference frequency}}
\DoxyCodeLine{00153         BRANCH\_INSTRUCTIONS\_RETIRED = 0xc4, \textcolor{comment}{// Number of branch instructions retired}}
\DoxyCodeLine{00154         CORE\_REJECT\_L2Q = 0x31, \textcolor{comment}{// Requests rejected by the L2Q}}
\DoxyCodeLine{00155         CORE\_REJECT\_L2Q\_\_MASK\_\_GLM\_CORE\_REJECT\_L2Q\_\_ALL = 0x0000, \textcolor{comment}{// Requests rejected by the L2Q}}
\DoxyCodeLine{00156         PAGE\_WALKS = 0x05, \textcolor{comment}{// Duration of D-\/side page-\/walks in cycles}}
\DoxyCodeLine{00157         PAGE\_WALKS\_\_MASK\_\_GLM\_PAGE\_WALKS\_\_D\_SIDE\_CYCLES = 0x0100, \textcolor{comment}{// Duration of D-\/side page-\/walks in cycles}}
\DoxyCodeLine{00158         PAGE\_WALKS\_\_MASK\_\_GLM\_PAGE\_WALKS\_\_I\_SIDE\_CYCLES = 0x0200, \textcolor{comment}{// Duration of I-\/side pagewalks in cycles}}
\DoxyCodeLine{00159         PAGE\_WALKS\_\_MASK\_\_GLM\_PAGE\_WALKS\_\_CYCLES = 0x0300, \textcolor{comment}{// Duration of page-\/walks in cycles}}
\DoxyCodeLine{00160         BACLEARS = 0xe6, \textcolor{comment}{// BACLEARs asserted for any branch type}}
\DoxyCodeLine{00161         BACLEARS\_\_MASK\_\_GLM\_BACLEARS\_\_ALL = 0x0100, \textcolor{comment}{// BACLEARs asserted for any branch type}}
\DoxyCodeLine{00162         BACLEARS\_\_MASK\_\_GLM\_BACLEARS\_\_RETURN = 0x0800, \textcolor{comment}{// BACLEARs asserted for return branch}}
\DoxyCodeLine{00163         BACLEARS\_\_MASK\_\_GLM\_BACLEARS\_\_COND = 0x1000, \textcolor{comment}{// BACLEARs asserted for conditional branch}}
\DoxyCodeLine{00164         CPU\_CLK\_UNHALTED = 0x00, \textcolor{comment}{// Core cycles when core is not halted  (Fixed event)}}
\DoxyCodeLine{00165         CPU\_CLK\_UNHALTED\_\_MASK\_\_GLM\_CPU\_CLK\_UNHALTED\_\_CORE = 0x0200, \textcolor{comment}{// Core cycles when core is not halted  (Fixed event)}}
\DoxyCodeLine{00166         CPU\_CLK\_UNHALTED\_\_MASK\_\_GLM\_CPU\_CLK\_UNHALTED\_\_REF\_TSC = 0x0300, \textcolor{comment}{// Reference cycles when core is not halted  (Fixed event)}}
\DoxyCodeLine{00167         CPU\_CLK\_UNHALTED\_\_MASK\_\_GLM\_CPU\_CLK\_UNHALTED\_\_CORE\_P = 0x0000, \textcolor{comment}{// Core cycles when core is not halted}}
\DoxyCodeLine{00168         CPU\_CLK\_UNHALTED\_\_MASK\_\_GLM\_CPU\_CLK\_UNHALTED\_\_REF = 0x0100, \textcolor{comment}{// Reference cycles when core is not halted}}
\DoxyCodeLine{00169         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Core clock cycles whenever the clock signal on the specific core is running (not halted)}}
\DoxyCodeLine{00170         }
\DoxyCodeLine{00171     \};}
\DoxyCodeLine{00172 \};}
\DoxyCodeLine{00173 }
\DoxyCodeLine{00174 \textcolor{keyword}{namespace }glm = optkit::intel::glm;}

\end{DoxyCode}
