#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr  6 16:44:09 2025
# Process ID         : 46923
# Current directory  : /home/emre/projectZed
# Command line       : vivado projectZed.xpr
# Log file           : /home/emre/projectZed/vivado.log
# Journal file       : /home/emre/projectZed/vivado.jou
# Running On         : emre-Ubuntu
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 7 7840HS with Radeon 780M Graphics
# CPU Frequency      : 400.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14318 MB
# Swap memory        : 4294 MB
# Total Virtual      : 18613 MB
# Available Virtual  : 15315 MB
#-----------------------------------------------------------
start_gui
open_project projectZed.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/emre/ip_repo [current_project]
update_ip_catalog
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:custom_fifo:1.0 custom_fifo_0
endgroup
set_property location {3.5 1396 412} [get_bd_cells processing_system7_0]
set_property location {4 1438 439} [get_bd_cells processing_system7_0]
set_property location {4 1412 427} [get_bd_cells processing_system7_0]
set_property location {1 233 498} [get_bd_cells axi_interconnect_0]
set_property  ip_repo_paths  {/home/emre/ip_repo /home/emre/Documents/zynq_ai} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx_finn:finn:StreamingDataflowPartition_1:1.0 StreamingDataflowPar_0
endgroup
set_property name axi_mem_intercon [get_bd_cells axi_interconnect_0]
set_property name axi_periph [get_bd_cells axi_interconnect_1]
set_property location {1 244 893} [get_bd_cells axi_periph]
startgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_mm2s_dre {1} \
  CONFIG.c_include_s2mm_dre {1} \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axis_mm2s_tdata_width {8} \
  CONFIG.c_mm2s_burst_size {2} \
  CONFIG.c_s2mm_burst_size {2} \
] [get_bd_cells axi_dma_0]
endgroup
set_property location {3 1010 742} [get_bd_cells axi_periph]
set_property location {1 221 779} [get_bd_cells proc_sys_reset_0]
set_property location {2 622 787} [get_bd_cells StreamingDataflowPar_0]
set_property location {2 621 187} [get_bd_cells axi_periph]
set_property location {3 905 788} [get_bd_cells custom_fifo_0]
set_property location {3 882 788} [get_bd_cells custom_fifo_0]
set_property location {3 896 561} [get_bd_cells axi_periph]
set_property location {4 1311 589} [get_bd_cells axi_dma_0]
set_property location {4 1360 -55} [get_bd_cells processing_system7_0]
set_property location {4 1397 646} [get_bd_cells axi_dma_0]
set_property location {4 1427 886} [get_bd_cells axi_mem_intercon]
set_property location {4 1400 585} [get_bd_cells axi_dma_0]
set_property location {4.5 1838 696} [get_bd_cells processing_system7_0]
set_property location {5 1827 684} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
set_property location {5 1806 703} [get_bd_cells processing_system7_0]
set_property location {4 1370 334} [get_bd_cells axi_mem_intercon]
set_property location {4 1415 832} [get_bd_cells axi_dma_0]
set_property location {4 1412 563} [get_bd_cells axi_mem_intercon]
set_property location {5.5 2312 702} [get_bd_cells processing_system7_0]
set_property location {4.5 1835 811} [get_bd_cells axi_dma_0]
set_property location {5 1760 795} [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {5 1414 922} [get_bd_cells xlconstant_0]
set_property location {4 1376 927} [get_bd_cells xlconstant_0]
set_property location {4 1301 566} [get_bd_cells axi_mem_intercon]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {5 1522 797} [get_bd_cells xlconcat_0]
set_property location {3.5 1248 936} [get_bd_cells xlconstant_0]
set_property location {4 1222 971} [get_bd_cells xlconstant_0]
set_property location {3.5 1206 970} [get_bd_cells xlconstant_0]
set_property location {5 1428 591} [get_bd_cells axi_mem_intercon]
set_property location {5 1434 847} [get_bd_cells xlconcat_0]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
undo
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property location {6 1568 1011} [get_bd_cells xlconstant_1]
set_property location {4.5 1403 555} [get_bd_cells axi_mem_intercon]
set_property location {5 1419 828} [get_bd_cells xlconcat_0]
set_property location {5 1436 962} [get_bd_cells xlconstant_1]
set_property location {5.5 1743 739} [get_bd_cells axi_dma_0]
set_property location {6.5 2125 762} [get_bd_cells processing_system7_0]
set_property location {7.5 2291 711} [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list \
  CONFIG.IN0_WIDTH {8} \
  CONFIG.IN1_WIDTH {24} \
] [get_bd_cells xlconcat_0]
set_property CONFIG.OUT_DATA_WIDTH {8} [get_bd_cells custom_fifo_0]
set_property -dict [list \
  CONFIG.CONST_VAL {0} \
  CONFIG.CONST_WIDTH {24} \
] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tdata] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tdata]
set_property CONFIG.CONST_WIDTH {4} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tkeep]
connect_bd_intf_net [get_bd_intf_pins StreamingDataflowPar_0/m_axis_0] [get_bd_intf_pins custom_fifo_0/s_axis]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property location {7 2199 700} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_periph/ACLK]
endgroup
undo
undo
undo
undo
undo
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
undo
set_property -dict [list \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_USE_S_AXI_HP0 {1} \
] [get_bd_cells processing_system7_0]
set_property location {7 2506 742} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins StreamingDataflowPar_0/ap_rst_n]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins StreamingDataflowPar_0/s_axis_0] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_net [get_bd_pins custom_fifo_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins custom_fifo_0/rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
delete_bd_objs [get_bd_nets custom_fifo_0_m_axis_tdata]
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tdata] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s_axis_s2mm_tlast] [get_bd_pins custom_fifo_0/m_axis_tlast]
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tvalid] [get_bd_pins axi_dma_0/s_axis_s2mm_tvalid]
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tready] [get_bd_pins axi_dma_0/s_axis_s2mm_tready]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_periph]
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
delete_bd_objs [get_bd_intf_nets axi_periph_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M00_AXI]
startgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_mem_intercon]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {2} \
] [get_bd_cells axi_mem_intercon]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_periph/M00_AXI] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
connect_bd_net [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
set_property location {3 1028 1036} [get_bd_cells xlconstant_0]
set_property location {3.5 1342 900} [get_bd_cells xlconcat_0]
set_property location {4 1370 997} [get_bd_cells xlconstant_1]
set_property location {5 1738 915} [get_bd_cells axi_dma_0]
set_property location {5.5 2158 727} [get_bd_cells processing_system7_0]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
set_property location {2 609 597} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tdata] [get_bd_pins custom_fifo_0/s_axis_tdata]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tready] [get_bd_pins custom_fifo_0/s_axis_tvalid]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tvalid] [get_bd_pins StreamingDataflowPar_0/m_axis_0_tready]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tvalid] [get_bd_pins custom_fifo_0/s_axis_tvalid]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tready] [get_bd_pins custom_fifo_0/s_axis_tready]
undo
undo
undo
undo
undo
undo
undo
undo
undo
regenerate_bd_layout
validate_bd_design -force
undo
regenerate_bd_layout
regenerate_bd_layout
set_property location {2 520 764} [get_bd_cells xlconstant_1]
set_property location {2 576 449} [get_bd_cells xlconstant_1]
set_property location {2 555 428} [get_bd_cells xlconstant_1]
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
validate_bd_design -force
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
set_property  ip_repo_paths  {/home/emre/ip_repo /home/emre/Documents/zynq_ai /home/emre/Documents/finn/finn-rtllib/memstream} [current_project]
update_ip_catalog
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property CONFIG.CONST_VAL {15} [get_bd_cells xlconstant_1]
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx_finn:finn:StreamingDataflowPartition_1:1.0 [get_ips  design_1_StreamingDataflowPar_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_StreamingDataflowPar_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
