

================================================================
== Vivado HLS Report for 'peaks'
================================================================
* Date:           Tue May 09 11:44:45 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        peaks
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.10|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  120013|  120013|  120014|  120014|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                    |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memset_shift_buf  |       5|       5|         2|          -|          -|       3|    no    |
        |- Local_Maxima      |  120005|  120005|         7|          1|          1|  120000|    yes   |
        +--------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     70|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     150|    496|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    151|
|Register         |        -|      -|     154|     83|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     304|    800|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------+--------------------------+---------+-------+----+-----+
    |peaks_fcmp_32ns_32ns_1_4_U0  |peaks_fcmp_32ns_32ns_1_4  |        0|      0|  75|  248|
    |peaks_fcmp_32ns_32ns_1_4_U1  |peaks_fcmp_32ns_32ns_1_4  |        0|      0|  75|  248|
    +-----------------------------+--------------------------+---------+-------+----+-----+
    |Total                        |                          |        0|      0| 150|  496|
    +-----------------------------+--------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_190_p2          |     +    |      0|  0|  17|          17|           1|
    |indvarinc_fu_156_p2  |     +    |      0|  0|   2|           2|           1|
    |ap_sig_bdd_52        |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_327_p2    |    and   |      0|  0|   1|           1|           1|
    |tmp_11_fu_311_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_15_fu_317_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_17_fu_321_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_9_fu_307_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_184_p2   |   icmp   |      0|  0|   6|          17|          15|
    |notlhs4_fu_254_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs8_fu_289_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_218_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs5_fu_260_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs9_fu_295_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_224_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_1_fu_172_p2      |   icmp   |      0|  0|   2|           2|           3|
    |ap_sig_bdd_72        |    or    |      0|  0|   1|           1|           1|
    |tmp_14_fu_301_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_2_fu_230_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_7_fu_266_p2      |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  70|         141|          39|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it1        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it2        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it6        |   1|          2|    1|          2|
    |invdar_reg_100               |   2|          2|    2|          4|
    |shift_buf_1_2_phi_fu_125_p4  |  32|          2|   32|         64|
    |shift_buf_1_2_reg_122        |  32|          2|   32|         64|
    |shift_buf_1_9_phi_fu_137_p4  |  32|          2|   32|         64|
    |shift_buf_1_9_reg_132        |  32|          2|   32|         64|
    |tmp_6_reg_111                |  17|          2|   17|         34|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 151|         24|  151|        306|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   5|   0|    5|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6  |   1|   0|    1|          0|
    |exitcond_reg_362       |   1|   0|    1|          0|
    |indvarinc_reg_343      |   2|   0|    2|          0|
    |invdar_reg_100         |   2|   0|    2|          0|
    |or_cond_reg_409        |   1|   0|    1|          0|
    |shift_buf_1_2_reg_122  |  32|   0|   32|          0|
    |shift_buf_1_9_reg_132  |  32|   0|   32|          0|
    |tmp_11_reg_399         |   1|   0|    1|          0|
    |tmp_14_reg_394         |   1|   0|    1|          0|
    |tmp_17_reg_404         |   1|   0|    1|          0|
    |tmp_18_reg_371         |  17|   0|   32|         15|
    |tmp_1_reg_348          |   1|   0|    1|          0|
    |tmp_20_reg_376         |  32|   0|   32|          0|
    |tmp_2_reg_383          |   1|   0|    1|          0|
    |tmp_6_reg_111          |  17|   0|   17|          0|
    |tmp_7_reg_388          |   1|   0|    1|          0|
    |exitcond_reg_362       |   0|   1|    1|          0|
    |shift_buf_1_9_reg_132  |   0|  32|   32|          0|
    |tmp_18_reg_371         |   0|  17|   32|         15|
    |tmp_20_reg_376         |   0|  32|   32|          0|
    |tmp_2_reg_383          |   0|   1|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 154|  83|  267|         30|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     peaks    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     peaks    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     peaks    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     peaks    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     peaks    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     peaks    | return value |
|samples_V_dout      |  in |   32|   ap_fifo  |   samples_V  |    pointer   |
|samples_V_empty_n   |  in |    1|   ap_fifo  |   samples_V  |    pointer   |
|samples_V_read      | out |    1|   ap_fifo  |   samples_V  |    pointer   |
|amplitude_V_din     | out |   32|   ap_fifo  |  amplitude_V |    pointer   |
|amplitude_V_full_n  |  in |    1|   ap_fifo  |  amplitude_V |    pointer   |
|amplitude_V_write   | out |    1|   ap_fifo  |  amplitude_V |    pointer   |
|locations_V_din     | out |   32|   ap_fifo  |  locations_V |    pointer   |
|locations_V_full_n  |  in |    1|   ap_fifo  |  locations_V |    pointer   |
|locations_V_write   | out |    1|   ap_fifo  |  locations_V |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

