#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Oct 17 19:53:16 2023
# Process ID: 24284
# Current directory: D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/proj_files/mantis_synth.runs/synth_1
# Command line: vivado.exe -log synth_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source synth_wrapper.tcl
# Log file: D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/proj_files/mantis_synth.runs/synth_1/synth_wrapper.vds
# Journal file: D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/proj_files/mantis_synth.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source synth_wrapper.tcl -notrace
Command: synth_design -top synth_wrapper -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2860
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSaw' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/Saw_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSaw' (4#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/Saw_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/wav_sel.v:20]
INFO: [Synth 8-6157] synthesizing module 'push_detect' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/push_detect.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/push_detect.v:13]
INFO: [Synth 8-6155] done synthesizing module 'push_detect' (5#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/push_detect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wav_sel' (6#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/wav_sel.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/clk_div.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (7#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/clk_div.v:20]
INFO: [Synth 8-6157] synthesizing module 'table_count' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/synth_wrapper.v:113]
INFO: [Synth 8-6155] done synthesizing module 'table_count' (8#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/synth_wrapper.v:113]
INFO: [Synth 8-6157] synthesizing module 'db_1' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/db_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'db_1' (9#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/db_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'conf_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/synth_wrapper.v:134]
INFO: [Synth 8-6155] done synthesizing module 'conf_div' (10#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/synth_wrapper.v:134]
INFO: [Synth 8-6155] done synthesizing module 'synth_wrapper' (11#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1136.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/MANTIS_synth_constraint.xdc]
Finished Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/MANTIS_synth_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/MANTIS_synth_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/synth_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/synth_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'push_detect'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'db_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S2 |                              001 |                               10
                      S0 |                              010 |                               00
                  iSTATE |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'push_detect'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               10
                      S2 |                               10 |                               11
                      S3 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'db_1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   24 Bit        Muxes := 1     
	  13 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	 361 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register tbl_cntr/table_count_r_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register tbl_cntr/table_count_r_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register tbl_cntr/table_count_r_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+-------------------+---------------+----------------+
|Module Name   | RTL Object        | Depth x Width | Implemented As | 
+--------------+-------------------+---------------+----------------+
|synth_wrapper | saw_gen/table_val | 512x8         | LUT            | 
|synth_wrapper | tri_gen/table_val | 512x8         | LUT            | 
|synth_wrapper | sin_gen/table_val | 512x8         | LUT            | 
+--------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   183|
|3     |LUT1   |    52|
|4     |LUT2   |    57|
|5     |LUT3   |   576|
|6     |LUT4   |    41|
|7     |LUT5   |    23|
|8     |LUT6   |   180|
|9     |MUXF7  |    53|
|10    |MUXF8  |     6|
|11    |FDCE   |    10|
|12    |FDPE   |     3|
|13    |FDRE   |   159|
|14    |IBUF   |    17|
|15    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1136.586 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1136.586 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1136.586 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1136.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1138.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 330eed41
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1138.738 ; gain = 2.152
INFO: [Common 17-1381] The checkpoint 'D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/synth_modules/proj_files/mantis_synth.runs/synth_1/synth_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file synth_wrapper_utilization_synth.rpt -pb synth_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 19:53:55 2023...
