

================================================================
== Vitis HLS Report for 'insert_point_Pipeline_insert_point_label6'
================================================================
* Date:           Wed Oct 12 10:20:15 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  12.383 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.468 us|  0.468 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- insert_point_label6  |       24|       24|        11|          2|          1|     8|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    174|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     36|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    230|    -|
|Register         |        -|    -|     651|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     651|    536|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U67  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U68  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U69  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U70  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  36|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln365_fu_265_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln366_1_fu_289_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln366_fu_275_p2     |         +|   0|  0|  12|          12|          12|
    |and_ln366_1_fu_424_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln366_fu_418_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln369_1_fu_506_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln369_fu_500_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_253        |       and|   0|  0|   2|           1|           1|
    |ap_condition_459        |       and|   0|  0|   2|           1|           1|
    |ap_condition_462        |       and|   0|  0|   2|           1|           1|
    |icmp_ln365_fu_259_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln366_1_fu_388_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln366_2_fu_400_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln366_3_fu_406_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln366_fu_382_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln369_1_fu_470_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln369_2_fu_482_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln369_3_fu_488_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln369_fu_464_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln366_1_fu_412_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln366_fu_394_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln369_1_fu_494_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln369_fu_476_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 174|         168|          55|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_55_reg_216  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_empty_reg_226     |  14|          3|   32|         96|
    |ap_sig_allocacmp_i_3                   |   9|          2|    4|          8|
    |grp_fu_247_opcode                      |  14|          3|    5|         15|
    |grp_fu_247_p0                          |  14|          3|   32|         96|
    |grp_fu_247_p1                          |  14|          3|   32|         96|
    |i_fu_64                                |   9|          2|    4|          8|
    |regions_max_0_address0                 |  14|          3|   12|         36|
    |regions_max_1_address0                 |  14|          3|   12|         36|
    |regions_min_0_address0                 |  14|          3|   12|         36|
    |regions_min_1_address0                 |  14|          3|   12|         36|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 230|         50|  198|        578|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_reg_625                                 |  32|   0|   32|          0|
    |and_ln366_1_reg_617                         |   1|   0|    1|          0|
    |ap_CS_fsm                                   |   2|   0|    2|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_55_reg_216       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_226          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_226          |  32|   0|   32|          0|
    |conv_reg_630                                |  32|   0|   32|          0|
    |empty_55_reg_216                            |  32|   0|   32|          0|
    |i_fu_64                                     |   4|   0|    4|          0|
    |icmp_ln365_reg_531                          |   1|   0|    1|          0|
    |regions_center_0_addr_reg_575               |  12|   0|   12|          0|
    |regions_center_1_addr_reg_580               |  12|   0|   12|          0|
    |regions_max_0_addr_8_reg_560                |  12|   0|   12|          0|
    |regions_max_0_addr_8_reg_560_pp0_iter1_reg  |  12|   0|   12|          0|
    |regions_max_1_addr_8_reg_570                |  12|   0|   12|          0|
    |regions_max_1_addr_8_reg_570_pp0_iter1_reg  |  12|   0|   12|          0|
    |regions_min_0_addr_8_reg_540                |  12|   0|   12|          0|
    |regions_min_0_addr_8_reg_540_pp0_iter1_reg  |  12|   0|   12|          0|
    |regions_min_1_addr_8_reg_550                |  12|   0|   12|          0|
    |regions_min_1_addr_8_reg_550_pp0_iter1_reg  |  12|   0|   12|          0|
    |tmp_92_reg_594                              |  32|   0|   32|          0|
    |tmp_96_reg_601                              |  32|   0|   32|          0|
    |tmp_97_reg_610                              |  32|   0|   32|          0|
    |tmp_s_reg_585                               |  32|   0|   32|          0|
    |icmp_ln365_reg_531                          |  64|  32|    1|          0|
    |regions_center_0_addr_reg_575               |  64|  32|   12|          0|
    |regions_center_1_addr_reg_580               |  64|  32|   12|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 651|  96|  484|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1723_p_din0         |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1723_p_din1         |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1723_p_opcode       |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1723_p_dout0        |   in|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1723_p_ce           |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1727_p_din0         |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1727_p_din1         |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1727_p_dout0        |   in|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1727_p_ce           |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1711_p_din0         |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1711_p_din1         |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1711_p_opcode       |  out|    5|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1711_p_dout0        |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1711_p_ce           |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|trunc_ln268_5              |   in|    1|     ap_none|                              trunc_ln268_5|        scalar|
|trunc_ln268_7              |   in|    1|     ap_none|                              trunc_ln268_7|        scalar|
|tmp_193                    |   in|   12|     ap_none|                                    tmp_193|        scalar|
|regions_min_0_address0     |  out|   12|   ap_memory|                              regions_min_0|         array|
|regions_min_0_ce0          |  out|    1|   ap_memory|                              regions_min_0|         array|
|regions_min_0_we0          |  out|    1|   ap_memory|                              regions_min_0|         array|
|regions_min_0_d0           |  out|   32|   ap_memory|                              regions_min_0|         array|
|regions_min_0_q0           |   in|   32|   ap_memory|                              regions_min_0|         array|
|regions_min_0_address1     |  out|   12|   ap_memory|                              regions_min_0|         array|
|regions_min_0_ce1          |  out|    1|   ap_memory|                              regions_min_0|         array|
|regions_min_0_q1           |   in|   32|   ap_memory|                              regions_min_0|         array|
|tmp_196                    |   in|   12|     ap_none|                                    tmp_196|        scalar|
|regions_min_1_address0     |  out|   12|   ap_memory|                              regions_min_1|         array|
|regions_min_1_ce0          |  out|    1|   ap_memory|                              regions_min_1|         array|
|regions_min_1_we0          |  out|    1|   ap_memory|                              regions_min_1|         array|
|regions_min_1_d0           |  out|   32|   ap_memory|                              regions_min_1|         array|
|regions_min_1_q0           |   in|   32|   ap_memory|                              regions_min_1|         array|
|regions_min_1_address1     |  out|   12|   ap_memory|                              regions_min_1|         array|
|regions_min_1_ce1          |  out|    1|   ap_memory|                              regions_min_1|         array|
|regions_min_1_q1           |   in|   32|   ap_memory|                              regions_min_1|         array|
|regions_max_0_address0     |  out|   12|   ap_memory|                              regions_max_0|         array|
|regions_max_0_ce0          |  out|    1|   ap_memory|                              regions_max_0|         array|
|regions_max_0_we0          |  out|    1|   ap_memory|                              regions_max_0|         array|
|regions_max_0_d0           |  out|   32|   ap_memory|                              regions_max_0|         array|
|regions_max_0_q0           |   in|   32|   ap_memory|                              regions_max_0|         array|
|regions_max_0_address1     |  out|   12|   ap_memory|                              regions_max_0|         array|
|regions_max_0_ce1          |  out|    1|   ap_memory|                              regions_max_0|         array|
|regions_max_0_q1           |   in|   32|   ap_memory|                              regions_max_0|         array|
|regions_max_1_address0     |  out|   12|   ap_memory|                              regions_max_1|         array|
|regions_max_1_ce0          |  out|    1|   ap_memory|                              regions_max_1|         array|
|regions_max_1_we0          |  out|    1|   ap_memory|                              regions_max_1|         array|
|regions_max_1_d0           |  out|   32|   ap_memory|                              regions_max_1|         array|
|regions_max_1_q0           |   in|   32|   ap_memory|                              regions_max_1|         array|
|regions_max_1_address1     |  out|   12|   ap_memory|                              regions_max_1|         array|
|regions_max_1_ce1          |  out|    1|   ap_memory|                              regions_max_1|         array|
|regions_max_1_q1           |   in|   32|   ap_memory|                              regions_max_1|         array|
|regions_center_0_address0  |  out|   12|   ap_memory|                           regions_center_0|         array|
|regions_center_0_ce0       |  out|    1|   ap_memory|                           regions_center_0|         array|
|regions_center_0_we0       |  out|    1|   ap_memory|                           regions_center_0|         array|
|regions_center_0_d0        |  out|   32|   ap_memory|                           regions_center_0|         array|
|regions_center_1_address0  |  out|   12|   ap_memory|                           regions_center_1|         array|
|regions_center_1_ce0       |  out|    1|   ap_memory|                           regions_center_1|         array|
|regions_center_1_we0       |  out|    1|   ap_memory|                           regions_center_1|         array|
|regions_center_1_d0        |  out|   32|   ap_memory|                           regions_center_1|         array|
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.80>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_196_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_196"   --->   Operation 15 'read' 'tmp_196_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_193_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_193"   --->   Operation 16 'read' 'tmp_193_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln268_7_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln268_7"   --->   Operation 17 'read' 'trunc_ln268_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln268_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln268_5"   --->   Operation 18 'read' 'trunc_ln268_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body127"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 21 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln365 = icmp_eq  i4 %i_3, i4 8" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 23 'icmp' 'icmp_ln365' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln365 = add i4 %i_3, i4 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 25 'add' 'add_ln365' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln365 = br i1 %icmp_ln365, void %for.body127.split, void %for.end193.exitStub" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 26 'br' 'br_ln365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln366 = zext i4 %i_3" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 27 'zext' 'zext_ln366' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.54ns)   --->   "%add_ln366 = add i12 %tmp_193_read, i12 %zext_ln366" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 28 'add' 'add_ln366' <Predicate = (!icmp_ln365)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln366_1 = zext i12 %add_ln366" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 29 'zext' 'zext_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln366_1" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 30 'getelementptr' 'regions_min_0_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.54ns)   --->   "%add_ln366_1 = add i12 %tmp_196_read, i12 %zext_ln366" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 31 'add' 'add_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln366_2 = zext i12 %add_ln366_1" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 32 'zext' 'zext_ln366_2' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%regions_min_0_addr_8 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln366_2" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 33 'getelementptr' 'regions_min_0_addr_8' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln366_1" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 34 'getelementptr' 'regions_min_1_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%regions_min_1_addr_8 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln366_2" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 35 'getelementptr' 'regions_min_1_addr_8' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln366_1" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 36 'getelementptr' 'regions_max_0_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%regions_max_0_addr_8 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln366_2" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 37 'getelementptr' 'regions_max_0_addr_8' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln366_1" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 38 'getelementptr' 'regions_max_1_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%regions_max_1_addr_8 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln366_2" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 39 'getelementptr' 'regions_max_1_addr_8' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln366_2" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 40 'getelementptr' 'regions_center_0_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln366_2" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 41 'getelementptr' 'regions_center_1_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 42 'load' 'regions_min_0_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 43 'load' 'regions_min_1_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%regions_min_0_load_8 = load i12 %regions_min_0_addr_8" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 44 'load' 'regions_min_0_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%regions_min_1_load_8 = load i12 %regions_min_1_addr_8" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 45 'load' 'regions_min_1_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 46 'load' 'regions_max_0_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 47 'load' 'regions_max_1_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%regions_max_0_load_8 = load i12 %regions_max_0_addr_8" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 48 'load' 'regions_max_0_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%regions_max_1_load_8 = load i12 %regions_max_1_addr_8" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 49 'load' 'regions_max_1_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln365 = store i4 %add_ln365, i4 %i" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 50 'store' 'store_ln365' <Predicate = (!icmp_ln365)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln365 = br void %for.body127" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 51 'br' 'br_ln365' <Predicate = (!icmp_ln365)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.2>
ST_2 : Operation 52 [1/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 52 'load' 'regions_min_0_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 53 'load' 'regions_min_1_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln268_7_read" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 54 'mux' 'tmp_s' <Predicate = (!icmp_ln365)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%regions_min_0_load_8 = load i12 %regions_min_0_addr_8" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 55 'load' 'regions_min_0_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%regions_min_1_load_8 = load i12 %regions_min_1_addr_8" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 56 'load' 'regions_min_1_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%tmp_92 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_8, i32 %regions_min_1_load_8, i1 %trunc_ln268_5_read" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 57 'mux' 'tmp_92' <Predicate = (!icmp_ln365)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [2/2] (5.43ns)   --->   "%tmp_95 = fcmp_olt  i32 %tmp_s, i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 58 'fcmp' 'tmp_95' <Predicate = (!icmp_ln365)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 59 'load' 'regions_max_0_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 60 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 60 'load' 'regions_max_1_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%tmp_96 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln268_7_read" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 61 'mux' 'tmp_96' <Predicate = (!icmp_ln365)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%regions_max_0_load_8 = load i12 %regions_max_0_addr_8" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 62 'load' 'regions_max_0_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%regions_max_1_load_8 = load i12 %regions_max_1_addr_8" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 63 'load' 'regions_max_1_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%tmp_97 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_8, i32 %regions_max_1_load_8, i1 %trunc_ln268_5_read" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 64 'mux' 'tmp_97' <Predicate = (!icmp_ln365)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln365 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 65 'specloopname' 'specloopname_ln365' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln366 = bitcast i32 %tmp_s" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 66 'bitcast' 'bitcast_ln366' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln366, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 67 'partselect' 'tmp_93' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln366 = trunc i32 %bitcast_ln366" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 68 'trunc' 'trunc_ln366' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln366_1 = bitcast i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 69 'bitcast' 'bitcast_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln366_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 70 'partselect' 'tmp_94' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln366_1 = trunc i32 %bitcast_ln366_1" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 71 'trunc' 'trunc_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.55ns)   --->   "%icmp_ln366 = icmp_ne  i8 %tmp_93, i8 255" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 72 'icmp' 'icmp_ln366' <Predicate = (!icmp_ln365)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.44ns)   --->   "%icmp_ln366_1 = icmp_eq  i23 %trunc_ln366, i23 0" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 73 'icmp' 'icmp_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln366_1)   --->   "%or_ln366 = or i1 %icmp_ln366_1, i1 %icmp_ln366" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 74 'or' 'or_ln366' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.55ns)   --->   "%icmp_ln366_2 = icmp_ne  i8 %tmp_94, i8 255" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 75 'icmp' 'icmp_ln366_2' <Predicate = (!icmp_ln365)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (2.44ns)   --->   "%icmp_ln366_3 = icmp_eq  i23 %trunc_ln366_1, i23 0" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 76 'icmp' 'icmp_ln366_3' <Predicate = (!icmp_ln365)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln366_1)   --->   "%or_ln366_1 = or i1 %icmp_ln366_3, i1 %icmp_ln366_2" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 77 'or' 'or_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln366_1)   --->   "%and_ln366 = and i1 %or_ln366, i1 %or_ln366_1" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 78 'and' 'and_ln366' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/2] (5.43ns)   --->   "%tmp_95 = fcmp_olt  i32 %tmp_s, i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 79 'fcmp' 'tmp_95' <Predicate = (!icmp_ln365)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln366_1 = and i1 %and_ln366, i1 %tmp_95" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 80 'and' 'and_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln366 = br i1 %and_ln366_1, void %if.end150, void %if.then139" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 81 'br' 'br_ln366' <Predicate = (!icmp_ln365)> <Delay = 1.58>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln367 = br i1 %trunc_ln268_5_read, void %arrayidx13747.case.0, void %arrayidx13747.case.1" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 82 'br' 'br_ln367' <Predicate = (and_ln366_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln368 = br void %if.end150" [detector_solid/abs_solid_detector.cpp:368]   --->   Operation 83 'br' 'br_ln368' <Predicate = (!icmp_ln365 & and_ln366_1)> <Delay = 1.58>
ST_3 : Operation 84 [2/2] (5.43ns)   --->   "%tmp_100 = fcmp_ogt  i32 %tmp_96, i32 %tmp_97" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 84 'fcmp' 'tmp_100' <Predicate = (!icmp_ln365)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.66>
ST_4 : Operation 85 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %tmp_s, i12 %regions_min_0_addr_8" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 85 'store' 'store_ln367' <Predicate = (and_ln366_1 & !trunc_ln268_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln367 = br void %arrayidx13747.exit" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 86 'br' 'br_ln367' <Predicate = (and_ln366_1 & !trunc_ln268_5_read)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %tmp_s, i12 %regions_min_1_addr_8" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 87 'store' 'store_ln367' <Predicate = (and_ln366_1 & trunc_ln268_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln367 = br void %arrayidx13747.exit" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 88 'br' 'br_ln367' <Predicate = (and_ln366_1 & trunc_ln268_5_read)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%empty_55 = phi i32 %tmp_s, void %arrayidx13747.exit, i32 %tmp_92, void %for.body127.split" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 89 'phi' 'empty_55' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln369 = bitcast i32 %tmp_96" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 90 'bitcast' 'bitcast_ln369' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln369, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 91 'partselect' 'tmp_98' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln369 = trunc i32 %bitcast_ln369" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 92 'trunc' 'trunc_ln369' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln369_1 = bitcast i32 %tmp_97" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 93 'bitcast' 'bitcast_ln369_1' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln369_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 94 'partselect' 'tmp_99' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln369_1 = trunc i32 %bitcast_ln369_1" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 95 'trunc' 'trunc_ln369_1' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.55ns)   --->   "%icmp_ln369 = icmp_ne  i8 %tmp_98, i8 255" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 96 'icmp' 'icmp_ln369' <Predicate = (!icmp_ln365)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (2.44ns)   --->   "%icmp_ln369_1 = icmp_eq  i23 %trunc_ln369, i23 0" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 97 'icmp' 'icmp_ln369_1' <Predicate = (!icmp_ln365)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln369_1)   --->   "%or_ln369 = or i1 %icmp_ln369_1, i1 %icmp_ln369" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 98 'or' 'or_ln369' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.55ns)   --->   "%icmp_ln369_2 = icmp_ne  i8 %tmp_99, i8 255" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 99 'icmp' 'icmp_ln369_2' <Predicate = (!icmp_ln365)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (2.44ns)   --->   "%icmp_ln369_3 = icmp_eq  i23 %trunc_ln369_1, i23 0" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 100 'icmp' 'icmp_ln369_3' <Predicate = (!icmp_ln365)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln369_1)   --->   "%or_ln369_1 = or i1 %icmp_ln369_3, i1 %icmp_ln369_2" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 101 'or' 'or_ln369_1' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln369_1)   --->   "%and_ln369 = and i1 %or_ln369, i1 %or_ln369_1" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 102 'and' 'and_ln369' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/2] (5.43ns)   --->   "%tmp_100 = fcmp_ogt  i32 %tmp_96, i32 %tmp_97" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 103 'fcmp' 'tmp_100' <Predicate = (!icmp_ln365)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln369_1 = and i1 %and_ln369, i1 %tmp_100" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 104 'and' 'and_ln369_1' <Predicate = (!icmp_ln365)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln369 = br i1 %and_ln369_1, void %for.inc191, void %if.then162" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 105 'br' 'br_ln369' <Predicate = (!icmp_ln365)> <Delay = 1.58>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln370 = br i1 %trunc_ln268_5_read, void %arrayidx16089.case.0, void %arrayidx16089.case.1" [detector_solid/abs_solid_detector.cpp:370]   --->   Operation 106 'br' 'br_ln370' <Predicate = (and_ln369_1)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln370 = store i32 %tmp_96, i12 %regions_max_0_addr_8" [detector_solid/abs_solid_detector.cpp:370]   --->   Operation 107 'store' 'store_ln370' <Predicate = (!trunc_ln268_5_read & and_ln369_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln370 = br void %arrayidx16089.exit" [detector_solid/abs_solid_detector.cpp:370]   --->   Operation 108 'br' 'br_ln370' <Predicate = (!trunc_ln268_5_read & and_ln369_1)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln370 = store i32 %tmp_96, i12 %regions_max_1_addr_8" [detector_solid/abs_solid_detector.cpp:370]   --->   Operation 109 'store' 'store_ln370' <Predicate = (trunc_ln268_5_read & and_ln369_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln370 = br void %arrayidx16089.exit" [detector_solid/abs_solid_detector.cpp:370]   --->   Operation 110 'br' 'br_ln370' <Predicate = (trunc_ln268_5_read & and_ln369_1)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.58ns)   --->   "%br_ln371 = br void %for.inc191" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 111 'br' 'br_ln371' <Predicate = (!icmp_ln365 & and_ln369_1)> <Delay = 1.58>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln372 = br i1 %trunc_ln268_5_read, void %arrayidx1901410.case.0, void %arrayidx1901410.case.1" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 112 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%empty = phi i32 %tmp_96, void %arrayidx16089.exit, i32 %tmp_97, void %if.end150" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 113 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [4/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 114 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 115 [3/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 115 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 116 [2/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 116 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 117 [1/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 117 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 118 [2/2] (12.3ns)   --->   "%conv = fmul i32 %add, i32 0.5" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 118 'fmul' 'conv' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln365)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 119 [1/2] (12.3ns)   --->   "%conv = fmul i32 %add, i32 0.5" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 119 'fmul' 'conv' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln372 = store i32 %conv, i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 120 'store' 'store_ln372' <Predicate = (!trunc_ln268_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln372 = br void %arrayidx1901410.exit" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 121 'br' 'br_ln372' <Predicate = (!trunc_ln268_5_read)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln372 = store i32 %conv, i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 122 'store' 'store_ln372' <Predicate = (trunc_ln268_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln372 = br void %arrayidx1901410.exit" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 123 'br' 'br_ln372' <Predicate = (trunc_ln268_5_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln268_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln268_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_193]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_min_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ tmp_196]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_min_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ regions_max_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ regions_max_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ regions_center_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ regions_center_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010000000000]
tmp_196_read          (read             ) [ 000000000000]
tmp_193_read          (read             ) [ 000000000000]
trunc_ln268_7_read    (read             ) [ 001000000000]
trunc_ln268_5_read    (read             ) [ 011111111111]
store_ln0             (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
i_3                   (load             ) [ 000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000]
icmp_ln365            (icmp             ) [ 011111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
add_ln365             (add              ) [ 000000000000]
br_ln365              (br               ) [ 000000000000]
zext_ln366            (zext             ) [ 000000000000]
add_ln366             (add              ) [ 000000000000]
zext_ln366_1          (zext             ) [ 000000000000]
regions_min_0_addr    (getelementptr    ) [ 001000000000]
add_ln366_1           (add              ) [ 000000000000]
zext_ln366_2          (zext             ) [ 000000000000]
regions_min_0_addr_8  (getelementptr    ) [ 011110000000]
regions_min_1_addr    (getelementptr    ) [ 001000000000]
regions_min_1_addr_8  (getelementptr    ) [ 011110000000]
regions_max_0_addr    (getelementptr    ) [ 001000000000]
regions_max_0_addr_8  (getelementptr    ) [ 011110000000]
regions_max_1_addr    (getelementptr    ) [ 001000000000]
regions_max_1_addr_8  (getelementptr    ) [ 011110000000]
regions_center_0_addr (getelementptr    ) [ 011111111111]
regions_center_1_addr (getelementptr    ) [ 011111111111]
store_ln365           (store            ) [ 000000000000]
br_ln365              (br               ) [ 000000000000]
regions_min_0_load    (load             ) [ 000000000000]
regions_min_1_load    (load             ) [ 000000000000]
tmp_s                 (mux              ) [ 011110000000]
regions_min_0_load_8  (load             ) [ 000000000000]
regions_min_1_load_8  (load             ) [ 000000000000]
tmp_92                (mux              ) [ 011110000000]
regions_max_0_load    (load             ) [ 000000000000]
regions_max_1_load    (load             ) [ 000000000000]
tmp_96                (mux              ) [ 011111000000]
regions_max_0_load_8  (load             ) [ 000000000000]
regions_max_1_load_8  (load             ) [ 000000000000]
tmp_97                (mux              ) [ 011111000000]
specloopname_ln365    (specloopname     ) [ 000000000000]
bitcast_ln366         (bitcast          ) [ 000000000000]
tmp_93                (partselect       ) [ 000000000000]
trunc_ln366           (trunc            ) [ 000000000000]
bitcast_ln366_1       (bitcast          ) [ 000000000000]
tmp_94                (partselect       ) [ 000000000000]
trunc_ln366_1         (trunc            ) [ 000000000000]
icmp_ln366            (icmp             ) [ 000000000000]
icmp_ln366_1          (icmp             ) [ 000000000000]
or_ln366              (or               ) [ 000000000000]
icmp_ln366_2          (icmp             ) [ 000000000000]
icmp_ln366_3          (icmp             ) [ 000000000000]
or_ln366_1            (or               ) [ 000000000000]
and_ln366             (and              ) [ 000000000000]
tmp_95                (fcmp             ) [ 000000000000]
and_ln366_1           (and              ) [ 011111111111]
br_ln366              (br               ) [ 011110000000]
br_ln367              (br               ) [ 000000000000]
br_ln368              (br               ) [ 011110000000]
store_ln367           (store            ) [ 000000000000]
br_ln367              (br               ) [ 000000000000]
store_ln367           (store            ) [ 000000000000]
br_ln367              (br               ) [ 000000000000]
empty_55              (phi              ) [ 011011111000]
bitcast_ln369         (bitcast          ) [ 000000000000]
tmp_98                (partselect       ) [ 000000000000]
trunc_ln369           (trunc            ) [ 000000000000]
bitcast_ln369_1       (bitcast          ) [ 000000000000]
tmp_99                (partselect       ) [ 000000000000]
trunc_ln369_1         (trunc            ) [ 000000000000]
icmp_ln369            (icmp             ) [ 000000000000]
icmp_ln369_1          (icmp             ) [ 000000000000]
or_ln369              (or               ) [ 000000000000]
icmp_ln369_2          (icmp             ) [ 000000000000]
icmp_ln369_3          (icmp             ) [ 000000000000]
or_ln369_1            (or               ) [ 000000000000]
and_ln369             (and              ) [ 000000000000]
tmp_100               (fcmp             ) [ 000000000000]
and_ln369_1           (and              ) [ 011011111111]
br_ln369              (br               ) [ 011011000000]
br_ln370              (br               ) [ 000000000000]
store_ln370           (store            ) [ 000000000000]
br_ln370              (br               ) [ 000000000000]
store_ln370           (store            ) [ 000000000000]
br_ln370              (br               ) [ 000000000000]
br_ln371              (br               ) [ 011011000000]
br_ln372              (br               ) [ 000000000000]
empty                 (phi              ) [ 011001111000]
add                   (fadd             ) [ 011000000110]
conv                  (fmul             ) [ 010000000001]
store_ln372           (store            ) [ 000000000000]
br_ln372              (br               ) [ 000000000000]
store_ln372           (store            ) [ 000000000000]
br_ln372              (br               ) [ 000000000000]
ret_ln0               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln268_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln268_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln268_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln268_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_193">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_193"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regions_min_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_196">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_196"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regions_min_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regions_max_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regions_max_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regions_center_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_center_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regions_center_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_center_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_196_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="0"/>
<pin id="70" dir="0" index="1" bw="12" slack="0"/>
<pin id="71" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_196_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_193_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="12" slack="0"/>
<pin id="77" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_193_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln268_7_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln268_7_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="trunc_ln268_5_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln268_5_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="regions_min_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="12" slack="0"/>
<pin id="96" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_0_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="regions_min_0_addr_8_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="12" slack="0"/>
<pin id="103" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_0_addr_8/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="regions_min_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="12" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_1_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="regions_min_1_addr_8_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="12" slack="0"/>
<pin id="117" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_1_addr_8/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="regions_max_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="12" slack="0"/>
<pin id="124" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_0_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="regions_max_0_addr_8_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_0_addr_8/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="regions_max_1_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_1_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="regions_max_1_addr_8_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="12" slack="0"/>
<pin id="145" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_1_addr_8/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="regions_center_0_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="1" index="3" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_center_0_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="regions_center_1_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="12" slack="0"/>
<pin id="159" dir="1" index="3" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_center_1_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2"/>
<pin id="165" dir="0" index="2" bw="0" slack="0"/>
<pin id="167" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="168" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
<pin id="170" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="regions_min_0_load/1 regions_min_0_load_8/1 store_ln367/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="177" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="178" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
<pin id="180" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="regions_min_1_load/1 regions_min_1_load_8/1 store_ln367/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2"/>
<pin id="187" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="190" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
<pin id="192" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="regions_max_0_load/1 regions_max_0_load_8/1 store_ln370/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="200" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
<pin id="202" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="regions_max_1_load/1 regions_max_1_load_8/1 store_ln370/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln372_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="10"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/11 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln372_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="10"/>
<pin id="213" dir="0" index="1" bw="32" slack="1"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/11 "/>
</bind>
</comp>

<comp id="216" class="1005" name="empty_55_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_55 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="empty_55_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="32" slack="2"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_55/4 "/>
</bind>
</comp>

<comp id="226" class="1005" name="empty_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="empty_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="3"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="32" slack="3"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="conv/9 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_95/2 tmp_100/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_3_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln365_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln365/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln365_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln365/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln366_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln366/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln366_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln366/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln366_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln366_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln366_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln366_1/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln366_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln366_2/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln365_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln365/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="0" index="3" bw="1" slack="1"/>
<pin id="315" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_92_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="0" index="3" bw="1" slack="1"/>
<pin id="325" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_92/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_96_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="0" index="3" bw="1" slack="1"/>
<pin id="335" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_96/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_97_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="0" index="3" bw="1" slack="1"/>
<pin id="344" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_97/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="bitcast_ln366_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln366/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_93_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="0" index="3" bw="6" slack="0"/>
<pin id="356" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_93/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln366_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln366/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="bitcast_ln366_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln366_1/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_94_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_94/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln366_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln366_1/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln366_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln366/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln366_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="23" slack="0"/>
<pin id="390" dir="0" index="1" bw="23" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln366_1/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="or_ln366_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln366/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln366_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln366_2/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln366_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="23" slack="0"/>
<pin id="408" dir="0" index="1" bw="23" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln366_3/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="or_ln366_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln366_1/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="and_ln366_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln366/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="and_ln366_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln366_1/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="bitcast_ln369_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln369/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_98_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="0" index="2" bw="6" slack="0"/>
<pin id="437" dir="0" index="3" bw="6" slack="0"/>
<pin id="438" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_98/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln369_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln369/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="bitcast_ln369_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="2"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln369_1/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_99_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="0" index="3" bw="6" slack="0"/>
<pin id="455" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_99/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln369_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln369_1/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln369_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln369_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="23" slack="0"/>
<pin id="472" dir="0" index="1" bw="23" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369_1/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln369_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln369/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln369_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369_2/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln369_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="23" slack="0"/>
<pin id="490" dir="0" index="1" bw="23" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369_3/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="or_ln369_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln369_1/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="and_ln369_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln369/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="and_ln369_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln369_1/4 "/>
</bind>
</comp>

<comp id="512" class="1005" name="i_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="519" class="1005" name="trunc_ln268_7_read_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln268_7_read "/>
</bind>
</comp>

<comp id="525" class="1005" name="trunc_ln268_5_read_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln268_5_read "/>
</bind>
</comp>

<comp id="531" class="1005" name="icmp_ln365_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln365 "/>
</bind>
</comp>

<comp id="535" class="1005" name="regions_min_0_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="1"/>
<pin id="537" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_0_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="regions_min_0_addr_8_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="12" slack="1"/>
<pin id="542" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_0_addr_8 "/>
</bind>
</comp>

<comp id="545" class="1005" name="regions_min_1_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="12" slack="1"/>
<pin id="547" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_1_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="regions_min_1_addr_8_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="1"/>
<pin id="552" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_1_addr_8 "/>
</bind>
</comp>

<comp id="555" class="1005" name="regions_max_0_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="1"/>
<pin id="557" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_0_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="regions_max_0_addr_8_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="1"/>
<pin id="562" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_0_addr_8 "/>
</bind>
</comp>

<comp id="565" class="1005" name="regions_max_1_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="1"/>
<pin id="567" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_1_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="regions_max_1_addr_8_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="1"/>
<pin id="572" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_1_addr_8 "/>
</bind>
</comp>

<comp id="575" class="1005" name="regions_center_0_addr_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="12" slack="10"/>
<pin id="577" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="regions_center_0_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="regions_center_1_addr_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="12" slack="10"/>
<pin id="582" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="regions_center_1_addr "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_s_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_92_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_96_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_97_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="617" class="1005" name="and_ln366_1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln366_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="and_ln369_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln369_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="add_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="630" class="1005" name="conv_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="171"><net_src comp="92" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="181"><net_src comp="106" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="99" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="183"><net_src comp="113" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="193"><net_src comp="120" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="203"><net_src comp="134" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="127" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="205"><net_src comp="141" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="225"><net_src comp="219" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="235"><net_src comp="229" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="240"><net_src comp="229" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="216" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="256" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="256" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="74" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="293"><net_src comp="68" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="271" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="309"><net_src comp="265" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="162" pin="7"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="172" pin="7"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="310" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="162" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="172" pin="3"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="320" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="184" pin="7"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="194" pin="7"/><net_sink comp="330" pin=2"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="184" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="194" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="364"><net_src comp="348" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="54" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="365" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="351" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="58" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="361" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="60" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="382" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="368" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="58" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="378" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="60" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="400" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="394" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="247" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="439"><net_src comp="52" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="54" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="56" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="446"><net_src comp="430" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="456"><net_src comp="52" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="54" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="463"><net_src comp="447" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="433" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="443" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="60" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="464" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="450" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="58" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="460" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="60" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="482" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="476" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="247" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="64" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="522"><net_src comp="80" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="310" pin=3"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="330" pin=3"/></net>

<net id="528"><net_src comp="86" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="320" pin=3"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="339" pin=3"/></net>

<net id="534"><net_src comp="259" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="92" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="543"><net_src comp="99" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="548"><net_src comp="106" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="553"><net_src comp="113" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="558"><net_src comp="120" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="563"><net_src comp="127" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="568"><net_src comp="134" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="573"><net_src comp="141" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="578"><net_src comp="148" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="583"><net_src comp="155" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="588"><net_src comp="310" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="592"><net_src comp="585" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="597"><net_src comp="320" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="604"><net_src comp="330" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="608"><net_src comp="601" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="613"><net_src comp="339" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="620"><net_src comp="424" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="506" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="236" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="633"><net_src comp="242" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="211" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regions_min_0 | {4 }
	Port: regions_min_1 | {4 }
	Port: regions_max_0 | {4 }
	Port: regions_max_1 | {4 }
	Port: regions_center_0 | {11 }
	Port: regions_center_1 | {11 }
 - Input state : 
	Port: insert_point_Pipeline_insert_point_label6 : trunc_ln268_5 | {1 }
	Port: insert_point_Pipeline_insert_point_label6 : trunc_ln268_7 | {1 }
	Port: insert_point_Pipeline_insert_point_label6 : tmp_193 | {1 }
	Port: insert_point_Pipeline_insert_point_label6 : regions_min_0 | {1 2 }
	Port: insert_point_Pipeline_insert_point_label6 : tmp_196 | {1 }
	Port: insert_point_Pipeline_insert_point_label6 : regions_min_1 | {1 2 }
	Port: insert_point_Pipeline_insert_point_label6 : regions_max_0 | {1 2 }
	Port: insert_point_Pipeline_insert_point_label6 : regions_max_1 | {1 2 }
	Port: insert_point_Pipeline_insert_point_label6 : regions_center_0 | {}
	Port: insert_point_Pipeline_insert_point_label6 : regions_center_1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln365 : 2
		add_ln365 : 2
		br_ln365 : 3
		zext_ln366 : 2
		add_ln366 : 3
		zext_ln366_1 : 4
		regions_min_0_addr : 5
		add_ln366_1 : 3
		zext_ln366_2 : 4
		regions_min_0_addr_8 : 5
		regions_min_1_addr : 5
		regions_min_1_addr_8 : 5
		regions_max_0_addr : 5
		regions_max_0_addr_8 : 5
		regions_max_1_addr : 5
		regions_max_1_addr_8 : 5
		regions_center_0_addr : 5
		regions_center_1_addr : 5
		regions_min_0_load : 6
		regions_min_1_load : 6
		regions_min_0_load_8 : 6
		regions_min_1_load_8 : 6
		regions_max_0_load : 6
		regions_max_1_load : 6
		regions_max_0_load_8 : 6
		regions_max_1_load_8 : 6
		store_ln365 : 3
	State 2
		tmp_s : 1
		tmp_92 : 1
		tmp_95 : 2
		tmp_96 : 1
		tmp_97 : 1
	State 3
		tmp_93 : 1
		trunc_ln366 : 1
		tmp_94 : 1
		trunc_ln366_1 : 1
		icmp_ln366 : 2
		icmp_ln366_1 : 2
		or_ln366 : 3
		icmp_ln366_2 : 2
		icmp_ln366_3 : 2
		or_ln366_1 : 3
		and_ln366 : 3
		and_ln366_1 : 3
		br_ln366 : 3
	State 4
		tmp_98 : 1
		trunc_ln369 : 1
		tmp_99 : 1
		trunc_ln369_1 : 1
		icmp_ln369 : 2
		icmp_ln369_1 : 2
		or_ln369 : 3
		icmp_ln369_2 : 2
		icmp_ln369_3 : 2
		or_ln369_1 : 3
		and_ln369 : 3
		and_ln369_1 : 3
		br_ln369 : 3
	State 5
		add : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_236          |    2    |   227   |   403   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_242          |    3    |   128   |   320   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln365_fu_259       |    0    |    0    |    9    |
|          |       icmp_ln366_fu_382       |    0    |    0    |    11   |
|          |      icmp_ln366_1_fu_388      |    0    |    0    |    15   |
|          |      icmp_ln366_2_fu_400      |    0    |    0    |    11   |
|   icmp   |      icmp_ln366_3_fu_406      |    0    |    0    |    15   |
|          |       icmp_ln369_fu_464       |    0    |    0    |    11   |
|          |      icmp_ln369_1_fu_470      |    0    |    0    |    15   |
|          |      icmp_ln369_2_fu_482      |    0    |    0    |    11   |
|          |      icmp_ln369_3_fu_488      |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln365_fu_265       |    0    |    0    |    13   |
|    add   |        add_ln366_fu_275       |    0    |    0    |    12   |
|          |       add_ln366_1_fu_289      |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_310         |    0    |    0    |    9    |
|    mux   |         tmp_92_fu_320         |    0    |    0    |    9    |
|          |         tmp_96_fu_330         |    0    |    0    |    9    |
|          |         tmp_97_fu_339         |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln366_fu_394        |    0    |    0    |    2    |
|    or    |       or_ln366_1_fu_412       |    0    |    0    |    2    |
|          |        or_ln369_fu_476        |    0    |    0    |    2    |
|          |       or_ln369_1_fu_494       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln366_fu_418       |    0    |    0    |    2    |
|    and   |       and_ln366_1_fu_424      |    0    |    0    |    2    |
|          |        and_ln369_fu_500       |    0    |    0    |    2    |
|          |       and_ln369_1_fu_506      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |    tmp_196_read_read_fu_68    |    0    |    0    |    0    |
|   read   |    tmp_193_read_read_fu_74    |    0    |    0    |    0    |
|          | trunc_ln268_7_read_read_fu_80 |    0    |    0    |    0    |
|          | trunc_ln268_5_read_read_fu_86 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_247          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln366_fu_271       |    0    |    0    |    0    |
|   zext   |      zext_ln366_1_fu_281      |    0    |    0    |    0    |
|          |      zext_ln366_2_fu_295      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_93_fu_351         |    0    |    0    |    0    |
|partselect|         tmp_94_fu_368         |    0    |    0    |    0    |
|          |         tmp_98_fu_433         |    0    |    0    |    0    |
|          |         tmp_99_fu_450         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln366_fu_361      |    0    |    0    |    0    |
|   trunc  |      trunc_ln366_1_fu_378     |    0    |    0    |    0    |
|          |       trunc_ln369_fu_443      |    0    |    0    |    0    |
|          |      trunc_ln369_1_fu_460     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   355   |   925   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         add_reg_625         |   32   |
|     and_ln366_1_reg_617     |    1   |
|     and_ln369_1_reg_621     |    1   |
|         conv_reg_630        |   32   |
|       empty_55_reg_216      |   32   |
|        empty_reg_226        |   32   |
|          i_reg_512          |    4   |
|      icmp_ln365_reg_531     |    1   |
|regions_center_0_addr_reg_575|   12   |
|regions_center_1_addr_reg_580|   12   |
| regions_max_0_addr_8_reg_560|   12   |
|  regions_max_0_addr_reg_555 |   12   |
| regions_max_1_addr_8_reg_570|   12   |
|  regions_max_1_addr_reg_565 |   12   |
| regions_min_0_addr_8_reg_540|   12   |
|  regions_min_0_addr_reg_535 |   12   |
| regions_min_1_addr_8_reg_550|   12   |
|  regions_min_1_addr_reg_545 |   12   |
|        tmp_92_reg_594       |   32   |
|        tmp_96_reg_601       |   32   |
|        tmp_97_reg_610       |   32   |
|        tmp_s_reg_585        |   32   |
|  trunc_ln268_5_read_reg_525 |    1   |
|  trunc_ln268_7_read_reg_519 |    1   |
+-----------------------------+--------+
|            Total            |   385  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_162 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_162 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_172 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_184 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_184 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_194 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_194 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_247    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_247    |  p1  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   288  || 16.1186 ||   100   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   925  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   100  |
|  Register |    -   |    -   |   385  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   16   |   740  |  1025  |
+-----------+--------+--------+--------+--------+
