# **ALU_IN_ASU**
**ALU can perform signed operations**
**Worst case delay:** 700 p s 
**Max frequency of operations:** 1.42 GHz
**Power Consumption:** 10.97 m W

## **Software tools**
Xilinx ISE Design Suite 
Cadence Virtuoso                                                                                                                                                  Logisim

## **Digital Design project**
![image](https://user-images.githubusercontent.com/74486351/170593522-530cb218-29ca-4eb8-b1fd-2f08591ade30.png)
![image](https://user-images.githubusercontent.com/74486351/170593542-9cf77ef9-35e3-4753-8279-1214946061eb.png)

## **VHDL Test Bench**
![image](https://user-images.githubusercontent.com/74486351/170726883-12fac0e1-73a1-406f-aafc-58372773d5c1.png)
![image](https://user-images.githubusercontent.com/74486351/170726908-667b9a43-fee1-4ab6-a7e7-9e75d96c95b3.png)
![image](https://user-images.githubusercontent.com/74486351/170726939-2b0f19a6-bc48-4924-9529-96fe7c0bc45f.png)
![image](https://user-images.githubusercontent.com/74486351/170726951-ba2a1446-bf32-4e82-a8ea-277d1523e70a.png)

