Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Mar  5 09:46:02 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_route -file timing_post_route.rpt
| Design            : Hybrid_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

clk_enable
reset
s_axis_tdata[0]
s_axis_tdata[1]
s_axis_tdata[2]
s_axis_tdata[3]
s_axis_tdata[4]
s_axis_tdata[5]
s_axis_tdata[6]
s_axis_tdata[7]
s_axis_tdata[8]
s_axis_tlast
s_axis_tuser
s_axis_tvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

m_axis_tdata[0]
m_axis_tdata[10]
m_axis_tdata[1]
m_axis_tdata[2]
m_axis_tdata[3]
m_axis_tdata[4]
m_axis_tdata[5]
m_axis_tdata[6]
m_axis_tdata[7]
m_axis_tdata[8]
m_axis_tdata[9]
m_axis_tlast
m_axis_tuser
m_axis_tvalid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.107        0.000                      0                17924        0.042        0.000                      0                17924        3.625        0.000                       0                  9180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               0.107        0.000                      0                17924        0.042        0.000                      0                17924        3.625        0.000                       0                  9180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 1.611ns (20.277%)  route 6.334ns (79.723%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT3=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.372 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X88Y198        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y198        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/Q
                         net (fo=133, routed)         0.513     0.621    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7_n_0
    SLICE_X87Y207        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     0.730 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2016/O
                         net (fo=28, routed)          1.041     1.771    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[20]_544[0]
    SLICE_X94Y144        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     1.859 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2297__0/O
                         net (fo=5, routed)           0.127     1.986    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2297__0_n_0
    SLICE_X94Y144        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     2.138 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15895/O
                         net (fo=1, routed)           0.285     2.423    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15895_n_0
    SLICE_X93Y147        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.548 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_10694/O
                         net (fo=1, routed)           0.408     2.956    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_10694_n_0
    SLICE_X93Y163        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     2.993 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_6624/O
                         net (fo=1, routed)           0.021     3.014    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_6624_n_0
    SLICE_X93Y163        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.082 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_4209/O
                         net (fo=1, routed)           0.940     4.022    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1216__0_0
    SLICE_X77Y105        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.072 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2448__0/O
                         net (fo=1, routed)           0.009     4.081    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2448__0_n_0
    SLICE_X77Y105        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     4.319 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1216__0/O[5]
                         net (fo=2, routed)           0.223     4.542    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/Hough_Kernel_out1[16]_377[5]
    SLICE_X77Y104        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.665 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_1343/O
                         net (fo=5, routed)           0.201     4.866    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_1343_n_0
    SLICE_X76Y103        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.956 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_696__0/O
                         net (fo=4, routed)           0.405     5.361    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/Gradient_Kernel_System_out2[16]_65[7]
    SLICE_X72Y91         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     5.484 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_286__2/O
                         net (fo=15, routed)          0.629     6.113    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_286__2_n_0
    SLICE_X66Y76         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     6.236 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_208__32/O
                         net (fo=1, routed)           0.008     6.244    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_208__32_n_0
    SLICE_X66Y76         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.056     6.300 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_138__49/O
                         net (fo=1, routed)           0.000     6.300    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_138__49_n_0
    SLICE_X66Y76         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.326 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_50__35/O
                         net (fo=1, routed)           0.736     7.062    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_50__35_n_0
    SLICE_X64Y43         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.187 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_4__52/O
                         net (fo=4, routed)           0.788     7.975    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_0[7]
    RAMB18_X1Y2          RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9417, unset)         0.039     8.372    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/clk
    RAMB18_X1Y2          RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.372    
                         clock uncertainty           -0.035     8.337    
    RAMB18_X1Y2          RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.255     8.082    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 1.611ns (20.277%)  route 6.334ns (79.723%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT3=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.372 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X88Y198        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y198        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/Q
                         net (fo=133, routed)         0.513     0.621    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7_n_0
    SLICE_X87Y207        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     0.730 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2016/O
                         net (fo=28, routed)          1.041     1.771    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[20]_544[0]
    SLICE_X94Y144        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     1.859 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2297__0/O
                         net (fo=5, routed)           0.127     1.986    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2297__0_n_0
    SLICE_X94Y144        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     2.138 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15895/O
                         net (fo=1, routed)           0.285     2.423    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15895_n_0
    SLICE_X93Y147        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.548 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_10694/O
                         net (fo=1, routed)           0.408     2.956    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_10694_n_0
    SLICE_X93Y163        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     2.993 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_6624/O
                         net (fo=1, routed)           0.021     3.014    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_6624_n_0
    SLICE_X93Y163        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.082 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_4209/O
                         net (fo=1, routed)           0.940     4.022    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1216__0_0
    SLICE_X77Y105        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.072 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2448__0/O
                         net (fo=1, routed)           0.009     4.081    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2448__0_n_0
    SLICE_X77Y105        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     4.319 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1216__0/O[5]
                         net (fo=2, routed)           0.223     4.542    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/Hough_Kernel_out1[16]_377[5]
    SLICE_X77Y104        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.665 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_1343/O
                         net (fo=5, routed)           0.201     4.866    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_1343_n_0
    SLICE_X76Y103        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.956 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_696__0/O
                         net (fo=4, routed)           0.405     5.361    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/Gradient_Kernel_System_out2[16]_65[7]
    SLICE_X72Y91         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     5.484 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_286__2/O
                         net (fo=15, routed)          0.629     6.113    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_286__2_n_0
    SLICE_X66Y76         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     6.236 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_208__32/O
                         net (fo=1, routed)           0.008     6.244    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_208__32_n_0
    SLICE_X66Y76         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.056     6.300 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_138__49/O
                         net (fo=1, routed)           0.000     6.300    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_138__49_n_0
    SLICE_X66Y76         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.326 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_50__35/O
                         net (fo=1, routed)           0.736     7.062    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_50__35_n_0
    SLICE_X64Y43         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.187 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_4__52/O
                         net (fo=4, routed)           0.788     7.975    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_0[7]
    RAMB18_X1Y2          RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9417, unset)         0.039     8.372    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/clk
    RAMB18_X1Y2          RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.372    
                         clock uncertainty           -0.035     8.337    
    RAMB18_X1Y2          RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.255     8.082    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 1.611ns (20.277%)  route 6.334ns (79.723%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT3=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 8.372 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X88Y198        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y198        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/Q
                         net (fo=133, routed)         0.513     0.621    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7_n_0
    SLICE_X87Y207        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     0.730 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2016/O
                         net (fo=28, routed)          1.041     1.771    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[20]_544[0]
    SLICE_X94Y144        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     1.859 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2297__0/O
                         net (fo=5, routed)           0.127     1.986    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2297__0_n_0
    SLICE_X94Y144        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     2.138 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15895/O
                         net (fo=1, routed)           0.285     2.423    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15895_n_0
    SLICE_X93Y147        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.548 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_10694/O
                         net (fo=1, routed)           0.408     2.956    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_10694_n_0
    SLICE_X93Y163        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     2.993 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_6624/O
                         net (fo=1, routed)           0.021     3.014    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_6624_n_0
    SLICE_X93Y163        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.082 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_4209/O
                         net (fo=1, routed)           0.940     4.022    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1216__0_0
    SLICE_X77Y105        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.072 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2448__0/O
                         net (fo=1, routed)           0.009     4.081    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2448__0_n_0
    SLICE_X77Y105        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     4.319 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1216__0/O[5]
                         net (fo=2, routed)           0.223     4.542    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/Hough_Kernel_out1[16]_377[5]
    SLICE_X77Y104        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.665 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_1343/O
                         net (fo=5, routed)           0.201     4.866    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_1343_n_0
    SLICE_X76Y103        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.956 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_696__0/O
                         net (fo=4, routed)           0.405     5.361    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/Gradient_Kernel_System_out2[16]_65[7]
    SLICE_X72Y91         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     5.484 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_286__2/O
                         net (fo=15, routed)          0.629     6.113    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_286__2_n_0
    SLICE_X66Y76         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     6.236 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_208__32/O
                         net (fo=1, routed)           0.008     6.244    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_208__32_n_0
    SLICE_X66Y76         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.056     6.300 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_138__49/O
                         net (fo=1, routed)           0.000     6.300    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_138__49_n_0
    SLICE_X66Y76         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     6.326 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_50__35/O
                         net (fo=1, routed)           0.736     7.062    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_50__35_n_0
    SLICE_X64Y43         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.187 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_4__52/O
                         net (fo=4, routed)           0.788     7.975    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_0[7]
    RAMB18_X1Y2          RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9417, unset)         0.039     8.372    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/clk
    RAMB18_X1Y2          RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.372    
                         clock uncertainty           -0.035     8.337    
    RAMB18_X1Y2          RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.255     8.082    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[15].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  0.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.012     0.012    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X59Y119        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y119        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/Q
                         net (fo=4, routed)           0.025     0.076    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[9]
    SLICE_X59Y119        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.091 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[9]_i_1/O
                         net (fo=1, routed)           0.015     0.106    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[9]_i_1_n_0
    SLICE_X59Y119        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.018     0.018    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X59Y119        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X59Y119        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.012     0.012    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X59Y119        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y119        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/Q
                         net (fo=4, routed)           0.025     0.076    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[9]
    SLICE_X59Y119        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.091 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[9]_i_1/O
                         net (fo=1, routed)           0.015     0.106    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[9]_i_1_n_0
    SLICE_X59Y119        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.018     0.018    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X59Y119        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X59Y119        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.012     0.012    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X59Y119        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y119        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/Q
                         net (fo=4, routed)           0.025     0.076    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[9]
    SLICE_X59Y119        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.091 f  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[9]_i_1/O
                         net (fo=1, routed)           0.015     0.106    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[9]_i_1_n_0
    SLICE_X59Y119        FDCE                                         f  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.018     0.018    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X59Y119        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X59Y119        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X3Y35  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764      RAMB18_X3Y35  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X1Y5   u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X3Y35  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X3Y35  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X3Y35  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X3Y35  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X3Y35  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB18_X3Y35  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7756, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7756, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=7756, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7756, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7756, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=7756, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/Delay4_out1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 0.884ns (12.922%)  route 5.957ns (87.078%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.028     0.028    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/clk
    SLICE_X68Y83         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/Delay4_out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/Delay4_out1_reg[5]/Q
                         net (fo=44, routed)          2.029     2.137    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_2[5]
    SLICE_X51Y142        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     2.294 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_bram_0_i_103__52/O
                         net (fo=33, routed)          0.744     3.038    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_181
    SLICE_X52Y143        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.088 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[4]_INST_0_i_233/O
                         net (fo=1, routed)           0.089     3.177    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[4]_INST_0_i_103_2
    SLICE_X52Y142        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.276 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[4]_INST_0_i_163/O
                         net (fo=3, routed)           0.266     3.542    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/Delay4_out1_reg[3]_0
    SLICE_X52Y137        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     3.592 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_101/O
                         net (fo=1, routed)           0.097     3.689    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_101_n_0
    SLICE_X53Y137        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.790 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_42/O
                         net (fo=10, routed)          0.426     4.216    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/hps32_out[0]
    SLICE_X58Y114        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.366 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.010     4.376    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_18_n_0
    SLICE_X58Y114        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.440 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_7/O
                         net (fo=1, routed)           1.682     6.122    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_3
    SLICE_X68Y61         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     6.158 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.614     6.772    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_2_n_0
    SLICE_X65Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.869 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0/O
                         net (fo=0)                   0.000     6.869    m_axis_tdata[0]
                                                                      r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/Delay4_out1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 0.884ns (12.922%)  route 5.957ns (87.078%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.028     0.028    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/clk
    SLICE_X68Y83         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/Delay4_out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/Delay4_out1_reg[5]/Q
                         net (fo=44, routed)          2.029     2.137    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_2[5]
    SLICE_X51Y142        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     2.294 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_bram_0_i_103__52/O
                         net (fo=33, routed)          0.744     3.038    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_181
    SLICE_X52Y143        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.088 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[4]_INST_0_i_233/O
                         net (fo=1, routed)           0.089     3.177    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[4]_INST_0_i_103_2
    SLICE_X52Y142        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.276 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[4]_INST_0_i_163/O
                         net (fo=3, routed)           0.266     3.542    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/Delay4_out1_reg[3]_0
    SLICE_X52Y137        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     3.592 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_101/O
                         net (fo=1, routed)           0.097     3.689    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_101_n_0
    SLICE_X53Y137        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.790 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[42].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_42/O
                         net (fo=10, routed)          0.426     4.216    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/hps32_out[0]
    SLICE_X58Y114        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.366 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.010     4.376    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_18_n_0
    SLICE_X58Y114        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.440 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_7/O
                         net (fo=1, routed)           1.682     6.122    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_3
    SLICE_X68Y61         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     6.158 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.614     6.772    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0_i_2_n_0
    SLICE_X65Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.869 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[0]_INST_0/O
                         net (fo=0)                   0.000     6.869    m_axis_tdata[0]
                                                                      f  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/Delay4_out1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.597ns  (logic 0.966ns (14.643%)  route 5.631ns (85.357%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.030     0.030    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/clk
    SLICE_X73Y82         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/Delay4_out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/Delay4_out1_reg[5]/Q
                         net (fo=44, routed)          1.254     1.364    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_2[5]
    SLICE_X69Y132        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     1.497 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_bram_0_i_103__55/O
                         net (fo=33, routed)          0.474     1.971    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_191
    SLICE_X70Y136        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     2.024 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[6]_INST_0_i_341/O
                         net (fo=1, routed)           0.380     2.404    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[4]_INST_0_i_108_0
    SLICE_X68Y133        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     2.503 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[6]_INST_0_i_191/O
                         net (fo=3, routed)           0.208     2.711    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/Delay4_out1_reg[3]
    SLICE_X68Y131        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.808 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[6]_INST_0_i_112/O
                         net (fo=2, routed)           0.190     2.998    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[6]_INST_0_i_112_n_0
    SLICE_X67Y130        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.064 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[5]_INST_0_i_52/O
                         net (fo=4, routed)           1.063     4.127    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/hps26_out[5]
    SLICE_X57Y113        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     4.277 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[5]_INST_0_i_20/O
                         net (fo=1, routed)           0.011     4.288    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[5]_INST_0_i_2
    SLICE_X57Y113        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     4.353 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[5]_INST_0_i_7/O
                         net (fo=1, routed)           1.216     5.569    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[5]_1
    SLICE_X74Y63         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.669 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.835     6.504    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[5]_INST_0_i_2_n_0
    SLICE_X65Y62         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     6.627 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[5]_INST_0/O
                         net (fo=0)                   0.000     6.627    m_axis_tdata[5]
                                                                      r  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delayMatch1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.013     0.013    clk
    SLICE_X60Y133        FDCE                                         r  delayMatch1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  delayMatch1_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.053    m_axis_tlast
                                                                      r  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.013     0.013    clk
    SLICE_X60Y133        FDCE                                         r  delayMatch1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 f  delayMatch1_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.053    m_axis_tlast
                                                                      f  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.013     0.013    clk
    SLICE_X59Y124        FDCE                                         r  delayMatch_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  delayMatch_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.053    m_axis_tvalid
                                                                      r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay         19971 Endpoints
Min Delay         19971 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[32][7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 0.490ns (9.511%)  route 4.662ns (90.489%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axis_tdata[6] (IN)
                         net (fo=177, unset)          0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[6]
    SLICE_X105Y133       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.145 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_30[0][3]_i_1/O
                         net (fo=50, routed)          2.276     2.421    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[6][1]
    SLICE_X70Y114        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.570 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Add_out1_i_4__19/O
                         net (fo=49, routed)          1.308     3.878    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[1]_1[1]
    SLICE_X66Y122        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.975 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_60[32][7]_i_3/O
                         net (fo=1, routed)           1.029     5.004    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[32][7]_1
    SLICE_X66Y122        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.103 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__39/Selector_out1_60[32][7]_i_1/O
                         net (fo=1, routed)           0.049     5.152    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__39/Selector_out1_60[32][7]_i_1_n_0
    SLICE_X66Y122        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[32][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.020     0.020    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X66Y122        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[32][7]/C

Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[32][7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 0.490ns (9.511%)  route 4.662ns (90.489%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axis_tdata[6] (IN)
                         net (fo=177, unset)          0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[6]
    SLICE_X105Y133       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.145 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_30[0][3]_i_1/O
                         net (fo=50, routed)          2.276     2.421    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[6][1]
    SLICE_X70Y114        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.570 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Add_out1_i_4__19/O
                         net (fo=49, routed)          1.308     3.878    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[1]_1[1]
    SLICE_X66Y122        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.975 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_60[32][7]_i_3/O
                         net (fo=1, routed)           1.029     5.004    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[32][7]_1
    SLICE_X66Y122        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.103 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__39/Selector_out1_60[32][7]_i_1/O
                         net (fo=1, routed)           0.049     5.152    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__39/Selector_out1_60[32][7]_i_1_n_0
    SLICE_X66Y122        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[32][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.020     0.020    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X66Y122        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[32][7]/C

Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[32][7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 0.490ns (9.511%)  route 4.662ns (90.489%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axis_tdata[6] (IN)
                         net (fo=177, unset)          0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[6]
    SLICE_X105Y133       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     0.145 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_30[0][3]_i_1/O
                         net (fo=50, routed)          2.276     2.421    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[6][1]
    SLICE_X70Y114        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.570 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Add_out1_i_4__19/O
                         net (fo=49, routed)          1.308     3.878    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[1]_1[1]
    SLICE_X66Y122        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.975 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_60[32][7]_i_3/O
                         net (fo=1, routed)           1.029     5.004    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[32][7]_1
    SLICE_X66Y122        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.103 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__39/Selector_out1_60[32][7]_i_1/O
                         net (fo=1, routed)           0.049     5.152    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__39/Selector_out1_60[32][7]_i_1_n_0
    SLICE_X66Y122        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[32][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.020     0.020    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X66Y122        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[32][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7756, unset)         0.000     0.000    clk_enable
    SLICE_X63Y186        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.030     0.030    clk
    SLICE_X63Y186        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7756, unset)         0.000     0.000    clk_enable
    SLICE_X63Y186        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.030     0.030    clk
    SLICE_X63Y186        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7756, unset)         0.000     0.000    clk_enable
    SLICE_X63Y186        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9417, unset)         0.019     0.019    clk
    SLICE_X63Y186        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/C





