vendor_name = ModelSim
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux2_1.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_d.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_t.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_2_bits.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_6_bits.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_deboucing.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform10.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_negar_input_m_at.v
source_file = 1, modulo_mux36_1.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/db/MI-CircuitosDigitais-Problema-2.cbx.xml
design_name = pbl
instance = comp, \at_in[2]~I , at_in[2], pbl, 1
instance = comp, \clk~I , clk, pbl, 1
instance = comp, \div_1|ff_1|q , div_1|ff_1|q, pbl, 1
instance = comp, \hh1[0]~I , hh1[0], pbl, 1
instance = comp, \hh1[1]~I , hh1[1], pbl, 1
instance = comp, \count_2_bits_1|ff_2|q , count_2_bits_1|ff_2|q, pbl, 1
instance = comp, \count_2_bits_1|ff_1|q , count_2_bits_1|ff_1|q, pbl, 1
instance = comp, \at_in[5]~I , at_in[5], pbl, 1
instance = comp, \mux_2|gate_5|WideOr0~0 , mux_2|gate_5|WideOr0~0, pbl, 1
instance = comp, \mux_3|gate_5|WideOr0~0 , mux_3|gate_5|WideOr0~0, pbl, 1
instance = comp, \mux_2|gate_5|WideOr0~1 , mux_2|gate_5|WideOr0~1, pbl, 1
instance = comp, \at_in[4]~I , at_in[4], pbl, 1
instance = comp, \at_in[3]~I , at_in[3], pbl, 1
instance = comp, \mux_1|gate_5|WideOr0~0 , mux_1|gate_5|WideOr0~0, pbl, 1
instance = comp, \at_in[1]~I , at_in[1], pbl, 1
instance = comp, \at_in[0]~I , at_in[0], pbl, 1
instance = comp, \comb_50|gate_43|WideAnd0~0 , comb_50|gate_43|WideAnd0~0, pbl, 1
instance = comp, \mux_1|gate_5|WideOr0~1 , mux_1|gate_5|WideOr0~1, pbl, 1
instance = comp, \mux_3|gate_5|WideOr0~1 , mux_3|gate_5|WideOr0~1, pbl, 1
instance = comp, \mux_3|gate_5|WideOr0~2 , mux_3|gate_5|WideOr0~2, pbl, 1
instance = comp, \mux_3|gate_5|WideOr0~3 , mux_3|gate_5|WideOr0~3, pbl, 1
instance = comp, \mux_4|gate_5|WideOr0~0 , mux_4|gate_5|WideOr0~0, pbl, 1
instance = comp, \mux_4|gate_5|WideOr0~1 , mux_4|gate_5|WideOr0~1, pbl, 1
instance = comp, \comb_50|gate_5|S~0 , comb_50|gate_5|S~0, pbl, 1
instance = comp, \mux_4|gate_5|WideOr0~2 , mux_4|gate_5|WideOr0~2, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_34|WideOr0~0 , decodificador_bcd_ex_1|gate_34|WideOr0~0, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_29|WideOr0~0 , decodificador_bcd_ex_1|gate_29|WideOr0~0, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_24|WideOr0~0 , decodificador_bcd_ex_1|gate_24|WideOr0~0, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_24|WideOr0~1 , decodificador_bcd_ex_1|gate_24|WideOr0~1, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_19|WideOr0~0 , decodificador_bcd_ex_1|gate_19|WideOr0~0, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_13|WideOr0~0 , decodificador_bcd_ex_1|gate_13|WideOr0~0, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_8|WideOr0~0 , decodificador_bcd_ex_1|gate_8|WideOr0~0, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_4|WideOr0~0 , decodificador_bcd_ex_1|gate_4|WideOr0~0, pbl, 1
instance = comp, \rgb_input|gate_4|WideAnd0~0 , rgb_input|gate_4|WideAnd0~0, pbl, 1
instance = comp, \count_3_bits_1|ff_3|q , count_3_bits_1|ff_3|q, pbl, 1
instance = comp, \count_3_bits_1|ff_1|q , count_3_bits_1|ff_1|q, pbl, 1
instance = comp, \count_3_bits_1|ff_2|q , count_3_bits_1|ff_2|q, pbl, 1
instance = comp, \mux_9|gate_1|WideAnd0~0 , mux_9|gate_1|WideAnd0~0, pbl, 1
instance = comp, \mux_9|gate_1|WideAnd0~1 , mux_9|gate_1|WideAnd0~1, pbl, 1
instance = comp, \mux_9|gate_1|WideAnd0~2 , mux_9|gate_1|WideAnd0~2, pbl, 1
instance = comp, \mux_9|gate_1|WideAnd0~3 , mux_9|gate_1|WideAnd0~3, pbl, 1
instance = comp, \mux_9|gate_1|WideAnd0~4 , mux_9|gate_1|WideAnd0~4, pbl, 1
instance = comp, \comb_50|gate_53|S~0 , comb_50|gate_53|S~0, pbl, 1
instance = comp, \comb_50|gate_16|WideAnd0~0 , comb_50|gate_16|WideAnd0~0, pbl, 1
instance = comp, \comb_50|gate_53|S~1 , comb_50|gate_53|S~1, pbl, 1
instance = comp, \comb_50|gate_41|S~0 , comb_50|gate_41|S~0, pbl, 1
instance = comp, \comb_50|gate_60|WideOr0~2 , comb_50|gate_60|WideOr0~2, pbl, 1
instance = comp, \comb_50|gate_60|WideOr0~0 , comb_50|gate_60|WideOr0~0, pbl, 1
instance = comp, \comb_50|gate_60|WideOr0~1 , comb_50|gate_60|WideOr0~1, pbl, 1
instance = comp, \comb_50|gate_60|WideOr0~3 , comb_50|gate_60|WideOr0~3, pbl, 1
instance = comp, \comb_51|gate_14|WideAnd0~0 , comb_51|gate_14|WideAnd0~0, pbl, 1
instance = comp, \comb_50|gate_64|WideOr0~2 , comb_50|gate_64|WideOr0~2, pbl, 1
instance = comp, \comb_50|gate_64|WideOr0~3 , comb_50|gate_64|WideOr0~3, pbl, 1
instance = comp, \comb_50|gate_63|WideOr0~3 , comb_50|gate_63|WideOr0~3, pbl, 1
instance = comp, \comb_50|gate_63|WideOr0~2 , comb_50|gate_63|WideOr0~2, pbl, 1
instance = comp, \comb_50|gate_63|WideOr0~4 , comb_50|gate_63|WideOr0~4, pbl, 1
instance = comp, \comb_50|gate_63|WideOr0~5 , comb_50|gate_63|WideOr0~5, pbl, 1
instance = comp, \comb_50|gate_63|WideOr0~1 , comb_50|gate_63|WideOr0~1, pbl, 1
instance = comp, \comb_50|gate_63|WideOr0~0 , comb_50|gate_63|WideOr0~0, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~0 , mux_20_rgb_out_at|gate_47|S~0, pbl, 1
instance = comp, \comb_50|gate_50|WideOr0~0 , comb_50|gate_50|WideOr0~0, pbl, 1
instance = comp, \button_confirmation~I , button_confirmation, pbl, 1
instance = comp, \demux_button_confirmation|gate_2|WideAnd0 , demux_button_confirmation|gate_2|WideAnd0, pbl, 1
instance = comp, \hh2[1]~I , hh2[1], pbl, 1
instance = comp, \hh2[0]~I , hh2[0], pbl, 1
instance = comp, \reg_matriz_po_1|ff_13|q , reg_matriz_po_1|ff_13|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_3|q , reg_matriz_po_1|ff_3|q, pbl, 1
instance = comp, \comb_51|gate_1|WideAnd0~0 , comb_51|gate_1|WideAnd0~0, pbl, 1
instance = comp, \comb_50|gate_56|S~1 , comb_50|gate_56|S~1, pbl, 1
instance = comp, \comb_50|gate_56|S~3 , comb_50|gate_56|S~3, pbl, 1
instance = comp, \comb_50|gate_56|S~0 , comb_50|gate_56|S~0, pbl, 1
instance = comp, \comb_51|gate_1|WideAnd0~1 , comb_51|gate_1|WideAnd0~1, pbl, 1
instance = comp, \preset_3|gate_4|S~1 , preset_3|gate_4|S~1, pbl, 1
instance = comp, \reg_matriz_po_1|ff_19|q , reg_matriz_po_1|ff_19|q, pbl, 1
instance = comp, \comb_50|gate_56|S~2 , comb_50|gate_56|S~2, pbl, 1
instance = comp, \reg_matriz_po_1|ff_11|q , reg_matriz_po_1|ff_11|q, pbl, 1
instance = comp, \gate_20|S~16 , gate_20|S~16, pbl, 1
instance = comp, \gate_20|S~2 , gate_20|S~2, pbl, 1
instance = comp, \preset_3|gate_4|S~0 , preset_3|gate_4|S~0, pbl, 1
instance = comp, \reg_matriz_po_1|ff_7|q , reg_matriz_po_1|ff_7|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_15|q , reg_matriz_po_1|ff_15|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_28|q , reg_matriz_po_1|ff_28|q, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~1 , mux_20_rgb_out_at|gate_47|S~1, pbl, 1
instance = comp, \reg_matriz_po_1|ff_12|q , reg_matriz_po_1|ff_12|q, pbl, 1
instance = comp, \preset_3|gate_4|S~2 , preset_3|gate_4|S~2, pbl, 1
instance = comp, \reg_matriz_po_1|ff_24|q , reg_matriz_po_1|ff_24|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_32|q , reg_matriz_po_1|ff_32|q, pbl, 1
instance = comp, \gate_20|S~17 , gate_20|S~17, pbl, 1
instance = comp, \reg_matriz_po_1|ff_4|q , reg_matriz_po_1|ff_4|q, pbl, 1
instance = comp, \comb_51|gate_9|WideAnd0~0 , comb_51|gate_9|WideAnd0~0, pbl, 1
instance = comp, \gate_20|S~19 , gate_20|S~19, pbl, 1
instance = comp, \gate_20|S~20 , gate_20|S~20, pbl, 1
instance = comp, \comb_51|gate_34|WideAnd0~0 , comb_51|gate_34|WideAnd0~0, pbl, 1
instance = comp, \reg_matriz_po_1|ff_33|q , reg_matriz_po_1|ff_33|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_34|q , reg_matriz_po_1|ff_34|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_35|q , reg_matriz_po_1|ff_35|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_23|q , reg_matriz_po_1|ff_23|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_31|q , reg_matriz_po_1|ff_31|q, pbl, 1
instance = comp, \comb_51|gate_17|WideAnd0~0 , comb_51|gate_17|WideAnd0~0, pbl, 1
instance = comp, \gate_20|S~22 , gate_20|S~22, pbl, 1
instance = comp, \reg_matriz_po_1|ff_14|q , reg_matriz_po_1|ff_14|q, pbl, 1
instance = comp, \gate_20|S~23 , gate_20|S~23, pbl, 1
instance = comp, \mux_12_rgb_out_po|gate_9|WideAnd0~0 , mux_12_rgb_out_po|gate_9|WideAnd0~0, pbl, 1
instance = comp, \reg_matriz_po_1|ff_20|q , reg_matriz_po_1|ff_20|q, pbl, 1
instance = comp, \rgb_input|gate_4|WideAnd0~1 , rgb_input|gate_4|WideAnd0~1, pbl, 1
instance = comp, \gate_20|S~26 , gate_20|S~26, pbl, 1
instance = comp, \preset_6|gate_3|S~0 , preset_6|gate_3|S~0, pbl, 1
instance = comp, \reg_matriz_po_1|ff_26|q , reg_matriz_po_1|ff_26|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_22|q , reg_matriz_po_1|ff_22|q, pbl, 1
instance = comp, \comb_51|gate_1|WideAnd0~3 , comb_51|gate_1|WideAnd0~3, pbl, 1
instance = comp, \reg_matriz_at_1|ff_10|q , reg_matriz_at_1|ff_10|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_10|q , reg_matriz_po_1|ff_10|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_9|q , reg_matriz_po_1|ff_9|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_30|q , reg_matriz_po_1|ff_30|q, pbl, 1
instance = comp, \gate_20|S~11 , gate_20|S~11, pbl, 1
instance = comp, \reg_matriz_po_1|ff_25|q , reg_matriz_po_1|ff_25|q, pbl, 1
instance = comp, \gate_20|S~28 , gate_20|S~28, pbl, 1
instance = comp, \reg_matriz_po_1|ff_2|q , reg_matriz_po_1|ff_2|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_1|q , reg_matriz_po_1|ff_1|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_17|q , reg_matriz_po_1|ff_17|q, pbl, 1
instance = comp, \gate_20|S~3 , gate_20|S~3, pbl, 1
instance = comp, \gate_20|S~5 , gate_20|S~5, pbl, 1
instance = comp, \comb_51|gate_13|WideAnd0~0 , comb_51|gate_13|WideAnd0~0, pbl, 1
instance = comp, \reg_matriz_po_1|ff_5|q , reg_matriz_po_1|ff_5|q, pbl, 1
instance = comp, \gate_20|S~7 , gate_20|S~7, pbl, 1
instance = comp, \gate_20|S~12 , gate_20|S~12, pbl, 1
instance = comp, \comb_51|gate_1|WideAnd0~2 , comb_51|gate_1|WideAnd0~2, pbl, 1
instance = comp, \reg_matriz_at_1|ff_32|q , reg_matriz_at_1|ff_32|q, pbl, 1
instance = comp, \mux_27|OUT~4 , mux_27|OUT~4, pbl, 1
instance = comp, \comb_51|gate_3|WideAnd0~0 , comb_51|gate_3|WideAnd0~0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_34|q , reg_matriz_at_1|ff_34|q, pbl, 1
instance = comp, \mux_27|OUT~5 , mux_27|OUT~5, pbl, 1
instance = comp, \mux_27|OUT~1 , mux_27|OUT~1, pbl, 1
instance = comp, \comb_51|gate_36|WideAnd0~3 , comb_51|gate_36|WideAnd0~3, pbl, 1
instance = comp, \reg_matriz_at_1|ff_35|q , reg_matriz_at_1|ff_35|q, pbl, 1
instance = comp, \mux_27|OUT~0 , mux_27|OUT~0, pbl, 1
instance = comp, \comb_51|gate_5|WideAnd0~0 , comb_51|gate_5|WideAnd0~0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_31|q , reg_matriz_at_1|ff_31|q, pbl, 1
instance = comp, \mux_27|OUT~2 , mux_27|OUT~2, pbl, 1
instance = comp, \mux_27|OUT~3 , mux_27|OUT~3, pbl, 1
instance = comp, \mux_27|OUT~6 , mux_27|OUT~6, pbl, 1
instance = comp, \comb_51|gate_2|WideAnd0~0 , comb_51|gate_2|WideAnd0~0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_28|q , reg_matriz_at_1|ff_28|q, pbl, 1
instance = comp, \reg_matriz_at_1|ff_27|q , reg_matriz_at_1|ff_27|q, pbl, 1
instance = comp, \mux_26|OUT~2 , mux_26|OUT~2, pbl, 1
instance = comp, \mux_26|OUT~3 , mux_26|OUT~3, pbl, 1
instance = comp, \mux_9|gate_1|WideAnd0~5 , mux_9|gate_1|WideAnd0~5, pbl, 1
instance = comp, \gate_20|S~27 , gate_20|S~27, pbl, 1
instance = comp, \reg_matriz_at_1|ff_30|q , reg_matriz_at_1|ff_30|q, pbl, 1
instance = comp, \mux_26|OUT~0 , mux_26|OUT~0, pbl, 1
instance = comp, \mux_26|OUT~1 , mux_26|OUT~1, pbl, 1
instance = comp, \mux_26|OUT~4 , mux_26|OUT~4, pbl, 1
instance = comp, \mux_25|OUT~4 , mux_25|OUT~4, pbl, 1
instance = comp, \mux_25|OUT~3 , mux_25|OUT~3, pbl, 1
instance = comp, \reg_matriz_at_1|ff_23|q , reg_matriz_at_1|ff_23|q, pbl, 1
instance = comp, \reg_matriz_at_1|ff_21|q , reg_matriz_at_1|ff_21|q, pbl, 1
instance = comp, \mux_25|OUT~1 , mux_25|OUT~1, pbl, 1
instance = comp, \reg_matriz_at_1|ff_24|q , reg_matriz_at_1|ff_24|q, pbl, 1
instance = comp, \reg_matriz_at_1|ff_22|q , reg_matriz_at_1|ff_22|q, pbl, 1
instance = comp, \mux_25|OUT~2 , mux_25|OUT~2, pbl, 1
instance = comp, \mux_25|OUT~5 , mux_25|OUT~5, pbl, 1
instance = comp, \reg_matriz_at_1|ff_25|q , reg_matriz_at_1|ff_25|q, pbl, 1
instance = comp, \mux_25|OUT~0 , mux_25|OUT~0, pbl, 1
instance = comp, \mux_25|OUT~6 , mux_25|OUT~6, pbl, 1
instance = comp, \comb_51|gate_33|WideAnd0~0 , comb_51|gate_33|WideAnd0~0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_20|q , reg_matriz_at_1|ff_20|q, pbl, 1
instance = comp, \mux_24|OUT~0 , mux_24|OUT~0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_16|q , reg_matriz_at_1|ff_16|q, pbl, 1
instance = comp, \mux_24|OUT~1 , mux_24|OUT~1, pbl, 1
instance = comp, \reg_matriz_at_1|ff_17|q , reg_matriz_at_1|ff_17|q, pbl, 1
instance = comp, \reg_matriz_at_1|ff_19|q , reg_matriz_at_1|ff_19|q, pbl, 1
instance = comp, \mux_24|OUT~2 , mux_24|OUT~2, pbl, 1
instance = comp, \mux_24|OUT~3 , mux_24|OUT~3, pbl, 1
instance = comp, \mux_24|OUT~4 , mux_24|OUT~4, pbl, 1
instance = comp, \mux_24|OUT~5 , mux_24|OUT~5, pbl, 1
instance = comp, \reg_matriz_at_1|ff_15|q , reg_matriz_at_1|ff_15|q, pbl, 1
instance = comp, \mux_23|OUT~0 , mux_23|OUT~0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_13|q , reg_matriz_at_1|ff_13|q, pbl, 1
instance = comp, \reg_matriz_at_1|ff_14|q , reg_matriz_at_1|ff_14|q, pbl, 1
instance = comp, \reg_matriz_at_1|ff_12|q , reg_matriz_at_1|ff_12|q, pbl, 1
instance = comp, \reg_matriz_at_1|ff_11|q , reg_matriz_at_1|ff_11|q, pbl, 1
instance = comp, \mux_23|OUT~1 , mux_23|OUT~1, pbl, 1
instance = comp, \mux_23|OUT~2 , mux_23|OUT~2, pbl, 1
instance = comp, \mux_23|OUT~3 , mux_23|OUT~3, pbl, 1
instance = comp, \mux_23|OUT~4 , mux_23|OUT~4, pbl, 1
instance = comp, \mux_23|OUT~5 , mux_23|OUT~5, pbl, 1
instance = comp, \mux_23|OUT~6 , mux_23|OUT~6, pbl, 1
instance = comp, \reg_matriz_at_1|ff_9|q , reg_matriz_at_1|ff_9|q, pbl, 1
instance = comp, \reg_matriz_at_1|ff_7|q , reg_matriz_at_1|ff_7|q, pbl, 1
instance = comp, \mux_22|OUT~2 , mux_22|OUT~2, pbl, 1
instance = comp, \mux_22|OUT~3 , mux_22|OUT~3, pbl, 1
instance = comp, \reg_matriz_at_1|ff_6|q , reg_matriz_at_1|ff_6|q, pbl, 1
instance = comp, \mux_22|OUT~1 , mux_22|OUT~1, pbl, 1
instance = comp, \mux_22|OUT~4 , mux_22|OUT~4, pbl, 1
instance = comp, \mux_22|OUT~5 , mux_22|OUT~5, pbl, 1
instance = comp, \mux_21|OUT~2 , mux_21|OUT~2, pbl, 1
instance = comp, \mux_21|OUT~3 , mux_21|OUT~3, pbl, 1
instance = comp, \reg_matriz_at_1|ff_3|q , reg_matriz_at_1|ff_3|q, pbl, 1
instance = comp, \reg_matriz_at_1|ff_1|q , reg_matriz_at_1|ff_1|q, pbl, 1
instance = comp, \mux_21|OUT~0 , mux_21|OUT~0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_4|q , reg_matriz_at_1|ff_4|q, pbl, 1
instance = comp, \mux_21|OUT~1 , mux_21|OUT~1, pbl, 1
instance = comp, \mux_21|OUT~4 , mux_21|OUT~4, pbl, 1
instance = comp, \mux_21|OUT~5 , mux_21|OUT~5, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~8 , mux_20_rgb_out_at|gate_47|S~8, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~6 , mux_20_rgb_out_at|gate_47|S~6, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~7 , mux_20_rgb_out_at|gate_47|S~7, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~2 , mux_20_rgb_out_at|gate_47|S~2, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~3 , mux_20_rgb_out_at|gate_47|S~3, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~4 , mux_20_rgb_out_at|gate_47|S~4, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~5 , mux_20_rgb_out_at|gate_47|S~5, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~9 , mux_20_rgb_out_at|gate_47|S~9, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~14 , mux_20_rgb_out_at|gate_47|S~14, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~15 , mux_20_rgb_out_at|gate_47|S~15, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~16 , mux_20_rgb_out_at|gate_47|S~16, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~10 , mux_20_rgb_out_at|gate_47|S~10, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~11 , mux_20_rgb_out_at|gate_47|S~11, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~12 , mux_20_rgb_out_at|gate_47|S~12, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~13 , mux_20_rgb_out_at|gate_47|S~13, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~17 , mux_20_rgb_out_at|gate_47|S~17, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~20 , mux_20_rgb_out_at|gate_47|S~20, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~19 , mux_20_rgb_out_at|gate_47|S~19, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~22 , mux_20_rgb_out_at|gate_47|S~22, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~21 , mux_20_rgb_out_at|gate_47|S~21, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~23 , mux_20_rgb_out_at|gate_47|S~23, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~18 , mux_20_rgb_out_at|gate_47|S~18, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~24 , mux_20_rgb_out_at|gate_47|S~24, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~25 , mux_20_rgb_out_at|gate_47|S~25, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~26 , mux_20_rgb_out_at|gate_47|S~26, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~27 , mux_20_rgb_out_at|gate_47|S~27, pbl, 1
instance = comp, \mux_20_rgb_out_at|gate_47|S~28 , mux_20_rgb_out_at|gate_47|S~28, pbl, 1
instance = comp, \rgb_input|gate_4|WideAnd0~2 , rgb_input|gate_4|WideAnd0~2, pbl, 1
instance = comp, \rgb_input|gate_1|WideAnd0~0 , rgb_input|gate_1|WideAnd0~0, pbl, 1
instance = comp, \out_7seg[0]~I , out_7seg[0], pbl, 1
instance = comp, \out_7seg[1]~I , out_7seg[1], pbl, 1
instance = comp, \out_7seg[2]~I , out_7seg[2], pbl, 1
instance = comp, \out_7seg[3]~I , out_7seg[3], pbl, 1
instance = comp, \out_7seg[4]~I , out_7seg[4], pbl, 1
instance = comp, \out_7seg[5]~I , out_7seg[5], pbl, 1
instance = comp, \out_7seg[6]~I , out_7seg[6], pbl, 1
instance = comp, \out_7seg[7]~I , out_7seg[7], pbl, 1
instance = comp, \out_7seg_ac[0]~I , out_7seg_ac[0], pbl, 1
instance = comp, \out_7seg_ac[1]~I , out_7seg_ac[1], pbl, 1
instance = comp, \out_7seg_ac[2]~I , out_7seg_ac[2], pbl, 1
instance = comp, \out_7seg_ac[3]~I , out_7seg_ac[3], pbl, 1
instance = comp, \m_col[0]~I , m_col[0], pbl, 1
instance = comp, \m_col[1]~I , m_col[1], pbl, 1
instance = comp, \m_col[2]~I , m_col[2], pbl, 1
instance = comp, \m_col[3]~I , m_col[3], pbl, 1
instance = comp, \m_col[4]~I , m_col[4], pbl, 1
instance = comp, \m_line[0]~I , m_line[0], pbl, 1
instance = comp, \m_line[1]~I , m_line[1], pbl, 1
instance = comp, \m_line[2]~I , m_line[2], pbl, 1
instance = comp, \m_line[3]~I , m_line[3], pbl, 1
instance = comp, \m_line[4]~I , m_line[4], pbl, 1
instance = comp, \m_line[5]~I , m_line[5], pbl, 1
instance = comp, \m_line[6]~I , m_line[6], pbl, 1
instance = comp, \rgb_output[0]~I , rgb_output[0], pbl, 1
instance = comp, \rgb_output[1]~I , rgb_output[1], pbl, 1
instance = comp, \out[0]~I , out[0], pbl, 1
instance = comp, \out[1]~I , out[1], pbl, 1
instance = comp, \out[2]~I , out[2], pbl, 1
instance = comp, \out[3]~I , out[3], pbl, 1
instance = comp, \out[4]~I , out[4], pbl, 1
instance = comp, \out[5]~I , out[5], pbl, 1
instance = comp, \out[6]~I , out[6], pbl, 1
instance = comp, \out[7]~I , out[7], pbl, 1
instance = comp, \out[8]~I , out[8], pbl, 1
instance = comp, \out[9]~I , out[9], pbl, 1
instance = comp, \out[10]~I , out[10], pbl, 1
instance = comp, \out[11]~I , out[11], pbl, 1
instance = comp, \out[12]~I , out[12], pbl, 1
instance = comp, \out[13]~I , out[13], pbl, 1
instance = comp, \out[14]~I , out[14], pbl, 1
instance = comp, \out[15]~I , out[15], pbl, 1
instance = comp, \out[16]~I , out[16], pbl, 1
instance = comp, \out[17]~I , out[17], pbl, 1
instance = comp, \out[18]~I , out[18], pbl, 1
instance = comp, \out[19]~I , out[19], pbl, 1
instance = comp, \out[20]~I , out[20], pbl, 1
instance = comp, \out[21]~I , out[21], pbl, 1
instance = comp, \out[22]~I , out[22], pbl, 1
instance = comp, \out[23]~I , out[23], pbl, 1
instance = comp, \out[24]~I , out[24], pbl, 1
instance = comp, \out[25]~I , out[25], pbl, 1
instance = comp, \out[26]~I , out[26], pbl, 1
instance = comp, \out[27]~I , out[27], pbl, 1
instance = comp, \out[28]~I , out[28], pbl, 1
instance = comp, \out[29]~I , out[29], pbl, 1
instance = comp, \out[30]~I , out[30], pbl, 1
instance = comp, \out[31]~I , out[31], pbl, 1
instance = comp, \out[32]~I , out[32], pbl, 1
instance = comp, \out[33]~I , out[33], pbl, 1
instance = comp, \out[34]~I , out[34], pbl, 1
