--- Page 1 ---
W
w (120)
: 1
Aelowig

--- Page 2 ---
4 . 0 LOGICASFECIEICATIOV
4 ,1
DEFIniTION OF SYSTEM TERMS
BIT TIME:
ONE COMPLETE CLOCK PERIOD , 2 .66 LSEC AT 375 KHZ _
SEE FIGURE 2
WORD TIME:
20 CONSECUTIVE BIT TIMES (to THROUGH t ) 19 Two TYPES OF "WORDS"
THERE ARE
In Wa' THE PARALLEL ARITHMETICAL ALGORITHMS OPERATE, AND CONTROL HORDS ARE SHIFTED InTO THE UNITS (SERIALLY ) _
In Wo' COMPUTATIONAL InPUtS AND OUTPUTS ARE SHIFTED SERIALLY AMONG THE UN ITS .
THESE WORDS ALTERNATE, AND ARE OF EQUAL DURATION; i.e. ,
THEY ARE COMPLEMENTARY -
WORD MARK:
A SIGNAL COINCIDENT WITH t OF EVERY WORD TIME _ 18 OPERATION ( "Op" ) TIME: TWO CONSECUTIVE WORD TIMES (WA AND Wo)= FRAME MARK: FINAL BIT TIME OF THE FINAL Op_
WORD LENGTH IS 20 BITS _
FOR DATA WORDS THIS IS NORMALLY SIGN AND 19 B ITS
DATA IS SHIFTED LSB FIRST_
TWO ' $ COMPLEMENT REPRESENTATION IS USED FOR NEGATIVE
NUMBERS
DURING BIT TIME INFORMATION In THE COMPUTER REGISTERS IS " to' PROPERLY" ORIENTED; j.e, ALL TME BITS OF A DATA WORD ARE CONTAINED In PROPERLY
CORRESPONDING REGISTER POSITIONS
CONTROL WORDS ARE SHIFTED Into THE LOGIC
CHIPS FROM READ-ONLY MEMORIES (ROM' s ) SERIALLY DURING W OF EVERY OP, AND THEREBY A
SPECIFY VARIOUS DETAILS OF THE PRESENT AND SUBSEQUENT OPERATI ONS
MEANINGFUL
DATA TRANSFERS Into AND OUI OF THE LOGIC CHIPS AND REGISTERS OCCUR DURInG Wo 0F
EVERY Op =
4.2
GENERAL DESCRIPTION
RAS SHALL OPERATE AS A 16 WORD RANDOM ACCESS READ-WRITE STORAGE DEVICE. INFOR -
MATION SHALL BE SHIFTEQ InTo AND OuT OF SELECTFD REGISTFRS SFRTAI | Y DURTNG 4j
Size
CODE NO AIRESEARCH MANUFACTURING COMPANY 70210 Dambewv 0"0d" TA{ 94 cJmjtioN 000 470044 841/8047+4 SCALE REV
DWG NO.
944 11L
SHEET

--- Page 3 ---
MEMORY READQUT SHALL BE NONDESTRUCTIVE.
FIGURE 3 IS A SUGGESTED BLOCK DIAGRAM
FOR FERFORMISG ThIS FUNCTIoN _
4.3 CONIRQL WORD
THE UNIT SHALL AcCEPT A CONTROL WORD OF 5 BITs DURING W AS DESCRIBED FURTHER
In 4.5.1_
THIS CONTROL WORD WILL SFECIFY DETAILS OF    THE OPERATION AS DESCRIBED
THROUGHOUT THIS SPECIFICATION
APPROPRIATE HOLDING AND DECOD ING LOGIc SHALL B E
PROVIDED To ACCONPLISH THESE FUNCTIONS _
4.4 INPUIS AND QUTPUTS
PROVISION SHALL B E MADE FOR AccEPTING OTHER ELECTRICAL AND LOGICAL INPUTS As
FOLLOWS : PHASE
AND PHASE 2 CLOCKS V GROUND , A Wo SIGNAL (20 CLocK PERIODS DD>
LONG ) , A WORD MARK (t ) , DATA INPUT AND ONE EXTERNAL LOGIC INPUT _ 18
THE OUTPUT
SHALL BE PROVIDED AS DESCRIBED In PARAGRAPHS 4.5.| _
THIS OUTPUT IS REFERRED To
As "DATA"
4.5 LOGIC FUNCTIONS To BE IMPLEMENTED
4.5 . |
THE CONTROL WORD WILL CONTAIN 5 BITS _
THESE WILL BE THE FIRST FIVE BITS
OF A 20 BIT CONTROL WORD DELAYED 15 BITS _
It WILL ARRIVE ONLY DURING 4 THE LEAST SIGNIFICANT FOUR BITS OF THE CONTROL WORD WILL SPECIFY ONE OF
SIXTEEN 20-BIT SERIAL SHIFT REGISTERS
THE CONTENTS OF THE SELECTED
REGISTER SHALL BE SHIFTED OUT To THE "DATA" OUTPUT SERIALLY (LSB FIRST)
DURING THE NEXT 6 AND W AT THE 4o TIME, INFORMATION FROM DATA InPUT SHALL BE WRITTEN INIQ TKE SELECTED REGISTER IF THE FIFTH CONTROL BIT IS
4 "QNE"
IF THE FTFTH CONTROL BIT IS "ZERO" THE REGISTER S CONTENTS SHALL
REMAIN UNAFFECTED
AN EXT ERNAL LOGIC INPUT M INHIBIT WRITE" SHALL INHIBIT
WRiTiNG WHEN ACTIVE-
IT WILL BE ACTIVE DiRiNG THE #o PERICD AND ZERO
DURING THE Vo PERIOD_ THE CONTROL WORD SELECTS REGISTERS ACCORDING To THE FOLLOWING CONFIGURATION
SIZE
CODE NO_ 70210 AirESEARCH MANUFACTURING COMPANY OW0t ot 044WT cJAp0r4"05 470640 64680407 SCALE REV
DwG NO.
Gerrcty
944114
SHEET
16

--- Page 4 ---
5 5 B 5 4 3 2 | 0 .0 0 0
SELECT STORAGE REGISTER NO . 16
0 0 0 1
0 0 1 0
2
3
0 1 0 0
0 1 0 1
"
5 6 7 8 9
0 1
0
10
12
13
14
15
DO NOT WRITE Into RAS
WRITE Into RAS
4.6 THE LOGIC DIAGRAM IN FIGURE k IS INCLUDED AS A SUPPLEMENT To THE WRITTEN
SPECIFICATION
IT HAS NOT BEEN CHECKED: BY _SIMUEATION AND MAY CONTAIN DETAIL
LOGIC ERRORS_
4.7
SYSTEM CONSIDERATIONS
THE RAS WILL BE TYPICALLY CONNECTED In THE SYSTEM As SHOWN In FIGURE
THE CONTRol WORD WILL ORICINATE In AN ROM AND WILL RE DELAVED 15 BITS THROUGH
THE STEERING CIRCUIT BEFORE ENTERING THE RAS . THE DATA InPUt WILL COME FROM
STEERING CIRCUIT OUTPut .
THE ORIGINATOR OF THE DATA WILL BE ONE OF THE
FOLLOWING: MULTIPLIER, DIVIDER SLF ROM, RAS
THE DATA OUTPUT WILL FEED Into
STEERING CIRCUIT.
ALL TIMING SIGNALS WILL BE GENERATED FROM THE SYSTEM TIMING
GENERATOR
OUTPUT DRIVE CAPABILITY IS DISCUSSED In PARAGRAPH 4.8 .5 .
SIZE
CODE NO. 70210 AIRESEARCH ManufaCTURiNG COMPANY Dnoo" T# 0i Itt Coapobitidm Lo4 474{LE 04200404 SCALE REV
DVG NO_
cenberr
944114
SHEET

--- Page 5 ---
4.7 . |
PROPAGATIQN DELAYS
INSURE PROPER INTERFACE OF ThiS CIRCUIT, With THE OTHERS In THE SYSTEM, To
THE FOLLOWING PROPAGATION DELAY TIMES MUST BE MET _
ALL TIMES ARE MAXIMUM
FROM THE 904, LOGICAL "|" LEVEL OF THE CLOCK To THE 90/ AND ARE MEASURED
LEVEL OF THE SIGNAL
FROM
To
IIME (ns
DATA INPUT
SELECTED REGISTER
200
SELECTED REGISTER
DATA   Out
250 (UNDER CoNDITIONS OF PARA_ 4.8 .5 )
OUTPUTS SHALL BE CHANGED ON THE NEGATIVE TRANSITION OF THE ALL DATA
PHA SE
CLOCK _
CASE PROPAGATION DELAYS SHALL BE SUBMITTED To 4.7.2 THE ABOVE CALCULATED WORST APPROVAL NO LATER THAN 45 DAYS AFTER AWARD OF CONTRACT_ AIRESEARCH FOR
SIzE
CODE NO 70210 AIRESEARCH MANUFACTURING COXPANY 0"0+ 74 B4#0208 EdRrObaTOX L08 Ealea. 04284m14 SCALE AEV
DWG NO.
944114
#rret
SHEET

--- Page 6 ---
0 . 8 EUCICW CWACWERISILGS
THE [LECTRICAL CHARACTERISTICS SHALL APPLY AT KOOm ArBIENT TEMPERATURE,
4 .8 . | PUNER_SUPILES: THE IPUT POWER SUPPLY CHARACTERISTICS ARE DEFINED B ELCV:
Vss 0 V 0:0 VDc GRoun) PQTEWTIAL AE,OUT WXIch V AND V SS ARE REFERENC ED DD Vdd ~14.0 A1.0 V ~28.5 #1.5 VDc
4.8.2 POWER_DISSIFATLO:
4.8.2.| CALCULATED_ PQWER : ThE DC POWER DISSIFATION SHAil AT -55 C AND +1252€
BE: CALCULATED FCR TME DEVICE. COVERED y' THIS SPECIFICATION_ THE CALCULATED VALUE SHALL B E SUBMITTED To AIRESEARCH WITHIN 45 DAYS AFTER
AWARD OF CONTRACT .
4.8.2.2 MEASURED POWER : THE DC POWER DISSITATION AT -55o AND + [25 C 0f THIs DEVICE SVALL #ZT EXCEED THE CALCULATED VALUE By MORE TXAN 15 PERCENT . 4.8.3 CLOCK_CKARACTERISTICS; TKE CLOck CHARACTERISTICS ATE DEFINED IN FIGURZ 2 0F ThIs SPECIFICATION_
4.8.4 LOGIC_LEVELS: TKE MOS InPUt AND OUT PUT LOGIC LEVELS ARE DEFIN ED IN THE MATRIX BCLO:
(MIN ~3.0 V
(MAX 0.0 V
InPUT LOGIC "0"
InPUt LOGIC # 1"
Vdd ~9.0 V OUT FUT LOGIC "0" ~2.0 V 0.0 V OU PuT LOGIC " " Vdd -10.0 V Wo' t18' FRAME MARK AND DISCRETE INPUT LOGIc LEVELS ARE DEFIMED IN THE MATRIX BELOW :
(NIn)
(max) 0.0 V -12.6 V
INPUT LCGIc 0"
-0.6 V
InPUT LOGIC "|"
-15.4 V
SiZe
CODi X_ Hi,G NO. 70210 TREV
AE#{T_
Xiredeatci{ #i NuCtuRing COMPANY 674 M"ejandN 200 ! 4084
944|14
SCALE
SHEET 13

--- Page 7 ---
4 .8 .5 @LVT DWJVF CAPARILITY;
EACH OUTP'UT SALL { E CAPABLE 0f DRivinG. ^ LO;D
T0 Gkouwd OF 75.0 KCms RESISTIVE IN PARALLEL WITh A 10 Pf CAPACITOR PLUS
CAPACITOR EQUAL T0 FouR TIKES TH MAXIMUM InPUT CAPAcitaNcE Qh ANY SINGLE
inPuT (EXCEPT POWER, CLOCk AND TiMiNG InPUTS ) FOR ANY OF THE FOLLOwING CIRCUITS {R/; 944125, t/n 9441i1_ Piv 544112 P)N 944113, Pin 94414 , Pfn 944418 ) _ TIE CALCULATED CAPACITANCE LOAD AT -55 C AND +1258 C PER ABOVE SHALL BE SUBMITTED To AIRESEARCH FOR APPROVAL NO LATER THAN 45 CALEWDAR DAYS
AFTER AWAR? OF CONTRACT .
4.8 .6 JNjul_LQWW)NG
4.8.6.| IninG ELoGIC InpUts
THE InPuT LOADIWC (RESISTIVE AND CAPACiTIVE)
ON ALL Timing AND LOGIc INPUTS EXCEPT CLOCKS
AND 42 SHALL BE
CALCULATED AT ~550 C AND +125*c AND ` SHALL BE SUBMIITTED To AIRESEARCH
FOR APPROVAL No LATER TNAN 45 CALENDAR DAYS AFTER AWARD Of ConTRACT_
4.8.6.2
TNE Imput LOADING (RESISTIVE AND CAPACITIVE) On ALL CLOcK INPUS
0 AFj 42 ) SHALL BE CALCULATED AT -55" C ANd + 125 C AND SHALL BE
SUBAITTED To AIRESEARCH FOR APPROVAL NO LATER THAN 45 CALENDAR DAYS AFTER AWARD OF CONTRACT _
4.8.6.3 DAIA LNFUIS: THE INPUT LOADING (RESISTIVE AND CAPACITIVE} ON AZL
DATA InPUts SHALL BE CALCULATED AT -558 AND +125C C AND SHALL 3E SUBMITTED To' AIRESEARCH FOR APFR OVAL NO LATER THAN 45 CALENDAR DAYS
AFTER AVARD OF CoNTRACT.
SIZE
CODE NO 70210
DwG NO=
RupbY
AiRESEARCP HANUFY {lrind COAPANY Dir 1 4 000" 44
944114

--- Page 8 ---
0)
2
8 82 3 X 83 88.< 2 0 1 3 2 9 2 8383
L 7 8 61 8 E 33 0 8 8 2
SIZE
CODE NOS 70210 {rx ARESEARCH MANUFACTURiNG COMPANY 0v8i0" Ttt 02 ITT Co##0404 104 4#0448. 1'+360. SCALE REV
DXG NO.
946114
SHEET
2 /

--- Page 9 ---
8 EEL 8 8 8 2 : 3 1 9 8 8 8 ] 8
0 2 # 3 9 2 8 8 8 2 8 3 8 8 28 { g 8 # 3
LO
g
0
2 M 2 1
2
1 0 0
x
< 2
4 x4 6j
82
3
2 4 < 8 2 8g 0 7 0 1 8 8 2" : # 2 4 3 7" 2 3 3 1 5 2 1 Z 09 2 8 8 9 6 0 # n 8 & 3 3 6 8 8 8 0 &' { 8 2g 3 3 Ji 8 ~ N SIzE CODE NO_ DwG NO. COMPANY 70210 944114 0837s" AIRESEARCH MANUFACTURiNG Oiyiid" 0r L0# 2706 €I 8440#X4 CTT 5026794m194 SCALE REV SHEcr 2 2

--- Page 10 ---
33 0
5 5 8
1
 1 1 1 1 1 2 1 9
1 0 8
0
2 2 3 ~ 2
1
% L 0 L
0 Ti  W 0 b
@ L 0 t
il v
L L
0
@ L 0 0 L 0
0 P
3 2
9 8
2
2
3 3 U
0
SIze
CODE NO. Avrett AIRESEARCH MANUFACTURING COMPANY 70210 omOm L0 0p T4{ @4RArTt BlIe 0iWT0an Coapobatiom SCALE REV FORM 2347-4
DWG NO. 944 ||2 SHEET 24
4 2

--- Page 11 ---
8 8 2 1 3 6 2 1
Ea
8 3 8 g E3 C
9 9
1 2 Q
8
3 2 1 1 {
] 2 2
2
2 ( 3
0 3w 3
10} sw 1
3 2 1 2 E { 4 1 12 ? 0 3 2 4 2 4 E 0 2 3 2 8
I0 8+ 3
1
Io 4 ' 3
J2
SIZE
CODE NO. AireseaRch MANUFACTURING COMPANY 70210 oimiior OnTk{Oaaaitt cjrPOiCX 184 46d 444007 SCALE REV
DWG NO.
0037
44114 SHEET 2 5
8

--- Page 12 ---
RAS P/n 94414-|
INPUT CAP. MAX -55%c +125 C
INPUT RES MIN -55" +125 C
PIN NAME
PIN NUMBER
DATA IN
10 pf
10 pf
10 Ma
10 Ma
p
14
115 pf
15 pf
8 . 6Kn
30 Kn
02 IN Wo t| 8 CW In
15 pf
15 pf
.75Kn|
5 Kn
10 pf
10 pf
10 Mn
10 Ma
10
10 pf
10 pf
10 Mn
10 Mn
9
10 pf
10 pf
10 Mn
10 Mn
I.W.
12
10 pf
10 pf
10 Mn
10 Mn
5
oo GROUND
8
OUT
DATA OUT
13
Chi p Size: 130 X 15 mi Is
Number Devi ces :
2330
Package Type: IL-pin dua1 in-]ine package DC Power Di ssipation -550c |.34 W +125'c 400 mw
DC Power Di ss i pation (meqsured) -550c
Res -55"C Dri ve 75Kn +125 Output C Capabi lity 75Kn Cap. -55` C SOpf +125'c 5Opf
R. Ma Holt Dept. 93-9 July 24 1970
+125Oc

--- Page 13 ---
PROP AGATION DELAYS
INPUT 2 TERMINATIONS
CIRCUIT RAS 944114-|
If 0"
"
90
MI 0"
3v
DATA
110
9v
TERMINAL NAME
PACKAGE TERMINAL
DATA SET-UP TIME (d ) MIN
800 ns
0
500 ns
CW IN
9
250 nS
I.W.
2
800 nS
DATA In
7
150 ns
R. M Ho lt Dept. 93-9 July 24 , 1970
2
Mo t 8

--- Page 14 ---
PROPAGATION DELAYS
0 OUTPUT INITIATIONS
CIRCUIT RAS 944LL-l
"0"
t19 0 [ t1 8 01  909
" |"
"0"
3V
DATA
LSB MSB )
MI
9V
TERMINAL NAME
PACKAGE TERMINAL
PROPAGATION DELAY (A) MAX
DATA OUT
13
275 ns
R. M. Ho lt Dept. 93-9 July 24 2 1970

--- Page 15 ---
Y
1
1 6 0 3 8 1 0 1 < 0 3 3 2 ] EH # !  1 3 0  J J a2d X 2 ~~ ~ + 4 0 1 2 4 3 K 3 + 3 &3 + #4 1 3_8 3 3 Jnini Anho

--- Page 16 ---
N a56
3
1 7 2 2 1 3 U L di 2 V V 8 1 1 3 X 1 8 3 12 4 $ ? %2 : ;< 0 & 2
3 2 1 -0 1 4