INFO-FLOW: Workspace /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1 opened at Sun Jul 04 23:19:33 EDT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.12 sec.
Execute     ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute     config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip
Execute     config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.41 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip -rtl verilog 
Execute   source ./apskdemod/solution1/directives.tcl 
Execute     set_directive_top -name apskdemod apskdemod 
INFO: [HLS 200-1510] Running: set_directive_top -name apskdemod apskdemod 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
Execute     set_directive_interface -mode axis -register -register_mode both apskdemod demodi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both apskdemod demodi 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
Execute     set_directive_interface -mode axis -register -register_mode both apskdemod demodq 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both apskdemod demodq 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodq 
Execute     set_directive_interface -mode axis -register -register_mode both apskdemod demod_datout 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both apskdemod demod_datout 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodq 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemod_datout 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.626 MB.
INFO: [HLS 200-10] Analyzing design file 'apskdemod.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling apskdemod.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang apskdemod.cpp -foptimization-record-file=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/clang.apskdemod.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.pp.0.cpp > /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/clang.apskdemod.cpp.out.log 2> /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/clang.apskdemod.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top apskdemod -name=apskdemod 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodq 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemod_datout 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodq 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemod_datout 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodq 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemod_datout 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/.systemc_flag -fix-errors /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/all.directive.json -fix-errors /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.11 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/clang-tidy.apskdemod.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/clang-tidy.apskdemod.pp.0.cpp.out.log 2> /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/clang-tidy.apskdemod.pp.0.cpp.err.log 
Command         ap_eval done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-140] Array stream parameter 'demod_datout' in function 'apskdemod' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: apskdemod.cpp:12
WARNING: [HLS 214-140] Array stream parameter 'demodi' in function 'apskdemod' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: apskdemod.cpp:12
WARNING: [HLS 214-140] Array stream parameter 'demodq' in function 'apskdemod' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: apskdemod.cpp:12
Command       clang_tidy done; 0.14 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/xilinx-dataflow-lawyer.apskdemod.pp.0.cpp.diag.yml /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/xilinx-dataflow-lawyer.apskdemod.pp.0.cpp.out.log 2> /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/xilinx-dataflow-lawyer.apskdemod.pp.0.cpp.err.log 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/clang.apskdemod.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.bc > /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/clang.apskdemod.pp.0.cpp.out.log 2> /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/clang.apskdemod.pp.0.cpp.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.8 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.59 seconds; current allocated memory: 208.860 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.g.bc -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.0.bc > /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.35 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.35 sec.
Execute       run_link_or_opt -opt -out /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=apskdemod -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=apskdemod -reflow-float-conversion -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.03 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.03 sec.
Execute       run_link_or_opt -out /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.36 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.36 sec.
Execute       run_link_or_opt -opt -out /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=apskdemod 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=apskdemod -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.33 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.33 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=apskdemod -mllvm -hls-db-dir -mllvm /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.lto.bc > /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 8.77 sec.
INFO: [HLS 214-131] Inlining function 'void cordic_::cordic_circ_v1<42, 1, 0, 0, 43, 4, 40, 1>(ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float cordic_::atan2_generic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:729:5)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' (/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.322.337.346.355.364.373.382.391.400.409.418)' into 'fp_struct<float>::to_float() const (.334.343.352.361.370.379.388.397.406.415)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.334.343.352.361.370.379.388.397.406.415)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:370:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_abs<float>(float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_abs.h:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float cordic_::atan2_generic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677:0)
INFO: [HLS 214-178] Inlining function 'cordic_::atan_traits<float>::div(float, float)' into 'float cordic_::atan2_generic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'float cordic_::atan2_generic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float cordic_::atan2_cordic_Q1<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.322.337.346.355.364.373.382.391.400.409.418)' into 'float cordic_::atan2_cordic_Q1<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(unsigned int)' into 'float cordic_::atan2_cordic_Q1<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float cordic_::atan2_cordic_Q1<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'float generic_abs<float>(float)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'atan2f' into 'std::atan2(float, float)' (/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:168:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, int, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<float, int>(float, int)' into 'apskdemod(int*, float*, float*)' (apskdemod.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'apskdemod(int*, float*, float*)' (apskdemod.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::atan2(float, float)' into 'apskdemod(int*, float*, float*)' (apskdemod.cpp:12:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'demod_datout' (apskdemod.cpp:12:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'demodi' (apskdemod.cpp:12:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'demodq' (apskdemod.cpp:12:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.38 seconds. CPU system time: 0.44 seconds. Elapsed time: 13.85 seconds; current allocated memory: 213.458 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.461 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top apskdemod -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.0.bc -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.07 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.09 seconds; current allocated memory: 390.493 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.1.bc -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:189) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' into 'cordic_::atan2_generic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:193) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'cordic_::atan2_cordic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan2_cordic_Q1<float>' into 'cordic_::atan2_cordic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816) automatically.
Command         transform done; 1.35 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files/ap_fixed_base.h:901: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.97 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.2 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.32 seconds; current allocated memory: 672.560 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.g.1.bc to /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.o.1.bc -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (apskdemod.cpp:20) in function 'apskdemod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_2' (apskdemod.cpp:21) in function 'apskdemod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (apskdemod.cpp:22) in function 'apskdemod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_4' (apskdemod.cpp:23) in function 'apskdemod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_346_5' (apskdemod.cpp:346) in function 'apskdemod' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_::atan2_generic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:167) in function 'cordic_::atan2_generic<float>' completely with a factor of 42.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'cordic_::atan2_cordic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan2_cordic_Q1<float>' into 'cordic_::atan2_cordic<float>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:816) automatically.
Command         transform done; 1.98 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_::atan2_generic<float>'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
Command         transform done; 1.57 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.46 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.57 seconds; current allocated memory: 988.974 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.o.2.bc -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:20:71)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempouti' (apskdemod.cpp:21:72)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempoutq' (apskdemod.cpp:22:72)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:49:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:52:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:55:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:61:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:64:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:67:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:70:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:73:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:78:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:81:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:84:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:87:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:90:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:93:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:96:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:99:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:105:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:108:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:111:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:119:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:122:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:125:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:131:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:134:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:137:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:140:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:143:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:149:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:158:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:161:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:164:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:167:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:170:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:176:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:179:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:193:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:196:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:199:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:202:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:205:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:208:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:211:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:214:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:217:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:220:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:226:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:229:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:232:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:236:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:239:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:242:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:245:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:248:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:251:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:254:22)
INFO: [HLS 200-472] Inferring partial write operation for 'demod_tempout' (apskdemod.cpp:257:22)
Command         transform done; 2.52 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.53 seconds; current allocated memory: 1.155 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.52 sec.
Command     elaborate done; 23.96 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'apskdemod' ...
Execute       ap_set_top_model apskdemod 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >' to 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>' to 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s'.
WARNING: [SYN 201-103] Legalizing function name 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >' to 'addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_generic<float>' to 'atan2_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_cordic<float>' to 'atan2_cordic_float_s'.
Execute       get_model_list apskdemod -filter all-wo-channel -topdown 
Execute       preproc_iomode -model apskdemod 
Execute       preproc_iomode -model atan2_cordic<float> 
Execute       preproc_iomode -model atan2_generic<float> 
Execute       preproc_iomode -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       preproc_iomode -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       preproc_iomode -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       preproc_iomode -model pow_generic<double> 
Execute       get_model_list apskdemod -filter all-wo-channel 
INFO-FLOW: Model list for configure: pow_generic<double> {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >} {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>} {addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >} atan2_generic<float> atan2_cordic<float> apskdemod
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > ...
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       apply_spec_resource_limit addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
INFO-FLOW: Configuring Module : addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> ...
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       apply_spec_resource_limit addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
INFO-FLOW: Configuring Module : addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > ...
Execute       set_default_model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       apply_spec_resource_limit addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
INFO-FLOW: Configuring Module : atan2_generic<float> ...
Execute       set_default_model atan2_generic<float> 
Execute       apply_spec_resource_limit atan2_generic<float> 
INFO-FLOW: Configuring Module : atan2_cordic<float> ...
Execute       set_default_model atan2_cordic<float> 
Execute       apply_spec_resource_limit atan2_cordic<float> 
INFO-FLOW: Configuring Module : apskdemod ...
Execute       set_default_model apskdemod 
Execute       apply_spec_resource_limit apskdemod 
INFO-FLOW: Model list for preprocess: pow_generic<double> {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >} {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>} {addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >} atan2_generic<float> atan2_cordic<float> apskdemod
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       cdfg_preprocess -model pow_generic<double> 
Execute       rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > ...
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       cdfg_preprocess -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       rtl_gen_preprocess addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
INFO-FLOW: Preprocessing Module: addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> ...
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       cdfg_preprocess -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       rtl_gen_preprocess addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
INFO-FLOW: Preprocessing Module: addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > ...
Execute       set_default_model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       cdfg_preprocess -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       rtl_gen_preprocess addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
INFO-FLOW: Preprocessing Module: atan2_generic<float> ...
Execute       set_default_model atan2_generic<float> 
Execute       cdfg_preprocess -model atan2_generic<float> 
Execute       rtl_gen_preprocess atan2_generic<float> 
INFO-FLOW: Preprocessing Module: atan2_cordic<float> ...
Execute       set_default_model atan2_cordic<float> 
Execute       cdfg_preprocess -model atan2_cordic<float> 
Execute       rtl_gen_preprocess atan2_cordic<float> 
INFO-FLOW: Preprocessing Module: apskdemod ...
Execute       set_default_model apskdemod 
Execute       cdfg_preprocess -model apskdemod 
Execute       rtl_gen_preprocess apskdemod 
INFO-FLOW: Model list for synthesis: pow_generic<double> {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >} {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>} {addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >} atan2_generic<float> atan2_cordic<float> apskdemod
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pow_generic<double> 
Execute       schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_30) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.157 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute       set_default_model pow_generic<double> 
Execute       bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.158 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       schedule -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.158 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >.
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       bind -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.158 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.bind.adb -f 
INFO-FLOW: Finish binding addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       schedule -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.158 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.sched.adb -f 
INFO-FLOW: Finish scheduling addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>.
Execute       set_default_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       bind -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.158 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.bind.adb -f 
INFO-FLOW: Finish binding addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       schedule -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.158 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >.
Execute       set_default_model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       bind -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.158 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.bind.adb -f 
INFO-FLOW: Finish binding addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model atan2_generic<float> 
Execute       schedule -model atan2_generic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, function 'atan2_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.160 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling atan2_generic<float>.
Execute       set_default_model atan2_generic<float> 
Execute       bind -model atan2_generic<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.162 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.87 sec.
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.bind.adb -f 
INFO-FLOW: Finish binding atan2_generic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model atan2_cordic<float> 
Execute       schedule -model atan2_cordic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_cordic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, function 'atan2_cordic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.162 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling atan2_cordic<float>.
Execute       set_default_model atan2_cordic<float> 
Execute       bind -model atan2_cordic<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.163 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.88 sec.
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.bind.adb -f 
INFO-FLOW: Finish binding atan2_cordic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apskdemod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apskdemod 
Execute       schedule -model apskdemod 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 95, loop 'VITIS_LOOP_23_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_346_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_346_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.98 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.166 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.6 sec.
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.sched.adb -f 
INFO-FLOW: Finish scheduling apskdemod.
Execute       set_default_model apskdemod 
Execute       bind -model apskdemod 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.61 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.23 seconds; current allocated memory: 1.169 GB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.92 sec.
Execute       db_write -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.bind.adb -f 
INFO-FLOW: Finish binding apskdemod.
Execute       get_model_list apskdemod -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess pow_generic<double> 
Execute       rtl_gen_preprocess addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > 
Execute       rtl_gen_preprocess addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> 
Execute       rtl_gen_preprocess addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > 
Execute       rtl_gen_preprocess atan2_generic<float> 
Execute       rtl_gen_preprocess atan2_cordic<float> 
Execute       rtl_gen_preprocess apskdemod 
INFO-FLOW: Model list for RTL generation: pow_generic<double> {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >} {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>} {addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >} atan2_generic<float> atan2_cordic<float> apskdemod
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pow_generic<double> -top_prefix apskdemod_ -sub_prefix apskdemod_ -mg_file /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_83_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_88_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_98_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.17 seconds. CPU system time: 0 seconds. Elapsed time: 3.17 seconds; current allocated memory: 1.172 GB.
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.rtl_wrap.cfg.tcl 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/vhdl/apskdemod_pow_generic_double_s 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/verilog/apskdemod_pow_generic_double_s 
Execute       syn_report -csynth -model pow_generic<double> -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model pow_generic<double> -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model pow_generic<double> -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.39 sec.
Execute       db_write -model pow_generic<double> -f -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info pow_generic<double> -p /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -top_prefix apskdemod_ -sub_prefix apskdemod_ -mg_file /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.177 GB.
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.rtl_wrap.cfg.tcl 
Execute       gen_rtl addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -style xilinx -f -lang vhdl -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/vhdl/apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s 
Execute       gen_rtl addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -style xilinx -f -lang vlog -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/verilog/apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s 
Execute       syn_report -csynth -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -f -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.adb 
Execute       gen_tb_info addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> > -p /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -top_prefix apskdemod_ -sub_prefix apskdemod_ -mg_file /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.177 GB.
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.rtl_wrap.cfg.tcl 
Execute       gen_rtl addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -style xilinx -f -lang vhdl -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/vhdl/apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s 
Execute       gen_rtl addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -style xilinx -f -lang vlog -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/verilog/apskdemod_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s 
Execute       syn_report -csynth -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -f -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.adb 
Execute       gen_tb_info addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool> -p /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -top_prefix apskdemod_ -sub_prefix apskdemod_ -mg_file /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.178 GB.
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.rtl_wrap.cfg.tcl 
Execute       gen_rtl addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -style xilinx -f -lang vhdl -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/vhdl/apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s 
Execute       gen_rtl addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -style xilinx -f -lang vlog -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/verilog/apskdemod_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s 
Execute       syn_report -csynth -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -f -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.adb 
Execute       gen_tb_info addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> > -p /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model atan2_generic<float> -top_prefix apskdemod_ -sub_prefix apskdemod_ -mg_file /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_generic_float_s'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.182 GB.
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.rtl_wrap.cfg.tcl 
Execute       gen_rtl atan2_generic<float> -style xilinx -f -lang vhdl -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/vhdl/apskdemod_atan2_generic_float_s 
Execute       gen_rtl atan2_generic<float> -style xilinx -f -lang vlog -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/verilog/apskdemod_atan2_generic_float_s 
Execute       syn_report -csynth -model atan2_generic<float> -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/atan2_generic_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model atan2_generic<float> -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/atan2_generic_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model atan2_generic<float> -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.92 sec.
Execute       db_write -model atan2_generic<float> -f -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.adb 
Execute       gen_tb_info atan2_generic<float> -p /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model atan2_cordic<float> -top_prefix apskdemod_ -sub_prefix apskdemod_ -mg_file /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_cordic_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.191 GB.
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.rtl_wrap.cfg.tcl 
Execute       gen_rtl atan2_cordic<float> -style xilinx -f -lang vhdl -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/vhdl/apskdemod_atan2_cordic_float_s 
Execute       gen_rtl atan2_cordic<float> -style xilinx -f -lang vlog -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/verilog/apskdemod_atan2_cordic_float_s 
Execute       syn_report -csynth -model atan2_cordic<float> -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/atan2_cordic_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model atan2_cordic<float> -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/atan2_cordic_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model atan2_cordic<float> -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.94 sec.
Execute       db_write -model atan2_cordic<float> -f -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.adb 
Execute       gen_tb_info atan2_cordic<float> -p /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apskdemod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model apskdemod -top_prefix  -sub_prefix apskdemod_ -mg_file /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'apskdemod/demod_datout' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'apskdemod/demodi' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'apskdemod/demodq' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'apskdemod' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'apskdemod' is 10586 from HDL expression: (1'b0 == ap_block_pp3_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_11_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apskdemod'.
Command       create_rtl_model done; 0.55 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.203 GB.
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.rtl_wrap.cfg.tcl 
Execute       gen_rtl apskdemod -istop -style xilinx -f -lang vhdl -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/vhdl/apskdemod 
Command       gen_rtl done; 0.48 sec.
Execute       gen_rtl apskdemod -istop -style xilinx -f -lang vlog -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/verilog/apskdemod 
Command       gen_rtl done; 0.25 sec.
Execute       syn_report -csynth -model apskdemod -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/apskdemod_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       syn_report -rtlxml -model apskdemod -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/apskdemod_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       syn_report -verbosereport -model apskdemod -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.15 sec.
Execute       db_write -model apskdemod -f -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.adb 
Command       db_write done; 0.28 sec.
Execute       gen_tb_info apskdemod -p /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod 
Execute       export_constraint_db -f -tool general -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.constraint.tcl 
Execute       syn_report -designview -model apskdemod -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.design.xml 
Command       syn_report done; 0.89 sec.
Execute       syn_report -csynthDesign -model apskdemod -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model apskdemod -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model apskdemod -o /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks apskdemod 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain apskdemod 
INFO-FLOW: Model list for RTL component generation: pow_generic<double> {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, ap_uint<1> >} {addsub<0, 0, ap_fixed<43, 4, 5, 3, 0>, ap_fixed<43, 4, 5, 3, 0>, bool>} {addsub<0, 0, ap_fixed<40, 1, 5, 3, 0>, ap_fixed<40, 1, 0, 3, 0>, ap_uint<1> >} atan2_generic<float> atan2_cordic<float> apskdemod
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component apskdemod_mul_54s_6ns_54_1_1.
INFO-FLOW: Append model apskdemod_mul_54s_6ns_54_1_1
INFO-FLOW: Found component apskdemod_mul_71ns_4ns_75_1_1.
INFO-FLOW: Append model apskdemod_mul_71ns_4ns_75_1_1
INFO-FLOW: Found component apskdemod_mul_73ns_6ns_79_1_1.
INFO-FLOW: Append model apskdemod_mul_73ns_6ns_79_1_1
INFO-FLOW: Found component apskdemod_mul_83ns_6ns_89_1_1.
INFO-FLOW: Append model apskdemod_mul_83ns_6ns_89_1_1
INFO-FLOW: Found component apskdemod_mul_92ns_6ns_98_1_1.
INFO-FLOW: Append model apskdemod_mul_92ns_6ns_98_1_1
INFO-FLOW: Found component apskdemod_mul_87ns_6ns_93_1_1.
INFO-FLOW: Append model apskdemod_mul_87ns_6ns_93_1_1
INFO-FLOW: Found component apskdemod_mul_82ns_6ns_88_1_1.
INFO-FLOW: Append model apskdemod_mul_82ns_6ns_88_1_1
INFO-FLOW: Found component apskdemod_mul_77ns_6ns_83_1_1.
INFO-FLOW: Append model apskdemod_mul_77ns_6ns_83_1_1
INFO-FLOW: Found component apskdemod_mul_12s_80ns_90_1_1.
INFO-FLOW: Append model apskdemod_mul_12s_80ns_90_1_1
INFO-FLOW: Found component apskdemod_mul_40ns_40ns_80_1_1.
INFO-FLOW: Append model apskdemod_mul_40ns_40ns_80_1_1
INFO-FLOW: Found component apskdemod_mul_13s_71s_71_1_1.
INFO-FLOW: Append model apskdemod_mul_13s_71s_71_1_1
INFO-FLOW: Found component apskdemod_mul_43ns_36ns_79_1_1.
INFO-FLOW: Append model apskdemod_mul_43ns_36ns_79_1_1
INFO-FLOW: Found component apskdemod_mul_49ns_44ns_93_1_1.
INFO-FLOW: Append model apskdemod_mul_49ns_44ns_93_1_1
INFO-FLOW: Found component apskdemod_mul_50ns_50ns_100_1_1.
INFO-FLOW: Append model apskdemod_mul_50ns_50ns_100_1_1
INFO-FLOW: Found component apskdemod_mac_muladd_16s_16ns_19s_31_4_1.
INFO-FLOW: Append model apskdemod_mac_muladd_16s_16ns_19s_31_4_1
INFO-FLOW: Found component apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.
INFO-FLOW: Append model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: Found component apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.
INFO-FLOW: Append model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
INFO-FLOW: Found component apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.
INFO-FLOW: Append model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
INFO-FLOW: Found component apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.
INFO-FLOW: Append model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
INFO-FLOW: Found component apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.
INFO-FLOW: Append model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: Found component apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.
INFO-FLOW: Append model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
INFO-FLOW: Found component apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.
INFO-FLOW: Append model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
INFO-FLOW: Found component apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.
INFO-FLOW: Append model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
INFO-FLOW: Found component apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.
INFO-FLOW: Append model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
INFO-FLOW: Found component apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.
INFO-FLOW: Append model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
INFO-FLOW: Found component apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.
INFO-FLOW: Append model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
INFO-FLOW: Found component apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.
INFO-FLOW: Append model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
INFO-FLOW: Handling components in module [addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s] ... 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s] ... 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
INFO-FLOW: Handling components in module [addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s] ... 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [atan2_generic_float_s] ... 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
INFO-FLOW: Found component apskdemod_fdiv_32ns_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model apskdemod_fdiv_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: Handling components in module [atan2_cordic_float_s] ... 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
INFO-FLOW: Found component apskdemod_fsub_32ns_32ns_32_3_full_dsp_0.
INFO-FLOW: Append model apskdemod_fsub_32ns_32ns_32_3_full_dsp_0
INFO-FLOW: Found component apskdemod_fcmp_32ns_32ns_1_1_no_dsp_0.
INFO-FLOW: Append model apskdemod_fcmp_32ns_32ns_1_1_no_dsp_0
INFO-FLOW: Handling components in module [apskdemod] ... 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.compgen.tcl 
INFO-FLOW: Found component apskdemod_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model apskdemod_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component apskdemod_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model apskdemod_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component apskdemod_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model apskdemod_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Found component apskdemod_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model apskdemod_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component apskdemod_fsqrt_32ns_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model apskdemod_fsqrt_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: Found component apskdemod_dadd_64ns_64ns_64_3_full_dsp_1.
INFO-FLOW: Append model apskdemod_dadd_64ns_64ns_64_3_full_dsp_1
INFO-FLOW: Found component apskdemod_ddiv_64ns_64ns_64_11_no_dsp_1.
INFO-FLOW: Append model apskdemod_ddiv_64ns_64ns_64_11_no_dsp_1
INFO-FLOW: Found component apskdemod_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model apskdemod_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component apskdemod_demod_tempout.
INFO-FLOW: Append model apskdemod_demod_tempout
INFO-FLOW: Found component apskdemod_demod_tempouti.
INFO-FLOW: Append model apskdemod_demod_tempouti
INFO-FLOW: Found component apskdemod_regslice_both.
INFO-FLOW: Append model apskdemod_regslice_both
INFO-FLOW: Found component apskdemod_regslice_both.
INFO-FLOW: Append model apskdemod_regslice_both
INFO-FLOW: Found component apskdemod_regslice_both.
INFO-FLOW: Append model apskdemod_regslice_both
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
INFO-FLOW: Append model addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
INFO-FLOW: Append model addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
INFO-FLOW: Append model atan2_generic_float_s
INFO-FLOW: Append model atan2_cordic_float_s
INFO-FLOW: Append model apskdemod
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: apskdemod_mul_54s_6ns_54_1_1 apskdemod_mul_71ns_4ns_75_1_1 apskdemod_mul_73ns_6ns_79_1_1 apskdemod_mul_83ns_6ns_89_1_1 apskdemod_mul_92ns_6ns_98_1_1 apskdemod_mul_87ns_6ns_93_1_1 apskdemod_mul_82ns_6ns_88_1_1 apskdemod_mul_77ns_6ns_83_1_1 apskdemod_mul_12s_80ns_90_1_1 apskdemod_mul_40ns_40ns_80_1_1 apskdemod_mul_13s_71s_71_1_1 apskdemod_mul_43ns_36ns_79_1_1 apskdemod_mul_49ns_44ns_93_1_1 apskdemod_mul_50ns_50ns_100_1_1 apskdemod_mac_muladd_16s_16ns_19s_31_4_1 apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6 apskdemod_fdiv_32ns_32ns_32_6_no_dsp_1 apskdemod_fsub_32ns_32ns_32_3_full_dsp_0 apskdemod_fcmp_32ns_32ns_1_1_no_dsp_0 apskdemod_fmul_32ns_32ns_32_2_max_dsp_1 apskdemod_fptrunc_64ns_32_2_no_dsp_1 apskdemod_fpext_32ns_64_1_no_dsp_1 apskdemod_fcmp_32ns_32ns_1_2_no_dsp_1 apskdemod_fsqrt_32ns_32ns_32_6_no_dsp_1 apskdemod_dadd_64ns_64ns_64_3_full_dsp_1 apskdemod_ddiv_64ns_64ns_64_11_no_dsp_1 apskdemod_dcmp_64ns_64ns_1_2_no_dsp_1 apskdemod_demod_tempout apskdemod_demod_tempouti apskdemod_regslice_both apskdemod_regslice_both apskdemod_regslice_both pow_generic_double_s addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s atan2_generic_float_s atan2_cordic_float_s apskdemod
INFO-FLOW: To file: write model apskdemod_mul_54s_6ns_54_1_1
INFO-FLOW: To file: write model apskdemod_mul_71ns_4ns_75_1_1
INFO-FLOW: To file: write model apskdemod_mul_73ns_6ns_79_1_1
INFO-FLOW: To file: write model apskdemod_mul_83ns_6ns_89_1_1
INFO-FLOW: To file: write model apskdemod_mul_92ns_6ns_98_1_1
INFO-FLOW: To file: write model apskdemod_mul_87ns_6ns_93_1_1
INFO-FLOW: To file: write model apskdemod_mul_82ns_6ns_88_1_1
INFO-FLOW: To file: write model apskdemod_mul_77ns_6ns_83_1_1
INFO-FLOW: To file: write model apskdemod_mul_12s_80ns_90_1_1
INFO-FLOW: To file: write model apskdemod_mul_40ns_40ns_80_1_1
INFO-FLOW: To file: write model apskdemod_mul_13s_71s_71_1_1
INFO-FLOW: To file: write model apskdemod_mul_43ns_36ns_79_1_1
INFO-FLOW: To file: write model apskdemod_mul_49ns_44ns_93_1_1
INFO-FLOW: To file: write model apskdemod_mul_50ns_50ns_100_1_1
INFO-FLOW: To file: write model apskdemod_mac_muladd_16s_16ns_19s_31_4_1
INFO-FLOW: To file: write model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: To file: write model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
INFO-FLOW: To file: write model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
INFO-FLOW: To file: write model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
INFO-FLOW: To file: write model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: To file: write model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
INFO-FLOW: To file: write model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
INFO-FLOW: To file: write model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
INFO-FLOW: To file: write model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
INFO-FLOW: To file: write model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
INFO-FLOW: To file: write model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
INFO-FLOW: To file: write model apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
INFO-FLOW: To file: write model apskdemod_fdiv_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model apskdemod_fsub_32ns_32ns_32_3_full_dsp_0
INFO-FLOW: To file: write model apskdemod_fcmp_32ns_32ns_1_1_no_dsp_0
INFO-FLOW: To file: write model apskdemod_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model apskdemod_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model apskdemod_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model apskdemod_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model apskdemod_fsqrt_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model apskdemod_dadd_64ns_64ns_64_3_full_dsp_1
INFO-FLOW: To file: write model apskdemod_ddiv_64ns_64ns_64_11_no_dsp_1
INFO-FLOW: To file: write model apskdemod_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model apskdemod_demod_tempout
INFO-FLOW: To file: write model apskdemod_demod_tempouti
INFO-FLOW: To file: write model apskdemod_regslice_both
INFO-FLOW: To file: write model apskdemod_regslice_both
INFO-FLOW: To file: write model apskdemod_regslice_both
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
INFO-FLOW: To file: write model addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
INFO-FLOW: To file: write model addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
INFO-FLOW: To file: write model atan2_generic_float_s
INFO-FLOW: To file: write model atan2_cordic_float_s
INFO-FLOW: To file: write model apskdemod
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): apskdemod
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_54s_6ns_54_1_1_Multiplier_0'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_71ns_4ns_75_1_1_Multiplier_1'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_73ns_6ns_79_1_1_Multiplier_2'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_83ns_6ns_89_1_1_Multiplier_3'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_92ns_6ns_98_1_1_Multiplier_4'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_87ns_6ns_93_1_1_Multiplier_5'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_82ns_6ns_88_1_1_Multiplier_6'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_77ns_6ns_83_1_1_Multiplier_7'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_12s_80ns_90_1_1_Multiplier_8'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_40ns_40ns_80_1_1_Multiplier_9'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_13s_71s_71_1_1_Multiplier_10'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_43ns_36ns_79_1_1_Multiplier_11'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_49ns_44ns_93_1_1_Multiplier_12'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'apskdemod_mul_50ns_50ns_100_1_1_Multiplier_13'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb_rom' using auto ROMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud_rom' using auto ROMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe_rom' using auto ROMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg_rom' using auto ROMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi_rom' using auto ROMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j_rom' using auto ROMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi_rom' using auto ROMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs_rom' using auto ROMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC_rom' using auto ROMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM_rom' using auto ROMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom' using auto ROMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apskdemod_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6_rom' using auto ROMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Command       ap_source done; 1.13 sec.
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.compgen.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'apskdemod_demod_tempout_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'apskdemod_demod_tempouti_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Command       ap_source done; 0.26 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=apskdemod xml_exists=0
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.rtl_wrap.cfg.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.rtl_wrap.cfg.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.rtl_wrap.cfg.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.tbgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.compgen.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Command       ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.compgen.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.compgen.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.constraint.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=50 #gSsdmPorts=8
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.tbgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.rtl_wrap.cfg.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.tbgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.tbgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.tbgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_generic_float_s.tbgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/atan2_cordic_float_s.tbgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.tbgen.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.constraint.tcl 
Execute       sc_get_clocks apskdemod 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/impl/misc/apskdemod_ap_dadd_1_full_dsp_64_ip.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/impl/misc/apskdemod_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/impl/misc/apskdemod_ap_ddiv_9_no_dsp_64_ip.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/impl/misc/apskdemod_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/impl/misc/apskdemod_ap_fdiv_4_no_dsp_32_ip.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/impl/misc/apskdemod_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/impl/misc/apskdemod_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/impl/misc/apskdemod_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/impl/misc/apskdemod_ap_fsqrt_4_no_dsp_32_ip.tcl 
Execute       source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/impl/misc/apskdemod_ap_fsub_1_full_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.27 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.45 seconds; current allocated memory: 1.221 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for apskdemod.
INFO: [VLOG 209-307] Generating Verilog RTL for apskdemod.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/apskdemod.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model apskdemod -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 23.2 sec.
Command   csynth_design done; 47.16 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 46.14 seconds. CPU system time: 1.27 seconds. Elapsed time: 47.16 seconds; current allocated memory: 1.222 GB.
Command ap_source done; 48.87 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1 opened at Sun Jul 04 23:24:56 EDT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.95 sec.
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.12 sec.
Execute     ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute     config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip
Execute     config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.31 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.11 sec.
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip -rtl verilog 
Execute   source ./apskdemod/solution1/directives.tcl 
Execute     set_directive_top -name apskdemod apskdemod 
INFO: [HLS 200-1510] Running: set_directive_top -name apskdemod apskdemod 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
Execute     set_directive_interface -mode axis -register -register_mode both apskdemod demodi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both apskdemod demodi 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
Execute     set_directive_interface -mode axis -register -register_mode both apskdemod demodq 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both apskdemod demodq 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodq 
Execute     set_directive_interface -mode axis -register -register_mode both apskdemod demod_datout 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both apskdemod demod_datout 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodq 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemod_datout 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.89 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.1 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.89 seconds; current allocated memory: 207.691 MB.
Command ap_source done; 2.37 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1 opened at Mon Jul 05 04:20:57 EDT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.06 sec.
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.22 sec.
Execute     ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute     config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip
Execute     config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.48 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip -rtl verilog 
Execute   source ./apskdemod/solution1/directives.tcl 
Execute     set_directive_top -name apskdemod apskdemod 
INFO: [HLS 200-1510] Running: set_directive_top -name apskdemod apskdemod 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
Execute     set_directive_interface -mode axis -register -register_mode both apskdemod demodi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both apskdemod demodi 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
Execute     set_directive_interface -mode axis -register -register_mode both apskdemod demodq 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both apskdemod demodq 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodq 
Execute     set_directive_interface -mode axis -register -register_mode both apskdemod demod_datout 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both apskdemod demod_datout 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodq 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemod_datout 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.24 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.52 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.92 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.52 seconds; current allocated memory: 191.694 MB.
Command ap_source done; 3.17 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1 opened at Mon Jul 05 04:22:59 EDT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.06 sec.
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.12 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.22 sec.
Execute     ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute     config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip
Execute     config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.41 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.11 sec.
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod/apskdemod.zip -rtl verilog 
Execute   source ./apskdemod/solution1/directives.tcl 
Execute     set_directive_top -name apskdemod apskdemod 
INFO: [HLS 200-1510] Running: set_directive_top -name apskdemod apskdemod 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
Execute     set_directive_interface -mode axis -register -register_mode both apskdemod demodi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both apskdemod demodi 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
Execute     set_directive_interface -mode axis -register -register_mode both apskdemod demodq 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both apskdemod demodq 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodq 
Execute     set_directive_interface -mode axis -register -register_mode both apskdemod demod_datout 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both apskdemod demod_datout 
INFO-FLOW: Setting directive 'TOP' name=apskdemod 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodi 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemodq 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequireddemod_datout 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/caohy168/Work/apsk_mdem/apskdemod/apskdemod/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.17 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.72 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.95 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.72 seconds; current allocated memory: 191.694 MB.
Command ap_source done; 2.3 sec.
Execute cleanup_all 
