{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 25 11:23:44 2021 " "Info: Processing started: Sat Dec 25 11:23:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nda3_2 -c nda3_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nda3_2 -c nda3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file a-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A-nda2_3 " "Info: Found entity 1: A-nda2_3" {  } { { "A-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/A-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_nda1_3 " "Info: Found entity 1: ALU_nda1_3" {  } { { "ALU_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/ALU_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file b-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 B-nda2_3 " "Info: Found entity 1: B-nda2_3" {  } { { "B-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/B-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 C-nda2_3 " "Info: Found entity 1: C-nda2_3" {  } { { "C-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/C-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-nda2_3 " "Info: Found entity 1: D-nda2_3" {  } { { "D-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/D-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder_nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_nda2_3 " "Info: Found entity 1: decoder_nda2_3" {  } { { "decoder_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/decoder_nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 E-nda2_3 " "Info: Found entity 1: E-nda2_3" {  } { { "E-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/E-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file f-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F-nda2_3 " "Info: Found entity 1: F-nda2_3" {  } { { "F-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/F-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g-nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g-nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 G-nda2_3 " "Info: Found entity 1: G-nda2_3" {  } { { "G-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/G-nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hs_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hs_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HS_nda1_3 " "Info: Found entity 1: HS_nda1_3" {  } { { "HS_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/HS_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sm_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SM_nda1_3 " "Info: Found entity 1: SM_nda1_3" {  } { { "SM_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/SM_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stand_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file stand_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stand_nda1_3 " "Info: Found entity 1: stand_nda1_3" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "straight_addition_code_nda3_2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file straight_addition_code_nda3_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 straight_addition_code_nda3_2 " "Info: Found entity 1: straight_addition_code_nda3_2" {  } { { "straight_addition_code_nda3_2.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/straight_addition_code_nda3_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file xor_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor_nda1_3 " "Info: Found entity 1: xor_nda1_3" {  } { { "xor_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/xor_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "stand_nda1_3 " "Info: Elaborating entity \"stand_nda1_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_nda2_3 decoder_nda2_3:inst1 " "Info: Elaborating entity \"decoder_nda2_3\" for hierarchy \"decoder_nda2_3:inst1\"" {  } { { "stand_nda1_3.bdf" "inst1" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { { 8 400 496 168 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E-nda2_3 decoder_nda2_3:inst1\|E-nda2_3:inst13 " "Info: Elaborating entity \"E-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|E-nda2_3:inst13\"" {  } { { "decoder_nda2_3.bdf" "inst13" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/decoder_nda2_3.bdf" { { 152 664 792 248 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst11 " "Warning: Primitive \"NOT\" of instance \"inst11\" not used" {  } { { "E-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/E-nda2_3.bdf" { { 96 240 288 128 "inst11" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Warning: Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "E-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/E-nda2_3.bdf" { { 192 240 288 224 "inst13" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F-nda2_3 decoder_nda2_3:inst1\|F-nda2_3:inst14 " "Info: Elaborating entity \"F-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|F-nda2_3:inst14\"" {  } { { "decoder_nda2_3.bdf" "inst14" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/decoder_nda2_3.bdf" { { 152 808 936 248 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G-nda2_3 decoder_nda2_3:inst1\|G-nda2_3:inst15 " "Info: Elaborating entity \"G-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|G-nda2_3:inst15\"" {  } { { "decoder_nda2_3.bdf" "inst15" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/decoder_nda2_3.bdf" { { 152 952 1080 248 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A-nda2_3 decoder_nda2_3:inst1\|A-nda2_3:inst " "Info: Elaborating entity \"A-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|A-nda2_3:inst\"" {  } { { "decoder_nda2_3.bdf" "inst" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/decoder_nda2_3.bdf" { { 152 120 248 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B-nda2_3 decoder_nda2_3:inst1\|B-nda2_3:inst10 " "Info: Elaborating entity \"B-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|B-nda2_3:inst10\"" {  } { { "decoder_nda2_3.bdf" "inst10" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/decoder_nda2_3.bdf" { { 152 256 384 248 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C-nda2_3 decoder_nda2_3:inst1\|C-nda2_3:inst11 " "Info: Elaborating entity \"C-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|C-nda2_3:inst11\"" {  } { { "decoder_nda2_3.bdf" "inst11" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/decoder_nda2_3.bdf" { { 152 392 520 248 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Warning: Primitive \"NOT\" of instance \"inst\" not used" {  } { { "C-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/C-nda2_3.bdf" { { 40 104 152 72 "inst" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-nda2_3 decoder_nda2_3:inst1\|D-nda2_3:inst12 " "Info: Elaborating entity \"D-nda2_3\" for hierarchy \"decoder_nda2_3:inst1\|D-nda2_3:inst12\"" {  } { { "decoder_nda2_3.bdf" "inst12" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/decoder_nda2_3.bdf" { { 152 528 656 248 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_nda1_3 ALU_nda1_3:inst " "Info: Elaborating entity \"ALU_nda1_3\" for hierarchy \"ALU_nda1_3:inst\"" {  } { { "stand_nda1_3.bdf" "inst" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { { 40 216 344 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "SM_nda1_3 inst14 " "Warning: Block or symbol \"SM_nda1_3\" of instance \"inst14\" overlaps another block or symbol" {  } { { "ALU_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/ALU_nda1_3.bdf" { { 424 984 1080 520 "inst14" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "straight_addition_code_nda3_2 ALU_nda1_3:inst\|straight_addition_code_nda3_2:inst11 " "Info: Elaborating entity \"straight_addition_code_nda3_2\" for hierarchy \"ALU_nda1_3:inst\|straight_addition_code_nda3_2:inst11\"" {  } { { "ALU_nda1_3.bdf" "inst11" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/ALU_nda1_3.bdf" { { 88 1376 1512 216 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HS_nda1_3 ALU_nda1_3:inst\|straight_addition_code_nda3_2:inst11\|HS_nda1_3:inst9 " "Info: Elaborating entity \"HS_nda1_3\" for hierarchy \"ALU_nda1_3:inst\|straight_addition_code_nda3_2:inst11\|HS_nda1_3:inst9\"" {  } { { "straight_addition_code_nda3_2.bdf" "inst9" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/straight_addition_code_nda3_2.bdf" { { 504 504 600 600 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_nda1_3 ALU_nda1_3:inst\|straight_addition_code_nda3_2:inst11\|xor_nda1_3:inst4 " "Info: Elaborating entity \"xor_nda1_3\" for hierarchy \"ALU_nda1_3:inst\|straight_addition_code_nda3_2:inst11\|xor_nda1_3:inst4\"" {  } { { "straight_addition_code_nda3_2.bdf" "inst4" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/straight_addition_code_nda3_2.bdf" { { 520 368 464 616 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_nda1_3 ALU_nda1_3:inst\|SM_nda1_3:inst " "Info: Elaborating entity \"SM_nda1_3\" for hierarchy \"ALU_nda1_3:inst\|SM_nda1_3:inst\"" {  } { { "ALU_nda1_3.bdf" "inst" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/ALU_nda1_3.bdf" { { 72 984 1080 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "p128 VCC " "Warning (13410): Pin \"p128\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { { -32 904 1080 -16 "p128" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p133 VCC " "Warning (13410): Pin \"p133\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { { -8 904 1080 8 "p133" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p134 VCC " "Warning (13410): Pin \"p134\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { { 16 904 1080 32 "p134" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p135 VCC " "Warning (13410): Pin \"p135\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { { 40 904 1080 56 "p135" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p106 VCC " "Warning (13410): Pin \"p106\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { { 64 904 1080 80 "p106" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p105 VCC " "Warning (13410): Pin \"p105\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { { 88 904 1080 104 "p105" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p104 VCC " "Warning (13410): Pin \"p104\" is stuck at VCC" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { { 112 904 1080 128 "p104" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p127 GND " "Warning (13410): Pin \"p127\" is stuck at GND" {  } { { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { { 168 904 1080 184 "p127" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Info: Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 25 11:23:45 2021 " "Info: Processing ended: Sat Dec 25 11:23:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 25 11:23:46 2021 " "Info: Processing started: Sat Dec 25 11:23:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nda3_2 -c nda3_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off nda3_2 -c nda3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "nda3_2 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"nda3_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/учёба/machin-/LabFPGA-3/Task3_2/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/учёба/machin-/LabFPGA-3/Task3_2/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/учёба/machin-/LabFPGA-3/Task3_2/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p128 0 " "Info: Pin \"p128\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p133 0 " "Info: Pin \"p133\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p134 0 " "Info: Pin \"p134\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p135 0 " "Info: Pin \"p135\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p106 0 " "Info: Pin \"p106\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p105 0 " "Info: Pin \"p105\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p104 0 " "Info: Pin \"p104\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p127 0 " "Info: Pin \"p127\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A 0 " "Info: Pin \"A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B 0 " "Info: Pin \"B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Info: Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Info: Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E 0 " "Info: Pin \"E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F 0 " "Info: Pin \"F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G 0 " "Info: Pin \"G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DP 0 " "Info: Pin \"DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 25 11:23:49 2021 " "Info: Processing ended: Sat Dec 25 11:23:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 25 11:23:50 2021 " "Info: Processing started: Sat Dec 25 11:23:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nda3_2 -c nda3_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off nda3_2 -c nda3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 25 11:23:50 2021 " "Info: Processing ended: Sat Dec 25 11:23:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 25 11:23:51 2021 " "Info: Processing started: Sat Dec 25 11:23:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nda3_2 -c nda3_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nda3_2 -c nda3_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW4 C 12.395 ns Longest " "Info: Longest tpd from source pin \"SW4\" to destination pin \"C\" is 12.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns SW4 1 PIN PIN_147 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 7; PIN Node = 'SW4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW4 } "NODE_NAME" } } { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { { 200 -240 -72 216 "SW4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.606 ns) + CELL(0.624 ns) 8.235 ns decoder_nda2_3:inst1\|C-nda2_3:inst11\|inst8~0 2 COMB LCCOMB_X33_Y6_N4 1 " "Info: 2: + IC(6.606 ns) + CELL(0.624 ns) = 8.235 ns; Loc. = LCCOMB_X33_Y6_N4; Fanout = 1; COMB Node = 'decoder_nda2_3:inst1\|C-nda2_3:inst11\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.230 ns" { SW4 decoder_nda2_3:inst1|C-nda2_3:inst11|inst8~0 } "NODE_NAME" } } { "C-nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/C-nda2_3.bdf" { { 40 616 720 152 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(3.096 ns) 12.395 ns C 3 PIN PIN_113 0 " "Info: 3: + IC(1.064 ns) + CELL(3.096 ns) = 12.395 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { decoder_nda2_3:inst1|C-nda2_3:inst11|inst8~0 C } "NODE_NAME" } } { "stand_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_2/stand_nda1_3.bdf" { { 104 648 824 120 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.725 ns ( 38.12 % ) " "Info: Total cell delay = 4.725 ns ( 38.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.670 ns ( 61.88 % ) " "Info: Total interconnect delay = 7.670 ns ( 61.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.395 ns" { SW4 decoder_nda2_3:inst1|C-nda2_3:inst11|inst8~0 C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.395 ns" { SW4 {} SW4~combout {} decoder_nda2_3:inst1|C-nda2_3:inst11|inst8~0 {} C {} } { 0.000ns 0.000ns 6.606ns 1.064ns } { 0.000ns 1.005ns 0.624ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 25 11:23:52 2021 " "Info: Processing ended: Sat Dec 25 11:23:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
