//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21373419
// Cuda compilation tools, release 8.0, V8.0.55
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_
// _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181814_30_non_const_T_size has been demoted
// _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181815_30_non_const_nNeurons has been demoted
// _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181816_30_non_const_maxsteps has been demoted
// _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181817_33_non_const_threshold has been demoted
// _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181818_33_non_const_decay1 has been demoted
// _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181819_33_non_const_decay2 has been demoted
// _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181821_33_non_const_tmp has been demoted

.visible .entry _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_(
	.param .u64 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3__param_0,
	.param .u64 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3__param_1,
	.param .u64 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3__param_2,
	.param .u64 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3__param_3,
	.param .u64 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3__param_4,
	.param .u64 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3__param_5
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<21>;
	.reg .f64 	%fd<22>;
	.reg .b64 	%rd<25>;
	// demoted variable
	.shared .align 4 .u32 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181814_30_non_const_T_size;
	// demoted variable
	.shared .align 4 .u32 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181815_30_non_const_nNeurons;
	// demoted variable
	.shared .align 4 .u32 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181816_30_non_const_maxsteps;
	// demoted variable
	.shared .align 8 .f64 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181817_33_non_const_threshold;
	// demoted variable
	.shared .align 8 .f64 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181818_33_non_const_decay1;
	// demoted variable
	.shared .align 8 .f64 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181819_33_non_const_decay2;
	// demoted variable
	.shared .align 8 .b8 _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181821_33_non_const_tmp[2048];

	ld.param.u64 	%rd2, [_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3__param_0];
	ld.param.u64 	%rd3, [_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3__param_1];
	ld.param.u64 	%rd4, [_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3__param_2];
	ld.param.u64 	%rd5, [_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3__param_3];
	ld.param.u64 	%rd6, [_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3__param_4];
	ld.param.u64 	%rd7, [_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3__param_5];
	cvta.to.global.u64 	%rd8, %rd6;
	cvta.to.global.u64 	%rd9, %rd7;
	ldu.global.u32 	%r1, [%rd9];
	ldu.global.u32 	%r19, [%rd9+4];
	st.shared.u32 	[_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181814_30_non_const_T_size], %r1;
	st.shared.u32 	[_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181815_30_non_const_nNeurons], %r19;
	st.shared.u32 	[_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181816_30_non_const_maxsteps], %r19;
	ldu.global.f64 	%fd1, [%rd8];
	ldu.global.f64 	%fd2, [%rd8+8];
	ldu.global.f64 	%fd3, [%rd8+16];
	st.shared.f64 	[_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181817_33_non_const_threshold], %fd1;
	st.shared.f64 	[_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181818_33_non_const_decay1], %fd2;
	st.shared.f64 	[_Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181819_33_non_const_decay2], %fd3;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r11, %r12, %r3;
	add.s32 	%r13, %r19, -1;
	setp.gt.s32	%p1, %r4, %r13;
	@%p1 bra 	BB0_5;

	cvta.to.global.u64 	%rd10, %rd4;
	mul.wide.s32 	%rd11, %r4, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u32 	%r14, [%rd12];
	add.s32 	%r20, %r14, -1;
	mul.lo.s32 	%r6, %r1, %r4;
	mul.wide.u32 	%rd13, %r3, 8;
	mov.u64 	%rd14, _Z17dVdM_lastlayer_m2PdPKdPKiS1_S1_S3_$__cuda_local_var_181821_33_non_const_tmp;
	add.s64 	%rd1, %rd14, %rd13;
	mov.u64 	%rd15, 0;
	st.shared.u64 	[%rd1], %rd15;
	or.b32  	%r15, %r19, %r20;
	setp.lt.s32	%p2, %r15, 0;
	@%p2 bra 	BB0_5;

	cvta.to.global.u64 	%rd16, %rd5;
	mul.wide.s32 	%rd17, %r6, 8;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f64 	%fd12, [%rd18];
	setp.lt.f64	%p3, %fd12, 0d0000000000000000;
	selp.f64	%fd21, 0dBFF0000000000000, 0d3FF0000000000000, %p3;
	selp.f64	%fd20, 0d3FF0000000000000, 0dBFF0000000000000, %p3;
	cvta.to.global.u64 	%rd19, %rd2;
	cvta.to.global.u64 	%rd22, %rd3;
	mov.f64 	%fd19, %fd20;

BB0_3:
	mov.u32 	%r8, %r20;
	add.s32 	%r16, %r8, %r6;
	mul.wide.s32 	%rd20, %r16, 8;
	add.s64 	%rd21, %rd19, %rd20;
	add.f64 	%fd13, %fd21, %fd19;
	st.global.f64 	[%rd21], %fd13;
	add.s32 	%r20, %r8, -1;
	setp.lt.s32	%p4, %r8, 1;
	@%p4 bra 	BB0_5;

	add.s32 	%r19, %r19, -1;
	add.s32 	%r17, %r20, %r6;
	mul.wide.s32 	%rd23, %r17, 8;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.f64 	%fd14, [%rd24];
	mul.f64 	%fd15, %fd20, %fd14;
	mul.f64 	%fd16, %fd15, %fd1;
	st.shared.f64 	[%rd1], %fd16;
	fma.rn.f64 	%fd21, %fd21, %fd2, %fd16;
	mul.f64 	%fd17, %fd19, %fd3;
	sub.f64 	%fd19, %fd17, %fd16;
	mul.f64 	%fd20, %fd20, %fd2;
	or.b32  	%r18, %r19, %r20;
	setp.gt.s32	%p5, %r18, -1;
	@%p5 bra 	BB0_3;

BB0_5:
	ret;
}


