{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592763294783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592763294790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 15:14:54 2020 " "Processing started: Sun Jun 21 15:14:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592763294790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592763294790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cross_correlation -c Cross_correlation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cross_correlation -c Cross_correlation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592763294790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592763295239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592763295239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cross_correlation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cross_correlation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cross_correlation " "Found entity 1: Cross_correlation" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/Cross_correlation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592763306677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592763306677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cross_correlation " "Elaborating entity \"Cross_correlation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592763306709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.sv 1 1 " "Using design file decoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/decoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592763306721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1592763306721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst4 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst4\"" {  } { { "Cross_correlation.bdf" "inst4" { Schematic "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/Cross_correlation.bdf" { { -48 672 848 32 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592763306721 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display decoder.sv(12) " "Verilog HDL Always Construct warning at decoder.sv(12): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592763306722 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] decoder.sv(12) " "Inferred latch for \"display\[0\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592763306722 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] decoder.sv(12) " "Inferred latch for \"display\[1\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592763306723 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] decoder.sv(12) " "Inferred latch for \"display\[2\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592763306723 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] decoder.sv(12) " "Inferred latch for \"display\[3\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592763306723 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] decoder.sv(12) " "Inferred latch for \"display\[4\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592763306723 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] decoder.sv(12) " "Inferred latch for \"display\[5\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592763306723 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] decoder.sv(12) " "Inferred latch for \"display\[6\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592763306723 "|Cross_correlation|decoder:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "cross_correlator.sv 1 1 " "Using design file cross_correlator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cross_correlator " "Found entity 1: cross_correlator" {  } { { "cross_correlator.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/cross_correlator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592763306734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1592763306734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_correlator cross_correlator:inst3 " "Elaborating entity \"cross_correlator\" for hierarchy \"cross_correlator:inst3\"" {  } { { "Cross_correlation.bdf" "inst3" { Schematic "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/Cross_correlation.bdf" { { 96 448 616 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592763306734 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_register.sv(19) " "Verilog HDL information at shift_register.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "shift_register.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/shift_register.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592763306746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_register.sv 1 1 " "Using design file shift_register.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/shift_register.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592763306747 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1592763306747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:inst1 " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:inst1\"" {  } { { "Cross_correlation.bdf" "inst1" { Schematic "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/Cross_correlation.bdf" { { 96 224 368 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592763306747 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "shift_register.sv(17) " "Verilog HDL warning at shift_register.sv(17): ignoring unsupported system task" {  } { { "shift_register.sv" "" { Text "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/shift_register.sv" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1592763306747 "|Cross_correlation|shift_register:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[5\] VCC " "Pin \"display0\[5\]\" is stuck at VCC" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/Cross_correlation.bdf" { { -24 880 1056 -8 "display0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592763307254 "|Cross_correlation|display0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] VCC " "Pin \"display1\[5\]\" is stuck at VCC" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/Cross_correlation.bdf" { { 64 880 1056 80 "display1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592763307254 "|Cross_correlation|display1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] VCC " "Pin \"display2\[5\]\" is stuck at VCC" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/Cross_correlation.bdf" { { 152 880 1056 168 "display2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592763307254 "|Cross_correlation|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[5\] VCC " "Pin \"display3\[5\]\" is stuck at VCC" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/Cross_correlation.bdf" { { 240 880 1056 256 "display3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592763307254 "|Cross_correlation|display3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[5\] VCC " "Pin \"display4\[5\]\" is stuck at VCC" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/Cross_correlation.bdf" { { 328 880 1056 344 "display4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592763307254 "|Cross_correlation|display4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1592763307254 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592763307330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/output_files/Cross_correlation.map.smsg " "Generated suppressed messages file C:/Users/jeff7/Documents/HDL/Verilog/Cross_correlation/output_files/Cross_correlation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592763307726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592763308002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592763308002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592763308098 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592763308098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592763308098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592763308098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592763308197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 15:15:08 2020 " "Processing ended: Sun Jun 21 15:15:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592763308197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592763308197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592763308197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592763308197 ""}
