INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/bitx4_synchronus/bitx4_synchronus.srcs/sources_1/new/bitx4_asynchronus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitx4_asynchronus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/bitx4_synchronus/bitx4_synchronus.srcs/sim_1/new/bitx4_synchronus_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitx4_synchronus_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/bitx4_synchronus/bitx4_synchronus.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
