# Generate Verilog code
doit:
	sbt.bat run

# Run the test
test:
	sbt.bat test

clean:
	rm generated project -rf
