<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Contiki 2.5: /cygdrive/e/share/contiki/cpu/avr/dev/lanc111.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.4 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki 2.5</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_8250ce792a7fa8cc4c5147b6b30e941a.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_e102115dc4fd9eecb7894f42c4695349.html">avr</a>      </li>
      <li class="navelem"><a class="el" href="dir_9b36ab84714a436f7b0a2946f1b2ee62.html">dev</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">lanc111.c</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="preprocessor">#define INLINE</span>
<a name="l00002"></a>00002 <span class="preprocessor"></span><span class="preprocessor">#define CONST const</span>
<a name="l00003"></a>00003 <span class="preprocessor"></span><span class="preprocessor">#define NETBUF char</span>
<a name="l00004"></a>00004 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00005"></a>00005 <span class="comment"> * Copyright (C) 2003-2005 by egnite Software GmbH. All rights reserved.</span>
<a name="l00006"></a>00006 <span class="comment"> *</span>
<a name="l00007"></a>00007 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00008"></a>00008 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00009"></a>00009 <span class="comment"> * are met:</span>
<a name="l00010"></a>00010 <span class="comment"> *</span>
<a name="l00011"></a>00011 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00012"></a>00012 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00013"></a>00013 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00014"></a>00014 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00015"></a>00015 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00016"></a>00016 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00017"></a>00017 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00018"></a>00018 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00019"></a>00019 <span class="comment"> *</span>
<a name="l00020"></a>00020 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00021"></a>00021 <span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00023"></a>00023 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00024"></a>00024 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00025"></a>00025 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00026"></a>00026 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00027"></a>00027 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00028"></a>00028 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00029"></a>00029 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00030"></a>00030 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00031"></a>00031 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00032"></a>00032 <span class="comment"> *</span>
<a name="l00033"></a>00033 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00034"></a>00034 <span class="comment"> *</span>
<a name="l00035"></a>00035 <span class="comment"> */</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 <span class="comment">/*</span>
<a name="l00038"></a>00038 <span class="comment"> * $Log: lanc111.c,v $</span>
<a name="l00039"></a>00039 <span class="comment"> * Revision 1.1  2006/06/17 22:41:21  adamdunkels</span>
<a name="l00040"></a>00040 <span class="comment"> * Import of the contiki-2.x development code from the SICS internal CVS server</span>
<a name="l00041"></a>00041 <span class="comment"> *</span>
<a name="l00042"></a>00042 <span class="comment"> * Revision 1.1  2005/09/19 23:05:34  adam</span>
<a name="l00043"></a>00043 <span class="comment"> * AVR device drivers</span>
<a name="l00044"></a>00044 <span class="comment"> *</span>
<a name="l00045"></a>00045 <span class="comment"> * Revision 1.1  2005/05/19 09:06:25  adam</span>
<a name="l00046"></a>00046 <span class="comment"> * Very initial version of the LANC111 Ethernet driver, imported from Nut/OS code - does not work yet</span>
<a name="l00047"></a>00047 <span class="comment"> *</span>
<a name="l00048"></a>00048 <span class="comment"> * Revision 1.12  2005/02/02 19:55:34  haraldkipp</span>
<a name="l00049"></a>00049 <span class="comment"> * If no Ethernet link was available on the LAN91C111, each outgoing packet</span>
<a name="l00050"></a>00050 <span class="comment"> * took 15 seconds and, even worse, the ouput routine doesn&#39;t return an error.</span>
<a name="l00051"></a>00051 <span class="comment"> * Now the first attempt to send a packet without Ethernet link will wait for</span>
<a name="l00052"></a>00052 <span class="comment"> * 5 seconds and subsequent attempts take 0.5 seconds only, always returning</span>
<a name="l00053"></a>00053 <span class="comment"> * an error.</span>
<a name="l00054"></a>00054 <span class="comment"> *</span>
<a name="l00055"></a>00055 <span class="comment"> * Revision 1.11  2005/01/24 21:11:49  freckle</span>
<a name="l00056"></a>00056 <span class="comment"> * renamed NutEventPostFromIRQ into NutEventPostFromIrq</span>
<a name="l00057"></a>00057 <span class="comment"> *</span>
<a name="l00058"></a>00058 <span class="comment"> * Revision 1.10  2005/01/22 19:24:11  haraldkipp</span>
<a name="l00059"></a>00059 <span class="comment"> * Changed AVR port configuration names from PORTx to AVRPORTx.</span>
<a name="l00060"></a>00060 <span class="comment"> *</span>
<a name="l00061"></a>00061 <span class="comment"> * Revision 1.9  2005/01/21 16:49:45  freckle</span>
<a name="l00062"></a>00062 <span class="comment"> * Seperated calls to NutEventPostAsync between Threads and IRQs</span>
<a name="l00063"></a>00063 <span class="comment"> *</span>
<a name="l00064"></a>00064 <span class="comment"> * Revision 1.8  2004/09/22 08:14:48  haraldkipp</span>
<a name="l00065"></a>00065 <span class="comment"> * Made configurable</span>
<a name="l00066"></a>00066 <span class="comment"> *</span>
<a name="l00067"></a>00067 <span class="comment"> * Revision 1.7  2004/03/08 11:14:17  haraldkipp</span>
<a name="l00068"></a>00068 <span class="comment"> * Added quick hack for fixed mode.</span>
<a name="l00069"></a>00069 <span class="comment"> *</span>
<a name="l00070"></a>00070 <span class="comment"> * Revision 1.6  2004/02/25 16:22:33  haraldkipp</span>
<a name="l00071"></a>00071 <span class="comment"> * Do not initialize MAC with all zeros</span>
<a name="l00072"></a>00072 <span class="comment"> *</span>
<a name="l00073"></a>00073 <span class="comment"> * Revision 1.5  2004/01/14 19:31:43  drsung</span>
<a name="l00074"></a>00074 <span class="comment"> * Speed improvement to NicWrite applied. Thanks to Kolja Waschk</span>
<a name="l00075"></a>00075 <span class="comment"> *</span>
<a name="l00076"></a>00076 <span class="comment"> * Revision 1.4  2003/11/06 09:26:50  haraldkipp</span>
<a name="l00077"></a>00077 <span class="comment"> * Removed silly line with hardcoded MAC, left over from testing</span>
<a name="l00078"></a>00078 <span class="comment"> *</span>
<a name="l00079"></a>00079 <span class="comment"> * Revision 1.3  2003/11/04 17:54:47  haraldkipp</span>
<a name="l00080"></a>00080 <span class="comment"> * PHY configuration timing changed again for reliable linking</span>
<a name="l00081"></a>00081 <span class="comment"> *</span>
<a name="l00082"></a>00082 <span class="comment"> * Revision 1.2  2003/11/03 17:12:53  haraldkipp</span>
<a name="l00083"></a>00083 <span class="comment"> * Allow linking with RTL8019 driver.</span>
<a name="l00084"></a>00084 <span class="comment"> * Links more reliable to 10 MBit networks now.</span>
<a name="l00085"></a>00085 <span class="comment"> * Reset MMU on allocation failures.</span>
<a name="l00086"></a>00086 <span class="comment"> * Some optimizations.</span>
<a name="l00087"></a>00087 <span class="comment"> *</span>
<a name="l00088"></a>00088 <span class="comment"> * Revision 1.1  2003/10/13 10:13:49  haraldkipp</span>
<a name="l00089"></a>00089 <span class="comment"> * First release</span>
<a name="l00090"></a>00090 <span class="comment"> *</span>
<a name="l00091"></a>00091 <span class="comment"> */</span>
<a name="l00092"></a>00092 
<a name="l00093"></a>00093 <span class="preprocessor">#include &quot;contiki.h&quot;</span>
<a name="l00094"></a>00094 
<a name="l00095"></a>00095 <span class="preprocessor">#include &lt;string.h&gt;</span>
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 <span class="preprocessor">#include &lt;avr/io.h&gt;</span>
<a name="l00098"></a>00098 
<a name="l00099"></a>00099 <span class="comment">/*</span>
<a name="l00100"></a>00100 <span class="comment"> * Determine ports, which had not been explicitely configured.</span>
<a name="l00101"></a>00101 <span class="comment"> */</span>
<a name="l00102"></a>00102 <span class="preprocessor">#ifndef LANC111_BASE_ADDR</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_BASE_ADDR   0xC000</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span>
<a name="l00106"></a>00106 <span class="preprocessor">#ifndef LANC111_SIGNAL_IRQ</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_IRQ  INT5</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span>
<a name="l00110"></a>00110 <span class="preprocessor">#ifdef LANC111_RESET_BIT</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>
<a name="l00112"></a>00112 <span class="preprocessor">#if (LANC111_RESET_AVRPORT == AVRPORTB)</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_PORT   PORTB</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_DDR    DDRB</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>
<a name="l00116"></a>00116 <span class="preprocessor">#elif (LANC111_RESET_AVRPORT == AVRPORTD)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_PORT   PORTD</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_DDR    DDRD</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span>
<a name="l00120"></a>00120 <span class="preprocessor">#elif (LANC111_RESET_AVRPORT == AVRPORTE)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_PORT   PORTE</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_DDR    DDRE</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>
<a name="l00124"></a>00124 <span class="preprocessor">#elif (LANC111_RESET_AVRPORT == AVRPORTF)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_PORT   PORTF</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_RESET_DDR    DDRF</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>
<a name="l00128"></a>00128 <span class="preprocessor">#endif </span><span class="comment">/* LANC111_RESET_AVRPORT */</span>
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 <span class="preprocessor">#endif </span><span class="comment">/* LANC111_RESET_BIT */</span>
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 <span class="comment">/*</span>
<a name="l00133"></a>00133 <span class="comment"> * Determine interrupt settings.</span>
<a name="l00134"></a>00134 <span class="comment"> */</span>
<a name="l00135"></a>00135 <span class="preprocessor">#if (LANC111_SIGNAL_IRQ == INT0)</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT0</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICRA, ISC00); sbi(EICRA, ISC01)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>
<a name="l00139"></a>00139 <span class="preprocessor">#elif (LANC111_SIGNAL_IRQ == INT1)</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT1</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICRA, ISC10); sbi(EICRA, ISC11)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a>00143 <span class="preprocessor">#elif (LANC111_SIGNAL_IRQ == INT2)</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT2</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICRA, ISC20); sbi(EICRA, ISC21)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="preprocessor">#elif (LANC111_SIGNAL_IRQ == INT3)</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT3</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICRA, ISC30); sbi(EICRA, ISC31)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span>
<a name="l00151"></a>00151 <span class="preprocessor">#elif (LANC111_SIGNAL_IRQ == INT4)</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT4</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICRB, ISC40); sbi(EICRB, ISC41)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155 <span class="preprocessor">#elif (LANC111_SIGNAL_IRQ == INT6)</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT6</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICRB, ISC60); sbi(EICRB, ISC61)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="preprocessor">#elif (LANC111_SIGNAL_IRQ == INT7)</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT7</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICRB, ISC70); sbi(EICRB, ISC71)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 <span class="preprocessor">#else</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL          sig_INTERRUPT5</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define LANC111_SIGNAL_MODE()   sbi(EICRB, ISC50); sbi(EICRB, ISC51)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 <span class="preprocessor">#endif</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00169"></a>00169 <span class="comment">/*!</span>
<a name="l00170"></a>00170 <span class="comment"> * \addtogroup xgSmscRegs</span>
<a name="l00171"></a>00171 <span class="comment"> */</span><span class="comment"></span>
<a name="l00172"></a>00172 <span class="comment">/*@{*/</span>
<a name="l00173"></a>00173 <span class="comment"></span>
<a name="l00174"></a>00174 <span class="comment">/*! </span>
<a name="l00175"></a>00175 <span class="comment"> * \brief Bank select register. </span>
<a name="l00176"></a>00176 <span class="comment"> */</span>
<a name="l00177"></a><a class="code" href="a01748.html#ga8135de81634bb00d6e0a46508c5e869b">00177</a> <span class="preprocessor">#define NIC_BSR         (LANC111_BASE_ADDR + 0x0E)</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00179"></a>00179 <span class="comment">/*! </span>
<a name="l00180"></a>00180 <span class="comment"> * \brief Bank 0 - Transmit control register. </span>
<a name="l00181"></a>00181 <span class="comment"> */</span>
<a name="l00182"></a><a class="code" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">00182</a> <span class="preprocessor">#define NIC_TCR         (LANC111_BASE_ADDR + 0x00)</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00184"></a><a class="code" href="a01748.html#gad98d4800549ae386c83c3dbd184c1d87">00184</a> <span class="preprocessor">#define TCR_SWFDUP      0x8000  </span><span class="comment">/*!&lt; \ref NIC_TCR bit mask, enables full duplex.  */</span>
<a name="l00185"></a><a class="code" href="a01748.html#gab7f29a063a80d1d605cc99e1bf447733">00185</a> <span class="preprocessor">#define TCR_EPH_LOOP    0x2000  </span><span class="comment">/*!&lt; \ref NIC_TCR bit mask, enables internal loopback. */</span>
<a name="l00186"></a><a class="code" href="a01748.html#ga04fc038813dba6218c3c5c2621240aca">00186</a> <span class="preprocessor">#define TCR_STP_SQET    0x1000  </span><span class="comment">/*!&lt; \ref NIC_TCR bit mask, enables transmission stop on SQET error. */</span>
<a name="l00187"></a><a class="code" href="a01748.html#gaa4cb5e890f38e345e5b8a5f3203b59a2">00187</a> <span class="preprocessor">#define TCR_FDUPLX      0x0800  </span><span class="comment">/*!&lt; \ref NIC_TCR bit mask, enables receiving own frames. */</span>
<a name="l00188"></a><a class="code" href="a01748.html#gac896de7e5759d9338cbf5bf91072e447">00188</a> <span class="preprocessor">#define TCR_MON_CSN     0x0400  </span><span class="comment">/*!&lt; \ref NIC_TCR bit mask, enables carrier monitoring. */</span>
<a name="l00189"></a><a class="code" href="a01748.html#ga457efb83f6d31ef287c266dd471c319f">00189</a> <span class="preprocessor">#define TCR_NOCRC       0x0100  </span><span class="comment">/*!&lt; \ref NIC_TCR bit mask, disables CRC transmission. */</span>
<a name="l00190"></a><a class="code" href="a01748.html#ga6574dc67437c4d998cc53d20fb7aa610">00190</a> <span class="preprocessor">#define TCR_PAD_EN      0x0080  </span><span class="comment">/*!&lt; \ref NIC_TCR bit mask, enables automatic padding. */</span>
<a name="l00191"></a><a class="code" href="a01748.html#gaac3a3f01eba958eb02111056171c5450">00191</a> <span class="preprocessor">#define TCR_FORCOL      0x0004  </span><span class="comment">/*!&lt; \ref NIC_TCR bit mask, forces collision. */</span>
<a name="l00192"></a><a class="code" href="a01748.html#ga1fd87fc34f735108b13c567ddd4969f9">00192</a> <span class="preprocessor">#define TCR_LOOP        0x0002  </span><span class="comment">/*!&lt; \ref NIC_TCR bit mask, enables PHY loopback. */</span>
<a name="l00193"></a><a class="code" href="a01748.html#ga70cbe788dc6cdec70f11aecb39299f05">00193</a> <span class="preprocessor">#define TCR_TXENA       0x0001  </span><span class="comment">/*!&lt; \ref NIC_TCR bit mask, enables transmitter. */</span>
<a name="l00194"></a>00194 
<a name="l00195"></a>00195 <span class="comment"></span>
<a name="l00196"></a>00196 <span class="comment">/*! </span>
<a name="l00197"></a>00197 <span class="comment"> * \brief Bank 0 - EPH status register. </span>
<a name="l00198"></a>00198 <span class="comment"> */</span>
<a name="l00199"></a><a class="code" href="a01748.html#ga2755754af23960784053117f8f63d7aa">00199</a> <span class="preprocessor">#define NIC_EPHSR       (LANC111_BASE_ADDR + 0x02)</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00201"></a>00201 <span class="comment">/*! </span>
<a name="l00202"></a>00202 <span class="comment"> * \brief Bank 0 - Receive control register. </span>
<a name="l00203"></a>00203 <span class="comment"> */</span>
<a name="l00204"></a><a class="code" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf">00204</a> <span class="preprocessor">#define NIC_RCR         (LANC111_BASE_ADDR + 0x04)</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span>
<a name="l00206"></a><a class="code" href="a01748.html#ga5b7615518c6a0e104734d0dd37e83695">00206</a> <span class="preprocessor">#define RCR_SOFT_RST    0x8000  </span><span class="comment">/*!&lt; \ref NIC_RCR bit mask, activates software reset. */</span>
<a name="l00207"></a><a class="code" href="a01748.html#gaacacd6a7ccc08eee439bd2d6dd8cfd53">00207</a> <span class="preprocessor">#define RCR_FILT_CAR    0x4000  </span><span class="comment">/*!&lt; \ref NIC_RCR bit mask, enables carrier filter. */</span>
<a name="l00208"></a><a class="code" href="a01748.html#ga2681c3c9817cc3bb7d4b50333df3cef6">00208</a> <span class="preprocessor">#define RCR_ABORT_ENB   0x2000  </span><span class="comment">/*!&lt; \ref NIC_RCR bit mask, enables receive abort on collision. */</span>
<a name="l00209"></a><a class="code" href="a01748.html#ga0d4854c4af8dd791ee56c5423687efa5">00209</a> <span class="preprocessor">#define RCR_STRIP_CRC   0x0200  </span><span class="comment">/*!&lt; \ref NIC_RCR bit mask, strips CRC. */</span>
<a name="l00210"></a><a class="code" href="a01748.html#gabee844d20800e872c0dfa9711f862584">00210</a> <span class="preprocessor">#define RCR_RXEN        0x0100  </span><span class="comment">/*!&lt; \ref NIC_RCR bit mask, enables receiver. */</span>
<a name="l00211"></a><a class="code" href="a01748.html#ga0e2d0c841bc74ea3276219f5849ac826">00211</a> <span class="preprocessor">#define RCR_ALMUL       0x0004  </span><span class="comment">/*!&lt; \ref NIC_RCR bit mask, multicast frames accepted when set. */</span>
<a name="l00212"></a><a class="code" href="a01748.html#ga5d43411caaad62a9ed1efb13662ba6ce">00212</a> <span class="preprocessor">#define RCR_PRMS        0x0002  </span><span class="comment">/*!&lt; \ref NIC_RCR bit mask, enables promiscuous mode. */</span>
<a name="l00213"></a><a class="code" href="a01748.html#gad3c5c9321be2d9145a8b5c9bb5eea0ef">00213</a> <span class="preprocessor">#define RCR_RX_ABORT    0x0001  </span><span class="comment">/*!&lt; \ref NIC_RCR bit mask, set when receive was aborted. */</span>
<a name="l00214"></a>00214 <span class="comment"></span>
<a name="l00215"></a>00215 <span class="comment">/*! </span>
<a name="l00216"></a>00216 <span class="comment"> * \brief Bank 0 - Counter register.</span>
<a name="l00217"></a>00217 <span class="comment"> */</span>
<a name="l00218"></a><a class="code" href="a01748.html#ga7fd0f3a04213e35becf86575393c00c1">00218</a> <span class="preprocessor">#define NIC_ECR         (LANC111_BASE_ADDR + 0x06)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00220"></a>00220 <span class="comment">/*! </span>
<a name="l00221"></a>00221 <span class="comment"> * \brief Bank 0 - Memory information register.</span>
<a name="l00222"></a>00222 <span class="comment"> */</span>
<a name="l00223"></a><a class="code" href="a01748.html#gab5bb3cd862c59f37e1c6190968fefb8d">00223</a> <span class="preprocessor">#define NIC_MIR         (LANC111_BASE_ADDR + 0x08)</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00225"></a>00225 <span class="comment">/*! </span>
<a name="l00226"></a>00226 <span class="comment"> * \brief Bank 0 - Receive / PHY control register.</span>
<a name="l00227"></a>00227 <span class="comment"> */</span>
<a name="l00228"></a><a class="code" href="a01748.html#ga81be8ef9d21112ab8690685951aa2a34">00228</a> <span class="preprocessor">#define NIC_RPCR        (LANC111_BASE_ADDR + 0x0A)</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span>
<a name="l00230"></a><a class="code" href="a01748.html#gaf71c398b0a6c86c106189e55daadb062">00230</a> <span class="preprocessor">#define RPCR_SPEED      0x2000  </span><span class="comment">/*!&lt; \ref NIC_RPCR bit mask, PHY operates at 100 Mbps. */</span>
<a name="l00231"></a><a class="code" href="a01748.html#ga0722f753ddbec20ca99a92724b2b9fa7">00231</a> <span class="preprocessor">#define RPCR_DPLX       0x1000  </span><span class="comment">/*!&lt; \ref NIC_RPCR bit mask, PHY operates at full duplex mode. */</span>
<a name="l00232"></a><a class="code" href="a01748.html#gac0ea63143075f4d522b84aaf9cb67dc3">00232</a> <span class="preprocessor">#define RPCR_ANEG       0x0800  </span><span class="comment">/*!&lt; \ref NIC_RPCR bit mask, sets PHY in auto-negotiation mode. */</span>
<a name="l00233"></a><a class="code" href="a01748.html#ga3d0cf2af5eb92d0253c87a30bbb2a2d3">00233</a> <span class="preprocessor">#define RPCR_LEDA_PAT   0x0000  </span><span class="comment">/*!&lt; \ref NIC_RPCR bit mask for LEDA mode. */</span>
<a name="l00234"></a><a class="code" href="a01748.html#ga4d4498f598fcf2ecc7e0108da4a118ab">00234</a> <span class="preprocessor">#define RPCR_LEDB_PAT   0x0010  </span><span class="comment">/*!&lt; \ref NIC_RPCR bit mask for LEDB mode. */</span>
<a name="l00235"></a>00235 <span class="comment"></span>
<a name="l00236"></a>00236 <span class="comment">/*! </span>
<a name="l00237"></a>00237 <span class="comment"> * \brief Bank 1 - Configuration register.</span>
<a name="l00238"></a>00238 <span class="comment"> */</span>
<a name="l00239"></a><a class="code" href="a01748.html#ga129bb85bb8ee50f0e9e2c302a2219eb5">00239</a> <span class="preprocessor">#define NIC_CR          (LANC111_BASE_ADDR + 0x00)</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span>
<a name="l00241"></a><a class="code" href="a01748.html#ga1b22dd51c705b8edd39cfdfe22be1123">00241</a> <span class="preprocessor">#define CR_EPH_EN       0x8000  </span><span class="comment">/*!&lt; \ref NIC_CR bit mask, . */</span>
<a name="l00242"></a>00242 <span class="comment"></span>
<a name="l00243"></a>00243 <span class="comment">/*! </span>
<a name="l00244"></a>00244 <span class="comment"> * \brief Bank 1 - Base address register.</span>
<a name="l00245"></a>00245 <span class="comment"> */</span>
<a name="l00246"></a><a class="code" href="a01748.html#ga15d73743b53a0018a1290dc7eb7c1873">00246</a> <span class="preprocessor">#define NIC_BAR         (LANC111_BASE_ADDR + 0x02)</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00248"></a>00248 <span class="comment">/*! </span>
<a name="l00249"></a>00249 <span class="comment"> * \brief Bank 1 - Individual address register.</span>
<a name="l00250"></a>00250 <span class="comment"> */</span>
<a name="l00251"></a><a class="code" href="a01748.html#ga408a68732b34c97ec940a86b5c67f949">00251</a> <span class="preprocessor">#define NIC_IAR         (LANC111_BASE_ADDR + 0x04)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00253"></a>00253 <span class="comment">/*! </span>
<a name="l00254"></a>00254 <span class="comment"> * \brief Bank 1 - General purpose register.</span>
<a name="l00255"></a>00255 <span class="comment"> */</span>
<a name="l00256"></a><a class="code" href="a01748.html#gaeffec84b4e5a61338170fa71d0dc626b">00256</a> <span class="preprocessor">#define NIC_GPR         (LANC111_BASE_ADDR + 0x0A)</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00258"></a>00258 <span class="comment">/*! </span>
<a name="l00259"></a>00259 <span class="comment"> * \brief Bank 1 - Control register.</span>
<a name="l00260"></a>00260 <span class="comment"> */</span>
<a name="l00261"></a><a class="code" href="a01748.html#gaa1a720c011c366dc6349fcc801cd0c15">00261</a> <span class="preprocessor">#define NIC_CTR         (LANC111_BASE_ADDR + 0x0C)</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span>
<a name="l00263"></a><a class="code" href="a01748.html#gae9120857423f059672591d9a7624dc0b">00263</a> <span class="preprocessor">#define CTR_RCV_BAD     0x4000  </span><span class="comment">/*!&lt; \ref NIC_CTR bit mask. */</span>
<a name="l00264"></a><a class="code" href="a01748.html#gaa19d7fa501b8009cef51f0f0d1b77fce">00264</a> <span class="preprocessor">#define CTR_AUTO_RELEASE 0x0800 </span><span class="comment">/*!&lt; \ref NIC_CTR bit mask, transmit packets automatically released. */</span>
<a name="l00265"></a>00265 <span class="comment"></span>
<a name="l00266"></a>00266 <span class="comment">/*!</span>
<a name="l00267"></a>00267 <span class="comment"> * \brief Bank 2 - MMU command register.</span>
<a name="l00268"></a>00268 <span class="comment"> */</span>
<a name="l00269"></a><a class="code" href="a01748.html#gad6d667cd46973f4d4c1ee7b29d8b4df3">00269</a> <span class="preprocessor">#define NIC_MMUCR       (LANC111_BASE_ADDR + 0x00)</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span>
<a name="l00271"></a>00271 <span class="preprocessor">#define MMUCR_BUSY      0x0001</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span>
<a name="l00273"></a>00273 <span class="preprocessor">#define MMU_NOP         0</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define MMU_ALO         (1&lt;&lt;5)</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define MMU_RST         (2&lt;&lt;5)</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define MMU_REM         (3&lt;&lt;5)</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#define MMU_TOP         (4&lt;&lt;5)</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#define MMU_PKT         (5&lt;&lt;5)</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#define MMU_ENQ         (6&lt;&lt;5)</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#define MMU_RTX         (7&lt;&lt;5)</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00282"></a>00282 <span class="comment">/*!</span>
<a name="l00283"></a>00283 <span class="comment"> * \brief Bank 2 - Packet number register.</span>
<a name="l00284"></a>00284 <span class="comment"> *</span>
<a name="l00285"></a>00285 <span class="comment"> * This byte register specifies the accessible transmit packet number.</span>
<a name="l00286"></a>00286 <span class="comment"> */</span>
<a name="l00287"></a><a class="code" href="a01748.html#gae92f9283cd02a4e221b861b4b93ec5ef">00287</a> <span class="preprocessor">#define NIC_PNR         (LANC111_BASE_ADDR + 0x02)</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00289"></a>00289 <span class="comment">/*!</span>
<a name="l00290"></a>00290 <span class="comment"> * \brief Bank 2 - Allocation result register.</span>
<a name="l00291"></a>00291 <span class="comment"> *</span>
<a name="l00292"></a>00292 <span class="comment"> * This byte register is updated upon a \ref MMU_ALO command.</span>
<a name="l00293"></a>00293 <span class="comment"> */</span>
<a name="l00294"></a><a class="code" href="a01748.html#ga005f70c46238a75fb4497d1532903fb6">00294</a> <span class="preprocessor">#define NIC_ARR         (LANC111_BASE_ADDR + 0x03)</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span>
<a name="l00296"></a>00296 <span class="preprocessor">#define ARR_FAILED      0x80</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00298"></a>00298 <span class="comment">/*!</span>
<a name="l00299"></a>00299 <span class="comment"> * \brief Bank 2 - FIFO ports register.</span>
<a name="l00300"></a>00300 <span class="comment"> */</span>
<a name="l00301"></a><a class="code" href="a01748.html#ga7775df5add4c9ca1caba74d66c64b304">00301</a> <span class="preprocessor">#define NIC_FIFO        (LANC111_BASE_ADDR + 0x04)</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00303"></a>00303 <span class="comment">/*!</span>
<a name="l00304"></a>00304 <span class="comment"> * \brief Bank 2 - Pointer register.</span>
<a name="l00305"></a>00305 <span class="comment"> */</span>
<a name="l00306"></a><a class="code" href="a01748.html#ga5da2b164ba29f7dd1aae6162d9a26bb2">00306</a> <span class="preprocessor">#define NIC_PTR         (LANC111_BASE_ADDR + 0x06)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span>
<a name="l00308"></a>00308 <span class="preprocessor">#define PTR_RCV         0x8000  </span><span class="comment">/*! \ref NIC_PTR bit mask, specifies receive or transmit buffer. */</span>
<a name="l00309"></a>00309 <span class="preprocessor">#define PTR_AUTO_INCR   0x4000  </span><span class="comment">/*! \ref NIC_PTR bit mask, enables automatic pointer increment. */</span>
<a name="l00310"></a>00310 <span class="preprocessor">#define PTR_READ        0x2000  </span><span class="comment">/*! \ref NIC_PTR bit mask, indicates type of access. */</span>
<a name="l00311"></a>00311 <span class="preprocessor">#define PTR_ETEN        0x1000  </span><span class="comment">/*! \ref NIC_PTR bit mask, enables early transmit underrun detection. */</span>
<a name="l00312"></a>00312 <span class="preprocessor">#define PTR_NOT_EMPTY   0x0800  </span><span class="comment">/*! \ref NIC_PTR bit mask, set when write data fifo is not empty. */</span>
<a name="l00313"></a>00313 <span class="comment"></span>
<a name="l00314"></a>00314 <span class="comment">/*!</span>
<a name="l00315"></a>00315 <span class="comment"> * \brief Bank 2 - Data register.</span>
<a name="l00316"></a>00316 <span class="comment"> */</span>
<a name="l00317"></a><a class="code" href="a01748.html#gada865c4c75b3ec544959aaa75cceefd6">00317</a> <span class="preprocessor">#define NIC_DATA        (LANC111_BASE_ADDR + 0x08)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00319"></a>00319 <span class="comment">/*!</span>
<a name="l00320"></a>00320 <span class="comment"> * \brief Bank 2 - Interrupt status register.</span>
<a name="l00321"></a>00321 <span class="comment"> */</span>
<a name="l00322"></a><a class="code" href="a01748.html#gaba01f04fa8b7f39fcfe4aee08c1aaebd">00322</a> <span class="preprocessor">#define NIC_IST         (LANC111_BASE_ADDR + 0x0C)</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00324"></a>00324 <span class="comment">/*!</span>
<a name="l00325"></a>00325 <span class="comment"> * \brief Bank 2 - Interrupt acknowledge register.</span>
<a name="l00326"></a>00326 <span class="comment"> */</span>
<a name="l00327"></a><a class="code" href="a01748.html#ga6af0da5014638723f8c5f25630d4db2c">00327</a> <span class="preprocessor">#define NIC_ACK         (LANC111_BASE_ADDR + 0x0C)</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00329"></a>00329 <span class="comment">/*!</span>
<a name="l00330"></a>00330 <span class="comment"> * \brief Bank 2 - Interrupt mask register.</span>
<a name="l00331"></a>00331 <span class="comment"> */</span>
<a name="l00332"></a><a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee">00332</a> <span class="preprocessor">#define NIC_MSK         (LANC111_BASE_ADDR + 0x0D)</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span>
<a name="l00334"></a><a class="code" href="a01748.html#gafed78059c6e39a007cf4940696e9cd7b">00334</a> <span class="preprocessor">#define INT_MD          0x80    </span><span class="comment">/*!&lt; \ref PHY state change interrupt bit mask. */</span>
<a name="l00335"></a><a class="code" href="a01748.html#gac36dc116017eeca132be6ea89e711be4">00335</a> <span class="preprocessor">#define INT_ERCV        0x40    </span><span class="comment">/*!&lt; \ref Early receive interrupt bit mask. */</span>
<a name="l00336"></a><a class="code" href="a01748.html#ga5609a349fbbf3035048dd649fd336e81">00336</a> <span class="preprocessor">#define INT_EPH         0x20    </span><span class="comment">/*!&lt; \ref Ethernet protocol interrupt bit mask. */</span>
<a name="l00337"></a><a class="code" href="a01748.html#gadf5fe3fff6994e148bbede95a038d28e">00337</a> <span class="preprocessor">#define INT_RX_OVRN     0x10    </span><span class="comment">/*!&lt; \ref Receive overrun interrupt bit mask. */</span>
<a name="l00338"></a><a class="code" href="a01748.html#gad116a81950d7ea71fe42994897f83fa3">00338</a> <span class="preprocessor">#define INT_ALLOC       0x08    </span><span class="comment">/*!&lt; \ref Transmit allocation interrupt bit mask. */</span>
<a name="l00339"></a><a class="code" href="a01748.html#ga2dcfc8f35d610b530622a55fa8ce61b3">00339</a> <span class="preprocessor">#define INT_TX_EMPTY    0x04    </span><span class="comment">/*!&lt; \ref Transmitter empty interrupt bit mask. */</span>
<a name="l00340"></a><a class="code" href="a01748.html#gae4b980b956c3a627cbc50deaa33efb0d">00340</a> <span class="preprocessor">#define INT_TX          0x02    </span><span class="comment">/*!&lt; \ref Transmit complete interrupt bit mask. */</span>
<a name="l00341"></a><a class="code" href="a01748.html#ga60623409b6ea6f576aac8e6df84a6339">00341</a> <span class="preprocessor">#define INT_RCV         0x01    </span><span class="comment">/*!&lt; \ref Receive interrupt bit mask. */</span>
<a name="l00342"></a>00342 <span class="comment"></span>
<a name="l00343"></a>00343 <span class="comment">/*!</span>
<a name="l00344"></a>00344 <span class="comment"> * \brief Bank 3 - Multicast table register.</span>
<a name="l00345"></a>00345 <span class="comment"> */</span>
<a name="l00346"></a><a class="code" href="a01748.html#ga49a6ee2376a1db33c93bdbcd7f7e01b5">00346</a> <span class="preprocessor">#define NIC_MT          (LANC111_BASE_ADDR + 0x00)</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00348"></a>00348 <span class="comment">/*!</span>
<a name="l00349"></a>00349 <span class="comment"> * \brief Bank 3 - Management interface register.</span>
<a name="l00350"></a>00350 <span class="comment"> */</span>
<a name="l00351"></a><a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8">00351</a> <span class="preprocessor">#define NIC_MGMT        (LANC111_BASE_ADDR + 0x08)</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span>
<a name="l00353"></a><a class="code" href="a01748.html#ga84c7bcd640bb5046a1a3f46410ea6fe1">00353</a> <span class="preprocessor">#define MGMT_MDOE       0x08    </span><span class="comment">/*!&lt; \ref NIC_MGMT bit mask, enables MDO pin. */</span>
<a name="l00354"></a><a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">00354</a> <span class="preprocessor">#define MGMT_MCLK       0x04    </span><span class="comment">/*!&lt; \ref NIC_MGMT bit mask, drives MDCLK pin. */</span>
<a name="l00355"></a><a class="code" href="a01748.html#ga04cdfae01489969eb9b60c79dd79fec0">00355</a> <span class="preprocessor">#define MGMT_MDI        0x02    </span><span class="comment">/*!&lt; \ref NIC_MGMT bit mask, reflects MDI pin status. */</span>
<a name="l00356"></a><a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">00356</a> <span class="preprocessor">#define MGMT_MDO        0x01    </span><span class="comment">/*!&lt; \ref NIC_MGMT bit mask, drives MDO pin. */</span>
<a name="l00357"></a>00357 <span class="comment"></span>
<a name="l00358"></a>00358 <span class="comment">/*!</span>
<a name="l00359"></a>00359 <span class="comment"> * \brief Bank 3 - Revision register.</span>
<a name="l00360"></a>00360 <span class="comment"> */</span>
<a name="l00361"></a><a class="code" href="a01748.html#gadf9342af59df5b2931daf925430cba4b">00361</a> <span class="preprocessor">#define NIC_REV         (LANC111_BASE_ADDR + 0x0A)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00363"></a>00363 <span class="comment">/*!</span>
<a name="l00364"></a>00364 <span class="comment"> * \brief Bank 3 - Early RCV register.</span>
<a name="l00365"></a>00365 <span class="comment"> */</span>
<a name="l00366"></a><a class="code" href="a01748.html#gaf651b09fdffad406e5ee700f984b658b">00366</a> <span class="preprocessor">#define NIC_ERCV        (LANC111_BASE_ADDR + 0x0C)</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00368"></a>00368 <span class="comment">/*!</span>
<a name="l00369"></a>00369 <span class="comment"> * \brief PHY control register.</span>
<a name="l00370"></a>00370 <span class="comment"> */</span>
<a name="l00371"></a><a class="code" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2">00371</a> <span class="preprocessor">#define NIC_PHYCR       0</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span>
<a name="l00373"></a><a class="code" href="a01748.html#ga713a44f91049947e287ebffab15ce6ea">00373</a> <span class="preprocessor">#define PHYCR_RST       0x8000  </span><span class="comment">/*!&lt; \ref NIC_PHYCR bit mask, resets PHY. */</span>
<a name="l00374"></a><a class="code" href="a01748.html#ga7750be08aa05029b4f18f2c073c4ce49">00374</a> <span class="preprocessor">#define PHYCR_LPBK      0x4000  </span><span class="comment">/*!&lt; \ref NIC_PHYCR bit mask, . */</span>
<a name="l00375"></a><a class="code" href="a01748.html#ga62c0ca710691ae862993e9a889b5b38d">00375</a> <span class="preprocessor">#define PHYCR_SPEED     0x2000  </span><span class="comment">/*!&lt; \ref NIC_PHYCR bit mask, . */</span>
<a name="l00376"></a><a class="code" href="a01748.html#ga48e70a5eda5ae872513c95c000b1cf6f">00376</a> <span class="preprocessor">#define PHYCR_ANEG_EN   0x1000  </span><span class="comment">/*!&lt; \ref NIC_PHYCR bit mask, . */</span>
<a name="l00377"></a><a class="code" href="a01748.html#gafee141243e28bbed8220d2255ab2ed2c">00377</a> <span class="preprocessor">#define PHYCR_PDN       0x0800  </span><span class="comment">/*!&lt; \ref NIC_PHYCR bit mask, . */</span>
<a name="l00378"></a><a class="code" href="a01748.html#gaabb47a174cca60f20cb65c659c8cb253">00378</a> <span class="preprocessor">#define PHYCR_MII_DIS   0x0400  </span><span class="comment">/*!&lt; \ref NIC_PHYCR bit mask, . */</span>
<a name="l00379"></a><a class="code" href="a01748.html#ga1fc39d0ac23f1ee5e80ee31b2ba51451">00379</a> <span class="preprocessor">#define PHYCR_ANEG_RST  0x0200  </span><span class="comment">/*!&lt; \ref NIC_PHYCR bit mask, . */</span>
<a name="l00380"></a><a class="code" href="a01748.html#ga5a8696371cf1548b8ad33947d5b507b5">00380</a> <span class="preprocessor">#define PHYCR_DPLX      0x0100  </span><span class="comment">/*!&lt; \ref NIC_PHYCR bit mask, . */</span>
<a name="l00381"></a><a class="code" href="a01748.html#ga8cedf47054f36c30138106162b244507">00381</a> <span class="preprocessor">#define PHYCR_COLST     0x0080  </span><span class="comment">/*!&lt; \ref NIC_PHYCR bit mask, . */</span>
<a name="l00382"></a>00382 
<a name="l00383"></a>00383 <span class="comment"></span>
<a name="l00384"></a>00384 <span class="comment">/*!</span>
<a name="l00385"></a>00385 <span class="comment"> * \brief PHY status register.</span>
<a name="l00386"></a>00386 <span class="comment"> */</span>
<a name="l00387"></a><a class="code" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">00387</a> <span class="preprocessor">#define NIC_PHYSR       1</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span>
<a name="l00389"></a><a class="code" href="a01748.html#ga0d898b82e58499a5617cfb40f6434e68">00389</a> <span class="preprocessor">#define PHYSR_CAP_T4    0x8000  </span><span class="comment">/*!&lt; \ref NIC_PHYSR bit mask, indicates 100BASE-T4 capability. */</span>
<a name="l00390"></a><a class="code" href="a01748.html#ga162d4ef8651ae7b998af716946891a10">00390</a> <span class="preprocessor">#define PHYSR_CAP_TXF   0x4000  </span><span class="comment">/*!&lt; \ref NIC_PHYSR bit mask, indicates 100BASE-TX full duplex capability. */</span>
<a name="l00391"></a><a class="code" href="a01748.html#gafa519a840cac7411c45b82715855deab">00391</a> <span class="preprocessor">#define PHYSR_CAP_TXH   0x2000  </span><span class="comment">/*!&lt; \ref NIC_PHYSR bit mask, indicates 100BASE-TX half duplex capability. */</span>
<a name="l00392"></a><a class="code" href="a01748.html#ga4607f3c8eda8ccc4f6ca29970ca9071c">00392</a> <span class="preprocessor">#define PHYSR_CAP_TF    0x1000  </span><span class="comment">/*!&lt; \ref NIC_PHYSR bit mask, indicates 10BASE-T full duplex capability. */</span>
<a name="l00393"></a><a class="code" href="a01748.html#gad93a192293cbfedd3f6ad08bc7cc87e3">00393</a> <span class="preprocessor">#define PHYSR_CAP_TH    0x0800  </span><span class="comment">/*!&lt; \ref NIC_PHYSR bit mask, indicates 10BASE-T half duplex capability. */</span>
<a name="l00394"></a><a class="code" href="a01748.html#gab2b4183de906fb85e1952498a04b73ae">00394</a> <span class="preprocessor">#define PHYSR_CAP_SUPR  0x0040  </span><span class="comment">/*!&lt; \ref NIC_PHYSR bit mask, indicates preamble suppression capability. */</span>
<a name="l00395"></a><a class="code" href="a01748.html#ga4dbd0d4820c2e33b078ac042a16386bd">00395</a> <span class="preprocessor">#define PHYSR_ANEG_ACK  0x0020  </span><span class="comment">/*!&lt; \ref NIC_PHYSR bit mask, auto-negotiation completed. */</span>
<a name="l00396"></a><a class="code" href="a01748.html#ga4d151bf73827c45e0edd1c67d2f8457e">00396</a> <span class="preprocessor">#define PHYSR_REM_FLT   0x0010  </span><span class="comment">/*!&lt; \ref NIC_PHYSR bit mask, remote fault detected. */</span>
<a name="l00397"></a><a class="code" href="a01748.html#gaeb190ad756001fa6186f95900d4b9c6e">00397</a> <span class="preprocessor">#define PHYSR_CAP_ANEG  0x0008  </span><span class="comment">/*!&lt; \ref NIC_PHYSR bit mask, indicates auto-negotiation capability. */</span>
<a name="l00398"></a><a class="code" href="a01748.html#gafb681d9222c90cb468f9317ac2315ce3">00398</a> <span class="preprocessor">#define PHYSR_LINK      0x0004  </span><span class="comment">/*!&lt; \ref NIC_PHYSR bit mask, valid link status. */</span>
<a name="l00399"></a><a class="code" href="a01748.html#gadf264e5480c2d09b4a928b14078c2ce9">00399</a> <span class="preprocessor">#define PHYSR_JAB       0x0002  </span><span class="comment">/*!&lt; \ref NIC_PHYSR bit mask, jabber collision detected. */</span>
<a name="l00400"></a><a class="code" href="a01748.html#ga869918c57188e6b029daa2077485c869">00400</a> <span class="preprocessor">#define PHYSR_EXREG     0x0001  </span><span class="comment">/*!&lt; \ref NIC_PHYSR bit mask, extended capabilities available. */</span>
<a name="l00401"></a>00401 
<a name="l00402"></a>00402 <span class="comment"></span>
<a name="l00403"></a>00403 <span class="comment">/*!</span>
<a name="l00404"></a>00404 <span class="comment"> * \brief PHY identifier register 1.</span>
<a name="l00405"></a>00405 <span class="comment"> */</span>
<a name="l00406"></a><a class="code" href="a01748.html#ga40133b9f2c61490c7673f5004f119226">00406</a> <span class="preprocessor">#define NIC_PHYID1      2</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00408"></a>00408 <span class="comment">/*!</span>
<a name="l00409"></a>00409 <span class="comment"> * \brief PHY identifier register 1.</span>
<a name="l00410"></a>00410 <span class="comment"> */</span>
<a name="l00411"></a><a class="code" href="a01748.html#ga5519be6a902fd2de6fb8845ecef5379f">00411</a> <span class="preprocessor">#define NIC_PHYID2      3</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00413"></a>00413 <span class="comment">/*!</span>
<a name="l00414"></a>00414 <span class="comment"> * \brief PHY auto-negotiation advertisement register.</span>
<a name="l00415"></a>00415 <span class="comment"> */</span>
<a name="l00416"></a><a class="code" href="a01748.html#gaf5a35766021d212be1fb12a3ae14d71e">00416</a> <span class="preprocessor">#define NIC_PHYANAD     4</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span>
<a name="l00418"></a><a class="code" href="a01748.html#ga8980cb38c298678e12bbd3d92548b312">00418</a> <span class="preprocessor">#define PHYANAD_NP      0x8000  </span><span class="comment">/*!&lt; \ref NIC_PHYANAD bit mask, exchanging next page information. */</span>
<a name="l00419"></a><a class="code" href="a01748.html#gaa0e8a2bfc72a9ed4cd88fa2822dcd6c1">00419</a> <span class="preprocessor">#define PHYANAD_ACK     0x4000  </span><span class="comment">/*!&lt; \ref NIC_PHYANAD bit mask, acknowledged. */</span>
<a name="l00420"></a><a class="code" href="a01748.html#ga98901ca0258f5309f941902c8b94bb07">00420</a> <span class="preprocessor">#define PHYANAD_RF      0x2000  </span><span class="comment">/*!&lt; \ref NIC_PHYANAD bit mask, remote fault. */</span>
<a name="l00421"></a><a class="code" href="a01748.html#ga6792568c31027d7eec52c7f98ab5fd90">00421</a> <span class="preprocessor">#define PHYANAD_T4      0x0200  </span><span class="comment">/*!&lt; \ref NIC_PHYANAD bit mask, indicates 100BASE-T4 capability. */</span>
<a name="l00422"></a><a class="code" href="a01748.html#gad7f6da725b9304a6e2e34f01437cdb19">00422</a> <span class="preprocessor">#define PHYANAD_TX_FDX  0x0100  </span><span class="comment">/*!&lt; \ref NIC_PHYANAD bit mask, indicates 100BASE-TX full duplex capability. */</span>
<a name="l00423"></a><a class="code" href="a01748.html#gacd257a4f5db610284162ef9471105e9e">00423</a> <span class="preprocessor">#define PHYANAD_TX_HDX  0x0080  </span><span class="comment">/*!&lt; \ref NIC_PHYANAD bit mask, indicates 100BASE-TX half duplex capability. */</span>
<a name="l00424"></a><a class="code" href="a01748.html#ga2925eb0f6d2845a8597d76a946faa08e">00424</a> <span class="preprocessor">#define PHYANAD_10FDX   0x0040  </span><span class="comment">/*!&lt; \ref NIC_PHYANAD bit mask, indicates 10BASE-T full duplex capability. */</span>
<a name="l00425"></a><a class="code" href="a01748.html#gac987aa73deede581d8602663f038686b">00425</a> <span class="preprocessor">#define PHYANAD_10_HDX  0x0020  </span><span class="comment">/*!&lt; \ref NIC_PHYANAD bit mask, indicates 10BASE-T half duplex capability. */</span>
<a name="l00426"></a><a class="code" href="a01748.html#ga705982b5572eea018821b75c4e81e70e">00426</a> <span class="preprocessor">#define PHYANAD_CSMA    0x0001  </span><span class="comment">/*!&lt; \ref NIC_PHYANAD bit mask, indicates 802.3 CSMA capability. */</span>
<a name="l00427"></a>00427 <span class="comment"></span>
<a name="l00428"></a>00428 <span class="comment">/*!</span>
<a name="l00429"></a>00429 <span class="comment"> * \brief PHY auto-negotiation remote end capability register.</span>
<a name="l00430"></a>00430 <span class="comment"> */</span>
<a name="l00431"></a><a class="code" href="a01748.html#gaf2335a7215b7909ed282d1a38c89b3b6">00431</a> <span class="preprocessor">#define NIC_PHYANRC     5</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00433"></a>00433 <span class="comment">/*!</span>
<a name="l00434"></a>00434 <span class="comment"> * \brief PHY configuration register 1.</span>
<a name="l00435"></a>00435 <span class="comment"> */</span>
<a name="l00436"></a><a class="code" href="a01748.html#ga670a4eb85216342039bec8e89a78b103">00436</a> <span class="preprocessor">#define NIC_PHYCFR1     16</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00438"></a>00438 <span class="comment">/*!</span>
<a name="l00439"></a>00439 <span class="comment"> * \brief PHY configuration register 2.</span>
<a name="l00440"></a>00440 <span class="comment"> */</span>
<a name="l00441"></a><a class="code" href="a01748.html#ga5b5a9dc4d54337d977e2d99393ac9f38">00441</a> <span class="preprocessor">#define NIC_PHYCFR2     17</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00443"></a>00443 <span class="comment">/*!</span>
<a name="l00444"></a>00444 <span class="comment"> * \brief PHY status output register.</span>
<a name="l00445"></a>00445 <span class="comment"> */</span>
<a name="l00446"></a><a class="code" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590">00446</a> <span class="preprocessor">#define NIC_PHYSOR      18</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span>
<a name="l00448"></a><a class="code" href="a01748.html#ga9fe41768b9393a0531c780689cf2ed8a">00448</a> <span class="preprocessor">#define PHYSOR_INT      0x8000  </span><span class="comment">/*!&lt; \ref NIC_PHYSOR bit mask, interrupt bits changed. */</span>
<a name="l00449"></a><a class="code" href="a01748.html#ga5dcfa30dacab67b0664bd7af28c09c9f">00449</a> <span class="preprocessor">#define PHYSOR_LNKFAIL  0x4000  </span><span class="comment">/*!&lt; \ref NIC_PHYSOR bit mask, link failure detected. */</span>
<a name="l00450"></a><a class="code" href="a01748.html#ga6de59f0df7e09f55f70523f5365567c6">00450</a> <span class="preprocessor">#define PHYSOR_LOSSSYNC 0x2000  </span><span class="comment">/*!&lt; \ref NIC_PHYSOR bit mask, descrambler sync lost detected. */</span>
<a name="l00451"></a><a class="code" href="a01748.html#ga4a4594bd8924ae10ae16cbd042235075">00451</a> <span class="preprocessor">#define PHYSOR_CWRD     0x1000  </span><span class="comment">/*!&lt; \ref NIC_PHYSOR bit mask, code word error detected. */</span>
<a name="l00452"></a><a class="code" href="a01748.html#ga5898072d970a00924411494ecd32d203">00452</a> <span class="preprocessor">#define PHYSOR_SSD      0x0800  </span><span class="comment">/*!&lt; \ref NIC_PHYSOR bit mask, start of stream error detected. */</span>
<a name="l00453"></a><a class="code" href="a01748.html#ga22bfca789b3da40a164d73fbdaa35fc5">00453</a> <span class="preprocessor">#define PHYSOR_ESD      0x0400  </span><span class="comment">/*!&lt; \ref NIC_PHYSOR bit mask, end of stream error detected. */</span>
<a name="l00454"></a><a class="code" href="a01748.html#gab2dee1993f85528779f1befcb84fc8b5">00454</a> <span class="preprocessor">#define PHYSOR_RPOL     0x0200  </span><span class="comment">/*!&lt; \ref NIC_PHYSOR bit mask, reverse polarity detected. */</span>
<a name="l00455"></a><a class="code" href="a01748.html#gaafe340a410a70cd12b44779e9e6ab4ab">00455</a> <span class="preprocessor">#define PHYSOR_JAB      0x0100  </span><span class="comment">/*!&lt; \ref NIC_PHYSOR bit mask, jabber detected. */</span>
<a name="l00456"></a><a class="code" href="a01748.html#gafcbbd19dd44dcfc8dac4f9424cf02f17">00456</a> <span class="preprocessor">#define PHYSOR_SPDDET   0x0080  </span><span class="comment">/*!&lt; \ref NIC_PHYSOR bit mask, 100/10 speed detected. */</span>
<a name="l00457"></a><a class="code" href="a01748.html#gaa4fdf64703693c8a37cd57a0dc99fe18">00457</a> <span class="preprocessor">#define PHYSOR_DPLXDET  0x0040  </span><span class="comment">/*!&lt; \ref NIC_PHYSOR bit mask, duplex detected. */</span>
<a name="l00458"></a>00458 <span class="comment"></span>
<a name="l00459"></a>00459 <span class="comment">/*!</span>
<a name="l00460"></a>00460 <span class="comment"> * \brief PHY mask register.</span>
<a name="l00461"></a>00461 <span class="comment"> */</span>
<a name="l00462"></a><a class="code" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4">00462</a> <span class="preprocessor">#define NIC_PHYMSK      19</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span>
<a name="l00464"></a><a class="code" href="a01748.html#gacc6833bf30f3dc2fff7c727b34ca9944">00464</a> <span class="preprocessor">#define PHYMSK_MINT     0x8000  </span><span class="comment">/*!&lt; \ref NIC_PHYMSK bit mask, enables \ref PHYSOR_INT interrupt. */</span>
<a name="l00465"></a><a class="code" href="a01748.html#gafadc2d878d418d9f83de10611dac414f">00465</a> <span class="preprocessor">#define PHYMSK_MLNKFAIL 0x4000  </span><span class="comment">/*!&lt; \ref NIC_PHYMSK bit mask, enables \ref PHYSOR_LNKFAIL interrupt. */</span>
<a name="l00466"></a><a class="code" href="a01748.html#ga323362724c91613604dff50ee88f2c01">00466</a> <span class="preprocessor">#define PHYMSK_MLOSSSYN 0x2000  </span><span class="comment">/*!&lt; \ref NIC_PHYMSK bit mask, enables \ref PHYSOR_LOSSSYNC interrupt. */</span>
<a name="l00467"></a><a class="code" href="a01748.html#ga28da20eecd91ef4b591930b748f09fc1">00467</a> <span class="preprocessor">#define PHYMSK_MCWRD    0x1000  </span><span class="comment">/*!&lt; \ref NIC_PHYMSK bit mask, enables \ref PHYSOR_CWRD interrupt. */</span>
<a name="l00468"></a><a class="code" href="a01748.html#ga8c26a1d2acb3ef5181713d53e2c7872e">00468</a> <span class="preprocessor">#define PHYMSK_MSSD     0x0800  </span><span class="comment">/*!&lt; \ref NIC_PHYMSK bit mask, enables \ref PHYSOR_SSD interrupt. */</span>
<a name="l00469"></a><a class="code" href="a01748.html#ga85c941970088757c06911ffa9f9777de">00469</a> <span class="preprocessor">#define PHYMSK_MESD     0x0400  </span><span class="comment">/*!&lt; \ref NIC_PHYMSK bit mask, enables \ref PHYSOR_ESD interrupt. */</span>
<a name="l00470"></a><a class="code" href="a01748.html#gacd9b798788f08b6433dd0c1ef71e011d">00470</a> <span class="preprocessor">#define PHYMSK_MRPOL    0x0200  </span><span class="comment">/*!&lt; \ref NIC_PHYMSK bit mask, enables \ref PHYSOR_RPOL interrupt. */</span>
<a name="l00471"></a><a class="code" href="a01748.html#ga8018e9c36c55373835d942ec9590ac5a">00471</a> <span class="preprocessor">#define PHYMSK_MJAB     0x0100  </span><span class="comment">/*!&lt; \ref NIC_PHYMSK bit mask, enables \ref PHYSOR_JAB interrupt. */</span>
<a name="l00472"></a><a class="code" href="a01748.html#gab6a301a7a7cb0fa3b40d437caf893560">00472</a> <span class="preprocessor">#define PHYMSK_MSPDDT   0x0080  </span><span class="comment">/*!&lt; \ref NIC_PHYMSK bit mask, enables \ref PHYSOR_SPDDET interrupt. */</span>
<a name="l00473"></a><a class="code" href="a01748.html#gabc0f6a565dfcb77c14fd753385568c8a">00473</a> <span class="preprocessor">#define PHYMSK_MDPLDT   0x0040  </span><span class="comment">/*!&lt; \ref NIC_PHYMSK bit mask, enables \ref PHYSOR_DPLXDET interrupt. */</span>
<a name="l00474"></a>00474 
<a name="l00475"></a>00475 
<a name="l00476"></a>00476 
<a name="l00477"></a>00477 <span class="preprocessor">#define MSBV(bit)       (1 &lt;&lt; ((bit) - 8))</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span>
<a name="l00479"></a>00479 <span class="preprocessor">#define nic_outlb(addr, val) (*(volatile u8_t *)(addr) = (val))</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span><span class="preprocessor">#define nic_outhb(addr, val) (*(volatile u8_t *)((addr) + 1) = (val))</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span><span class="preprocessor">#define nic_outwx(addr, val) (*(volatile u16_t *)(addr) = (val))</span>
<a name="l00482"></a>00482 <span class="preprocessor"></span><span class="preprocessor">#define nic_outw(addr, val) { \</span>
<a name="l00483"></a>00483 <span class="preprocessor">    *(volatile u8_t *)(addr) = (u8_t)(val); \</span>
<a name="l00484"></a>00484 <span class="preprocessor">    *((volatile u8_t *)(addr) + 1) = (u8_t)((val) &gt;&gt; 8); \</span>
<a name="l00485"></a>00485 <span class="preprocessor">}</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span>
<a name="l00487"></a>00487 <span class="preprocessor">#define nic_inlb(addr) (*(volatile u8_t *)(addr))</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="preprocessor">#define nic_inhb(addr) (*(volatile u8_t *)((addr) + 1))</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="preprocessor">#define nic_inw(addr) (*(volatile u16_t *)(addr))</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span>
<a name="l00491"></a>00491 <span class="preprocessor">#define nic_bs(bank)    nic_outlb(NIC_BSR, bank)</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00493"></a>00493 <span class="comment">/*!</span>
<a name="l00494"></a>00494 <span class="comment"> * \struct _NICINFO lanc111.h dev/lanc111.h</span>
<a name="l00495"></a>00495 <span class="comment"> * \brief Network interface controller information structure.</span>
<a name="l00496"></a>00496 <span class="comment"> */</span><span class="comment"></span>
<a name="l00497"></a>00497 <span class="comment">/*@}*/</span>
<a name="l00498"></a>00498 <span class="comment"></span>
<a name="l00499"></a>00499 <span class="comment">/*!</span>
<a name="l00500"></a>00500 <span class="comment"> * \addtogroup xgNicLanc111</span>
<a name="l00501"></a>00501 <span class="comment"> */</span><span class="comment"></span>
<a name="l00502"></a>00502 <span class="comment">/*@{*/</span>
<a name="l00503"></a>00503 
<a name="l00504"></a>00504 
<a name="l00505"></a>00505 <span class="comment"></span>
<a name="l00506"></a>00506 <span class="comment">/*!</span>
<a name="l00507"></a>00507 <span class="comment"> * \brief Select specified PHY register for reading or writing.</span>
<a name="l00508"></a>00508 <span class="comment"> *</span>
<a name="l00509"></a>00509 <span class="comment"> * \note NIC interrupts must have been disabled before calling this routine.</span>
<a name="l00510"></a>00510 <span class="comment"> *</span>
<a name="l00511"></a>00511 <span class="comment"> * \param reg PHY register number.</span>
<a name="l00512"></a>00512 <span class="comment"> * \param we  Indicates type of access, 1 for write and 0 for read.</span>
<a name="l00513"></a>00513 <span class="comment"> *</span>
<a name="l00514"></a>00514 <span class="comment"> * \return Contents of the PHY interface rgister.</span>
<a name="l00515"></a>00515 <span class="comment"> */</span>
<a name="l00516"></a>00516 <span class="keyword">static</span> u8_t NicPhyRegSelect(u8_t reg, u8_t we)
<a name="l00517"></a>00517 {
<a name="l00518"></a>00518     u8_t rs;
<a name="l00519"></a>00519     u8_t msk;
<a name="l00520"></a>00520     u8_t i;
<a name="l00521"></a>00521 
<a name="l00522"></a>00522     nic_bs(3);
<a name="l00523"></a>00523     rs = (nic_inlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>) &amp; ~(<a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a> | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a>)) | <a class="code" href="a01748.html#ga84c7bcd640bb5046a1a3f46410ea6fe1">MGMT_MDOE</a>;
<a name="l00524"></a>00524 
<a name="l00525"></a>00525     <span class="comment">/* Send idle pattern. */</span>
<a name="l00526"></a>00526     <span class="keywordflow">for</span> (i = 0; i &lt; 33; i++) {
<a name="l00527"></a>00527         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00528"></a>00528         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00529"></a>00529     }
<a name="l00530"></a>00530 
<a name="l00531"></a>00531     <span class="comment">/* Send start sequence. */</span>
<a name="l00532"></a>00532     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00533"></a>00533     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00534"></a>00534     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00535"></a>00535     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00536"></a>00536 
<a name="l00537"></a>00537     <span class="comment">/* Write or read mode. */</span>
<a name="l00538"></a>00538     <span class="keywordflow">if</span> (we) {
<a name="l00539"></a>00539         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00540"></a>00540         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00541"></a>00541         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00542"></a>00542         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00543"></a>00543     } <span class="keywordflow">else</span> {
<a name="l00544"></a>00544         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00545"></a>00545         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00546"></a>00546         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00547"></a>00547         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00548"></a>00548     }
<a name="l00549"></a>00549 
<a name="l00550"></a>00550     <span class="comment">/* Send PHY address. Zero is used for the internal PHY. */</span>
<a name="l00551"></a>00551     <span class="keywordflow">for</span> (i = 0; i &lt; 5; i++) {
<a name="l00552"></a>00552         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00553"></a>00553         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00554"></a>00554     }
<a name="l00555"></a>00555 
<a name="l00556"></a>00556     <span class="comment">/* Send PHY register number. */</span>
<a name="l00557"></a>00557     <span class="keywordflow">for</span> (msk = 0x10; msk; msk &gt;&gt;= 1) {
<a name="l00558"></a>00558         <span class="keywordflow">if</span> (reg &amp; msk) {
<a name="l00559"></a>00559             nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00560"></a>00560             nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00561"></a>00561         } <span class="keywordflow">else</span> {
<a name="l00562"></a>00562             nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00563"></a>00563             nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00564"></a>00564         }
<a name="l00565"></a>00565     }
<a name="l00566"></a>00566     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00567"></a>00567 
<a name="l00568"></a>00568     <span class="keywordflow">return</span> rs;
<a name="l00569"></a>00569 }
<a name="l00570"></a>00570 <span class="comment"></span>
<a name="l00571"></a>00571 <span class="comment">/*!</span>
<a name="l00572"></a>00572 <span class="comment"> * \brief Read contents of PHY register.</span>
<a name="l00573"></a>00573 <span class="comment"> *</span>
<a name="l00574"></a>00574 <span class="comment"> * \note NIC interrupts must have been disabled before calling this routine.</span>
<a name="l00575"></a>00575 <span class="comment"> *</span>
<a name="l00576"></a>00576 <span class="comment"> * \param reg PHY register number.</span>
<a name="l00577"></a>00577 <span class="comment"> *</span>
<a name="l00578"></a>00578 <span class="comment"> * \return Contents of the specified register.</span>
<a name="l00579"></a>00579 <span class="comment"> */</span>
<a name="l00580"></a>00580 <span class="keyword">static</span> u16_t NicPhyRead(u8_t reg)
<a name="l00581"></a>00581 {
<a name="l00582"></a>00582     u16_t rc = 0;
<a name="l00583"></a>00583     u8_t rs;
<a name="l00584"></a>00584     u8_t i;
<a name="l00585"></a>00585 
<a name="l00586"></a>00586     <span class="comment">/* Select register for reading. */</span>
<a name="l00587"></a>00587     rs = NicPhyRegSelect(reg, 0);
<a name="l00588"></a>00588 
<a name="l00589"></a>00589     <span class="comment">/* Switch data direction. */</span>
<a name="l00590"></a>00590     rs &amp;= ~<a class="code" href="a01748.html#ga84c7bcd640bb5046a1a3f46410ea6fe1">MGMT_MDOE</a>;
<a name="l00591"></a>00591     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00592"></a>00592     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00593"></a>00593 
<a name="l00594"></a>00594     <span class="comment">/* Clock data in. */</span>
<a name="l00595"></a>00595     <span class="keywordflow">for</span> (i = 0; i &lt; 16; i++) {
<a name="l00596"></a>00596         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00597"></a>00597         nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00598"></a>00598         rc &lt;&lt;= 1;
<a name="l00599"></a>00599         rc |= (nic_inlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>) &amp; <a class="code" href="a01748.html#ga04cdfae01489969eb9b60c79dd79fec0">MGMT_MDI</a>) != 0;
<a name="l00600"></a>00600     }
<a name="l00601"></a>00601 
<a name="l00602"></a>00602     <span class="comment">/* This will set the clock line to low. */</span>
<a name="l00603"></a>00603     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00604"></a>00604 
<a name="l00605"></a>00605     <span class="keywordflow">return</span> rc;
<a name="l00606"></a>00606 }
<a name="l00607"></a>00607 <span class="comment"></span>
<a name="l00608"></a>00608 <span class="comment">/*!</span>
<a name="l00609"></a>00609 <span class="comment"> * \brief Write value to PHY register.</span>
<a name="l00610"></a>00610 <span class="comment"> *</span>
<a name="l00611"></a>00611 <span class="comment"> * \note NIC interrupts must have been disabled before calling this routine.</span>
<a name="l00612"></a>00612 <span class="comment"> *</span>
<a name="l00613"></a>00613 <span class="comment"> * \param reg PHY register number.</span>
<a name="l00614"></a>00614 <span class="comment"> * \param val Value to write.</span>
<a name="l00615"></a>00615 <span class="comment"> */</span>
<a name="l00616"></a>00616 <span class="keyword">static</span> <span class="keywordtype">void</span> NicPhyWrite(u8_t reg, u16_t val)
<a name="l00617"></a>00617 {
<a name="l00618"></a>00618     u16_t msk;
<a name="l00619"></a>00619     u8_t rs;
<a name="l00620"></a>00620 
<a name="l00621"></a>00621     <span class="comment">/* Select register for writing. */</span>
<a name="l00622"></a>00622     rs = NicPhyRegSelect(reg, 1);
<a name="l00623"></a>00623 
<a name="l00624"></a>00624     <span class="comment">/* Switch data direction dummy. */</span>
<a name="l00625"></a>00625     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00626"></a>00626     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00627"></a>00627     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00628"></a>00628     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00629"></a>00629 
<a name="l00630"></a>00630     <span class="comment">/* Clock data out. */</span>
<a name="l00631"></a>00631     <span class="keywordflow">for</span> (msk = 0x8000; msk; msk &gt;&gt;= 1) {
<a name="l00632"></a>00632         <span class="keywordflow">if</span> (val &amp; msk) {
<a name="l00633"></a>00633             nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a>);
<a name="l00634"></a>00634             nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a> | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00635"></a>00635         } <span class="keywordflow">else</span> {
<a name="l00636"></a>00636             nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs);
<a name="l00637"></a>00637             nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs | <a class="code" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>);
<a name="l00638"></a>00638         }
<a name="l00639"></a>00639     }
<a name="l00640"></a>00640 
<a name="l00641"></a>00641     <span class="comment">/* Set clock line low and output line int z-state. */</span>
<a name="l00642"></a>00642     nic_outlb(<a class="code" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8" title="Bank 3 - Management interface register.">NIC_MGMT</a>, rs &amp; ~<a class="code" href="a01748.html#ga84c7bcd640bb5046a1a3f46410ea6fe1">MGMT_MDOE</a>);
<a name="l00643"></a>00643 }
<a name="l00644"></a>00644 <span class="comment"></span>
<a name="l00645"></a>00645 <span class="comment">/*!</span>
<a name="l00646"></a>00646 <span class="comment"> * \brief Configure the internal PHY.</span>
<a name="l00647"></a>00647 <span class="comment"> *</span>
<a name="l00648"></a>00648 <span class="comment"> * Reset the PHY and initiate auto-negotiation.</span>
<a name="l00649"></a>00649 <span class="comment"> */</span>
<a name="l00650"></a>00650 <span class="keyword">static</span> <span class="keywordtype">int</span> NicPhyConfig(<span class="keywordtype">void</span>)
<a name="l00651"></a>00651 {
<a name="l00652"></a>00652     u16_t phy_sor;
<a name="l00653"></a>00653     u16_t phy_sr;
<a name="l00654"></a>00654     u16_t phy_to;
<a name="l00655"></a>00655     u16_t mode;
<a name="l00656"></a>00656 
<a name="l00657"></a>00657     <span class="comment">/* </span>
<a name="l00658"></a>00658 <span class="comment">     * Reset the PHY and wait until this self clearing bit</span>
<a name="l00659"></a>00659 <span class="comment">     * becomes zero. We sleep 63 ms before each poll and</span>
<a name="l00660"></a>00660 <span class="comment">     * give up after 3 retries. </span>
<a name="l00661"></a>00661 <span class="comment">     */</span>
<a name="l00662"></a>00662     <span class="comment">//printf(&quot;Reset PHY..&quot;);</span>
<a name="l00663"></a>00663     NicPhyWrite(<a class="code" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2" title="PHY control register.">NIC_PHYCR</a>, <a class="code" href="a01748.html#ga713a44f91049947e287ebffab15ce6ea">PHYCR_RST</a>);
<a name="l00664"></a>00664     <span class="keywordflow">for</span> (phy_to = 0;; phy_to++) {
<a name="l00665"></a>00665         NutSleep(63);
<a name="l00666"></a>00666         <span class="keywordflow">if</span> ((NicPhyRead(<a class="code" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2" title="PHY control register.">NIC_PHYCR</a>) &amp; <a class="code" href="a01748.html#ga713a44f91049947e287ebffab15ce6ea">PHYCR_RST</a>) == 0)
<a name="l00667"></a>00667             <span class="keywordflow">break</span>;
<a name="l00668"></a>00668         <span class="keywordflow">if</span> (phy_to &gt; 3)
<a name="l00669"></a>00669             <span class="keywordflow">return</span> -1;
<a name="l00670"></a>00670     }
<a name="l00671"></a>00671     <span class="comment">//printf(&quot;OK\n&quot;);</span>
<a name="l00672"></a>00672 
<a name="l00673"></a>00673     <span class="comment">/* Store PHY status output. */</span>
<a name="l00674"></a>00674     phy_sor = NicPhyRead(<a class="code" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590" title="PHY status output register.">NIC_PHYSOR</a>);
<a name="l00675"></a>00675 
<a name="l00676"></a>00676     <span class="comment">/* Enable PHY interrupts. */</span>
<a name="l00677"></a>00677     NicPhyWrite(<a class="code" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4" title="PHY mask register.">NIC_PHYMSK</a>, <a class="code" href="a01748.html#ga323362724c91613604dff50ee88f2c01">PHYMSK_MLOSSSYN</a> | <a class="code" href="a01748.html#ga28da20eecd91ef4b591930b748f09fc1">PHYMSK_MCWRD</a> | <a class="code" href="a01748.html#ga8c26a1d2acb3ef5181713d53e2c7872e">PHYMSK_MSSD</a> |
<a name="l00678"></a>00678                 <a class="code" href="a01748.html#ga85c941970088757c06911ffa9f9777de">PHYMSK_MESD</a> | <a class="code" href="a01748.html#gacd9b798788f08b6433dd0c1ef71e011d">PHYMSK_MRPOL</a> | <a class="code" href="a01748.html#ga8018e9c36c55373835d942ec9590ac5a">PHYMSK_MJAB</a> | <a class="code" href="a01748.html#gab6a301a7a7cb0fa3b40d437caf893560">PHYMSK_MSPDDT</a> | <a class="code" href="a01748.html#gabc0f6a565dfcb77c14fd753385568c8a">PHYMSK_MDPLDT</a>);
<a name="l00679"></a>00679 
<a name="l00680"></a>00680     <span class="comment">/* Set RPC register. */</span>
<a name="l00681"></a>00681     mode = <a class="code" href="a01748.html#gac0ea63143075f4d522b84aaf9cb67dc3">RPCR_ANEG</a> | <a class="code" href="a01748.html#ga3d0cf2af5eb92d0253c87a30bbb2a2d3">RPCR_LEDA_PAT</a> | <a class="code" href="a01748.html#ga4d4498f598fcf2ecc7e0108da4a118ab">RPCR_LEDB_PAT</a>;
<a name="l00682"></a>00682     nic_bs(0);
<a name="l00683"></a>00683     nic_outw(<a class="code" href="a01748.html#ga81be8ef9d21112ab8690685951aa2a34" title="Bank 0 - Receive / PHY control register.">NIC_RPCR</a>, mode);
<a name="l00684"></a>00684 
<a name="l00685"></a>00685 <span class="preprocessor">#ifdef NIC_FIXED</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span>    <span class="comment">/* Disable link. */</span>
<a name="l00687"></a>00687     phy_sr = NicPhyRead(<a class="code" href="a01748.html#ga670a4eb85216342039bec8e89a78b103" title="PHY configuration register 1.">NIC_PHYCFR1</a>);
<a name="l00688"></a>00688     NicPhyWrite(<a class="code" href="a01748.html#ga670a4eb85216342039bec8e89a78b103" title="PHY configuration register 1.">NIC_PHYCFR1</a>, phy_sr | 0x8000);
<a name="l00689"></a>00689     NutSleep(63);
<a name="l00690"></a>00690 
<a name="l00691"></a>00691     <span class="comment">/* Set fixed capabilities. */</span>
<a name="l00692"></a>00692     NicPhyWrite(<a class="code" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2" title="PHY control register.">NIC_PHYCR</a>, NIC_FIXED);
<a name="l00693"></a>00693     nic_bs(0);
<a name="l00694"></a>00694     nic_outw(<a class="code" href="a01748.html#ga81be8ef9d21112ab8690685951aa2a34" title="Bank 0 - Receive / PHY control register.">NIC_RPCR</a>, mode);
<a name="l00695"></a>00695 
<a name="l00696"></a>00696     <span class="comment">/* Enable link. */</span>
<a name="l00697"></a>00697     phy_sr = NicPhyRead(<a class="code" href="a01748.html#ga670a4eb85216342039bec8e89a78b103" title="PHY configuration register 1.">NIC_PHYCFR1</a>);
<a name="l00698"></a>00698     NicPhyWrite(<a class="code" href="a01748.html#ga670a4eb85216342039bec8e89a78b103" title="PHY configuration register 1.">NIC_PHYCFR1</a>, phy_sr &amp; ~0x8000);
<a name="l00699"></a>00699     phy_sr = NicPhyRead(<a class="code" href="a01748.html#ga670a4eb85216342039bec8e89a78b103" title="PHY configuration register 1.">NIC_PHYCFR1</a>);
<a name="l00700"></a>00700 
<a name="l00701"></a>00701 <span class="preprocessor">#else</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span>    <span class="comment">/*</span>
<a name="l00703"></a>00703 <span class="comment">     * Advertise our capabilities, initiate auto negotiation</span>
<a name="l00704"></a>00704 <span class="comment">     * and wait until this has been completed.</span>
<a name="l00705"></a>00705 <span class="comment">     */</span>
<a name="l00706"></a>00706     <span class="comment">//printf(&quot;Negotiate..&quot;);</span>
<a name="l00707"></a>00707     NicPhyWrite(<a class="code" href="a01748.html#gaf5a35766021d212be1fb12a3ae14d71e" title="PHY auto-negotiation advertisement register.">NIC_PHYANAD</a>, <a class="code" href="a01748.html#gad7f6da725b9304a6e2e34f01437cdb19">PHYANAD_TX_FDX</a> | <a class="code" href="a01748.html#gacd257a4f5db610284162ef9471105e9e">PHYANAD_TX_HDX</a> | <a class="code" href="a01748.html#ga2925eb0f6d2845a8597d76a946faa08e">PHYANAD_10FDX</a> | <a class="code" href="a01748.html#gac987aa73deede581d8602663f038686b">PHYANAD_10_HDX</a> | <a class="code" href="a01748.html#ga705982b5572eea018821b75c4e81e70e">PHYANAD_CSMA</a>);
<a name="l00708"></a>00708     NutSleep(63);
<a name="l00709"></a>00709     <span class="keywordflow">for</span> (phy_to = 0, phy_sr = 0;; phy_to++) {
<a name="l00710"></a>00710         <span class="comment">/* Give up after 10 seconds. */</span>
<a name="l00711"></a>00711         <span class="keywordflow">if</span> (phy_to &gt;= 1024)
<a name="l00712"></a>00712             <span class="keywordflow">return</span> -1;
<a name="l00713"></a>00713         <span class="comment">/* Restart auto negotiation every 4 seconds or on failures. */</span>
<a name="l00714"></a>00714         <span class="keywordflow">if</span> ((phy_to &amp; 127) == 0 <span class="comment">/* || (phy_sr &amp; PHYSR_REM_FLT) != 0 */</span> ) {
<a name="l00715"></a>00715             NicPhyWrite(<a class="code" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2" title="PHY control register.">NIC_PHYCR</a>, <a class="code" href="a01748.html#ga48e70a5eda5ae872513c95c000b1cf6f">PHYCR_ANEG_EN</a> | <a class="code" href="a01748.html#ga1fc39d0ac23f1ee5e80ee31b2ba51451">PHYCR_ANEG_RST</a>);
<a name="l00716"></a>00716             <span class="comment">//printf(&quot;Restart..&quot;);</span>
<a name="l00717"></a>00717             NutSleep(63);
<a name="l00718"></a>00718         }
<a name="l00719"></a>00719         <span class="comment">/* Check if we are done. */</span>
<a name="l00720"></a>00720         phy_sr = NicPhyRead(<a class="code" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0" title="PHY status register.">NIC_PHYSR</a>);
<a name="l00721"></a>00721         <span class="comment">//printf(&quot;[SR %04X]&quot;, phy_sr);</span>
<a name="l00722"></a>00722         <span class="keywordflow">if</span> (phy_sr &amp; <a class="code" href="a01748.html#ga4dbd0d4820c2e33b078ac042a16386bd">PHYSR_ANEG_ACK</a>)
<a name="l00723"></a>00723             <span class="keywordflow">break</span>;
<a name="l00724"></a>00724         NutSleep(63);
<a name="l00725"></a>00725     }
<a name="l00726"></a>00726     <span class="comment">//printf(&quot;OK\n&quot;);</span>
<a name="l00727"></a>00727 <span class="preprocessor">#endif</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span>
<a name="l00729"></a>00729     <span class="keywordflow">return</span> 0;
<a name="l00730"></a>00730 }
<a name="l00731"></a>00731 <span class="comment"></span>
<a name="l00732"></a>00732 <span class="comment">/*!</span>
<a name="l00733"></a>00733 <span class="comment"> * \brief Wait until MMU is ready.</span>
<a name="l00734"></a>00734 <span class="comment"> *</span>
<a name="l00735"></a>00735 <span class="comment"> * Poll the MMU command register until \ref MMUCR_BUSY</span>
<a name="l00736"></a>00736 <span class="comment"> * is cleared.</span>
<a name="l00737"></a>00737 <span class="comment"> *</span>
<a name="l00738"></a>00738 <span class="comment"> * \param tmo Timeout in milliseconds.</span>
<a name="l00739"></a>00739 <span class="comment"> *</span>
<a name="l00740"></a>00740 <span class="comment"> * \return 0 on success or -1 on timeout.</span>
<a name="l00741"></a>00741 <span class="comment"> */</span>
<a name="l00742"></a>00742 <span class="keyword">static</span> INLINE <span class="keywordtype">int</span> NicMmuWait(u16_t tmo)
<a name="l00743"></a>00743 {
<a name="l00744"></a>00744     <span class="keywordflow">while</span> (tmo--) {
<a name="l00745"></a>00745         <span class="keywordflow">if</span> ((nic_inlb(<a class="code" href="a01748.html#gad6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>) &amp; MMUCR_BUSY) == 0)
<a name="l00746"></a>00746             <span class="keywordflow">break</span>;
<a name="l00747"></a>00747         NutDelay(1);
<a name="l00748"></a>00748     }
<a name="l00749"></a>00749     <span class="keywordflow">return</span> tmo ? 0 : -1;
<a name="l00750"></a>00750 }
<a name="l00751"></a>00751 <span class="comment"></span>
<a name="l00752"></a>00752 <span class="comment">/*!</span>
<a name="l00753"></a>00753 <span class="comment"> * \brief Reset the Ethernet controller.</span>
<a name="l00754"></a>00754 <span class="comment"> *</span>
<a name="l00755"></a>00755 <span class="comment"> * \return 0 on success, -1 otherwise.</span>
<a name="l00756"></a>00756 <span class="comment"> */</span>
<a name="l00757"></a>00757 <span class="keyword">static</span> <span class="keywordtype">int</span> NicReset(<span class="keywordtype">void</span>)
<a name="l00758"></a>00758 {
<a name="l00759"></a>00759 <span class="preprocessor">#ifdef LANC111_RESET_BIT</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span>    sbi(LANC111_RESET_DDR, LANC111_RESET_BIT);
<a name="l00761"></a>00761     sbi(LANC111_RESET_PORT, LANC111_RESET_BIT);
<a name="l00762"></a>00762     NutDelay(WAIT100);
<a name="l00763"></a>00763     cbi(LANC111_RESET_PORT, LANC111_RESET_BIT);
<a name="l00764"></a>00764     NutDelay(WAIT250);
<a name="l00765"></a>00765     NutDelay(WAIT250);
<a name="l00766"></a>00766 <span class="preprocessor">#endif</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span>
<a name="l00768"></a>00768     <span class="comment">/* Disable all interrupts. */</span>
<a name="l00769"></a>00769     nic_outlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, 0);
<a name="l00770"></a>00770 
<a name="l00771"></a>00771     <span class="comment">/* MAC and PHY software reset. */</span>
<a name="l00772"></a>00772     nic_bs(0);
<a name="l00773"></a>00773     nic_outw(<a class="code" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf" title="Bank 0 - Receive control register.">NIC_RCR</a>, <a class="code" href="a01748.html#ga5b7615518c6a0e104734d0dd37e83695">RCR_SOFT_RST</a>);
<a name="l00774"></a>00774 
<a name="l00775"></a>00775     <span class="comment">/* Enable Ethernet protocol handler. */</span>
<a name="l00776"></a>00776     nic_bs(1);
<a name="l00777"></a>00777     nic_outw(<a class="code" href="a01748.html#ga129bb85bb8ee50f0e9e2c302a2219eb5" title="Bank 1 - Configuration register.">NIC_CR</a>, <a class="code" href="a01748.html#ga1b22dd51c705b8edd39cfdfe22be1123">CR_EPH_EN</a>);
<a name="l00778"></a>00778 
<a name="l00779"></a>00779     NutDelay(10);
<a name="l00780"></a>00780 
<a name="l00781"></a>00781     <span class="comment">/* Disable transmit and receive. */</span>
<a name="l00782"></a>00782     nic_bs(0);
<a name="l00783"></a>00783     nic_outw(<a class="code" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf" title="Bank 0 - Receive control register.">NIC_RCR</a>, 0);
<a name="l00784"></a>00784     nic_outw(<a class="code" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f" title="Bank 0 - Transmit control register.">NIC_TCR</a>, 0);
<a name="l00785"></a>00785 
<a name="l00786"></a>00786     <span class="comment">/* Enable auto release. */</span>
<a name="l00787"></a>00787     nic_bs(1);
<a name="l00788"></a>00788     nic_outw(<a class="code" href="a01748.html#gaa1a720c011c366dc6349fcc801cd0c15" title="Bank 1 - Control register.">NIC_CTR</a>, <a class="code" href="a01748.html#gaa19d7fa501b8009cef51f0f0d1b77fce">CTR_AUTO_RELEASE</a>);
<a name="l00789"></a>00789 
<a name="l00790"></a>00790     <span class="comment">/* Reset MMU. */</span>
<a name="l00791"></a>00791     nic_bs(2);
<a name="l00792"></a>00792     nic_outlb(<a class="code" href="a01748.html#gad6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, MMU_RST);
<a name="l00793"></a>00793     <span class="keywordflow">if</span> (NicMmuWait(1000))
<a name="l00794"></a>00794         <span class="keywordflow">return</span> -1;
<a name="l00795"></a>00795 
<a name="l00796"></a>00796     <span class="keywordflow">return</span> 0;
<a name="l00797"></a>00797 }
<a name="l00798"></a>00798 
<a name="l00799"></a>00799 <span class="comment">/*</span>
<a name="l00800"></a>00800 <span class="comment"> * Fires up the network interface. NIC interrupts</span>
<a name="l00801"></a>00801 <span class="comment"> * should have been disabled when calling this</span>
<a name="l00802"></a>00802 <span class="comment"> * function.</span>
<a name="l00803"></a>00803 <span class="comment"> *</span>
<a name="l00804"></a>00804 <span class="comment"> * \param mac Six byte unique MAC address.</span>
<a name="l00805"></a>00805 <span class="comment"> */</span>
<a name="l00806"></a>00806 <span class="keyword">static</span> <span class="keywordtype">int</span> NicStart(CONST u8_t * mac)
<a name="l00807"></a>00807 {
<a name="l00808"></a>00808     u8_t i;
<a name="l00809"></a>00809 
<a name="l00810"></a>00810     <span class="keywordflow">if</span> (NicReset())
<a name="l00811"></a>00811         <span class="keywordflow">return</span> -1;
<a name="l00812"></a>00812 
<a name="l00813"></a>00813     <span class="comment">/* Enable receiver. */</span>
<a name="l00814"></a>00814     nic_bs(3);
<a name="l00815"></a>00815     nic_outlb(<a class="code" href="a01748.html#gaf651b09fdffad406e5ee700f984b658b" title="Bank 3 - Early RCV register.">NIC_ERCV</a>, 7);
<a name="l00816"></a>00816     nic_bs(0);
<a name="l00817"></a>00817     nic_outw(<a class="code" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf" title="Bank 0 - Receive control register.">NIC_RCR</a>, <a class="code" href="a01748.html#gabee844d20800e872c0dfa9711f862584">RCR_RXEN</a>);
<a name="l00818"></a>00818 
<a name="l00819"></a>00819     <span class="comment">/* Enable transmitter and padding. */</span>
<a name="l00820"></a>00820     nic_outw(<a class="code" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f" title="Bank 0 - Transmit control register.">NIC_TCR</a>, <a class="code" href="a01748.html#ga6574dc67437c4d998cc53d20fb7aa610">TCR_PAD_EN</a> | <a class="code" href="a01748.html#ga70cbe788dc6cdec70f11aecb39299f05">TCR_TXENA</a>);
<a name="l00821"></a>00821 
<a name="l00822"></a>00822     <span class="comment">/* Configure the PHY. */</span>
<a name="l00823"></a>00823     <span class="keywordflow">if</span> (NicPhyConfig())
<a name="l00824"></a>00824         <span class="keywordflow">return</span> -1;
<a name="l00825"></a>00825 
<a name="l00826"></a>00826     <span class="comment">/* Set MAC address. */</span>
<a name="l00827"></a>00827     <span class="comment">//printf(&quot;Set MAC %02X%02X%02X%02X%02X%02X&quot;, mac[0], mac[1], mac[2], mac[3], mac[4], mac[5]);</span>
<a name="l00828"></a>00828     nic_bs(1);
<a name="l00829"></a>00829     <span class="keywordflow">for</span> (i = 0; i &lt; 6; i++)
<a name="l00830"></a>00830         nic_outlb(<a class="code" href="a01748.html#ga408a68732b34c97ec940a86b5c67f949" title="Bank 1 - Individual address register.">NIC_IAR</a> + i, mac[i]);
<a name="l00831"></a>00831     <span class="comment">//printf(&quot;OK\n&quot;);</span>
<a name="l00832"></a>00832 
<a name="l00833"></a>00833     <span class="comment">/* Enable interrupts. */</span>
<a name="l00834"></a>00834     nic_bs(2);
<a name="l00835"></a>00835     nic_outlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, <a class="code" href="a01748.html#gac36dc116017eeca132be6ea89e711be4">INT_ERCV</a> | <a class="code" href="a01748.html#ga60623409b6ea6f576aac8e6df84a6339">INT_RCV</a> | <a class="code" href="a01748.html#gadf5fe3fff6994e148bbede95a038d28e">INT_RX_OVRN</a>);
<a name="l00836"></a>00836 
<a name="l00837"></a>00837     <span class="keywordflow">return</span> 0;
<a name="l00838"></a>00838 }
<a name="l00839"></a>00839 
<a name="l00840"></a>00840 <span class="comment">/*</span>
<a name="l00841"></a>00841 <span class="comment"> * NIC interrupt entry.</span>
<a name="l00842"></a>00842 <span class="comment"> */</span>
<a name="l00843"></a>00843 <span class="preprocessor">#if 0</span>
<a name="l00844"></a>00844 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span> NicInterrupt(<span class="keywordtype">void</span> *arg)
<a name="l00845"></a>00845 {
<a name="l00846"></a>00846     u8_t isr;
<a name="l00847"></a>00847     u8_t imr;
<a name="l00848"></a>00848     NICINFO *ni = (NICINFO *) ((NUTDEVICE *) arg)-&gt;dev_dcb;
<a name="l00849"></a>00849 
<a name="l00850"></a>00850     ni-&gt;ni_interrupts++;
<a name="l00851"></a>00851 
<a name="l00852"></a>00852     <span class="comment">/* Read the interrupt mask and disable all interrupts. */</span>
<a name="l00853"></a>00853     nic_bs(2);
<a name="l00854"></a>00854     imr = nic_inlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>);
<a name="l00855"></a>00855     nic_outlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, 0);
<a name="l00856"></a>00856 
<a name="l00857"></a>00857     <span class="comment">/* Read the interrupt status and acknowledge all interrupts. */</span>
<a name="l00858"></a>00858     isr = nic_inlb(<a class="code" href="a01748.html#gaba01f04fa8b7f39fcfe4aee08c1aaebd" title="Bank 2 - Interrupt status register.">NIC_IST</a>);
<a name="l00859"></a>00859     <span class="comment">//printf(&quot;\n!%02X-%02X &quot;, isr, imr);</span>
<a name="l00860"></a>00860     isr &amp;= imr;
<a name="l00861"></a>00861 
<a name="l00862"></a>00862     <span class="comment">/*</span>
<a name="l00863"></a>00863 <span class="comment">     * If this is a transmit interrupt, then a packet has been sent. </span>
<a name="l00864"></a>00864 <span class="comment">     * So we can clear the transmitter busy flag and wake up the </span>
<a name="l00865"></a>00865 <span class="comment">     * transmitter thread.</span>
<a name="l00866"></a>00866 <span class="comment">     */</span>
<a name="l00867"></a>00867     <span class="keywordflow">if</span> (isr &amp; <a class="code" href="a01748.html#ga2dcfc8f35d610b530622a55fa8ce61b3">INT_TX_EMPTY</a>) {
<a name="l00868"></a>00868         nic_outlb(<a class="code" href="a01748.html#ga6af0da5014638723f8c5f25630d4db2c" title="Bank 2 - Interrupt acknowledge register.">NIC_ACK</a>, INT_TX_EMPTY);
<a name="l00869"></a>00869         imr &amp;= ~INT_TX_EMPTY;
<a name="l00870"></a>00870         NutEventPostFromIrq(&amp;ni-&gt;ni_tx_rdy);
<a name="l00871"></a>00871     }
<a name="l00872"></a>00872     <span class="comment">/* Transmit error. */</span>
<a name="l00873"></a>00873     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isr &amp; <a class="code" href="a01748.html#gae4b980b956c3a627cbc50deaa33efb0d">INT_TX</a>) {
<a name="l00874"></a>00874         <span class="comment">/* re-enable transmit */</span>
<a name="l00875"></a>00875         nic_bs(0);
<a name="l00876"></a>00876         nic_outw(<a class="code" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f" title="Bank 0 - Transmit control register.">NIC_TCR</a>, nic_inlb(<a class="code" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f" title="Bank 0 - Transmit control register.">NIC_TCR</a>) | <a class="code" href="a01748.html#ga70cbe788dc6cdec70f11aecb39299f05">TCR_TXENA</a>);
<a name="l00877"></a>00877         nic_bs(2);
<a name="l00878"></a>00878         nic_outlb(<a class="code" href="a01748.html#ga6af0da5014638723f8c5f25630d4db2c" title="Bank 2 - Interrupt acknowledge register.">NIC_ACK</a>, INT_TX);
<a name="l00879"></a>00879         <span class="comment">/* kill the packet */</span>
<a name="l00880"></a>00880         nic_outlb(<a class="code" href="a01748.html#gad6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, MMU_PKT);
<a name="l00881"></a>00881 
<a name="l00882"></a>00882         NutEventPostFromIrq(&amp;ni-&gt;ni_tx_rdy);
<a name="l00883"></a>00883     }
<a name="l00884"></a>00884 
<a name="l00885"></a>00885 
<a name="l00886"></a>00886     <span class="comment">/*</span>
<a name="l00887"></a>00887 <span class="comment">     * If this is a receive interrupt, then wake up the receiver </span>
<a name="l00888"></a>00888 <span class="comment">     * thread.</span>
<a name="l00889"></a>00889 <span class="comment">     */</span>
<a name="l00890"></a>00890     <span class="keywordflow">if</span> (isr &amp; <a class="code" href="a01748.html#gadf5fe3fff6994e148bbede95a038d28e">INT_RX_OVRN</a>) {
<a name="l00891"></a>00891         nic_outlb(<a class="code" href="a01748.html#ga6af0da5014638723f8c5f25630d4db2c" title="Bank 2 - Interrupt acknowledge register.">NIC_ACK</a>, INT_RX_OVRN);
<a name="l00892"></a>00892         <span class="comment">//nic_outlb(NIC_MMUCR, MMU_TOP);</span>
<a name="l00893"></a>00893     }
<a name="l00894"></a>00894     <span class="keywordflow">if</span> (isr &amp; <a class="code" href="a01748.html#gac36dc116017eeca132be6ea89e711be4">INT_ERCV</a>) {
<a name="l00895"></a>00895         nic_outlb(<a class="code" href="a01748.html#ga6af0da5014638723f8c5f25630d4db2c" title="Bank 2 - Interrupt acknowledge register.">NIC_ACK</a>, INT_ERCV);
<a name="l00896"></a>00896         NutEventPostFromIrq(&amp;ni-&gt;ni_rx_rdy);
<a name="l00897"></a>00897     }
<a name="l00898"></a>00898     <span class="keywordflow">if</span> (isr &amp; <a class="code" href="a01748.html#ga60623409b6ea6f576aac8e6df84a6339">INT_RCV</a>) {
<a name="l00899"></a>00899         nic_outlb(<a class="code" href="a01748.html#ga6af0da5014638723f8c5f25630d4db2c" title="Bank 2 - Interrupt acknowledge register.">NIC_ACK</a>, INT_RCV);
<a name="l00900"></a>00900         imr &amp;= ~INT_RCV;
<a name="l00901"></a>00901         NutEventPostFromIrq(&amp;ni-&gt;ni_rx_rdy);
<a name="l00902"></a>00902     }
<a name="l00903"></a>00903 
<a name="l00904"></a>00904     <span class="keywordflow">if</span> (isr &amp; <a class="code" href="a01748.html#gad116a81950d7ea71fe42994897f83fa3">INT_ALLOC</a>) {
<a name="l00905"></a>00905         imr &amp;= ~INT_ALLOC;
<a name="l00906"></a>00906         NutEventPostFromIrq(&amp;maq);
<a name="l00907"></a>00907     }
<a name="l00908"></a>00908     <span class="comment">//printf(&quot; -%02X-%02X- &quot;, nic_inlb(NIC_IST), inb(PINE) &amp; 0x20);</span>
<a name="l00909"></a>00909     nic_outlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, imr);
<a name="l00910"></a>00910 }
<a name="l00911"></a>00911 <span class="preprocessor">#endif </span><span class="comment">/* 0 */</span>
<a name="l00912"></a>00912 <span class="comment">/*</span>
<a name="l00913"></a>00913 <span class="comment"> * Write data block to the NIC.</span>
<a name="l00914"></a>00914 <span class="comment"> */</span>
<a name="l00915"></a>00915 <span class="keyword">static</span> <span class="keywordtype">void</span> NicWrite(u8_t * buf, u16_t len)
<a name="l00916"></a>00916 {
<a name="l00917"></a>00917     <span class="keyword">register</span> u16_t l = len - 1;
<a name="l00918"></a>00918     <span class="keyword">register</span> u8_t ih = (<a class="code" href="a01725.html#ga77570ac4fcab86864fa1916e55676da2" title="The 16-bit unsigned data type.">u16_t</a>) l &gt;&gt; 8;
<a name="l00919"></a>00919     <span class="keyword">register</span> u8_t il = (<a class="code" href="a01725.html#ga4caecabca98b43919dd11be1c0d4cd8e" title="The 8-bit unsigned data type.">u8_t</a>) l;
<a name="l00920"></a>00920 
<a name="l00921"></a>00921     <span class="keywordflow">if</span> (!len)
<a name="l00922"></a>00922         <span class="keywordflow">return</span>;
<a name="l00923"></a>00923 
<a name="l00924"></a>00924     <span class="keywordflow">do</span> {
<a name="l00925"></a>00925         <span class="keywordflow">do</span> {
<a name="l00926"></a>00926             nic_outlb(<a class="code" href="a01748.html#gada865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>, *buf++);
<a name="l00927"></a>00927         } <span class="keywordflow">while</span> (il-- != 0);
<a name="l00928"></a>00928     } <span class="keywordflow">while</span> (ih-- != 0);
<a name="l00929"></a>00929 }
<a name="l00930"></a>00930 
<a name="l00931"></a>00931 <span class="comment">/*</span>
<a name="l00932"></a>00932 <span class="comment"> * Read data block from the NIC.</span>
<a name="l00933"></a>00933 <span class="comment"> */</span>
<a name="l00934"></a>00934 <span class="keyword">static</span> <span class="keywordtype">void</span> NicRead(u8_t * buf, u16_t len)
<a name="l00935"></a>00935 {
<a name="l00936"></a>00936     <span class="keyword">register</span> u16_t l = len - 1;
<a name="l00937"></a>00937     <span class="keyword">register</span> u8_t ih = (<a class="code" href="a01725.html#ga77570ac4fcab86864fa1916e55676da2" title="The 16-bit unsigned data type.">u16_t</a>) l &gt;&gt; 8;
<a name="l00938"></a>00938     <span class="keyword">register</span> u8_t il = (<a class="code" href="a01725.html#ga4caecabca98b43919dd11be1c0d4cd8e" title="The 8-bit unsigned data type.">u8_t</a>) l;
<a name="l00939"></a>00939 
<a name="l00940"></a>00940     <span class="keywordflow">if</span> (!len)
<a name="l00941"></a>00941         <span class="keywordflow">return</span>;
<a name="l00942"></a>00942 
<a name="l00943"></a>00943     <span class="keywordflow">do</span> {
<a name="l00944"></a>00944         <span class="keywordflow">do</span> {
<a name="l00945"></a>00945             *buf++ = nic_inlb(<a class="code" href="a01748.html#gada865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>);
<a name="l00946"></a>00946         } <span class="keywordflow">while</span> (il-- != 0);
<a name="l00947"></a>00947     } <span class="keywordflow">while</span> (ih-- != 0);
<a name="l00948"></a>00948 }
<a name="l00949"></a>00949 <span class="comment"></span>
<a name="l00950"></a>00950 <span class="comment">/*!</span>
<a name="l00951"></a>00951 <span class="comment"> * \brief Fetch the next packet out of the receive ring buffer.</span>
<a name="l00952"></a>00952 <span class="comment"> *</span>
<a name="l00953"></a>00953 <span class="comment"> * Nic interrupts must be disabled when calling this funtion.</span>
<a name="l00954"></a>00954 <span class="comment"> *</span>
<a name="l00955"></a>00955 <span class="comment"> * \return Pointer to an allocated ::NETBUF. If there is no</span>
<a name="l00956"></a>00956 <span class="comment"> *         no data available, then the function returns a</span>
<a name="l00957"></a>00957 <span class="comment"> *         null pointer. If the NIC&#39;s buffer seems to be</span>
<a name="l00958"></a>00958 <span class="comment"> *         corrupted, a pointer to 0xFFFF is returned.</span>
<a name="l00959"></a>00959 <span class="comment"> */</span>
<a name="l00960"></a>00960 <span class="keyword">static</span> NETBUF *NicGetPacket(<span class="keywordtype">void</span>)
<a name="l00961"></a>00961 {
<a name="l00962"></a>00962     NETBUF *nb = 0;
<a name="l00963"></a>00963     <span class="comment">//u8_t *buf;</span>
<a name="l00964"></a>00964     u16_t fsw;
<a name="l00965"></a>00965     u16_t fbc;
<a name="l00966"></a>00966 
<a name="l00967"></a>00967     <span class="comment">/* Check the fifo empty bit. If it is set, then there is </span>
<a name="l00968"></a>00968 <span class="comment">       nothing in the receiver fifo. */</span>
<a name="l00969"></a>00969     nic_bs(2);
<a name="l00970"></a>00970     <span class="keywordflow">if</span> (nic_inw(<a class="code" href="a01748.html#ga7775df5add4c9ca1caba74d66c64b304" title="Bank 2 - FIFO ports register.">NIC_FIFO</a>) &amp; 0x8000) {
<a name="l00971"></a>00971         <span class="keywordflow">return</span> 0;
<a name="l00972"></a>00972     }
<a name="l00973"></a>00973 
<a name="l00974"></a>00974     <span class="comment">/* Inialize pointer register. */</span>
<a name="l00975"></a>00975     nic_outw(<a class="code" href="a01748.html#ga5da2b164ba29f7dd1aae6162d9a26bb2" title="Bank 2 - Pointer register.">NIC_PTR</a>, PTR_READ | PTR_RCV | PTR_AUTO_INCR);
<a name="l00976"></a>00976     _NOP();
<a name="l00977"></a>00977     _NOP();
<a name="l00978"></a>00978     _NOP();
<a name="l00979"></a>00979     _NOP();
<a name="l00980"></a>00980 
<a name="l00981"></a>00981     <span class="comment">/* Read status word and byte count. */</span>
<a name="l00982"></a>00982     fsw = nic_inw(<a class="code" href="a01748.html#gada865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>);
<a name="l00983"></a>00983     fbc = nic_inw(<a class="code" href="a01748.html#gada865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>);
<a name="l00984"></a>00984     <span class="comment">//printf(&quot;[SW=%04X,BC=%04X]&quot;, fsw, fbc);</span>
<a name="l00985"></a>00985 
<a name="l00986"></a>00986     <span class="comment">/* Check for frame errors. */</span>
<a name="l00987"></a>00987     <span class="keywordflow">if</span> (fsw &amp; 0xAC00) {
<a name="l00988"></a>00988         nb = (NETBUF *) 0xFFFF;
<a name="l00989"></a>00989     }
<a name="l00990"></a>00990     <span class="comment">/* Check the byte count. */</span>
<a name="l00991"></a>00991     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fbc &lt; 66 || fbc &gt; 1524) {
<a name="l00992"></a>00992         nb = (NETBUF *) 0xFFFF;
<a name="l00993"></a>00993     }
<a name="l00994"></a>00994 
<a name="l00995"></a>00995     <span class="keywordflow">else</span> {
<a name="l00996"></a>00996         <span class="comment">/* </span>
<a name="l00997"></a>00997 <span class="comment">         * Allocate a NETBUF. </span>
<a name="l00998"></a>00998 <span class="comment">         * Hack alert: Rev A chips never set the odd frame indicator.</span>
<a name="l00999"></a>00999 <span class="comment">         */</span>
<a name="l01000"></a>01000         fbc -= 3;
<a name="l01001"></a>01001         <span class="comment">/*        nb = NutNetBufAlloc(0, NBAF_DATALINK, fbc);*/</span>
<a name="l01002"></a>01002 
<a name="l01003"></a>01003         <span class="comment">/* Perform the read. */</span>
<a name="l01004"></a>01004 <span class="comment">/*              if (nb)</span>
<a name="l01005"></a>01005 <span class="comment">                NicRead(nb-&gt;nb_dl.vp, fbc);*/</span>
<a name="l01006"></a>01006     }
<a name="l01007"></a>01007 
<a name="l01008"></a>01008     <span class="comment">/* Release the packet. */</span>
<a name="l01009"></a>01009     nic_outlb(<a class="code" href="a01748.html#gad6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, MMU_TOP);
<a name="l01010"></a>01010 
<a name="l01011"></a>01011     <span class="keywordflow">return</span> nb;
<a name="l01012"></a>01012 }
<a name="l01013"></a>01013 <span class="comment"></span>
<a name="l01014"></a>01014 <span class="comment">/*!</span>
<a name="l01015"></a>01015 <span class="comment"> * \brief Load a packet into the nic&#39;s transmit ring buffer.</span>
<a name="l01016"></a>01016 <span class="comment"> *</span>
<a name="l01017"></a>01017 <span class="comment"> * Interupts must have been disabled when calling this function.</span>
<a name="l01018"></a>01018 <span class="comment"> *</span>
<a name="l01019"></a>01019 <span class="comment"> * \param nb Network buffer structure containing the packet to be sent.</span>
<a name="l01020"></a>01020 <span class="comment"> *           The structure must have been allocated by a previous</span>
<a name="l01021"></a>01021 <span class="comment"> *           call NutNetBufAlloc(). This routine will automatically</span>
<a name="l01022"></a>01022 <span class="comment"> *           release the buffer in case of an error.</span>
<a name="l01023"></a>01023 <span class="comment"> *</span>
<a name="l01024"></a>01024 <span class="comment"> * \return 0 on success, -1 in case of any errors. Errors</span>
<a name="l01025"></a>01025 <span class="comment"> *         will automatically release the network buffer </span>
<a name="l01026"></a>01026 <span class="comment"> *         structure.</span>
<a name="l01027"></a>01027 <span class="comment"> */</span>
<a name="l01028"></a>01028 <span class="preprocessor">#if 0</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">int</span> NicPutPacket(NETBUF * nb)
<a name="l01030"></a>01030 {
<a name="l01031"></a>01031     u16_t sz;
<a name="l01032"></a>01032     u8_t odd = 0;
<a name="l01033"></a>01033     u8_t imsk;
<a name="l01034"></a>01034 
<a name="l01035"></a>01035     <span class="comment">//printf(&quot;[P]&quot;);</span>
<a name="l01036"></a>01036     <span class="comment">/*</span>
<a name="l01037"></a>01037 <span class="comment">     * Calculate the number of bytes to be send. Do not send packets </span>
<a name="l01038"></a>01038 <span class="comment">     * larger than the Ethernet maximum transfer unit. The MTU</span>
<a name="l01039"></a>01039 <span class="comment">     * consist of 1500 data bytes plus the 14 byte Ethernet header</span>
<a name="l01040"></a>01040 <span class="comment">     * plus 4 bytes CRC. We check the data bytes only.</span>
<a name="l01041"></a>01041 <span class="comment">     */</span>
<a name="l01042"></a>01042     <span class="keywordflow">if</span> ((sz = nb-&gt;nb_nw.sz + nb-&gt;nb_tp.sz + nb-&gt;nb_ap.sz) &gt; ETHERMTU)
<a name="l01043"></a>01043         <span class="keywordflow">return</span> -1;
<a name="l01044"></a>01044 
<a name="l01045"></a>01045     <span class="comment">/* Disable all interrupts. */</span>
<a name="l01046"></a>01046     imsk = nic_inlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>);
<a name="l01047"></a>01047     nic_outlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, 0);
<a name="l01048"></a>01048 
<a name="l01049"></a>01049     <span class="comment">/* Allocate packet buffer space. */</span>
<a name="l01050"></a>01050     nic_bs(2);
<a name="l01051"></a>01051     nic_outlb(<a class="code" href="a01748.html#gad6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, MMU_ALO);
<a name="l01052"></a>01052     <span class="keywordflow">if</span> (NicMmuWait(100))
<a name="l01053"></a>01053         <span class="keywordflow">return</span> -1;
<a name="l01054"></a>01054 
<a name="l01055"></a>01055     <span class="comment">/* Enable interrupts including allocation success. */</span>
<a name="l01056"></a>01056     nic_outlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, imsk | <a class="code" href="a01748.html#gad116a81950d7ea71fe42994897f83fa3">INT_ALLOC</a>);
<a name="l01057"></a>01057 
<a name="l01058"></a>01058     <span class="comment">/* The MMU needs some time. Use it to calculate the byte count. */</span>
<a name="l01059"></a>01059     sz += nb-&gt;nb_dl.sz;
<a name="l01060"></a>01060     sz += 6;
<a name="l01061"></a>01061     <span class="keywordflow">if</span> (sz &amp; 1) {
<a name="l01062"></a>01062         sz++;
<a name="l01063"></a>01063         odd++;
<a name="l01064"></a>01064     }
<a name="l01065"></a>01065 
<a name="l01066"></a>01066     <span class="comment">/* Wait for allocation success. */</span>
<a name="l01067"></a>01067     <span class="keywordflow">while</span> ((nic_inlb(<a class="code" href="a01748.html#gaba01f04fa8b7f39fcfe4aee08c1aaebd" title="Bank 2 - Interrupt status register.">NIC_IST</a>) &amp; <a class="code" href="a01748.html#gad116a81950d7ea71fe42994897f83fa3">INT_ALLOC</a>) == 0) {
<a name="l01068"></a>01068         <span class="keywordflow">if</span> (NutEventWait(&amp;maq, 125)) {
<a name="l01069"></a>01069             nic_outlb(<a class="code" href="a01748.html#gad6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, MMU_RST);
<a name="l01070"></a>01070             NicMmuWait(1000);
<a name="l01071"></a>01071             nic_outlb(<a class="code" href="a01748.html#gad6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, MMU_ALO);
<a name="l01072"></a>01072             <span class="keywordflow">if</span> (NicMmuWait(100) || (nic_inlb(<a class="code" href="a01748.html#gaba01f04fa8b7f39fcfe4aee08c1aaebd" title="Bank 2 - Interrupt status register.">NIC_IST</a>) &amp; INT_ALLOC) == 0) {
<a name="l01073"></a>01073                 <span class="keywordflow">if</span> (NutEventWait(&amp;maq, 125)) {
<a name="l01074"></a>01074                     <span class="keywordflow">return</span> -1;
<a name="l01075"></a>01075                 }
<a name="l01076"></a>01076             }
<a name="l01077"></a>01077         }
<a name="l01078"></a>01078     }
<a name="l01079"></a>01079 
<a name="l01080"></a>01080     <span class="comment">/* Disable interrupts. */</span>
<a name="l01081"></a>01081     imsk = nic_inlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>);
<a name="l01082"></a>01082     nic_outlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, 0);
<a name="l01083"></a>01083 
<a name="l01084"></a>01084 
<a name="l01085"></a>01085     nic_outlb(<a class="code" href="a01748.html#gae92f9283cd02a4e221b861b4b93ec5ef" title="Bank 2 - Packet number register.">NIC_PNR</a>, nic_inhb(<a class="code" href="a01748.html#gae92f9283cd02a4e221b861b4b93ec5ef" title="Bank 2 - Packet number register.">NIC_PNR</a>));
<a name="l01086"></a>01086 
<a name="l01087"></a>01087     nic_outw(<a class="code" href="a01748.html#ga5da2b164ba29f7dd1aae6162d9a26bb2" title="Bank 2 - Pointer register.">NIC_PTR</a>, 0x4000);
<a name="l01088"></a>01088 
<a name="l01089"></a>01089     <span class="comment">/* Transfer control word. */</span>
<a name="l01090"></a>01090     nic_outlb(<a class="code" href="a01748.html#gada865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>, 0);
<a name="l01091"></a>01091     nic_outlb(<a class="code" href="a01748.html#gada865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>, 0);
<a name="l01092"></a>01092 
<a name="l01093"></a>01093     <span class="comment">/* Transfer the byte count. */</span>
<a name="l01094"></a>01094     nic_outw(<a class="code" href="a01748.html#gada865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>, sz);
<a name="l01095"></a>01095 
<a name="l01096"></a>01096     <span class="comment">/* Transfer the Ethernet frame. */</span>
<a name="l01097"></a>01097     NicWrite(nb-&gt;nb_dl.vp, nb-&gt;nb_dl.sz);
<a name="l01098"></a>01098     NicWrite(nb-&gt;nb_nw.vp, nb-&gt;nb_nw.sz);
<a name="l01099"></a>01099     NicWrite(nb-&gt;nb_tp.vp, nb-&gt;nb_tp.sz);
<a name="l01100"></a>01100     NicWrite(nb-&gt;nb_ap.vp, nb-&gt;nb_ap.sz);
<a name="l01101"></a>01101 
<a name="l01102"></a>01102     <span class="keywordflow">if</span> (odd)
<a name="l01103"></a>01103         nic_outlb(<a class="code" href="a01748.html#gada865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>, 0);
<a name="l01104"></a>01104 
<a name="l01105"></a>01105     <span class="comment">/* Transfer the control word. */</span>
<a name="l01106"></a>01106     nic_outw(<a class="code" href="a01748.html#gada865c4c75b3ec544959aaa75cceefd6" title="Bank 2 - Data register.">NIC_DATA</a>, 0);
<a name="l01107"></a>01107 
<a name="l01108"></a>01108     <span class="comment">/* Enqueue packet. */</span>
<a name="l01109"></a>01109     <span class="keywordflow">if</span> (NicMmuWait(100))
<a name="l01110"></a>01110         <span class="keywordflow">return</span> -1;
<a name="l01111"></a>01111     nic_outlb(<a class="code" href="a01748.html#gad6d667cd46973f4d4c1ee7b29d8b4df3" title="Bank 2 - MMU command register.">NIC_MMUCR</a>, MMU_ENQ);
<a name="l01112"></a>01112 
<a name="l01113"></a>01113     <span class="comment">/* Enable interrupts. */</span>
<a name="l01114"></a>01114     imsk |= INT_TX | <a class="code" href="a01748.html#ga2dcfc8f35d610b530622a55fa8ce61b3">INT_TX_EMPTY</a>;
<a name="l01115"></a>01115     nic_outlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, imsk);
<a name="l01116"></a>01116 
<a name="l01117"></a>01117     <span class="keywordflow">return</span> 0;
<a name="l01118"></a>01118 }
<a name="l01119"></a>01119 <span class="preprocessor">#endif</span>
<a name="l01120"></a>01120 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01121"></a>01121 <span class="comment">/*! \fn NicRxLanc(void *arg)</span>
<a name="l01122"></a>01122 <span class="comment"> * \brief NIC receiver thread.</span>
<a name="l01123"></a>01123 <span class="comment"> *</span>
<a name="l01124"></a>01124 <span class="comment"> */</span>
<a name="l01125"></a>01125 <span class="preprocessor">#if 1</span>
<a name="l01126"></a>01126 <span class="preprocessor"></span><a class="code" href="a01684.html#gaa4cff8e4f3abc50c74619a90ae347200" title="Define the body of a process.">PROCESS_THREAD</a>(lanc111_process, ev, data)
<a name="l01127"></a>01127      <span class="comment">/*THREAD(NicRxLanc, arg)*/</span>
<a name="l01128"></a>01128 {
<a name="l01129"></a>01129   <span class="comment">/*    NUTDEVICE *dev;</span>
<a name="l01130"></a>01130 <span class="comment">    IFNET *ifn;</span>
<a name="l01131"></a>01131 <span class="comment">    NICINFO *ni;</span>
<a name="l01132"></a>01132 <span class="comment">    NETBUF *nb;*/</span>
<a name="l01133"></a>01133   u8_t imsk;
<a name="l01134"></a>01134   <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="a00045.html" title="A timer.">etimer</a> et;
<a name="l01135"></a>01135   
<a name="l01136"></a>01136     <span class="comment">/*    dev = arg;</span>
<a name="l01137"></a>01137 <span class="comment">    ifn = (IFNET *) dev-&gt;dev_icb;</span>
<a name="l01138"></a>01138 <span class="comment">    ni = (NICINFO *) dev-&gt;dev_dcb;*/</span>
<a name="l01139"></a>01139 
<a name="l01140"></a>01140     <span class="comment">/*</span>
<a name="l01141"></a>01141 <span class="comment">     * This is a temporary hack. Due to a change in initialization,</span>
<a name="l01142"></a>01142 <span class="comment">     * we may not have got a MAC address yet. Wait until one has been</span>
<a name="l01143"></a>01143 <span class="comment">     * set.</span>
<a name="l01144"></a>01144 <span class="comment">     */</span>
<a name="l01145"></a>01145 
<a name="l01146"></a>01146   <a class="code" href="a01684.html#ga8efc62947f2ca2c870f52896e0dc1a81" title="Define the beginning of a process.">PROCESS_BEGIN</a>();
<a name="l01147"></a>01147   
<a name="l01148"></a>01148   <span class="comment">/*    while(*((u_long *) (ifn-&gt;if_mac)) &amp;&amp;</span>
<a name="l01149"></a>01149 <span class="comment">   *((u_long *) (ifn-&gt;if_mac)) != 0xFFFFFFFFUL) {*/</span>
<a name="l01150"></a>01150   <span class="keywordflow">while</span>(0) {
<a name="l01151"></a>01151       <a class="code" href="a01680.html#gadb6c83643bbca82b614c50b27c586302" title="Set an event timer.">etimer_set</a>(&amp;et, <a class="code" href="a01677.html#gae3ced0551b26c9b99cb45a86f34d100a" title="A second, measured in system clock time.">CLOCK_SECOND</a> / 8);
<a name="l01152"></a>01152       <a class="code" href="a01684.html#ga203e74a64e870015d3c2aa456c1ad5d9" title="Wait for a condition to occur.">PROCESS_WAIT_UNTIL</a>(<a class="code" href="a01680.html#gada74975ee3bc980472df748b373d8636" title="Check if an event timer has expired.">etimer_expired</a>(&amp;et));
<a name="l01153"></a>01153     }
<a name="l01154"></a>01154 
<a name="l01155"></a>01155     <span class="comment">/*</span>
<a name="l01156"></a>01156 <span class="comment">     * Do not continue unless we managed to start the NIC. We are</span>
<a name="l01157"></a>01157 <span class="comment">     * trapped here if the Ethernet link cannot be established.</span>
<a name="l01158"></a>01158 <span class="comment">     * This happens, for example, if no Ethernet cable is plugged</span>
<a name="l01159"></a>01159 <span class="comment">     * in.</span>
<a name="l01160"></a>01160 <span class="comment">     */</span>
<a name="l01161"></a>01161   <span class="comment">/*    while(NicStart(ifn-&gt;if_mac)) {*/</span>
<a name="l01162"></a>01162   <span class="keywordflow">while</span>(0) {
<a name="l01163"></a>01163       <span class="comment">/*NutSleep(1000);*/</span>
<a name="l01164"></a>01164       <a class="code" href="a01680.html#gadb6c83643bbca82b614c50b27c586302" title="Set an event timer.">etimer_set</a>(&amp;et, <a class="code" href="a01677.html#gae3ced0551b26c9b99cb45a86f34d100a" title="A second, measured in system clock time.">CLOCK_SECOND</a>);
<a name="l01165"></a>01165       <a class="code" href="a01684.html#ga203e74a64e870015d3c2aa456c1ad5d9" title="Wait for a condition to occur.">PROCESS_WAIT_UNTIL</a>(<a class="code" href="a01680.html#gada74975ee3bc980472df748b373d8636" title="Check if an event timer has expired.">etimer_expired</a>(&amp;et));
<a name="l01166"></a>01166     }
<a name="l01167"></a>01167 
<a name="l01168"></a>01168     LANC111_SIGNAL_MODE();
<a name="l01169"></a>01169     sbi(EIMSK, LANC111_SIGNAL_IRQ);
<a name="l01170"></a>01170 
<a name="l01171"></a>01171     <span class="comment">/*    NutEventPost(&amp;mutex);*/</span>
<a name="l01172"></a>01172 
<a name="l01173"></a>01173     <span class="comment">/* Run at high priority. */</span>
<a name="l01174"></a>01174     <span class="comment">/*    NutThreadSetPriority(9);*/</span>
<a name="l01175"></a>01175 
<a name="l01176"></a>01176     <span class="keywordflow">for</span> (;;) {
<a name="l01177"></a>01177 
<a name="l01178"></a>01178         <span class="comment">/*</span>
<a name="l01179"></a>01179 <span class="comment">         * Wait for the arrival of new packets or</span>
<a name="l01180"></a>01180 <span class="comment">         * check the receiver every two second.</span>
<a name="l01181"></a>01181 <span class="comment">         */</span>
<a name="l01182"></a>01182       <span class="comment">/*        NutEventWait(&amp;ni-&gt;ni_rx_rdy, 2000);*/</span>
<a name="l01183"></a>01183       <a class="code" href="a01684.html#ga4f9c1d291e210793e8c4444762f748ba" title="Wait for an event to be posted to the process.">PROCESS_WAIT_EVENT</a>();
<a name="l01184"></a>01184 
<a name="l01185"></a>01185         <span class="comment">/*</span>
<a name="l01186"></a>01186 <span class="comment">         * Fetch all packets from the NIC&#39;s internal</span>
<a name="l01187"></a>01187 <span class="comment">         * buffer and pass them to the registered handler.</span>
<a name="l01188"></a>01188 <span class="comment">         */</span>
<a name="l01189"></a>01189         imsk = nic_inlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>);
<a name="l01190"></a>01190         nic_outlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, 0);
<a name="l01191"></a>01191         <span class="comment">/*      while ((nb = NicGetPacket()) != 0) {</span>
<a name="l01192"></a>01192 <span class="comment">            if (nb != (NETBUF *) 0xFFFF) {</span>
<a name="l01193"></a>01193 <span class="comment">              ni-&gt;ni_rx_packets++;</span>
<a name="l01194"></a>01194 <span class="comment">              (*ifn-&gt;if_recv) (dev, nb);              </span>
<a name="l01195"></a>01195 <span class="comment">            }</span>
<a name="l01196"></a>01196 <span class="comment">            }*/</span>
<a name="l01197"></a>01197         nic_outlb(<a class="code" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee" title="Bank 2 - Interrupt mask register.">NIC_MSK</a>, imsk | INT_RCV | INT_ERCV);
<a name="l01198"></a>01198     }
<a name="l01199"></a>01199 
<a name="l01200"></a>01200     <a class="code" href="a01684.html#ga9c2681a0070eba8a7c9fdf4dbb6db05e" title="Define the end of a process.">PROCESS_END</a>();
<a name="l01201"></a>01201 }
<a name="l01202"></a>01202 <span class="preprocessor">#endif  </span><span class="comment">/* 0 */</span>
<a name="l01203"></a>01203 <span class="comment">/*!</span>
<a name="l01204"></a>01204 <span class="comment"> * \brief Send Ethernet packet.</span>
<a name="l01205"></a>01205 <span class="comment"> *</span>
<a name="l01206"></a>01206 <span class="comment"> * \param dev   Identifies the device to use.</span>
<a name="l01207"></a>01207 <span class="comment"> * \param nb    Network buffer structure containing the packet to be sent.</span>
<a name="l01208"></a>01208 <span class="comment"> *              The structure must have been allocated by a previous</span>
<a name="l01209"></a>01209 <span class="comment"> *              call NutNetBufAlloc().</span>
<a name="l01210"></a>01210 <span class="comment"> *</span>
<a name="l01211"></a>01211 <span class="comment"> * \return 0 on success, -1 in case of any errors.</span>
<a name="l01212"></a>01212 <span class="comment"> */</span>
<a name="l01213"></a>01213 <span class="preprocessor">#if 0</span>
<a name="l01214"></a>01214 <span class="preprocessor"></span><span class="keywordtype">int</span> LancOutput(NUTDEVICE * dev, NETBUF * nb)
<a name="l01215"></a>01215 {
<a name="l01216"></a>01216     <span class="keyword">static</span> u_long mx_wait = 5000;
<a name="l01217"></a>01217     <span class="keywordtype">int</span> rc = -1;
<a name="l01218"></a>01218     NICINFO *ni;
<a name="l01219"></a>01219 
<a name="l01220"></a>01220     <span class="comment">/*</span>
<a name="l01221"></a>01221 <span class="comment">     * After initialization we are waiting for a long time to give</span>
<a name="l01222"></a>01222 <span class="comment">     * the PHY a chance to establish an Ethernet link.</span>
<a name="l01223"></a>01223 <span class="comment">     */</span>
<a name="l01224"></a>01224     <span class="keywordflow">if</span> (NutEventWait(&amp;mutex, mx_wait) == 0) {
<a name="l01225"></a>01225         ni = (NICINFO *) dev-&gt;dev_dcb;
<a name="l01226"></a>01226 
<a name="l01227"></a>01227         if (NicPutPacket(nb) == 0) {
<a name="l01228"></a>01228             ni-&gt;ni_tx_packets++;
<a name="l01229"></a>01229             rc = 0;
<a name="l01230"></a>01230             <span class="comment">/* Ethernet works. Set a long waiting time in case we</span>
<a name="l01231"></a>01231 <span class="comment">               temporarly lose the link next time. */</span>
<a name="l01232"></a>01232             mx_wait = 5000;
<a name="l01233"></a>01233         }
<a name="l01234"></a>01234         NutEventPost(&amp;mutex);
<a name="l01235"></a>01235     }
<a name="l01236"></a>01236     <span class="comment">/*</span>
<a name="l01237"></a>01237 <span class="comment">     * Probably no Ethernet link. Significantly reduce the waiting</span>
<a name="l01238"></a>01238 <span class="comment">     * time, so following transmission will soon return an error.</span>
<a name="l01239"></a>01239 <span class="comment">     */</span>
<a name="l01240"></a>01240     <span class="keywordflow">else</span> {
<a name="l01241"></a>01241         mx_wait = 500;
<a name="l01242"></a>01242     }
<a name="l01243"></a>01243     <span class="keywordflow">return</span> rc;
<a name="l01244"></a>01244 }
<a name="l01245"></a>01245 <span class="preprocessor">#endif</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="preprocessor">#if 0</span>
<a name="l01247"></a>01247 <span class="preprocessor"></span><span class="comment">/*!</span>
<a name="l01248"></a>01248 <span class="comment"> * \brief Initialize Ethernet hardware.</span>
<a name="l01249"></a>01249 <span class="comment"> *</span>
<a name="l01250"></a>01250 <span class="comment"> * Resets the LAN91C111 Ethernet controller, initializes all required </span>
<a name="l01251"></a>01251 <span class="comment"> * hardware registers and starts a background thread for incoming </span>
<a name="l01252"></a>01252 <span class="comment"> * Ethernet traffic.</span>
<a name="l01253"></a>01253 <span class="comment"> *</span>
<a name="l01254"></a>01254 <span class="comment"> * Applications should do not directly call this function. It is </span>
<a name="l01255"></a>01255 <span class="comment"> * automatically executed during during device registration by </span>
<a name="l01256"></a>01256 <span class="comment"> * NutRegisterDevice().</span>
<a name="l01257"></a>01257 <span class="comment"> *</span>
<a name="l01258"></a>01258 <span class="comment"> * If the network configuration hasn&#39;t been set by the application</span>
<a name="l01259"></a>01259 <span class="comment"> * before registering the specified device, this function will</span>
<a name="l01260"></a>01260 <span class="comment"> * call NutNetLoadConfig() to get the MAC address.</span>
<a name="l01261"></a>01261 <span class="comment"> *</span>
<a name="l01262"></a>01262 <span class="comment"> * \param dev Identifies the device to initialize.</span>
<a name="l01263"></a>01263 <span class="comment"> */</span>
<a name="l01264"></a>01264 <span class="keywordtype">int</span> LancInit(NUTDEVICE * dev)
<a name="l01265"></a>01265 {
<a name="l01266"></a>01266     <span class="comment">/* Disable NIC interrupt and clear NICINFO structure. */</span>
<a name="l01267"></a>01267     cbi(EIMSK, LANC111_SIGNAL_IRQ);
<a name="l01268"></a>01268     memset(dev-&gt;dev_dcb, 0, <span class="keyword">sizeof</span>(NICINFO));
<a name="l01269"></a>01269 
<a name="l01270"></a>01270     <span class="comment">/* Register interrupt handler and enable interrupts. */</span>
<a name="l01271"></a>01271     <span class="keywordflow">if</span> (NutRegisterIrqHandler(&amp;LANC111_SIGNAL, NicInterrupt, dev))
<a name="l01272"></a>01272         <span class="keywordflow">return</span> -1;
<a name="l01273"></a>01273 
<a name="l01274"></a>01274     <span class="comment">/*</span>
<a name="l01275"></a>01275 <span class="comment">     * Start the receiver thread.</span>
<a name="l01276"></a>01276 <span class="comment">     */</span>
<a name="l01277"></a>01277     NutThreadCreate(<span class="stringliteral">&quot;rxi5&quot;</span>, NicRxLanc, dev, 640);
<a name="l01278"></a>01278 
<a name="l01279"></a>01279     <span class="comment">//NutSleep(500);</span>
<a name="l01280"></a>01280 
<a name="l01281"></a>01281     <span class="keywordflow">return</span> 0;
<a name="l01282"></a>01282 }
<a name="l01283"></a>01283 <span class="comment"></span>
<a name="l01284"></a>01284 <span class="comment">/*@}*/</span>
<a name="l01285"></a>01285 <span class="comment"></span>
<a name="l01286"></a>01286 <span class="comment">/*!</span>
<a name="l01287"></a>01287 <span class="comment"> * \addtogroup xgSmscDev</span>
<a name="l01288"></a>01288 <span class="comment"> */</span><span class="comment"></span>
<a name="l01289"></a>01289 <span class="comment">/*@{*/</span>
<a name="l01290"></a>01290 
<a name="l01291"></a>01291 <span class="keyword">static</span> NICINFO dcb_eth0;
<a name="l01292"></a>01292 <span class="comment"></span>
<a name="l01293"></a>01293 <span class="comment">/*!</span>
<a name="l01294"></a>01294 <span class="comment"> * \brief Network interface information structure.</span>
<a name="l01295"></a>01295 <span class="comment"> *</span>
<a name="l01296"></a>01296 <span class="comment"> * Used to call.</span>
<a name="l01297"></a>01297 <span class="comment"> */</span>
<a name="l01298"></a>01298 <span class="keyword">static</span> IFNET ifn_eth0 = {
<a name="l01299"></a>01299     IFT_ETHER,                  <span class="comment">/*!&lt; \brief Interface type. */</span>
<a name="l01300"></a>01300     {0, 0, 0, 0, 0, 0},         <span class="comment">/*!&lt; \brief Hardware net address. */</span>
<a name="l01301"></a>01301     0,                          <span class="comment">/*!&lt; \brief IP address. */</span>
<a name="l01302"></a>01302     0,                          <span class="comment">/*!&lt; \brief Remote IP address for point to point. */</span>
<a name="l01303"></a>01303     0,                          <span class="comment">/*!&lt; \brief IP network mask. */</span>
<a name="l01304"></a>01304     ETHERMTU,                   <span class="comment">/*!&lt; \brief Maximum size of a transmission unit. */</span>
<a name="l01305"></a>01305     0,                          <span class="comment">/*!&lt; \brief Packet identifier. */</span>
<a name="l01306"></a>01306     0,                          <span class="comment">/*!&lt; \brief Linked list of arp entries. */</span>
<a name="l01307"></a>01307     NutEtherInput,              <span class="comment">/*!&lt; \brief Routine to pass received data to, if_recv(). */</span>
<a name="l01308"></a>01308     LancOutput,                 <span class="comment">/*!&lt; \brief Driver output routine, if_send(). */</span>
<a name="l01309"></a>01309     NutEtherOutput              <span class="comment">/*!&lt; \brief Media output routine, if_output(). */</span>
<a name="l01310"></a>01310 };
<a name="l01311"></a>01311 <span class="comment"></span>
<a name="l01312"></a>01312 <span class="comment">/*!</span>
<a name="l01313"></a>01313 <span class="comment"> * \brief Device information structure.</span>
<a name="l01314"></a>01314 <span class="comment"> *</span>
<a name="l01315"></a>01315 <span class="comment"> * A pointer to this structure must be passed to NutRegisterDevice() </span>
<a name="l01316"></a>01316 <span class="comment"> * to bind this Ethernet device driver to the Nut/OS kernel.</span>
<a name="l01317"></a>01317 <span class="comment"> * An application may then call NutNetIfConfig() with the name \em eth0 </span>
<a name="l01318"></a>01318 <span class="comment"> * of this driver to initialize the network interface.</span>
<a name="l01319"></a>01319 <span class="comment"> * </span>
<a name="l01320"></a>01320 <span class="comment"> */</span>
<a name="l01321"></a>01321 NUTDEVICE devSmsc111 = {
<a name="l01322"></a>01322     0,                          <span class="comment">/* Pointer to next device. */</span>
<a name="l01323"></a>01323     {<span class="charliteral">&#39;e&#39;</span>, <span class="charliteral">&#39;t&#39;</span>, <span class="charliteral">&#39;h&#39;</span>, <span class="charliteral">&#39;0&#39;</span>, 0, 0, 0, 0, 0},        <span class="comment">/* Unique device name. */</span>
<a name="l01324"></a>01324     IFTYP_NET,                  <span class="comment">/* Type of device. */</span>
<a name="l01325"></a>01325     0,                          <span class="comment">/* Base address. */</span>
<a name="l01326"></a>01326     0,                          <span class="comment">/* First interrupt number. */</span>
<a name="l01327"></a>01327     &amp;ifn_eth0,                  <span class="comment">/* Interface control block. */</span>
<a name="l01328"></a>01328     &amp;dcb_eth0,                  <span class="comment">/* Driver control block. */</span>
<a name="l01329"></a>01329     LancInit,                   <span class="comment">/* Driver initialization routine. */</span>
<a name="l01330"></a>01330     0,                          <span class="comment">/* Driver specific control function. */</span>
<a name="l01331"></a>01331     0,                          <span class="comment">/* Read from device. */</span>
<a name="l01332"></a>01332     0,                          <span class="comment">/* Write to device. */</span>
<a name="l01333"></a>01333     0,                          <span class="comment">/* Write from program space data to device. */</span>
<a name="l01334"></a>01334     0,                          <span class="comment">/* Open a device or file. */</span>
<a name="l01335"></a>01335     0,                          <span class="comment">/* Close a device or file. */</span>
<a name="l01336"></a>01336     0                           <span class="comment">/* Request file size. */</span>
<a name="l01337"></a>01337 };
<a name="l01338"></a>01338 <span class="comment"></span>
<a name="l01339"></a>01339 <span class="comment">/*@}*/</span>
<a name="l01340"></a>01340 <span class="preprocessor">#endif</span>
<a name="l01341"></a>01341 <span class="preprocessor"></span>
<a name="l01342"></a>01342 
<a name="l01343"></a>01343 <span class="keywordtype">int</span>
<a name="l01344"></a>01344 lanc111_init(<span class="keywordtype">void</span>)
<a name="l01345"></a>01345 {
<a name="l01346"></a>01346     <span class="comment">/* Disable NIC interrupt and clear NICINFO structure. */</span>
<a name="l01347"></a>01347     cbi(EIMSK, LANC111_SIGNAL_IRQ);
<a name="l01348"></a>01348 
<a name="l01349"></a>01349     <span class="comment">/* Register interrupt handler and enable interrupts. */</span>
<a name="l01350"></a>01350     <span class="comment">/*    if (NutRegisterIrqHandler(&amp;LANC111_SIGNAL, NicInterrupt, dev))</span>
<a name="l01351"></a>01351 <span class="comment">          return -1;*/</span>
<a name="l01352"></a>01352 
<a name="l01353"></a>01353     <span class="comment">/*</span>
<a name="l01354"></a>01354 <span class="comment">     * Start the receiver thread.</span>
<a name="l01355"></a>01355 <span class="comment">     */</span>
<a name="l01356"></a>01356     <span class="comment">/*    NutThreadCreate(&quot;rxi5&quot;, NicRxLanc, dev, 640);*/</span>
<a name="l01357"></a>01357 
<a name="l01358"></a>01358     <span class="comment">//NutSleep(500);</span>
<a name="l01359"></a>01359 
<a name="l01360"></a>01360     <span class="keywordflow">return</span> 0;
<a name="l01361"></a>01361 }
<a name="l01362"></a>01362 
</pre></div></div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Tue May 8 2012 20:13:04 for Contiki 2.5 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
