                                                                                                                                                       CS42888
                        108 dB, 192 kHz 4-In, 8-Out CODEC
FEATURES                                                                                                     GENERAL DESCRIPTION
 Four 24-bit A/D, Eight 24-bit D/A Converters                                                               The CS42888 CODEC provides four multi-bit ana-
 ADC Dynamic Range                                                                                          log-to-digital and eight multi-bit digital-to-analog
                                                                                                             delta-sigma converters. The CODEC is capable of op-
   –   105 dB Differential                                                                                   eration with either differential or single-ended inputs
   –   102 dB Single-Ended                                                                                   and outputs, in a 64-pin LQFP package.
 DAC Dynamic Range                                                                                          Four fully differential, or single-ended, inputs are avail-
   –   108 dB Differential                                                                                   able on stereo ADC1and ADC2. Digital volume control
                                                                                                             is provided for each ADC channel, with selectable over-
   –   105 dB Single-Ended                                                                                   flow detection.
 ADC/DAC THD+N                                                                                              All eight DAC channels provide digital volume control
   –   -98 dB Differential                                                                                   and can operate with differential or single-ended
   –   -95 dB Single-Ended                                                                                   outputs.
                                                                                                             An auxiliary serial input is available for an additional two
 Compatible with Industry-Standard Time
                                                                                                             channels of PCM data.
   Division Multiplexed (TDM) Serial Interface
                                                                                                             The CS42888 is available in a 64-pin LQFP package in
 System Sampling Rates up to 192 kHz                                                                        Commercial (-10°C to +70°C) and Automotive (-40°C to
                                                                                                             +105°C) grades. The CDB42448 Customer Demonstra-
 Programmable ADC High-Pass Filter for DC
                                                                                                             tion Board is also available for device evaluation and
   Offset Calibration                                                                                        implementation suggestions. Please refer to “Ordering
 Logarithmic Digital Volume Control                                                                         Information” on page 62 for complete ordering
                                                                                                             information.
 I²C™ & SPI™ Host Control Port
                                                                                                             The CS42888 is ideal for audio systems requiring wide
 Supports Logic Levels Between 5 V and 1.8 V                                                                dynamic range, negligible distortion and low noise, such
                                                                                                             as A/V receivers, DVD receivers, and automotive audio
 Popguard® Technology                                                                                       systems.
                             Control Port & Serial
                             Audio Port Supply =                            Digital Supply =                     Analog Supply =
                             1.8 V to 5 V                                   3.3 V to 5 V                         3.3 V to 5 V
                 I2C/SPI
                                Level Translator
          Software Mode                                                    Register
            Control Data                                                 Configuration                 Internal Voltage
                                                                                                          Reference
                                                                                                                                    External            Mute
               Interrupt                                               ADC Overflow                                                Mute Control         Control
                                                                       & Clock Error
                  Reset                                                  Interrupt
            Serial Audio                                                Volume                                                   Multibit             Differential or
                                                                                         Digital                                                8
                                                                                                                                                      Single-Ended
                   Input                                                Controls                                               DAC1-4 and
                                                                                         Filters        Modulators
                                                   PCM or TDM Serial
                                                                                                                               Analog Filters         Outputs
                                Level Translator
                                                                                                                                                  8
         Auxilliary Serial
            Audio Input                                                                                                      Multibit
                                                       Interface
                                                                          High Pass                Digital
            Input Master                                                    Filter                 Filters                 Oversampling           2
                   Clock                                                                                                      ADC1                2
                                                                                                                                                      Differential or Single-
                                                                                                                             Multibit                 Ended Analog Inputs
            Serial Audio                                                  High Pass                Digital
                 Output                                                     Filter                 Filters                 Oversampling           2
                                                                                                                              ADC2                2
                                                                                   Copyright  Cirrus Logic, Inc. 2017
                                                                                         (All Rights Reserved)
   http://www.cirrus.com                                                                                                                                                        MAR '17
                                                                                                                                                                                DS717F4


                                                                                                                                               CS42888
TABLE OF CONTENTS
    1. PIN DESCRIPTIONS                  ........................................................................................................................ 6
       1.1 Digital I/O Pin Characteristics ........................................................................................................... 8
    2. TYPICAL CONNECTION DIAGRAM                               ................................................................................................. 9
    3. CHARACTERISTICS AND SPECIFICATIONS .................................................................................... 10
       RECOMMENDED OPERATING CONDITIONS ................................................................................... 10
       ABSOLUTE MAXIMUM RATINGS ....................................................................................................... 10
       ANALOG INPUT CHARACTERISTICS (COMMERCIAL) .................................................................... 11
       ANALOG INPUT CHARACTERISTICS (AUTOMOTIVE) ..................................................................... 12
       ADC DIGITAL FILTER CHARACTERISTICS ....................................................................................... 13
       ANALOG OUTPUT CHARACTERISTICS (COMMERCIAL) ................................................................ 14
       ANALOG OUTPUT CHARACTERISTICS (AUTOMOTIVE) ................................................................. 15
       COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE .............................. 17
       SWITCHING SPECIFICATIONS - ADC/DAC PORT ............................................................................ 18
       SWITCHING CHARACTERISTICS - AUX PORT ................................................................................. 20
       SWITCHING SPECIFICATIONS - CONTROL PORT - I²C MODE ....................................................... 21
       SWITCHING SPECIFICATIONS - CONTROL PORT - SPI FORMAT ................................................. 22
       DC ELECTRICAL CHARACTERISTICS .............................................................................................. 23
       DIGITAL INTERFACE SPECIFICATIONS & CHARACTERISTICS ..................................................... 23
    4. APPLICATIONS ................................................................................................................................... 24
       4.1 Overview ......................................................................................................................................... 24
       4.2 Analog Inputs .................................................................................................................................. 24
           4.2.1 Line-Level Inputs ................................................................................................................... 24
           4.2.2 High-Pass Filter and DC Offset Calibration ........................................................................... 25
       4.3 Analog Outputs ............................................................................................................................... 25
           4.3.1 Initialization ............................................................................................................................ 25
           4.3.2 Output Transient Control ....................................................................................................... 27
           4.3.3 Popguard ............................................................................................................................... 27
                 4.3.3.1 Power-Up ................................................................................................................... 27
                 4.3.3.2 Power-Down .............................................................................................................. 27
           4.3.4 Mute Control .......................................................................................................................... 27
           4.3.5 Line-Level Outputs and Filtering ........................................................................................... 28
           4.3.6 Digital Volume Control ........................................................................................................... 28
           4.3.7 De-Emphasis Filter ................................................................................................................ 28
       4.4 System Clocking ............................................................................................................................. 29
       4.5 CODEC Digital Interface Formats .................................................................................................. 30
           4.5.1 I²S .......................................................................................................................................... 31
           4.5.2 Left-Justified .......................................................................................................................... 31
           4.5.3 Right-Justified ........................................................................................................................ 31
           4.5.4 OLM #1 .................................................................................................................................. 31
           4.5.5 OLM #2 .................................................................................................................................. 32
           4.5.6 TDM ....................................................................................................................................... 32
           4.5.7 I/O Channel Allocation ........................................................................................................... 33
       4.6 AUX Port Digital Interface Formats ................................................................................................ 33
           4.6.1 I²S .......................................................................................................................................... 33
           4.6.2 Left-Justified .......................................................................................................................... 33
       4.7 Control Port Description and Timing ............................................................................................... 33
           4.7.1 SPI Mode ............................................................................................................................... 34
           4.7.2 I²C Mode ................................................................................................................................ 34
       4.8 Interrupts ........................................................................................................................................ 36
       4.9 Recommended Power-Up Sequence ............................................................................................. 36
       4.10 Reset and Power-Up .................................................................................................................... 36
       4.11 Power Supply, Grounding, and PCB Layout ................................................................................ 36
2                                                                                                                                                    DS717F4


                                                                                                                                            CS42888
      5. REGISTER QUICK REFERENCE ........................................................................................................ 38
      6. REGISTER DESCRIPTION .................................................................................................................. 40
         6.1 Memory Address Pointer (MAP) ..................................................................................................... 40
             6.1.1 Increment (INCR) .................................................................................................................. 40
             6.1.2 Memory Address Pointer (MAP[6:0]) ..................................................................................... 40
         6.2 Chip I.D. and Revision Register (Address 01h) (Read Only) ......................................................... 40
             6.2.1 Chip I.D. (CHIP_ID[3:0]) ........................................................................................................ 40
             6.2.2 Chip Revision (REV_ID[3:0]) ................................................................................................. 40
         6.3 Power Control (Address 02h) ......................................................................................................... 41
             6.3.1 Power Down ADC Pairs (PDN_ADCX) ................................................................................. 41
             6.3.2 Power Down DAC Pairs (PDN_DACX) ................................................................................. 41
             6.3.3 Power Down (PDN) ............................................................................................................... 41
         6.4 Functional Mode (Address 03h) ..................................................................................................... 42
             6.4.1 DAC Functional Mode (DAC_FM[1:0]) .................................................................................. 42
             6.4.2 ADC Functional Mode (ADC_FM[1:0]) .................................................................................. 42
             6.4.3 MCLK Frequency (MFREQ[2:0]) ........................................................................................... 42
         6.5 Interface Formats (Address 04h) .................................................................................................... 43
             6.5.1 Freeze Controls (FREEZE) ................................................................................................... 43
             6.5.2 Auxiliary Digital Interface Format (AUX_DIF) ........................................................................ 43
             6.5.3 DAC Digital Interface Format (DAC_DIF[2:0]) ....................................................................... 43
             6.5.4 ADC Digital Interface Format (ADC_DIF[2:0]) ....................................................................... 44
         6.6 ADC Control & DAC De-Emphasis (Address 05h) ......................................................................... 44
             6.6.1 ADC1-2 High-Pass Filter Freeze (ADC1-2_HPF FREEZE) .................................................. 44
             6.6.2 DAC De-Emphasis Control (DAC_DEM) ............................................................................... 45
             6.6.3 ADC1 Single-Ended Mode (ADC1 SINGLE) ......................................................................... 45
             6.6.4 ADC2 Single-Ended Mode (ADC2 SINGLE) ......................................................................... 45
         6.7 Transition Control (Address 06h) .................................................................................................... 45
             6.7.1 Single Volume Control (DAC_SNGVOL, ADC_SNGVOL) .................................................... 45
             6.7.2 Soft Ramp and Zero Cross Control (ADC_SZC[1:0], DAC_SZC[1:0]) .................................. 46
             6.7.3 Auto-Mute (AMUTE) .............................................................................................................. 46
             6.7.4 Mute ADC Serial Port (MUTE ADC_SP) ............................................................................... 47
         6.8 DAC Channel Mute (Address 07h) ................................................................................................. 47
             6.8.1 Independent Channel Mute (AOUTX_MUTE) ....................................................................... 47
         6.9 AOUTX Volume Control (Addresses 08h- 0Fh) .......................................................................... 47
             6.9.1 Volume Control (AOUTX_VOL[7:0]) ...................................................................................... 47
         6.10 DAC Channel Invert (Address 10h) .............................................................................................. 48
             6.10.1 Invert Signal Polarity (INV_AOUTX) .................................................................................... 48
         6.11 AINX Volume Control (Address 11h-14h) ..................................................................................... 48
             6.11.1 AINX Volume Control (AINX_VOL[7:0]) .............................................................................. 48
         6.12 ADC Channel Invert (Address 17h) .............................................................................................. 49
             6.12.1 Invert Signal Polarity (INV_AINX) ........................................................................................ 49
         6.13 Status Control (Address 18h) ....................................................................................................... 49
             6.13.1 Interrupt Pin Control (INT[1:0]) ............................................................................................ 49
         6.14 Status (Address 19h) (Read Only) ............................................................................................... 49
             6.14.1 DAC CLOCK ERROR (DAC_CLK ERROR) ....................................................................... 49
             6.14.2 ADC CLOCK ERROR (ADC_CLK ERROR) ....................................................................... 50
             6.14.3 ADC Overflow (ADCX_OVFL) ............................................................................................. 50
         6.15 Status Mask (Address 1Ah) .......................................................................................................... 50
         6.16 MUTEC Pin Control (Address 1Bh) .............................................................................................. 50
         6.17 MUTEC Polarity Select (MCPOLARITY) ...................................................................................... 50
         6.18 Mute Control Active (MUTEC ACTIVE) ........................................................................................ 50
      7. EXTERNAL FILTERS ........................................................................................................................... 52
         7.1 ADC Input Filter .............................................................................................................................. 52
             7.1.1 Passive Input Filter ................................................................................................................ 53
DS717F4                                                                                                                                                       3


                                                                                                                                           CS42888
            7.1.2 Passive Input Filter w/Attenuation ......................................................................................... 53
        7.2 DAC Output Filter ........................................................................................................................... 54
     8. ADC FILTER PLOTS ............................................................................................................................ 55
     9. DAC FILTER PLOTS ............................................................................................................................ 57
     10. PARAMETER DEFINITIONS .............................................................................................................. 59
     11. REFERENCES .................................................................................................................................... 60
     12. PACKAGE INFORMATION ................................................................................................................ 61
        12.1 Thermal Characteristics ............................................................................................................... 61
     13. ORDERING INFORMATION .............................................................................................................. 62
     14. REVISION HISTORY .......................................................................................................................... 62
LIST OF FIGURES
     Figure 1.Typical Connection Diagram ......................................................................................................... 9
     Figure 2.Output Test Circuit for Maximum Load ....................................................................................... 16
     Figure 3.Maximum Loading ....................................................................................................................... 16
     Figure 4.Serial Audio Interface Slave Mode Timing .................................................................................. 18
     Figure 5.TDM Serial Audio Interface Timing ............................................................................................. 18
     Figure 6.Serial Audio Interface Master Mode Timing ................................................................................ 19
     Figure 7.Serial Audio Interface Slave Mode Timing .................................................................................. 20
     Figure 8.Control Port Timing - I²C Format ................................................................................................. 21
     Figure 9.Control Port Timing - SPI Format ................................................................................................ 22
     Figure 10.Full-Scale Input ......................................................................................................................... 25
     Figure 11.Audio Output Initialization Flow Chart ....................................................................................... 26
     Figure 12.Full-Scale Output ...................................................................................................................... 28
     Figure 13.De-Emphasis Curve .................................................................................................................. 29
     Figure 14.I²S Format ................................................................................................................................. 31
     Figure 15.Left-Justified Format ................................................................................................................. 31
     Figure 16.Right-Justified Format ............................................................................................................... 31
     Figure 17.One-Line Mode #1 Format ........................................................................................................ 31
     Figure 18.One-Line Mode #2 Format ........................................................................................................ 32
     Figure 19.TDM Format .............................................................................................................................. 32
     Figure 20.AUX I²S Format ......................................................................................................................... 33
     Figure 21.AUX Left-Justified Format ......................................................................................................... 33
     Figure 22.Control Port Timing in SPI Mode .............................................................................................. 34
     Figure 23.Control Port Timing, I²C Write ................................................................................................... 35
     Figure 24.Control Port Timing, I²C Read ................................................................................................... 35
     Figure 25.Single-to-Differential Active Input Filter ..................................................................................... 52
     Figure 26.Single-Ended Active Input Filter ................................................................................................ 52
     Figure 27.Passive Input Filter ................................................................................................................... 53
     Figure 28.Passive Input Filter w/Attenuation ............................................................................................. 53
     Figure 29.Active Analog Output Filter ....................................................................................................... 54
     Figure 30.Passive Analog Output Filter .................................................................................................... 54
     Figure 31.SSM Stopband Rejection .......................................................................................................... 55
     Figure 32.SSM Transition Band ................................................................................................................ 55
     Figure 33.SSM Transition Band (Detail) ................................................................................................... 55
     Figure 34.SSM Passband Ripple .............................................................................................................. 55
     Figure 35.DSM Stopband Rejection .......................................................................................................... 55
     Figure 36.DSM Transition Band ................................................................................................................ 55
     Figure 37.DSM Transition Band (Detail) ................................................................................................... 56
     Figure 38.DSM Passband Ripple .............................................................................................................. 56
     Figure 39.QSM Stopband Rejection ......................................................................................................... 56
     Figure 40.QSM Transition Band ................................................................................................................ 56
     Figure 41.QSM Transition Band (Detail) ................................................................................................... 56
4                                                                                                                                                DS717F4


                                                                                                                                          CS42888
      Figure 42.QSM Passband Ripple .............................................................................................................. 56
      Figure 43.SSM Stopband Rejection .......................................................................................................... 57
      Figure 44.SSM Transition Band ................................................................................................................ 57
      Figure 45.SSM Transition Band (detail) .................................................................................................... 57
      Figure 46.SSM Passband Ripple .............................................................................................................. 57
      Figure 47.DSM Stopband Rejection .......................................................................................................... 57
      Figure 48.DSM Transition Band ................................................................................................................ 57
      Figure 49.DSM Transition Band (detail) .................................................................................................... 58
      Figure 50.DSM Passband Ripple .............................................................................................................. 58
      Figure 51.QSM Stopband Rejection ......................................................................................................... 58
      Figure 52.QSM Transition Band ................................................................................................................ 58
      Figure 53.QSM Transition Band (detail) .................................................................................................... 58
      Figure 54.QSM Passband Ripple .............................................................................................................. 58
LIST OF TABLES
      Table 1. I/O Power Rails ............................................................................................................................. 8
      Table 2. Single-Speed Mode Common Frequencies ................................................................................ 29
      Table 3. Double-Speed Mode Common Frequencies ............................................................................... 29
      Table 4. Quad-Speed Mode Common Frequencies ................................................................................. 29
      Table 5. I²S, LJ, RJ Clock Ratios .............................................................................................................. 30
      Table 6. OLM#1 Clock Ratios ................................................................................................................... 30
      Table 7. OLM#2 Clock Ratios ................................................................................................................... 30
      Table 8. TDM Clock Ratios ....................................................................................................................... 30
      Table 9. Serial Audio Interface Channel Allocations ................................................................................. 33
      Table 10. MCLK Frequency Settings for I²S, Left and Right Justified Interface Formats .......................... 42
      Table 12. DAC Digital Interface Formats .................................................................................................. 43
      Table 11. MCLK Frequency Settings for TDM & OLM Interface Formats ................................................. 43
      Table 13. ADC Digital Interface Formats .................................................................................................. 44
      Table 14. Example AOUT Volume Settings .............................................................................................. 47
      Table 15. Example AIN Volume Settings .................................................................................................. 48
DS717F4                                                                                                                                                      5


                                                                                                                                                                                                                           CS42888
1. PIN DESCRIPTIONS
                                            SDA/CDOUT   SCL/CCLK    DGND                                                      AGND     FILT+_ADC    FILT+_DAC            AIN4+    AIN4-    AIN3+    AIN3-
                                                                               INT       TSTN       TSTN       TSTN   TSTN                                       VA
                                            64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
                             AD0/CS    1                                                                                                                                                                     48   AIN2+
                            AD1/CDIN   2                                                                                                                                                                     47   AIN2-
                                RST    3                                                                                                                                                                     46   AIN1+
                                VLC    4                                                                                                                                                                     45   AIN1-
                           ADC_LRCK    5                                                                                                                                                                     44   VA
                                 VD    6                                                                                                                                                                     43   VQ
                              DGND
                                VLS
                                       7
                                       8
                                                                                              CS42888                                                                                                        42
                                                                                                                                                                                                             41
                                                                                                                                                                                                                  AGND
                                                                                                                                                                                                                  AOUT8-
                           ADC_SCLK    9                                                                                                                                                                     40   AOUT8+
                               MCLK    10                                                                                                                                                                    39   AOUT7+
                               TSTO    11                                                                                                                                                                    38   AOUT7-
                         ADC_SDOUT2    12                                                                                                                                                                    37   AOUT6-
                         ADC_SDOUT1    13                                                                                                                                                                    36   AOUT6+
                          DAC_SDIN4    14                                                                                                                                                                    35   MUTEC
                          DAC_SDIN3    15                                                                                                                                                                    34   AOUT5+
                          DAC_SDIN2    16                                                                                                                                                                    33   AOUT5-
                                            17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
                                                                                                                             AOUT1-                             AOUT2-   AOUT3-
                                            DAC_SDIN1
                                                                                                                                      AOUT1+       AOUT2+                         AOUT3+   AOUT4+
                                                                                                    AUX_SDIN
                                                                                                               DGND
                                                                                                                      VD
                                                                                                                                                                                                    AOUT4-
                                                        DAC_SCLK   DAC_LRCK   AUX_LRCK   AUX_SCLK
     Pin Name      #                                                                                                                    Pin Description
                           Address Bit [0]/ Chip Select (Input) - Chip address bit in I²C Mode. Control signal used to
AD0/CS             1
                           select the chip in SPI Mode.
AD1/CDIN           2       Address Bit [1]/ SPI Data Input (Input) - Chip address bit in I²C Mode. Input for SPI data.
                           Reset (Input) - The device enters a low power mode and all internal registers are reset to their
RST                3
                           default settings when low.
                           Control Port Power (Input) - Determines the required signal level for the control port. See “Dig-
VLC                4
                           ital I/O Pin Characteristics” on page 8.
                           ADC Left/Right Clock (Input/Output) - Determines which channel, Left or Right, is currently
ADC_LRCK           5       active on the ADC serial audio data line. Signals the start of a new TDM frame in the TDM digital
                           interface format.
VD               6, 24     Digital Power (Input) - Positive terminal of the power supply for the digital section.
DGND            7, 23 62 Digital Ground (Input) - Ground terminal of the power supply for the digital section.
                           Serial Port Interface Power (Input) - Determines the required signal level for the serial inter-
VLS                8
                           faces. See “Digital I/O Pin Characteristics” on page 8.
                           ADC Serial Clock (Input/Output) - Serial clock for the ADC serial audio interface. Input fre-
ADC_SCLK           9
                           quency must be 256xFs in the TDM digital interface format.
MCLK              10       Master Clock (Input) - Clock source for the delta-sigma modulators and digital filters.
                           Test Out - This pin is an output used for test purposes only. This pin must be not be connected
TSTO              11
                           to any external trace or other connection.
ADC_SDOUT1        13
                           Serial Audio Data Output (Output) - Outputs for two’s complement serial audio data.
ADC_SDOUT2        12
6                                                                                                                                                                                                                           DS717F4


                                                                                                       CS42888
DAC_SDIN1  17
DAC_SDIN2  16
                 DAC Serial Audio Data Input (Input) - Input for two’s complement serial audio data.
DAC_SDIN3  15
DAC_SDIN4  14
                 DAC Serial Clock (Input/Output) - Serial clock for the DAC serial audio interface. Input fre-
DAC_SCLK   18
                 quency must be 256xFs in the TDM digital interface format.
                 DAC Left/Right Clock (Input/Output) - Determines which channel, Left or Right, is currently
DAC_LRCK   19    active on the DAC serial audio data line. Signals the start of a new TDM frame in the TDM digital
                 interface format.
                 Auxiliary Left/Right Clock (Output) - Determines which channel, Left or Right, is currently
AUX_LRCK    20
                 active on the Auxiliary serial audio data line. Derived from the ADC serial port and equals Fs.
AUX_SCLK    21   Auxiliary Serial Clock (Output) - Serial clock for the Auxiliary serial audio interface.
                 Auxiliary Serial Input (Input) - Provides an additional serial input for two’s complement serial
AUX_SDIN    22
                 audio data. Used only in the TDM digital interface format.
AOUT1 +,- 26, 25
AOUT2 +,- 27, 28
AOUT3 +,- 30, 29
AOUT4 +,- 31, 32 Differential Analog Output (Output) - The full-scale analog output level is specified in the Ana-
AOUT5 +,- 34, 33 log Characteristics table. Each leg of the differential outputs may also be used single-ended.
AOUT6 +,- 36, 37
AOUT7 +,- 39, 38
AOUT8 +,- 40, 41
                 Mute Control (Output) - Used as a control for external mute circuits to prevent the clicks and
MUTEC      35
                 pops that can occur in any single supply system.
AGND      42, 56 Analog Ground (Input) - Ground reference for the analog section.
VQ         43    Quiescent Voltage (Output) - Filter connection for internal quiescent reference voltage.
                 Analog Power (Input) - Positive power supply for the analog section. See “Digital I/O Pin Char-
VA        44, 53
                 acteristics” on page 8.
AIN1 +,-  46, 45
                 Differential Analog Input (Input) - Signals are presented differentially or single-ended to the
AIN2 +,-  48, 47
                 Delta-Sigma modulators. The full-scale input level is specified in the Analog Characteristics
AIN3 +,-  50, 49
                 specification table.
AIN4 +,-  52, 51
                 Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling cir-
FILT+_DAC  54
                 cuits of the DAC.
                 Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling cir-
FILT+_ADC  55
                 cuits of the ADC.
          57, 58 Test In - This pin is an input used for test purposes only. It must be tied to ground for normal
TSTN
          59, 60 operation.
                 Interrupt (Output) - Signals either an ADC overflow condition has occurred in one or more of the
INT        61    ADC inputs, or a clocking error has occurred in the DAC/ADC as specified in the Interrupt regis-
                 ter.
SCL/CCLK   63    Serial Control Port Clock (Input) - Serial clock for the control port interface.
SDA/CDOUT  64    Serial Control Data I/O (Input/Output) - Input/Output for I²C data. Output for SPI data.
DS717F4                                                                                                           7


                                                                                                     CS42888
1.1     Digital I/O Pin Characteristics
        Various pins on the CS42888 are powered from separate power supply rails. The logic level for each input
        should adhere to the corresponding power rail and should not exceed the maximum ratings.
  Power     Pin Name         I/O                 Driver                                Receiver
   Rail
   VLC         RST         Input                     -                            1.8 V - 5.0 V, CMOS
            SCL/CCLK       Input                     -                   1.8 V - 5.0 V, CMOS, with Hysteresis
                           Input/
           SDA/CDOUT                1.8 V - 5.0 V, CMOS/Open Drain       1.8 V - 5.0 V, CMOS, with Hysteresis
                          Output
              AD0/CS       Input                     -                            1.8 V - 5.0 V, CMOS
             AD1/CDIN      Input                     -                            1.8 V - 5.0 V, CMOS
                INT       Output    1.8 V - 5.0 V, CMOS/Open Drain                           -
   VLS         MCLK         Input                    -                            1.8 V - 5.0 V, CMOS
                           Input/
            ADC_LRCK                      1.8 V - 5.0 V, CMOS                     1.8 V - 5.0 V, CMOS
                          Output
                           Input/
            ADC_SCLK                      1.8 V - 5.0 V, CMOS                     1.8 V - 5.0 V, CMOS
                          Output
                           Input/
         ADC_SDOUT1-2                     1.8 V - 5.0 V, CMOS                                -
                          Output
                           Input/
            DAC_LRCK                      1.8 V - 5.0 V, CMOS                     1.8 V - 5.0 V, CMOS
                          Output
                           Input/
            DAC_SCLK                      1.8 V - 5.0 V, CMOS                     1.8 V - 5.0 V, CMOS
                          Output
          DAC_SDIN1-4      Input                     -                            1.8 V - 5.0 V, CMOS
            AUX_LRCK      Output          1.8 V - 5.0 V, CMOS                                -
            AUX_SCLK      Output          1.8 V - 5.0 V, CMOS                                -
            AUX_SDIN       Input                     -                            1.8 V - 5.0 V, CMOS
    VA        MUTEC       Output          3.3 V - 5.0 V, CMOS                                -
                                             Table 1. I/O Power Rails
8                                                                                                       DS717F4


                                                                                                                                                                                 CS42888
2. TYPICAL CONNECTION DIAGRAM
              +3.3 V to +5 V                                                                                                                             +3.3 V to +5 V
                                                +    0.1 µF   0.01 µF                                             0.01 µF  0.1 µF     +
                                        10 µF                                                                                           10 µF
                                                                                                                  0.01 µF  0.1 µF
                                                    0.1 µF   0.01 µF
                                                                         6     24                  53       44
                                                                         VD    VD                    VA     VA
                                                                                                         AOUT1+   26
                                                                                                                  25         Analog Output Filter 2
                                                                                                         AOUT1-
                                                                                                                  27
                                                                                                         AOUT2+
                                                                                                                  28         Analog Output Filter2
                                                                                                         AOUT2-
                                                                                                         AOUT3+   30
                                                                    8
                                                                        VLS                                       29         Analog Output Filter 2
                                                                                                         AOUT3-
                                                             0.01 µF                                              31
                                                                                                         AOUT4+
                                                                                                                  32         Analog Output Filter 2
                                                                                                         AOUT4-
                                                                   22
                                                                      AUX_SDIN                                    34
                                          CS5341                   21 AUX_SCLK                           AOUT5+
                                             A/D                   20                                             33         Analog Output Filter 2
                                                                      AUX_LRCK                            AOUT5-
                                         Converter                                                                36
                                                                                                         AOUT6+
                                                                                                                  37         Analog Output Filter 2
                                                                                                          AOUT6-
                              CS8416                                                                     AOUT7+   39
                              Receiver                                                                            38         Analog Output Filter 2
                                                                                                          AOUT7-
               S/PDIF                                                                                             40
                                                                                                         AOUT8+
                                                optional                                                          41          Analog Output Filter 2
                                                                                                          AOUT8-
                                              connection
                OSC                 RMCK
                                                                                                                                      Mute
                                                                                                                  35
                                                                                                          MUTEC                       Drive
                                                                                                                                    (optional)
                                                                   10
                                                                      MCLK
                                                                    9
                                                                      ADC_SCLK
        +1.8 V                                                      5
                                                                      ADC_LRCK
      to +5.0 V                                                    13
                                                                      ADC_SDOUT1
                                                                   12                                              46
                                                                      ADC_SDOUT2                           AIN1+                    Input                     Analog Input 1
                                         Digital Audio                                                      AIN1-  45              Filter 1
                                           Processor               18
                                                                      DAC_SCLK
                                                                   19
                                                                      DAC_LRCK                             AIN2+   48
                                                                   17                                                               Input                     Analog Input 2
                                                                      DAC_SDIN1                             AIN2-  47              Filter 1
                                                                   16
                                                                      DAC_SDIN2
                                                                   15
                                                                      DAC_SDIN3
                                                                   14
                                                                      DAC_SDIN4                            AIN3+   50
                                                                                                                                    Input                     Analog Input 3
                                                                                                            AIN3-  49              Filter 1
                                                                   61
                                                                       INT
                                                                    3                                              52
                                                                      RST                                  AIN4+                    Input
                                        Micro-                                                                                                                Analog Input 4
                                                                   63
                                      Controller                      SCL/CCLK                              AIN4-  51              Filter 1
                                                                   64
                                                                      SDA/CDOUT
                                                                    2
                                                                      AD1/CDIN
                                                                    1
                                                                      AD0/CS
                                                         **       **
                                                2 k      2 k
                   +1.8 V                                           4
                                                                         VLC
                   to +5 V
                                                             0.1 µF
                           ** Resistors are required
                               for I2C control port                                                                43
                                     operation
                                                                                                               VQ
                                                                                                                   55
                                                                                                      FILT+_ADC
                                                                                                                   54
                                                                                                      FILT+_DAC
                                                                                                                              +                     +                      +
                                                                                                           AGND                             0.1 µF    100 µF
                                                                      DGND DGND DGND             AGND                 0.1 µF    100 µF                              0.1 µF      4.7 µF
                                                                           7      23     62       56       42
                                                                                                                           1. See the ADC Input Filter section in the Appendix.
                                                                             Connect DGND and AGND near CODEC
                                                                                                                           2. See the DAC Output Filter section in the Appendix.
                                                             Figure 1. Typical Connection Diagram
DS717F4                                                                                                                                                                                9


                                                                                                   CS42888
3. CHARACTERISTICS AND SPECIFICATIONS
RECOMMENDED OPERATING CONDITIONS
(AGND=DGND=0 V, all voltages with respect to ground.)
                           Parameters                             Symbol          Min         Max          Units
 DC Power Supply
 Analog                                                 (Note 1)     VA          3.14         5.25           V
 Digital                                                             VD          3.14         5.25           V
 Serial Audio Interface                                 (Note 2)    VLS          1.71         5.25           V
 Control Port Interface                                             VLC          1.71         5.25           V
 Ambient Temperature
 Commercial                                                -CQZ                   -10         +70           C
                                                                     TA
 Automotive                                                -DQZ                   -40         +105          C
ABSOLUTE MAXIMUM RATINGS
(AGND = DGND = 0 V; all voltages with respect to ground.)
                          Parameters                              Symbol          Min          Max         Units
 DC Power Supply                                         Analog      VA           -0.3         6.0            V
                                                          Digital    VD           -0.3         6.0            V
                                           Serial Port Interface    VLS           -0.3         6.0            V
                                          Control Port Interface    VLC           -0.3         6.0            V
 Input Current                                          (Note 3)     Iin            -          ±10          mA
 Analog Input Voltage                                   (Note 4)     VIN       AGND-0.7      VA+0.7           V
 Digital Input Voltage                     Serial Port Interface   VIND-S         -0.3      VLS+ 0.4          V
 (Note 4)                                 Control Port Interface   VIND-C         -0.3     VLC+ 0.4           V
 Ambient Operating Temperature                                       TA           -50         +125           °C
 (power applied)
 Storage Temperature                                                Tstg          -65         +150           °C
WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation
              is not guaranteed at these extremes.
Notes:
          1. Typical Analog input/output performance will slightly degrade at VA = 3.3 V.
          2. The ADC_SDOUT may not meet timing requirements in TDM, Double-Speed Mode.
          3. Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins will not cause
              SCR latch-up.
          4. The maximum over/under voltage is limited by the input current.
10                                                                                                      DS717F4


                                                                                                        CS42888
ANALOG INPUT CHARACTERISTICS (COMMERCIAL)
(Test Conditions (unless otherwise specified): TA = -10C to +70C; VD = VLS = VLC = 3.3 V±5%, VA = 5 V±5%;
Full-scale input sine wave: 1 kHz through the active input filter in Figure 25 on page 52 and Figure 26 on page 52;
Measurement Bandwidth is 10 Hz to 20 kHz.)
                                                       Differential                  Single-Ended
                   Parameter                    Min        Typ          Max      Min       Typ      Max      Unit
 Fs=48 kHz, 96 kHz, 192 kHz
 Dynamic Range                   A-weighted      99         105          -        96       102        -       dB
                                 unweighted      96         102          -        93        99        -       dB
                40 kHz bandwidth unweighted       -          99          -                  96        -       dB
 Total Harmonic Distortion + Noise     -1 dB      -         -98         -92        -       -95      -89       dB
 (Note 5)                             -20 dB      -         -82          -         -       -79        -       dB
                                      -60 dB      -         -42          -         -       -39        -       dB
               40 kHz bandwidth        -1 dB      -         -90          -         -       -90        -       dB
 ADC1-2 Interchannel Isolation                    -          90          -         -        90        -       dB
 DC Accuracy
 Interchannel Gain Mismatch                       -         0.1          -         -       0.1        -       dB
 Gain Drift                                       -        ±100          -         -      ±100        -     ppm/°C
 Analog Input
 Full-Scale Input Voltage                     1.06*VA 1.12*VA 1.18*VA 0.53*VA 0.56*VA 0.59*VA                Vpp
 Differential Input Impedance (Notes 6 & 8)      23          29         32                                    k
 Single-Ended Input Impedance
                                                  -           -          -        23        29       32       k
                               (Notes 7 & 8)
 Common Mode Rejection Ratio (CMRR)               -          82          -         -         -        -       dB
DS717F4                                                                                                           11


                                                                                                        CS42888
ANALOG INPUT CHARACTERISTICS (AUTOMOTIVE)
(Test Conditions (unless otherwise specified): TA = -40C to +85C; VD = VLS = VLC = 3.3 V±5%, VA = 5 V±5%;
Full-scale input sine wave: 1 kHz through the active input filter in Figure 25 on page 52 and Figure 26 on page 52;
Measurement Bandwidth is 10 Hz to 20 kHz.)
                                                        Differential                 Single-Ended
                   Parameter                     Min        Typ         Max      Min       Typ      Max      Unit
 Fs=48 kHz, 96 kHz, 192 kHz
 Dynamic Range                   A-weighted        97        105          -       94       102        -       dB
                                 unweighted        94        102          -       91        99        -       dB
                40 kHz bandwidth unweighted         -         99          -        -        96        -       dB
 Total Harmonic Distortion + Noise       -1 dB      -        -98        -90        -       -95      -87       dB
 (Note 5)                              -20 dB       -        -82          -        -       -79        -       dB
                                       -60 dB       -        -42          -        -       -39        -       dB
               40 kHz bandwidth          -1 dB      -        -87          -        -       -87        -       dB
 ADC1-2 Interchannel Isolation                      -        90           -        -        90        -       dB
 DC Accuracy
 Interchannel Gain Mismatch                         -        0.1          -        -       0.1        -       dB
 Gain Drift                                         -       ±100          -        -      ±100        -     ppm/°C
 Analog Input
 Full-Scale Input Voltage                       1.04*VA 1.12*VA 1.20*VA 0.52*VA 0.56*VA 0.60*VA              Vpp
 Differential Input Impedance (Notes 6 & 8)        23         29         32                                   k
 Single-Ended Input Impedance
                                                    -          -          -       23        29       32       k
                               (Notes 7 & 8)
 Common Mode Rejection Ratio (CMRR)                 -        82           -        -         -        -       dB
Notes:
         5. Referred to the typical full-scale voltage.
         6. Measured between AINx+ and AINx-.
         7. Measured between AINxx and AGND.
         8. The input impedance scales inversely proportionate to the sample rate of the ADC modulator.
12                                                                                                         DS717F4


                                                                                                       CS42888
ADC DIGITAL FILTER CHARACTERISTICS
                            Parameter (Notes 9, 10)                                Min      Typ      Max      Unit
Single-Speed Mode (Note 10)
Passband (Frequency Response)                                to -0.1 dB corner      0         -     0.4896     Fs
Passband Ripple                                                                     -         -      0.08      dB
Stopband                                                                         0.5688       -        -       Fs
Stopband Attenuation                                                               70         -        -       dB
Total Group Delay                                                                   -      12/Fs       -        s
Double-Speed Mode (Note 10)
Passband (Frequency Response)                                to -0.1 dB corner      0         -     0.4896     Fs
Passband Ripple                                                                     -         -      0.16      dB
Stopband                                                                         0.5604       -        -       Fs
Stopband Attenuation                                                               69         -        -       dB
Total Group Delay                                                                   -       9/Fs       -        s
Quad-Speed Mode (Note 10)
Passband (Frequency Response)                                to -0.1 dB corner      0         -     0.2604     Fs
Passband Ripple                                                                     -         -      0.16      dB
Stopband                                                                         0.5000       -        -       Fs
Stopband Attenuation                                                               60         -        -       dB
Total Group Delay                                                                   -       5/Fs       -        s
High-Pass Filter Characteristics
Frequency Response           -3.0 dB                                                -         1        -       Hz
                             -0.13 dB                                                        20        -       Hz
Phase Deviation              @ 20 Hz                                                -        10        -      Deg
Passband Ripple                                                                     -         -        0       dB
Filter Settling Time                                                                -     105/Fs       0        s
Notes:
        9. Filter response is guaranteed by design.
        10. Response is clock-dependent and will scale with Fs. Note that the response plots (Figures 31 to 42) have
              been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.
DS717F4                                                                                                           13


                                                                                                      CS42888
ANALOG OUTPUT CHARACTERISTICS (COMMERCIAL)
(Test Conditions (unless otherwise specified): TA = -10C to +70C; VD = VLS = VLC = 3.3 V±5%, VA = 5 V±5%;
Full-scale 997 Hz output sine wave (see Note 12) into passive filter in Figure 31 on page 55 and active filter in Fig-
ure 31 on page 55; Measurement Bandwidth is 10 Hz to 20 kHz.)
                                                 Differential                      Single-Ended
              Parameter                   Min         Typ      Max            Min       Typ      Max          Unit
 Fs = 48 kHz, 96 kHz, 192 kHz
 Dynamic Range
 18 to 24-Bit             A-weighted      102         108          -          99        105         -          dB
                          unweighted       99         105          -          96        102         -          dB
 16-Bit                   A-weighted        -          99          -           -         96         -          dB
                          unweighted        -          96          -           -         93         -          dB
 Total Harmonic Distortion + Noise
 18 to 24-Bit                    0 dB       -         -98         -92          -        -95       -89          dB
                               -20 dB       -         -85          -           -        -82         -          dB
                               -60 dB       -         -45          -           -        -42         -          dB
 16-Bit                          0 dB       -         -93          -           -        -90         -          dB
                               -20 dB       -         -76          -           -        -73         -          dB
                               -60 dB       -         -36                      -        -33         -          dB
 Interchannel Isolation       (1 kHz)       -         100          -           -        100         -          dB
 Analog Output
 Full-Scale Output                    1.235•VA     1.300•VA 1.365•VA 0.618•VA 0.650•VA 0.683•VA               Vpp
 Interchannel Gain Mismatch                 -         0.1        0.25          -        0.1       0.25         dB
 Gain Drift                                 -        ±100          -           -       ±100         -       ppm/°C
 Output Impedance                           -         100          -           -        100         -           
 DC Current draw from an AOUT pin           -           -         10           -          -        10          A
                            (Note 11)
 AC-Load Resistance (RL) (Note 13)          3           -          -           3          -         -          k
 Load Capacitance (CL)      (Note 13)       -           -         100          -          -       100          pF
14                                                                                                         DS717F4


                                                                                                        CS42888
ANALOG OUTPUT CHARACTERISTICS (AUTOMOTIVE)
(Test Conditions (unless otherwise specified): TA = -40C to +85C; VD = VLS = VLC = 3.3 V±5%, VA = 5 V±5%;
Full-scale 997 Hz output sine wave (see Note 12) in Figure 31 on page 55 and Figure 31 on page 55; Measure-
ment Bandwidth is 10 Hz to 20 kHz.)
                                                    Differential                    Single-Ended
               Parameter                     Min         Typ      Max         Min        Typ       Max          Unit
 Fs = 48 kHz, 96 kHz, 192 kHz
 Dynamic Range
 18 to 24-Bit                A-weighted      100         108          -       97         105          -          dB
                             unweighted       97         105          -       94         102          -          dB
 16-Bit                      A-weighted        -          99          -        -          96          -          dB
                             unweighted        -          96          -        -          93          -          dB
 Total Harmonic Distortion + Noise
 18 to 24-Bit                       0 dB       -         -98        -90        -         -95        -87          dB
                                  -20 dB       -         -85          -        -         -82          -          dB
                                  -60 dB       -         -45          -        -         -42          -          dB
 16-Bit                             0 dB       -         -93          -        -         -90          -          dB
                                  -20 dB       -         -76          -        -         -73          -          dB
                                  -60 dB       -         -36          -        -         -33          -          dB
 Interchannel Isolation          (1 kHz)       -         100          -        -         100          -          dB
 Analog Output
 Full-Scale Output                        1.210•VA    1.300•VA 1.392•VA 0.605•VA 0.650•VA 0.696•VA              Vpp
 Interchannel Gain Mismatch                    -         0.1       0.25        -         0.1       0.25          dB
 Gain Drift                                    -        ±100          -        -        ±100          -       ppm/°C
 Output Impedance                              -         100          -        -         100          -           
 DC Current draw from an AOUT pin              -           -         10        -           -         10          A
                               (Note 11)
 AC-Load Resistance (RL) (Note 13)             3           -          -        3           -          -          k
 Load Capacitance (CL)         (Note 13)       -           -        100        -           -        100          pF
Notes:
        11. Guaranteed by design. The DC current draw represents the allowed current draw from the AOUT pin
              due to typical leakage through the electrolytic DC-blocking capacitors.
        12. One LSB of triangular PDF dither is added to data.
        13. Guaranteed by design. See Figure 2. RL and CL reflect the recommended minimum resistance and
              maximum capacitance required for the internal op-amp's stability and signal integrity. In this circuit to-
              pology, CL will effectively move the dominant pole of the two-pole amp in the output stage. Increasing
              this value beyond the recommended 100 pF can cause the internal op-amp to become unstable. See
              “External Filters” on page 52 for a recommended output filter.
DS717F4                                                                                                              15


                                                                                                                            CS42888
                                                                                125
                                                  Capacitive Load -- C L (pF)
                                                                                100
     DAC1-4        3.3 µF                                                       75
                   +                     Analog
         AOUTxx                          Output
                                                                                50                      Safe Operating
                            RL      CL                                                                      Region
                                                                                25
      AGND
                                                                                  2.5    5         10             15           20
                                                                                     3         Resistive Load -- RL (k )
 Figure 2. Output Test Circuit for Maximum Load                                          Figure 3. Maximum Loading
16                                                                                                                           DS717F4


                                                                                                       CS42888
COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE
                      Parameter (Notes 9, 14)                               Min        Typ            Max     Unit
Single-Speed Mode
Passband (Frequency Response)                        to -0.05 dB corner       0          -          0.4780      Fs
                                                         to -3 dB corner      0          -          0.4996      Fs
Frequency Response 10 Hz to 20 kHz                                          -0.2         -           +0.08     dB
StopBand                                                                   0.5465        -             -        Fs
StopBand Attenuation                                           (Note 15)     50          -             -       dB
Group Delay                                                                   -       10/Fs            -         s
De-emphasis Error (Note 16)                                 Fs = 32 kHz       -          -          +1.5/+0    dB
                                                          Fs = 44.1 kHz       -          -       +0.05/-0.25 dB
                                                            Fs = 48 kHz       -          -         -0.2/-0.4   dB
Double-Speed Mode
Passband (Frequency Response)                         to -0.1 dB corner       0          -          0.4650      Fs
                                                         to -3 dB corner      0          -          0.4982      Fs
Frequency Response 10 Hz to 20 kHz                                          -0.2         -           +0.7      dB
StopBand                                                                   0.5770        -             -        Fs
StopBand Attenuation                                           (Note 15)     55          -             -       dB
Group Delay                                                                   -        5/Fs            -         s
Quad-Speed Mode
Passband (Frequency Response)                         to -0.1 dB corner       0          -           0.397      Fs
                                                         to -3 dB corner      0          -           0.476      Fs
Frequency Response 10 Hz to 20 kHz                                          -0.2         -           +0.05     dB
StopBand                                                                     0.7         -             -        Fs
StopBand Attenuation                                           (Note 15)     51          -             -       dB
Group Delay                                                                   -       2.5/Fs           -         s
Notes:
       14. Response is clock-dependent and will scale with Fs. Note that the response plots (Figures 43 to 54) have
           been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.
       15. Single- and Double-Speed Mode Measurement Bandwidth is from Stopband to 3 Fs.
           Quad-Speed Mode Measurement Bandwidth is from Stopband to 1.34 Fs.
       16. De-emphasis is only available in Single-Speed Mode.
DS717F4                                                                                                           17


                                                                                                                           CS42888
SWITCHING SPECIFICATIONS - ADC/DAC PORT
(Inputs: Logic 0 = DGND, Logic 1 = VLS, ADC_SDOUT CLOAD = 15 pF.)
                      Parameters (Note 21)                                   Symbol      Min                   Max               Units
 Slave Mode
 RST pin Low Pulse Width                                    (Note 17)                       1                      -               ms
 MCLK Frequency                                                                         0.512                    50               MHz
 MCLK Duty Cycle                                            (Note 18)                      45                    55                  %
 Input Sample Rate (LRCK)                         Single-Speed Mode               Fs        4                    50                kHz
                                       Double-Speed Mode (Note 19)                Fs       50                   100                kHz
                                        Quad-Speed Mode (Note 20)                 Fs     100                    200                kHz
 LRCK Duty Cycle                                                                           45                    55                 %
 SCLK Duty Cycle                                                                           45                    55                  %
 SCLK High Time                                                                tsckh        8                      -                ns
 SCLK Low Time                                                                 tsckl        8                      -                ns
                                                                                 tfss       5                      -                ns
 LRCK Rising Edge to SCLK Rising Edge
                                                                               tlcks
 SCLK Rising Edge to LRCK Falling Edge                                          tfsh       16                      -                ns
 SCLK Falling Edge to ADC_SDOUT Output Valid                                    tdpd         -                   35                 ns
 DAC_SDIN Setup Time Before SCLK Rising Edge                                     tds        3                      -                ns
 DAC_SDIN Hold Time After SCLK Rising Edge                                       tdh        5                      -                ns
 DAC_SDIN Hold Time After SCLK Rising Edge                                      tdh1        5                      -                ns
 ADC_SDOUT Hold Time After SCLK Rising Edge                                     tdh2       10                      -                ns
 ADC_SDOUT Valid Before SCLK Rising Edge                                       tdval       15                      -                ns
 Master Mode
 Output Sample Rate (LRCK)                           All Speed Modes              Fs         -         MCLK / 256                  kHz
 LRCK Duty Cycle                                                                           45                    55                 %
 SCLK Frequency                                                                              -              64 x Fs               MHz
 SCLK Duty Cycle                                                                           45                    55                  %
 LRCK Edge to SCLK Rising Edge                                                 tlcks         -                     5                ns
 SCLK Falling Edge to ADC_SDOUT Output Valid                                    tdpd         -                   35                 ns
 DAC_SDIN Setup Time Before SCLK Rising Edge                                     tds        3                      -                ns
 DAC_SDIN Hold Time After SCLK Rising Edge                                      tdh1        5                      -                ns
    LRCK                                                          LRCK
                                                                   (input)
                         tlcks    tsckh     tsckl                                        tfsh
                                                                              tfss                       tsckh           tsckl
    SCLK                                                          SCLK
                                                                   (input)
                              tds  tdh
                                                                                                tds           tdh1
   DAC_SDINx                        MSB           MSB-1
                                                              DAC_SDIN1                                    MSB                 MSB-1
                    tdpd
                                                                                                    tdh2             tdval
   ADC_SDOUTx                       MSB           MSB-1
                                                            ADC_SDOUT1                    MSB                        MSB-1
Figure 4. Serial Audio Interface Slave Mode Timing                         Figure 5. TDM Serial Audio Interface Timing
18                                                                                                                             DS717F4


                                                                                                          CS42888
Notes:
       17. After powering up the CS42888, RST should be held low after the power supplies and clocks are settled.
       18. See Table 10 on page 42 and Table 11 on page 43 for suggested MCLK frequencies.
       19. When operating in TDM interface format, VLS is limited to nominal 2.5 V to 5.0 V operation only.
       20. ADC - I²S, Left-Justified, Right-Justified interface formats only. DAC - I²S, Left-Justified, Right-Justified
           and Time Division Multiplexed interface formats only.
       21. “LRCK” and “SCLK” shall refer to the ADC and DAC left/right clock and serial clock, respectively.
                          LRCK
                                                       tlcks
                           SCLK
                                                            tds tdh
                          DAC_SDINx                                 MSB          MSB-1
                                                  tdpd
                          ADC_SDOUTx                                MSB          MSB-1
                            Figure 6. Serial Audio Interface Master Mode Timing
DS717F4                                                                                                               19


                                                                                               CS42888
SWITCHING CHARACTERISTICS - AUX PORT
(Inputs: Logic 0 = DGND, Logic 1 = VLS.)
                        Parameters                            Symbol          Min          Max     Units
 Master Mode
 Output Sample Rate (AUX_LRCK)              All Speed Modes        Fs          -        ADC_LRCK    kHz
 AUX_SCLK Frequency                                                            -       64·ADC_LRCK  kHz
 AUX_SCLK Duty Cycle                                                          45            55       %
 AUX_LRCK Edge to SCLK Rising Edge                                tlcks        -             5       ns
 AUX_SDIN Setup Time Before SCLK Rising Edge                       tds         3             -       ns
 AUX_SDIN Hold Time After SCLK Rising Edge                         tdh         5             -       ns
                      AUX_LRCK
                                                 tlcks     tsckh        tsckl
                      AUX_SCLK
                                                      tds       tdh
                      AUX_SDIN                               MSB                 MSB-1
                           Figure 7. Serial Audio Interface Slave Mode Timing
20                                                                                               DS717F4


                                                                                                                    CS42888
SWITCHING SPECIFICATIONS - CONTROL PORT - I²C MODE
(VLC = 1.8 V - 5.0 V, VLS = VD = 3.3 V, VA = 5.0 V; Inputs: Logic 0 = DGND, Logic 1 = VLC, SDA CL = 30 pF)
                              Parameter                            Symbol               Min                 Max               Unit
 SCL Clock Frequency                                                   fscl                -                 100              kHz
 RST Rising Edge to Start                                              tirs             500                   -                ns
 Bus Free Time Between Transmissions                                  tbuf              4.7                   -                µs
 Start Condition Hold Time (prior to first clock pulse)              thdst              4.0                   -                µs
 Clock Low time                                                       tlow              4.7                   -                µs
 Clock High Time                                                     thigh              4.0                   -                µs
 Setup Time for Repeated Start Condition                             tsust              4.7                   -                µs
 SDA Hold Time from SCL Falling                          (Note 22)    thdd                0                   -                µs
 SDA Setup time to SCL Rising                                         tsud              250                   -                ns
 Rise Time of SCL and SDA                                (Note 23)      trc                -                  1                µs
 Fall Time SCL and SDA                                   (Note 23)      tfc                -                 300               ns
 Setup Time for Stop Condition                                       tsusp              4.7                   -                µs
 Acknowledge Delay from SCL Falling                                   tack              300                 1000               ns
Notes:
         22. Data must be held for sufficient time to bridge the transition time, tfc, of SCL.
         23. Guaranteed by design.
    RST
               t
                  irs
                                                                              R e p e ate d
            Stop        Start                                                    Sta rt                              Stop
                                                                                             t rd               t fd
    SDA
                 t           t              t                                           t              t fc
                    buf          hdst         high                                         hdst                         t susp
     SCL
                               t      t            t sud   t ack               t sust             t rc
                                 lo w   hdd
                                        Figure 8. Control Port Timing - I²C Format
DS717F4                                                                                                                           21


                                                                                                   CS42888
SWITCHING SPECIFICATIONS - CONTROL PORT - SPI FORMAT
(VLC = 1.8 V - 5.0 V, VLS = VD = 3.3 V, VA = 5.0 V; Inputs: Logic 0 = DGND, Logic 1 = VLC, CDOUT CL = 30 pF)
                           Parameter                                  Symbol         Min       Max    Units
 CCLK Clock Frequency                                                   fsck          0        6.0    MHz
 RST Rising Edge to CS Falling                                          tsrs         20         -      ns
 CS Falling to CCLK Edge                                                tcss         20         -      ns
 CS High Time Between Transmissions                                     tcsh         1.0        -      s
 CCLK Low Time                                                           tscl        66         -      ns
 CCLK High Time                                                         tsch         66         -      ns
 CDIN to CCLK Rising Setup Time                                         tdsu         40         -      ns
 CCLK Rising to DATA Hold Time                          (Note 24)        tdh         15         -      ns
 CCLK Falling to CDOUT Stable                                            tpd          -        50      ns
 Rise Time of CDOUT                                                      tr1          -        25      ns
 Fall Time of CDOUT                                                       tf1         -        25      ns
 Rise Time of CCLK and CDIN                             (Note 25)        tr2          -        100     ns
 Fall Time of CCLK and CDIN                             (Note 25)         tf2         -        100     ns
Notes:
         24. Data must be held for sufficient time to bridge the transition time of CCLK.
         25. For fsck <1 MHz.
                         RST    tsrs
                          CS
                                                                                          tcsh
                                     tcss  tsch        tscl
                                                                              tr2
                       CCLK
                                                                    tf2
                                                         tdsu   tdh
                        CDIN                                MSB
                                                  tpd
                                                            MSB
                      CDOUT
                                    Figure 9. Control Port Timing - SPI Format
22                                                                                                   DS717F4


                                                                                                           CS42888
DC ELECTRICAL CHARACTERISTICS
(AGND = 0 V; all voltages with respect to ground.)
                             Parameters                                    Symbol       Min    Typ   Max     Units
 Normal Operation (Note 26)
 Power Supply Current                                       VA = 5.0 V         IA        -      80     -      mA
                                            VLS = VLC = VD = 3.3 V            IDT        -     60.6    -      mA
                                                              (Note 27)
 Power Dissipation                                   All Supplies = 5 V                  -     600    850     mW
 Power Supply Rejection Ratio                                    1 kHz       PSRR        -      60     -      dB
 (Note 28)                                                       60 Hz                   -      40     -      dB
 Power-Down Mode (Note 29)
 Power Dissipation                            All Supplies = VA = 5 V                    -     1.25    -      mW
 VQ Characteristics
 Nominal Voltage                                                                         -   0.5•VA    -       V
 Output Impedance                                                                        -      23     -      k
 DC Current Source/Sink (Note 30)                                                        -       -    10      A
 FILT+_ADC Nominal Voltage                                                               -      VA     -       V
 FILT+_DAC Nominal Voltage                                                               -      VA     -       V
Notes:
        26. Normal operation is defined as RST = HI with a 997 Hz, 0 dBFS input to the DAC and AUX port, and a
             1 kHz, -1 dB analog input to the ADC port sampled at the highest Fs for each speed mode. DAC outputs
             are open, unless otherwise specified.
        27. IDT measured with no external loading on pin 64 (SDA).
        28. Valid with the recommended capacitor values on FILT+ and VQ. Increasing the capacitance will also
             increase the PSRR.
        29. Power-Down Mode is defined as RST = LO with all clocks and data lines held static and no analog input.
        30. Guaranteed by design. The DC current draw represents the allowed current draw from the VQ pin due
             to typical leakage through the electrolytic de-coupling capacitors.
DIGITAL INTERFACE SPECIFICATIONS & CHARACTERISTICS
                      Parameters (Note 31)                           Symbol         Min       Typ      Max     Units
 High-Level Output Voltage at Io=2 mA                    Serial Port              VLS-1.0       -         -      V
                                                        Control Port    VOH       VLC-1.0       -         -      V
                                                           MUTEC                   VA-1.0       -         -      V
 Low-Level Output Voltage at Io=2 mA                     Serial Port                  -         -       0.4      V
                                                        Control Port    VOL           -         -       0.4      V
                                                           MUTEC                      -         -       0.4      V
 High-Level Input Voltage                                Serial Port              0.7xVLS       -         -      V
                                                        Control Port    VIH       0.7xVLC       -         -      V
 Low-Level Input Voltage                                 Serial Port                  -         -    0.2xVLS     V
                                                        Control Port    VIL           -         -    0.2xVLC     V
 Leakage Current                                                         Iin          -         -      ±10      A
 Input Capacitance (Note 23)                                                          -         -        10     pF
 MUTEC Drive Current                                                                  -         3         -     mA
Notes:
        31. See “Digital I/O Pin Characteristics” on page 8 for serial and control port power rails.
DS717F4                                                                                                            23


                                                                                                       CS42888
4. APPLICATIONS
4.1   Overview
      The CS42888 is a highly integrated mixed signal 24-bit audio CODEC comprised of 4 analog-to-digital con-
      verters (ADC) implemented using multi-bit delta-sigma techniques and 8 digital-to-analog converters (DAC)
      also implemented using multi-bit delta-sigma techniques.
      Other functions integrated within the CODEC include independent digital volume controls for each DAC, dig-
      ital de-emphasis filters for the DAC, digital volume control with gain on each ADC channel, ADC high-pass
      filters, an on-chip voltage reference, and Popguard technology that minimizes the effects of output tran-
      sients on power-up and power-down.
      All serial data is transmitted through two independent serial ports: the DAC serial port and the ADC serial
      port. Each serial port can be configured independently to operate at different sample and clock rates, but
      both must run synchronous to each other.
      The serial audio interface ports allow up to 8 DAC channels and 6 ADC channels in a Time-Division Multi-
      plexed (TDM) interface format. In the One-Line Mode (OLM) interface format, the CS42888 will allow up to
      6 ADC channels on one data line and up to 8 DAC channels on 2 data lines.
      The CS42888 features an Auxiliary Port used to accommodate an additional two channels of PCM data on
      the ADC_SDOUT data line in the TDM digital interface format. See “AUX Port Digital Interface Formats” on
      page 33 for details.
      The CS42888 operates in one of three oversampling modes based on the input sample rate. When operat-
      ing the CODEC as a slave, mode selection is determined automatically based on the MCLK frequency set-
      ting. When operating as a master, mode selection is determined by the ADC and DAC FM bits in register
      “Functional Mode (Address 03h)” on page 42. Single-Speed Mode (SSM) supports input sample rates up
      to 50 kHz and uses a 128x oversampling ratio. Double-Speed Mode (DSM) supports input sample rates up
      to 100 kHz and uses an oversampling ratio of 64x. Quad-Speed Mode (QSM) supports input sample rates
      up to 200 kHz and uses an oversampling ratio of 32x (Note: QSM for the ADC is only supported in the I²S,
      Left-Justified, Right-Justified interface formats. QSM for the DAC is supported in the I²S, Left-Justified,
      Right-Justified and Time Division Multiplexed interface formats).
      All functions can be configured through software via a serial control port operable in SPI Mode or in I²C
      Mode.
      Figure 2 on page 16 shows the recommended connections for the CS42888. See “Register Description” on
      page 40 for the default register settings and options.
4.2   Analog Inputs
4.2.1     Line-Level Inputs
          AINx+ and AINx- are the line-level differential analog inputs internally biased to VQ, approximately VA/2.
          Figure 10 on page 25 shows the full-scale analog input levels. The CS42888 also accommodates sin-
          gle-ended signals on all inputs, AIN1-AIN4. See “ADC Input Filter” on page 52 for the recommended input
          filters.
          For single-ended operation on ADC1-ADC2 (AIN1 to AIN4), the ADCx_SINGLE bit in the register “ADC
          Control & DAC De-Emphasis (Address 05h)” on page 44 must be set appropriately (see Figure 26 on
          page 52 for required external components).
          The gain/attenuation of the signal can be adjusted for each AINx independently through the “AINX Volume
          Control (Address 11h-14h)” on page 48.
24                                                                                                        DS717F4


                                                                                                        CS42888
        The ADC output data is in 2’s complement binary format. For differential inputs above positive full scale
        or below negative full scale, the ADC will output 7FFFFFH or 800000H, respectively, and cause the ADC
        Overflow bit in the register “Status (Address 19h) (Read Only)” on page 49 to be set to a ‘1’. For sin-
        gle-ended inputs, the analog input level must remain at or below full scale to avoid wraparound of the re-
        sulting ADC codes. The ADC Overflow bit is reserved in single-ended mode.
                                                                                           5.0 V
                            3.9 V                                                     VA
                                  2.5 V                                         AINx+
                            1.1 V
                            3.9 V
                                  2.5 V                                         AINx-
                            1.1 V
                                          Full-Scale Differential Input Level =
                                        (AINx+) - (AINx-) = 5.6 VPP = 1.98 VRMS
                                                     Figure 10. Full-Scale Input
4.2.2   High-Pass Filter and DC Offset Calibration
        The high-pass filter continuously subtracts a measure of the DC offset from the output of the decimation
        filter. If the high-pass filter is disabled during normal operation, the current value of the DC offset for the
        corresponding channel is frozen and this DC offset will continue to be subtracted from the conversion re-
        sult. This feature makes it possible to perform a system DC offset calibration by:
        1. Running the CS42888 with the high-pass filter enabled until the filter settles. See the Digital Filter
              Characteristics for filter settling time.
        2. Disabling the high-pass filter and freezing the stored DC offset.
        The high-pass filter for ADC1/ADC2 can be enabled and disabled. The high-pass filters are controlled us-
        ing the HPF_FREEZE bit in the register “ADC Control & DAC De-Emphasis (Address 05h)” on page 44.
4.3   Analog Outputs
4.3.1   Initialization
        The initialization and Power-Down sequence flow chart is shown in Figure 11 on page 26. The CS42888
        enters a power-down state upon initial power-up. The interpolation and decimation filters, delta-sigma
        modulators and control port registers are reset. The internal voltage reference, multi-bit digital-to-analog
        and analog-to-digital converters and switched-capacitor low-pass filters are powered down.
        The device remains in the power-down state until the RST pin is brought high. The control port is acces-
        sible once RST is high, and the desired register settings can be loaded per the interface descriptions in
        the “Control Port Description and Timing” on page 33.
        VQ will quickly charge to VA/2 upon initial power up. Once MCLK is valid and the PDN bit is set to ‘0’b,
        the internal voltage reference, FILT+_ADC and FILT+_DAC, will ramp up to approximately VA. Power is
        applied to the D/A converters and switched-capacitor filters, and the analog outputs are clamped to the
        quiescent voltage, VQ. Once LRCK is valid, MCLK occurrences are counted over one LRCK period to
DS717F4                                                                                                              25


                                                                                                                                                                                       CS42888
                 determine the MCLK/LRCK frequency ratio. After an approximate 2000 sample period delay, normal op-
                 eration begins.
                                                                      No Power
                                                                 1. VQ = ?                                                                                                   Power-Down Mode
                                                                 2. Aout bias = ?                                                                                    1. VQ = 0 V.
                                                                 3. No audio signal                                                                      Yes         2. Aout bias = VQ.
                                                                                                                                      PDN bit = '1'b?
                                                                 generated.                                                                                          3. No audio signal generated.
                                                                                                                                                                     4. Control Port Registers retain
                                                                                                                                                                     settings.
                                                                                                                                                No
                                                         Power-Down (Power Applied)
                                                        1. VQ = VA/2 V.                                                                                   PopGuard®
                                                        2. Aout = VQ.
                                                        3. No audio signal generated.                                                Power-Up Ramp                          Power-Down Ramp
                                                        4. Control Port Registers reset                                          1. VQ ramp up to VA/2.                 1. VQ ramp down to 0 V.
                                                        to default.                                                              2. Aout bias = VQ.                     2. Aout bias = VQ.
                                                                                                                                       400 ms delay                             250 ms delay
                                                                     RST = Low?       Yes
                                                                            No
                                                                    Control Port
                                                                       Active
                                                                                                                                  Sub-Clocks Applied
                                                                                                                                  1. LRCK valid.
                                                                                                                                  2. SCLK valid.
                                                                                                                                  3. Audio samples
                                                                                                                                  processed.
                                                        No           Control Port        Yes
                                                                  Access Detected?
                                                                                                                               No
                                                                                                                                           Valid
                                    Hardware Mode not supported.                                                                       MCLK/LRCK
                                                                                   Software Mode
                                       Codec will power up in an                                                                          Ratio?
                                                                                  Registers setup to
                                     unknown state once all clocks
                                                                                   desired settings.
                                         and data are valid. It is
                                      recommended that the user                                                                                Yes
                                       setup up the codec via the
     No Power Transition              control port before applying
  1. VQ = 0 V.                                   MCLK.                                               No
  2. Aout bias = VQ.
                                                                                     Valid MCLK
  3. Audible pops.
                                                                                      Applied?
                                                                                                                                     2000 LRCK delay
                   Power-Down Transition                                                     Yes
                  1. VQ = VA/2 V.
                  2. Aout bias = VQ.
                  3. Audible pops.
                                                                                                          RST = Low                 Normal Operation                    PDN bit set
                                                                                                                    1. VQ = VA/2.                                       to '1'b
                                                                                                                    2. Aout bias = VQ.
                                                                                            ERROR: Power removed    3. Audio signal generated per register settings.
                                                                                  ERROR: MCLK/LRCK ratio change
                                                                                                                                                 ERROR: MCLK removed
                                                          Analog Output Mute                                                                      Analog Output Freeze
                                               1. VQ = VA/2.                                                                            1. VQ = VA/2.
                                               2. Aout bias = VQ.                                                                       2. Aout bias = VQ + last audio sample.
                                               3. DAC outputs muted.                                                                    3. DAC Modulators stop operation.
                                               4. No audio signal generated.                                                            4. Audible pops.
                                                        Figure 11. Audio Output Initialization Flow Chart
26                                                                                                                                                                                            DS717F4


                                                                                                      CS42888
4.3.2   Output Transient Control
        The CS42888 uses Popguard technology to minimize the effects of output transients during power-up and
        power-down. This technique eliminates the audio transients commonly produced by single-ended sin-
        gle-supply converters when it is implemented with external DC-blocking capacitors connected in series
        with the audio outputs. To make best use of this feature, it is necessary to understand its operation. See
        “Popguard” on page 27 for details.
        A Mute Control pin is also available for use with an optional mute circuit to mask output transients on the
        analog outputs. See “Mute Control” on page 27 for details.
        When changing clock ratio or sample rate, it is recommended that zero data (or near zero data) be present
        on DAC_SDINx for at least 10 LRCK samples before the change is made. During the clocking change,
        the DAC outputs will always be in a zero-data state. If no zero audio is present at the time of switching, a
        slight click or pop may be heard as the DAC output automatically goes to its zero-data state.
4.3.3   Popguard
        4.3.3.1      Power-Up
        When the device is initially powered up, the audio outputs, AOUTxx, are clamped to VQ which is initially
        low. After the RST pin is brought high and MCLK is applied, the outputs begin to ramp with VQ towards
        the nominal quiescent voltage. This ramp takes approximately 400 ms to complete. The gradual voltage
        ramping allows time for the external DC-blocking capacitors to charge to VQ, effectively blocking the qui-
        escent DC voltage. Once valid DAC_LRCK, DAC_SCLK and DAC_SDINx are applied, audio output be-
        gins approximately 2000 sample periods later.
        4.3.3.2      Power-Down
        To prevent audio transients at power-down, the DC-blocking capacitors must fully discharge before turn-
        ing off the power. In order to do this, the PDN bit in register “Power Control (Address 02h)” on page 41
        must be set to ‘1’ for a period of about 250 ms before removing power. During this time, voltage on VQ
        and the audio outputs discharge gradually to AGND. If power is removed before this 250 ms time period
        has passed, a transient will occur when the VA supply drops below that of VQ. There is no minimum time
        for a power cycle. Power may be re-applied at any time.
4.3.4   Mute Control
        The Mute Control pin, MUTEC, is typically connected to an external mute control circuit. The use of ex-
        ternal mute circuits is not mandatory, but may be desired for designs requiring the absolute minimum in
        extraneous clicks and pops.
        MUTEC is in high-impedance mode during power up or when the CS42888 is in Power-Down Mode by
        setting the PDN bit in the register “Power Control (Address 02h)” on page 41 to a ‘1’. Once out of Pow-
        er-Down Mode, the pin can be controlled by the user via the control port (see “MUTEC Pin Control (Ad-
        dress 1Bh)” on page 50) or automatically asserted to the active state when zero data is present on all DAC
        inputs, when all DAC outputs are muted, or when serial port clock errors occur.
        To prevent large transients on the output, it is recommended to mute the DAC outputs before the Mute
        Control pin is asserted.
DS717F4                                                                                                          27


                                                                                                            CS42888
4.3.5 Line-Level Outputs and Filtering
      The CS42888 contains on-chip buffer amplifiers capable of producing line-level differential as well as sin-
      gle-ended outputs on AOUT1-AOUT8. These amplifiers are biased to a quiescent DC level of approxi-
      mately VQ.
      The delta-sigma conversion process produces high-frequency noise beyond the audio passband, most of
      which is removed by the on-chip analog filters. The remaining out-of-band noise can be attenuated using
      an off-chip low-pass filter.
      See “DAC Output Filter” on page 54 for recommended output filter. The active filter configuration accounts
      for the normally differing AC loads on the AOUTx+ and AOUTx- differential output pins. Also shown is a
      passive filter configuration which minimizes costs and the number of components.
      Figure 12 shows the full-scale analog output levels. All outputs are internally biased to VQ, approximately
      VA/2.
                          5.0 V
                                VA                                                                  4.125 V
                                       AOUTx+                                                 2.5 V
                                                                                                    0.875 V
                                                                                                    4.125 V
                                        AOUTx-                                                2.5 V
                                                                                                    0.875 V
                                                       Full-Scale Differential Output Level =
                                                     (AOUTx+) - (AOUTx-) = 6.5 VPP = 2.3 VRMS
                                         Figure 12. Full-Scale Output
4.3.6 Digital Volume Control
      Each DAC’s output level is controlled via the Volume Control registers operating over the range of 0 to
      -127.5 dB attenuation with 0.5 dB resolution. See “AOUTX Volume Control (Addresses 08h- 0Fh)” on
      page 47. Volume control changes are programmable to ramp in increments of 0.125 dB at the rate con-
      trolled by the SZC[1:0] bits in the Digital Volume Control register. See “Transition Control (Address 06h)”
      on page 45.
      Each output can be independently muted via mute control bits in the register “DAC Channel Mute (Ad-
      dress 07h)” on page 47. When enabled, each AOUTx_MUTE bit attenuates the corresponding DAC to its
      maximum value (-127.5 dB). When the AOUTx_MUTE bit is disabled, the corresponding DAC returns to
      the attenuation level set in the Volume Control register. The attenuation is ramped up and down at the
      rate specified by the SZC[1:0] bits.
4.3.7 De-Emphasis Filter
      The CS42888 includes on-chip digital de-emphasis optimized for a sample rate of 44.1 kHz. The filter re-
      sponse is shown in Figure 13. The de-emphasis feature is included to accommodate audio recordings
      that utilize 50/15 s pre-emphasis equalization as a means of noise reduction.
28                                                                                                            DS717F4


                                                                                                  CS42888
        De-emphasis is only available in Single-Speed Mode. Please see “DAC De-Emphasis Control (DAC_
        DEM)” on page 45 for de-emphasis control.
                                        Gain
                                          dB
                                                    T1=50 µs
                                         0dB
                                                                     T2 = 15 µs
                                       -10dB
                                                      F1        F2     Frequency
                                                   3.183 kHz 10.61 kHz
                                        Figure 13. De-Emphasis Curve
4.4   System Clocking
      The CODEC (ADC & DAC) serial audio interface ports operate both as a slave or master. The serial ports
      accept externally generated clocks in slave mode and will generate synchronous clocks derived from an in-
      put master clock in master mode. In the TDM format the ADC and DAC serial ports will only operate as a
      slave. In OLM #2 the serial ports will accept or output a 256Fs SCLK. See the registers “DAC Functional
      Mode (DAC_FM[1:0])” on page 42 and “ADC Functional Mode (ADC_FM[1:0])” on page 42 for setting up
      master/slave mode.
      The CODEC requires external generation of the master clock (MCLK). The frequency of this clock must be
      an integer multiple of, and synchronous with, the system sample rate, Fs.
      The required integer ratios, along with some common frequencies, are illustrated in tables Tables 2 to 4.
      The frequency range of MCLK must be specified using the MFREQ bits in register “MCLK Frequency
      (MFREQ[2:0])” on page 42.
      Sample Rate                                                MCLK (MHz)
          (kHz)                            256x                              512x               1024x
             32                           8.1920                           16.3840              32.7680
            44.1                         11.2896                           22.5792              45.1584
             48                          12.2880                           24.5760              49.1520
                             Table 2. Single-Speed Mode Common Frequencies
      Sample Rate                                                MCLK (MHz)
           (kHz)                            128x                             256x                512x
             64                            8.1920                          16.3840              32.7680
            88.2                          11.2896                          22.5792              45.1584
             96                           12.2880                          24.5760              49.1520
                             Table 3. Double-Speed Mode Common Frequencies
         Sample Rate                                                 MCLK (MHz)
              (kHz)                             64x                        128x                256x
               176.4                          11.2896                    22.5792              45.1584
                192                           12.2880                    24.5760              49.1520
                              Table 4. Quad-Speed Mode Common Frequencies
DS717F4                                                                                                     29


                                                                                                    CS42888
4.5 CODEC Digital Interface Formats
    The ADC and DAC serial ports support the I²S, Left-Justified, Right-Justified, One-Line Mode (OLM) and
    TDM digital interface formats with varying bit depths from 16 to 32 as shown in Figures 15-19. Data is
    clocked out of the ADC on the falling edge of SCLK and clocked into the DAC on the rising edge. The serial
    bit clock, DAC_SCLK and/or ADC_SCLK, must be synchronously derived from the master clock and be
    equal to 256x, 128x, 64x, 48x or 32x Fs, depending on the interface format selected and desired speed
    mode. One-Line Mode #1 and One-Line Mode #2 will operate in master or slave mode. Refer to Table 5 for
    required clock ratios. The SCLK to sample rate (LRCK) ratios are shown in Tables 5 through 8.
                                                        I²S, Left-Justified, Right-Justified
                Ratio                       SSM                       DSM                        QSM
     MCLK/LRCK                      256x, 512x, 1024x           128x, 256x, 512x           64x, 128x, 256x
     SCLK/LRCK (Slave Mode)             32x, 48x, 64x             32x, 48x, 64x              32x, 48x, 64x
     SCLK/LRCK (Master Mode)                 64x                       64x                        64x
                                         Table 5. I²S, LJ, RJ Clock Ratios
                                                                      OLM #1
                                            SSM                       DSM                        QSM
     MCLK/LRCK                      256x, 512x, 1024x              256x, 512x                     N/A
     SCLK/LRCK (Slave Mode)                 128x                      128x                        N/A
     SCLK/LRCK (Master Mode)                128x                      128x                        N/A
                                           Table 6. OLM#1 Clock Ratios
                                                                      OLM #2
                                            SSM                       DSM                        QSM
     MCLK/LRCK                      256x, 512x, 1024x              256x, 512x                     N/A
     SCLK/LRCK (Slave Mode)                 256x                      256x                        N/A
     SCLK/LRCK (Master Mode)                256x                      256x                        N/A
                                           Table 7. OLM#2 Clock Ratios
                                                                        TDM
                                            SSM                       DSM                  QSM (DAC only)
     MCLK/LRCK                      256x, 512x, 1024x              256x, 512x                    256x
     SCLK/LRCK (Slave Mode)                 256x                      256x                       256x
     SCLK/LRCK (Master Mode)                 N/A                       N/A                        N/A
                                            Table 8. TDM Clock Ratios
30                                                                                                      DS717F4


                                                                                                                                               CS42888
4.5.1      I²S
     ADC/DAC_LRCK
                                           L e ft C h a n n el                                          R ig ht C h a n n e l
     ADC/DAC_SCLK
         DAC_SDINx        M SB                                          LSB            MSB                                           LS B            MSB
       ADC_SDOUTx
                                       AOUT 1, 3, 5 or 7                                            AOUT 2, 4, 6 or 8
                                         AIN 1 or 3                                                    AIN 2 or 4
                                                               Figure 14. I²S Format
4.5.2      Left-Justified
     ADC/DAC_LRCK
                                         L eft C h a n n el                                          R ig ht C h a n n el
     ADC/DAC_SCLK
        DAC_SDINx    MSB                                              LSB        M SB                                              LSB        MSB
      ADC_SDOUTx
                                      AOUT 1, 3, 5 or 7                                           AOUT 2, 4, 6 or 8
                                        AIN 1 or 3                                                   AIN 2 or 4
                                                  Figure 15. Left-Justified Format
4.5.3      Right-Justified
    ADC/DAC_LRCK                            L eft C h a n n el                                               R ig ht C h a n n el
    ADC/DAC_SCLK
        DAC_SDINx                                  MSB                          LS B                             MSB                           LS B
      ADC_SDOUTx
                                       AOUT 1, 3, 5 or 7                                                AOUT 2, 4, 6 or 8
                                         AIN 1 or 3                                                        AIN 2 or 4
                                                   Figure 16. Right-Justified Format
4.5.4      OLM #1
           OLM #1 serial audio interface format operates in Single- or Double-Speed Mode only and will master or
           slave ADC/DAC_SCLK at 128 Fs.
                                                     64 clks                                                      64 clks
        ADC/DAC_LRCK                              Left Channel                                                Right Channel
         ADC/DAC_SCLK
             DAC_SDIN1   MSB         LSB MSB                LSB MSB          LSB      MSB         LSB MSB                LSB MSB          LSB       MSB
                             AOUT1              AOUT3               AOUT5                 AOUT2               AOUT4               AOUT6
                             20 clks              20 clks           20 clks              20 clks               20 clks            20 clks
                             AOUT7                                                       AOUT8
             DAC_SDIN4
                             20 clks                                                     20 clks
                             AIN1                AIN3                   -                AIN2                 AIN4                   -
          ADC_SDOUT1
                             20 clks              20 clks            20 clks              20 clks              20 clks            20 clks
                                               Figure 17. One-Line Mode #1 Format
DS717F4                                                                                                                                                  31


                                                                                                                                              CS42888
4.5.5     OLM #2
          OLM #2 serial audio interface format operates in Single- or Double-Speed Mode and will master or slave
          ADC/DAC_SCLK at 256Fs.
                                                128 clks                                                   128 clks
     ADC/DAC_LRCK                             Left Channel                                              Right Channel
     ADC/DAC_SCLK
         DAC_SDIN1    MSB          LSB MSB            LSB MSB          LSB       MSB          LSB MSB            LSB MSB           LSB       MSB
                          AOUT1             AOUT3             AOUT5                    AOUT2             AOUT4             AOUT6
                          24 clks             24 clks          24 clks                24 clks            24 clks           24 clks
                          AOUT7                                                       AOUT8
         DAC_SDIN4
                          24 clks                                                     24 clks
                          AIN1               AIN3             AIN5                    AIN2               AIN4              AIN6
      ADC_SDOUT1
                          24 clks             24 clks          24 clks                24 clks            24 clks           24 clks
                                                 Figure 18. One-Line Mode #2 Format
4.5.6     TDM
          TDM data is received most significant bit (MSB) first, on the second rising edge of the DAC_SCLK occur-
          ring after a DAC_LRCK rising edge. All data is valid on the rising edge of DAC_SCLK. The AIN1 MSB is
          transmitted early, but is guaranteed valid for a specified time after SCLK rises. All other bits are transmit-
          ted on the falling edge of ADC_SCLK. Each time slot is 32 bits wide, with the valid data sample left ‘jus-
          tified within the time slot. Valid data lengths are 16, 18, 20, or 24.
          ADC/DAC_SCLK must operate at 256Fs. ADC/DAC_LRCK identifies the start of a new frame and is equal
          to the sample rate, Fs.
          ADC/DAC_LRCK is sampled as valid on the rising ADC/DAC_SCLK edge preceding the most significant
          bit of the first data sample and must be held valid for at least 1 ADC/DAC_SCLK period.
          Note:      The ADC does not meet the timing requirements for proper operation in Quad-Speed Mode.
                                    Bit or Word Wide                                 256 clks
   ADC/DAC_LRCK
   ADC/DAC_SCLK
                   LSB MSB         LSB MSB           LSB MSB         LSB MSB        LSB MSB           LSB MSB          LSB MSB         LSB MSB        LSB MSB
      DAC_SDIN1
                           AOUT1             AOUT2           AOUT3           AOUT4            AOUT5            AOUT6           AOUT7          AOUT8
                           32 clks           32 clks         32 clks        32 clks           32 clks          32 clks         32 clks        32 clks
                      MSB          LSB MSB           LSB MSB         LSB MSB        LSB MSB           LSB MSB          LSB MSB         LSB MSB        LSB MSB
    ADC_SDOUT1
                            AIN1               AIN2           AIN3            AIN4               -                -             AUX1           AUX2
                           32 clks           32 clks         32 clks        32 clks           32 clks          32 clks         32 clks        32 clks
                                                           Figure 19. TDM Format
32                                                                                                                                                  DS717F4


                                                                                                                CS42888
4.5.7     I/O Channel Allocation
                                         Interface                   Analog Output/Input Channel Allocation
           Digital Input/Output            Format                                 from/to Digital I/O
                                   I²S, LJ, RJ             AOUT 1,2
           DAC_SDIN1               OLM                     AOUT 1,2,3,4,5,6
                                   TDM                     AOUT 1,2,3,4,5,6,7,8
                                   I²S, LJ, RJ             AIN 1,2
           ADC_SDOUT1              OLM                     AIN 1,2,3,4
                                   TDM                     AIN 1,2,3,4 (2 additional channels from AUX_SDIN)
                                       Table 9. Serial Audio Interface Channel Allocations
4.6    AUX Port Digital Interface Formats
       These serial data lines are used when supporting the TDM Mode of operation with an external ADC or S/
       PDIF receiver attached. The AUX serial port operates only as a clock master. The AUX_SCLK will operate
       at 64xFs, where Fs is equal to the ADC sample rate (ADC_LRCK). If the AUX_SDIN signal is not being
       used, it should be tied to AGND via a pull-down resistor.
       The AUX port will operate in either the Left-Justified or I²S digital interface format with bit depths ranging
       from 16 to 24 bits. Settings for the AUX port are made through the register “Interface Formats (Address
       04h)” on page 43.
4.6.1     I²S
  AUX_LRCK
                                 L eft C h a n n el                                   R ig ht C h a n n el
  AUX_SCLK
  AUX_SDIN          MSB                                    LS B          M SB                              LS B       MSB
                                  AUX1                                                  AUX2
                                                    Figure 20. AUX I²S Format
4.6.2     Left-Justified
  AUX_LRCK                       L eft C h a n n el                                   R ig ht C h a n n el
  AUX_SCLK
  AUX_SDIN    MSB                                          LS B     M SB                                   LS B   MSB
                                  AUX1                                                  AUX2
                                          Figure 21. AUX Left-Justified Format
4.7    Control Port Description and Timing
       The control port is used to access the registers allowing the CS42888 to be configured for the desired op-
       erational modes and formats. The operation of the control port may be completely asynchronous with re-
       spect to the audio sample rates. However, to avoid potential interference problems, the control port pins
       should remain static if no operation is required.
       The control port has two modes: SPI and I²C, with the CS42888 acting as a slave device. SPI Mode is se-
       lected if there is a high-to-low transition on the AD0/CS pin, after the RST pin has been brought high. I²C
       Mode is selected by connecting the AD0/CS pin through a resistor to VLC or DGND, thereby permanently
       selecting the desired AD0 bit address state.
DS717F4                                                                                                                 33


                                                                                                           CS42888
4.7.1      SPI Mode
           In SPI Mode, CS is the CS42888 chip-select signal, CCLK is the control port bit clock (input into the
           CS42888 from the microcontroller), CDIN is the input data line from the microcontroller, CDOUT is the
           output data line to the microcontroller. Data is clocked in on the rising edge of CCLK and out on the falling
           edge.
           Figure 22 shows the operation of the control port in SPI Mode. To write to a register, bring CS low. The
           first seven bits on CDIN form the chip address and must be 1001111. The eighth bit is a read/write indi-
           cator (R/W), which should be low to write. The next eight bits form the Memory Address Pointer (MAP),
           which is set to the address of the register that is to be updated. The next eight bits are the data which will
           be placed into the register designated by the MAP. During writes, the CDOUT output stays in the Hi-Z
           state. It may be externally pulled high or low with a 47 k resistor, if desired.
           There is a MAP auto-increment capability, enabled by the INCR bit in the MAP register. If INCR is a zero,
           the MAP will stay constant for successive read or writes. If INCR is set to a 1, the MAP will auto-increment
           after each byte is read or written, allowing block reads or writes of successive registers.
           To read a register, the MAP has to be set to the correct address by executing a partial write cycle which
           finishes (CS high) immediately after the MAP byte. The MAP auto-increment bit (INCR) may be set or not,
           as desired. To begin a read, bring CS low, send out the chip address and set the read/write bit (R/W) high.
           The next falling edge of CCLK will clock out the MSB of the addressed register (CDOUT will leave the high
           impedance state). If the MAP auto-increment bit is set to 1, the data for successive registers will appear
           consecutively.
    CS
    CC LK
                   C H IP                                                   C H IP
                ADDRESS                 MAP               DATA            ADDRESS
                  1001111       R/W               MSB                 LSB   1001111 R/W
    C D IN
                                                   b y te 1      b y te n
                            High Impedance
     CDOUT                                                                              MSB    LSB MSB       LSB
                 MAP = Memory Address Pointer, 8 bits, MSB first
                                      Figure 22. Control Port Timing in SPI Mode
4.7.2      I²C Mode
           In I²C Mode, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL.
           There is no CS pin. Pins AD0 and AD1 form the two least-significant bits of the chip address and should
           be connected through a resistor to VLC or DGND as desired. The state of the pins is sensed while the
           CS42888 is being reset.
           The signal timings for a read and write cycle are shown in Figure 23 and Figure 24. A Start condition is
           defined as a falling transition of SDA while the clock is high. A Stop condition is a rising transition while
           the clock is high. All other transitions of SDA occur while the clock is low. The first byte sent to the
           CS42888 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low
           for a write). The upper 5 bits of the 7-bit address field are fixed at 10010. To communicate with a CS42888,
           the chip address field, which is the first byte sent to the CS42888, should match 10010 followed by the
           settings of the AD1 and AD0. The eighth bit of the address is the R/W bit. If the operation is a write, the
34                                                                                                             DS717F4


                                                                                                                                               CS42888
        next byte is the Memory Address Pointer (MAP) which selects the register to be read or written. If the op-
        eration is a read, the contents of the register pointed to by the MAP will be output. Setting the auto-incre-
        ment bit in MAP allows successive reads or writes of consecutive registers. Each byte is separated by an
        acknowledge bit. The ACK bit is output from the CS42888 after each input byte is read, and is input to the
        CS42888 from the microcontroller after each transmitted byte.
                         0    1   2    3   4   5   6    7  8   9  10 11 12 13 14 15 16 17 18    19   24 25 26 27 28
             SCL
                           CHIP ADDRESS (WRITE)                      MAP BYTE                    DATA            DATA +1         DATA +n
            SDA           1   0   0   1   0 AD1 AD0 0        INCR  6  5  4  3   2  1 0      7   6     1 0      7  6    1 0     7  6  1   0
                                                          ACK                          ACK                ACK                              ACK
                    START                                                                                                                    STOP
                                                Figure 23. Control Port Timing, I²C Write
             0   1   2 3    4   5   6    7   8   9    10 11 12 13 14 15 16     17 18   19 20 21 22 23 24 25 26 27 28
  SCL
                                                                               STOP
               CHIP ADDRESS (WRITE)                         MAP BYTE                      CHIP ADDRESS (READ)         DATA       DATA +1    DATA + n
   SDA       1   0  0  1   0 AD1 AD0 0           INCR  6   5   4   3 2  1  0            1 0   0    1 0 AD1 AD0 1     7     0      7    0     7    0
                                            ACK                               ACK                                ACK         ACK                     NO
        START                                                                    START                                                              ACK
                                                                                                                                                        STOP
                                                Figure 24. Control Port Timing, I²C Read
        Since the read operation cannot set the MAP, an aborted write operation is used as a preamble. As shown
        in Figure 24, the write operation is aborted after the acknowledge for the MAP byte by sending a stop con-
        dition. The following pseudocode illustrates an aborted write operation followed by a read operation.
        Send start condition.
        Send 10010xx0 (chip address & write operation).
        Receive acknowledge bit.
        Send MAP byte, auto increment off.
        Receive acknowledge bit.
        Send stop condition, aborting write.
        Send start condition.
        Send 10010xx1(chip address & read operation).
        Receive acknowledge bit.
        Receive byte, contents of selected register.
        Send acknowledge bit.
        Send stop condition.
        Setting the auto-increment bit in the MAP allows successive reads or writes of consecutive registers. Each
        byte is separated by an acknowledge bit.
DS717F4                                                                                                                                                      35


                                                                                                     CS42888
4.8  Interrupts
     The CS42888 has a comprehensive interrupt capability. The INT output pin is intended to drive the interrupt
     input pin on the host microcontroller. The INT pin may be configured as an active low or active high CMOS
     driver or an open-drain driver. This last mode is used for active low, wired-OR hook-ups, with multiple pe-
     ripherals connected to the microcontroller interrupt input pin.
     Many conditions can cause an interrupt, as listed in the interrupt status register descriptions. See “Status
     (Address 19h) (Read Only)” on page 49. Each source may be masked off through mask register bits. In ad-
     dition, each source may be set to rising edge, falling edge, or level sensitive. Combined with the option of
     level sensitive or edge sensitive modes within the microcontroller, many different configurations are possi-
     ble, depending on the needs of the system designer.
4.9  Recommended Power-Up Sequence
     1. Hold RST low until the power supply and clocks are stable. In this state, the control port is reset to its
           default settings and VQ will remain low.
     2. Bring RST high. The device will initially be in a low power state with VQ low. All features will default as
           described in the “Register Quick Reference” on page 38.
     3. Perform a write operation to the Power Control register (“Power Control (Address 02h)” on page 41) to
           set bit 0 to a ‘1’b. This will place the device in a power down state.
     4. Load the desired register settings while keeping the PDN bit set to ‘1’b.
     5. Mute all DACs. Muting the DACs suppresses any noise associated with the CODEC's first initialization
           after power is applied.
     6. Set the PDN bit in the power control register to ‘0’b. VQ will ramp to approximately VA/2 according to
           the Popguard specification in section “Popguard” on page 27.
     7. Following approximately 2000 LRCK cycles, the device is initialized and ready for normal operation.
     8. After the CODEC is initialized, wait ~90 LRCK cycles (~1.9 ms @48 kHz) and then unmute the DACs.
     9. Normal operation begins.
4.10 Reset and Power-Up
     It is recommended that reset be activated if the analog or digital supplies drop below the recommended op-
     erating condition to prevent power-glitch-related issues.
     The delta-sigma modulators settle in a matter of microseconds after the analog section is powered, either
     through the application of power or by setting the RST pin high. However, the voltage reference will take
     much longer to reach a final value due to the presence of external capacitance on the ADC/DAC_FILT+
     pins. A time delay of approximately 400 ms is required after applying power to the device or after exiting a
     reset state. During this voltage reference ramp delay, all serial ports and DAC outputs will be automatically
     muted.
4.11 Power Supply, Grounding, and PCB Layout
     As with any high-resolution converter, the CS42888 requires careful attention to power supply and ground-
     ing arrangements if its potential performance is to be realized. Figure 2 shows the recommended power ar-
     rangements, with VA connected to clean supplies. VD, which powers the digital circuitry, may be run from
     the system logic supply. Alternatively, VD may be powered from the analog supply via a ferrite bead. In this
     case, no additional devices should be powered from VD.
     Extensive use of power and ground planes, ground plane fill in unused areas and surface mount decoupling
     capacitors are recommended. Decoupling capacitors should be as near to the pins of the CS42888 as pos-
     sible. The low value ceramic capacitor should be the nearest to the pin and should be mounted on the same
36                                                                                                       DS717F4


                                                                                                   CS42888
      side of the board as the CS42888 to minimize inductance effects. All signals, especially clocks, should be
      kept away from the ADC/DAC_FILT+, VQ pins in order to avoid unwanted coupling into the modulators. The
      ADC/DAC_FILT+ and VQ decoupling capacitors, particularly the 0.1 µF, must be positioned to minimize the
      electrical path from ADC/DAC_FILT+ and AGND. The CS42888 evaluation board demonstrates the opti-
      mum layout and power supply arrangements.
      For optimal heat dissipation from the package, it is recommended that the area directly under the part be
      filled with copper and tied to the ground plane. The use of vias connecting the topside ground to the back-
      side ground is also recommended.
DS717F4                                                                                                       37


                                                                                                  CS42888
5. REGISTER QUICK REFERENCE
Note: The default value in all “Reserved” registers must be preserved.
 Addr Function          7             6            5          4          3        2         1          0
  01h ID             Chip_ID3      Chip_ID2    Chip_ID1   Chip_ID0    Rev_ID3  Rev_ID2   Rev_ID1    Rev_ID0
      p 40 default       0             0           0          0          0        0         0          1
  02h Power Con-    Reserved     PDN_ADC2    PDN_ADC1    PDN_DAC4   PDN_DAC3  PDN_DAC2  PDN_DAC1      PDN
      trol
      p 41 default       0             0           0          0          0        0         0          0
  03h Functional    DAC_FM1       DAC_FM0     ADC_FM1     ADC_FM0     MFreq2    MFreq1    MFreq0    Reserved
      Mode
      p 42 default       1             1           1          1          0        0         0          0
  04h Interface      FREEZE        AUX_DIF    DAC_DIF2    DAC_DIF1   DAC_DIF0 ADC_DIF2  ADC_DIF1   ADC_DIF0
      Formats
      p 43 default       0             0           1          1          0        1         1          0
  05h ADC Control  ADC1-2_HPF      Reserved   DAC_DEM       ADC1       ADC2    Reserved  Reserved   Reserved
      (w/DAC_DEM)    FREEZE                                SINGLE     SINGLE
      p 44 default       0             0           0          0          0        0         0          0
  06h Transition    DAC_SNG       DAC_SZC1    DAC_SZC0     AMUTE    MUTE ADC_ ADC_SNG   ADC_SZC1   ADC_SZC0
      Control          VOL                                              SP       VOL
      p 45 default       0             0           0          1          0        0         0          0
  07h Channel         AOUT8         AOUT7       AOUT6      AOUT5      AOUT4     AOUT3     AOUT2      AOUT1
      Mute            MUTE          MUTE        MUTE        MUTE       MUTE     MUTE      MUTE       MUTE
      p 47 default       0             0           0          0          0        0         0          0
  08h Vol. Control    AOUT1         AOUT1       AOUT1      AOUT1      AOUT1     AOUT1     AOUT1      AOUT1
      AOUT1            VOL7          VOL6        VOL5       VOL4       VOL3      VOL2      VOL1       VOL0
      p 47 default       0             0           0          0          0        0         0          0
  09h Vol. Control    AOUT2         AOUT2       AOUT2      AOUT2      AOUT2     AOUT2     AOUT2      AOUT2
      AOUT2            VOL7          VOL6        VOL5       VOL4       VOL3      VOL2      VOL1       VOL0
      p 47 default       0             0           0          0          0        0         0          0
  0Ah Vol. Control    AOUT3         AOUT3       AOUT3      AOUT3      AOUT3     AOUT3     AOUT3      AOUT3
      AOUT3            VOL7          VOL6        VOL5       VOL4       VOL3      VOL2      VOL1       VOL0
      p 47 default       0             0           0          0          0        0         0          0
  0Bh Vol. Control    AOUT4         AOUT4       AOUT4      AOUT4      AOUT4     AOUT4     AOUT4      AOUT4
      AOUT4            VOL7          VOL6        VOL5       VOL4       VOL3      VOL2      VOL1       VOL0
      p 47 default       0             0           0          0          0        0         0          0
  0Ch Vol. Control    AOUT5         AOUT5       AOUT5      AOUT5      AOUT5     AOUT5     AOUT5      AOUT5
      AOUT5            VOL7          VOL6        VOL5       VOL4       VOL3      VOL2      VOL1       VOL0
      p 47 default       0             0           0          0          0        0         0          0
  0Dh Vol. Control    AOUT6         AOUT6       AOUT6      AOUT6      AOUT6     AOUT6     AOUT6      AOUT6
      AOUT6            VOL7          VOL6        VOL5       VOL4       VOL3      VOL2      VOL1       VOL0
      p 47 default       0             0           0          0          0        0         0          0
  0Eh Vol. Control    AOUT7         AOUT7       AOUT7      AOUT7      AOUT7     AOUT7     AOUT7      AOUT7
      AOUT7            VOL7          VOL6        VOL5       VOL4       VOL3      VOL2      VOL1       VOL0
      p 47 default       0             0           0          0          0        0         0          0
  0Fh Vol. Control    AOUT8         AOUT8       AOUT8      AOUT8      AOUT8     AOUT8     AOUT8      AOUT8
      AOUT8            VOL7          VOL6        VOL5       VOL4       VOL3      VOL2      VOL1       VOL0
      p 47 default       0             0           0          0          0        0         0          0
  10h DAC Chan-    INV_AOUT8     INV_AOUT7   INV_AOUT6 INV_AOUT5 INV_AOUT4 INV_AOUT3 INV_AOUT2 INV_AOUT1
      nel Invert
      p 48 default       0             0           0          0          0        0         0          0
38                                                                                                  DS717F4


                                                                                   CS42888
Addr Function          7        6        5         4        3        2        1         0
 11h Vol. Control     AIN1     AIN1     AIN1     AIN1     AIN1     AIN1     AIN1      AIN1
     AIN1            VOL7     VOL6     VOL5      VOL4     VOL3     VOL2     VOL1      VOL0
     p 47 default       0        0        0        0        0        0        0         0
 12h Vol. Control     AIN2     AIN2     AIN2     AIN2     AIN2     AIN2     AIN2      AIN2
     AIN2            VOL7     VOL6     VOL5      VOL4     VOL3     VOL2     VOL1      VOL0
     p 48 default       0        0        0        0        0        0        0         0
 13h Vol. Control     AIN3     AIN3     AIN3     AIN3     AIN3     AIN3     AIN3      AIN3
     AIN3            VOL7     VOL6     VOL5      VOL4     VOL3     VOL2     VOL1      VOL0
     p 47 default       0        0        0        0        0        0        0         0
 14h Vol. Control     AIN4     AIN4     AIN4     AIN4     AIN4     AIN4     AIN4      AIN4
     AIN4            VOL7     VOL6     VOL5      VOL4     VOL3     VOL2     VOL1      VOL0
     p 48 default       0        0        0        0        0        0        0         0
 15h Reserved       Reserved Reserved Reserved Reserved Reserved Reserved Reserved  Reserved
            default     0        0        0        0        0        0        0         0
 16h Reserved       Reserved Reserved Reserved Reserved Reserved Reserved Reserved  Reserved
            default     0        0        0        0        0        0        0         0
 17h ADC Chan-      Reserved Reserved Reserved Reserved  INV_A4   INV_A3   INV_A2    INV_A1
     nel Invert
     p 48 default       0        0        0        0        0        0        0         0
 18h Status Con-    Reserved Reserved Reserved Reserved   INT1     INT0   Reserved  Reserved
     trol
     p 49 default       0        0        0        0        0        0        0         0
 19h Status         Reserved Reserved Reserved DAC_CLK  ADC_CLK  Reserved   ADC2      ADC1
                                                 Error    Error             OVFL      OVFL
     p 49 default       0        0        0        X        X        X        X         X
 1Ah Status Mask    Reserved Reserved Reserved DAC_CLK  ADC_CLK  Reserved   ADC2      ADC1
                                                Error_M  Error_M          OVFL_M     OVFL_M
     p 50 default       0        0        0        0        0        0        0         0
DS717F4                                                                                     39


                                                                                                          CS42888
6. REGISTER DESCRIPTION
All registers are read/write except for the I.D. and Revision Register and Interrupt Status Register which are read
only. See the following bit-definition tables for bit assignment information. The default state of each bit after a pow-
er-up sequence or reset is listed in each bit description.
6.1       Memory Address Pointer (MAP)
          Not a register
        7              6              5               4             3             2              1               0
      INCR           MAP6           MAP5            MAP4          MAP3          MAP2           MAP1            MAP0
6.1.1      Increment (INCR)
           Default = 1
           Function:
           Memory address pointer auto increment control
           0 - MAP is not incremented automatically.
           1 - Internal MAP is automatically incremented after each read or write.
6.1.2      Memory Address Pointer (MAP[6:0])
           Default = 0000001
           Function:
           Memory address pointer (MAP). Sets the register address that will be read or written by the control port.
6.2       Chip I.D. and Revision Register (Address 01h) (Read Only)
        7              6              5               4             3             2              1               0
    Chip_ID3        Chip_ID2      Chip_ID1        Chip_ID0      Rev_ID3        Rev_ID2        Rev_ID1        Rev_ID0
6.2.1      Chip I.D. (CHIP_ID[3:0])
           Default = 0000
           Function:
           I.D. code for the CS42888. Permanently set to 0000.
6.2.2      Chip Revision (REV_ID[3:0])
           Default = 0001
           Function:
           CS42888 revision level. Revision A is coded as 0001.
40                                                                                                             DS717F4


                                                                                                     CS42888
6.3     Power Control (Address 02h)
      7               6               5           4            3               2             1             0
   Reserved      PDN_ADC2        PDN_ADC1      PDN_DAC4    PDN_DAC3       PDN_DAC2       PDN_DAC1         PDN
6.3.1     Power Down ADC Pairs (PDN_ADCX)
          Default = 0
          0 - Disable
          1 - Enable
          Function:
          When enabled, the respective ADC channel pair (ADC1 - AIN1/AIN2; and ADC2 - AIN3/AIN4) will remain
          in a reset state.
6.3.2     Power Down DAC Pairs (PDN_DACX)
          Default = 0
          0 - Disable
          1 - Enable
          Function:
          When enabled, the respective DAC channel pair (DAC1 - AOUT1/AOUT2; DAC2 - AOUT3/AOUT4; DAC3
          - AOUT5/AOUT6; and DAC4 - AOUT7/AOUT8) will remain in a reset state. It is advised that any change
          of these bits be made while the DACs are muted or the power down bit (PDN) is enabled to eliminate the
          possibility of audible artifacts.
6.3.3     Power Down (PDN)
          Default = 0
          0 - Disable
          1 - Enable
          Function:
          The entire device will enter a low-power state when this function is enabled. The contents of the control
          registers are retained in this mode.
DS717F4                                                                                                         41


                                                                                                CS42888
6.4     Functional Mode (Address 03h)
      7             6              5              4            3             2          1             0
   DAC_FM1       DAC_FM0       ADC_FM1        ADC_FM0       MFreq2        MFreq1      MFreq0       Reserved
6.4.1    DAC Functional Mode (DAC_FM[1:0])
         Default = 11
         Master Mode
         00 - Single-Speed Mode (4 to 50 kHz sample rates)
         01 - Double-Speed Mode (50 to 100 kHz sample rates)
         10 - Quad-Speed Mode (100 to 200 kHz sample rates)
         Slave Mode
         11 - (Auto-detect sample rates)
         Function:
         Selects the required range of sample rates for the DAC serial port.
6.4.2    ADC Functional Mode (ADC_FM[1:0])
         Default = 11
         Master Mode
         00 - Single-Speed Mode (4 to 50 kHz sample rates)
         01 - Double-Speed Mode (50 to 100 kHz sample rates)
         10 - Quad-Speed Mode (100 to 200 kHz sample rates)
         Slave Mode
         11 - (Auto-detect sample rates)
         Function:
         Selects the required range of sample rates for the ADC serial port.
6.4.3    MCLK Frequency (MFREQ[2:0])
         Default = 000
         Function:
         Sets the appropriate frequency for the supplied MCLK. For TDM and OLM #2 operation, ADC/DAC_SCLK
         must equal 256Fs. For OLM #1 operation, ADC/DAC_SCLK must equal 128Fs. MCLK can be equal to or
         greater than the higher frequency of ADC_SCLK or DAC_SCLK.
                                                                                       Ratio (xFs)
           MFreq2       MFreq1       MFreq0              Description             SSM      DSM        QSM
               0           0           0       1.0290 MHz to 12.8000 MHz          256      128         64
               0           0           1       Reserved
               0           1           0       2.0480 MHz to 25.6000 MHz          512      256        128
               0           1           1       Reserved
               1           X           X       4.0960 MHz to 51.2000 MHz         1024      512        256
                Table 10. MCLK Frequency Settings for I²S, Left and Right Justified Interface Formats
42                                                                                                  DS717F4


                                                                                                            CS42888
                                                                                                  Ratio (xFs)
            MFreq2         MFreq1       MFreq0                 Description                 SSM       DSM         QSM
                 0            0             0       1.0290 MHz to 12.8000 MHz              256        N/A         N/A
                 0            0             1       Reserved
                 0            1             0       2.0480 MHz to 25.6000 MHz              512        256         N/A
                 0            1             1       Reserved
                 1            X             X       4.0960 MHz to 51.2000 MHz              1024       512         256
                           Table 11. MCLK Frequency Settings for TDM & OLM Interface Formats
6.5     Interface Formats (Address 04h)
      7               6               5                4              3               2            1              0
   FREEZE          AUX_DIF        DAC_DIF2        DAC_DIF1        DAC_DIF0        ADC_DIF2      ADC_DIF1      ADC_DIF0
6.5.1     Freeze Controls (FREEZE)
          Default = 0
          Function:
          This function will freeze the previous settings of, and allow modifications to be made to the channel mutes,
          the DAC and ADC Volume Control/Channel Invert registers without the changes taking effect until the
          FREEZE is disabled. To have multiple changes in these control port registers take effect simultaneously,
          enable the FREEZE bit, make all register changes, then disable the FREEZE bit.
6.5.2     Auxiliary Digital Interface Format (AUX_DIF)
          Default = 0
          0 - Left Justified
          1 - I²S
          Function:
          This bit selects the digital interface format used for the AUX Serial Port. The required relationship between
          the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format and the options
          are detailed in Figures 22-23.
6.5.3     DAC Digital Interface Format (DAC_DIF[2:0])
          Default = 110
          Function:
          These bits select the digital interface format used for the DAC Serial Port. The required relationship between
          the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format; the options are
          detailed in the section “CODEC Digital Interface Formats” on page 30.
          Refer to Table 9, “Serial Audio Interface Channel Allocations,” on page 33.
           DAC_DIF2        DAC_DIF1        DAC_DIF0                   Description                 Format       Figure
                 0              0               0        Left Justified, up to 24-bit data           0        Figure 15
                 0              0               1        I²S, up to 24-bit data                      1        Figure 14
                 0              1               0        Right Justified, 24-bit data                2        Figure 16
                                              Table 12. DAC Digital Interface Formats
DS717F4                                                                                                                43


                                                                                                           CS42888
          DAC_DIF2       DAC_DIF1        DAC_DIF0                     Description               Format        Figure
                0             1                1         Right Justified, 16-bit data              3         Figure 16
                1             0                0         One-Line #1, 20-bit                       4         Figure 17
                1             0                1         One-Line #2, 24-bit                       5         Figure 18
                1             1                0         TDM Mode, 24-bit (slave only)             6         Figure 19
                1             1                1         Reserved                                  -              -
                                            Table 12. DAC Digital Interface Formats
6.5.4    ADC Digital Interface Format (ADC_DIF[2:0])
         Default = 110
         Function:
         These bits select the digital interface format used for the ADC serial port. The required relationship between
         the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format and the options
         are detailed in the section “CODEC Digital Interface Formats” on page 30. Refer to Table 9, “Serial Audio
         Interface Channel Allocations,” on page 33.
         Note:     The ADC does not meet Quad-Speed Mode timing specifications in the TDM interface format.
           ADC_DIF2 ADC_DIF1 ADC_DIF0                                Description               Format         Figure
                0              0              0        Left Justified, up to 24-bit data           0         Figure 15
                0              0              1        I²S, up to 24-bit data                      1         Figure 14
                0              1              0        Right Justified, 24-bit data                2         Figure 16
                0              1              1        Right Justified, 16-bit data                3         Figure 16
                1              0              0        One-Line #1, 20-bit                         4         Figure 17
                1              0              1        One-Line #2, 24-bit                         5         Figure 18
                1              1              0        TDM Mode, 24-bit (slave only)               6         Figure 19
                1              1              1        Reserved                                    -             -
                                            Table 13. ADC Digital Interface Formats
6.6     ADC Control & DAC De-Emphasis (Address 05h)
      7              6               5               4                3               2          1               0
 ADC1-2_HPF       Reserved       DAC_DEM           ADC1             ADC2          Reserved    Reserved       Reserved
   FREEZE                                         SINGLE           SINGLE
6.6.1    ADC1-2 High-Pass Filter Freeze (ADC1-2_HPF FREEZE)
         Default = 0
         Function:
         When this bit is set, the internal high-pass filter will be disabled for ADC1 and ADC2.The current DC offset
         value will be frozen and continue to be subtracted from the conversion result. See “ADC Digital Filter
         Characteristics” on page 13.
44                                                                                                            DS717F4


                                                                                                       CS42888
6.6.2    DAC De-Emphasis Control (DAC_DEM)
         Default = 0
         0 - No De-Emphasis
         1 - De-Emphasis Enabled (Auto-Detect Fs)
         Function:
         Enables the digital filter to maintain the standard 15s/50s digital de-emphasis filter response at the au-
         to-detected sample rate of either 32, 44.1, or 48 kHz. De-emphasis will not be enabled, regardless of this
         register setting, at any other sample rate.
6.6.3    ADC1 Single-Ended Mode (ADC1 SINGLE)
         Default = 0
         0 - Disabled; Differential input to ADC1
         1 - Enabled; Single-Ended input to ADC1
         Function:
         When enabled, this bit allows the user to apply a single-ended input to the positive terminal of ADC1. A
         +6 dB digital gain is automatically applied to the serial audio data of ADC1. The negative leg must be driv-
         en to the common mode of the ADC. See Figure 26 on page 52 for a graphical description, and Sections
         4.2.1 and 6.14.3.
6.6.4    ADC2 Single-Ended Mode (ADC2 SINGLE)
         Default = 0
         0 - Disabled; Differential input to ADC2
         1 - Enabled; Single-Ended input to ADC2
         Function:
         When enabled, this bit allows the user to apply a single-ended input to the positive terminal of ADC2. A
         +6 dB digital gain is automatically applied to the serial audio data of ADC2. The negative leg must be driv-
         en to the common mode of the ADC. See Figure 26 on page 52 for a graphical description, and Sections
         4.2.1 and 6.14.3.
6.7     Transition Control (Address 06h)
      7              6               5              4              3              2             1            0
 DAC_SNGVOL      DAC_SZC1       DAC_SZC0         AMUTE       MUTE ADC_SP     ADC_SNGVOL    ADC_SZC1      ADC_SZC0
6.7.1    Single Volume Control (DAC_SNGVOL, ADC_SNGVOL)
         Default = 0
         Function:
         The individual channel volume levels are independently controlled by their respective Volume Control reg-
         isters when this function is disabled. When enabled, the volume on all channels is determined by the
         AOUT1 and AIN1 Volume Control register and the other Volume Control registers are ignored.
DS717F4                                                                                                            45


                                                                                                     CS42888
6.7.2 Soft Ramp and Zero Cross Control (ADC_SZC[1:0], DAC_SZC[1:0])
      Default = 00
      00 - Immediate Change
      01 - Zero Cross
      10 - Soft Ramp
      11 - Soft Ramp on Zero Crossings
      Function:
      Immediate Change
      When Immediate Change is selected, all volume-level changes will take effect immediately in one step.
      Zero Cross
      Zero Cross Enable dictates that signal level changes, either by gain changes, attenuation changes or mut-
      ing, will occur on a signal zero crossing to minimize audible artifacts. The requested level change will oc-
      cur after a timeout period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample
      rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored
      and implemented for each channel.
      Soft Ramp
      Soft Ramp allows level changes, either by gain changes, attenuation changes or muting, to be implement-
      ed by incrementally ramping, in 1/8 dB steps, from the current level to the new level at a rate of 1 dB per
      8 left/right clock periods.
      Soft Ramp on Zero Crossing
      Soft Ramp and Zero Cross Enable dictates that signal level changes, either by gain changes, attenuation
      changes or muting, will occur in 1/8 dB steps and be implemented on a signal zero crossing. The 1/8 dB
      level change will occur after a timeout period between 512 and 1024 sample periods (10.7 ms to 21.3 ms
      at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is inde-
      pendently monitored and implemented for each channel.
6.7.3 Auto-Mute (AMUTE)
      Default = 1
      0 - Disabled
      1 - Enabled
      Function:
      The Digital-to-Analog converters of the CS42888 will mute the output following the reception of 8192 con-
      secutive audio samples of static 0 or -1. A single sample of non-static data will release the mute. Detection
      and muting is done independently for each channel. The quiescent voltage on the output will be retained
      and the MUTEC pin will go active during the mute period. The muting function is affected, similar to vol-
      ume control changes, by the Soft and Zero Cross bits (SZC[1:0]).
46                                                                                                        DS717F4


                                                                                                   CS42888
6.7.4    Mute ADC Serial Port (MUTE ADC_SP)
         Default = 0
         0 - Disabled
         1 - Enabled
         Function:
         When enabled, the ADC Serial Port will be muted.
6.8     DAC Channel Mute (Address 07h)
      7             6              5             4            3              2              1            0
 AOUT8_MUTE    AOUT7_MUTE   AOUT6_MUTE     AOUT5_MUTE    AOUT4_MUTE    AOUT3_MUTE     AOUT2_MUTE   AOUT1_MUTE
6.8.1    Independent Channel Mute (AOUTX_MUTE)
         Default = 0
         0 - Disabled
         1 - Enabled
         Function:
         The respective Digital-to-Analog converter outputs of the CS42888 will mute when enabled. The quies-
         cent voltage on the outputs will be retained. The muting function is affected by the DAC Soft and Zero
         Cross bits (DAC_SZC[1:0]). When all channels are muted, the MUTEC pin will become active.
6.9     AOUTX Volume Control (Addresses 08h- 0Fh)
      7             6              5             4            3              2              1            0
 AOUTx_VOL7    AOUTx_VOL6   AOUTx_VOL5     AOUTx_VOL4    AOUTx_VOL3     AOUTx_VOL2    AOUTx_VOL1   AOUTx_VOL0
6.9.1    Volume Control (AOUTX_VOL[7:0])
         Default = 00h
         Function:
         The AOUTx Volume Control registers allow independent setting of the signal levels in 0.5 dB increments
         from 0 dB to -127.5 dB. Volume settings are decoded as shown in Table 14. The volume changes are
         implemented as dictated by the Soft and Zero Cross bits (DAC_SZC[1:0]). All volume settings less than
         -127.5 dB are equivalent to enabling the AOUTx_MUTE bit for the given channel.
                                      Binary Code          Volume Setting
                                       00000000                  0 dB
                                       00101000                 -20 dB
                                       01010000                 -40 dB
                                        01111000                -60 dB
                                       10110100                 -90 dB
                                  Table 14. Example AOUT Volume Settings
DS717F4                                                                                                      47


                                                                                                     CS42888
6.10    DAC Channel Invert (Address 10h)
      7             6              5             4               3               2             1          0
  INV_AOUT8     INV_AOUT7      INV_AOUT6     INV_AOUT5     INV_AOUT4         INV_AOUT3    INV_AOUT2   INV_AOUT1
6.10.1 Invert Signal Polarity (INV_AOUTX)
         Default = 0
         0 - Disabled
         1 - Enabled
         Function:
         When enabled, these bits will invert the signal polarity of their respective channels.
6.11    AINX Volume Control (Address 11h-14h)
      7             6              5             4               3               2             1          0
  AINx_VOL7     AINx_VOL6      AINx_VOL5     AINx_VOL4      AINx_VOL3        AINx_VOL2     AINx_VOL1  AINx_VOL0
6.11.1   AINX Volume Control (AINX_VOL[7:0])
         Default = 00h
         Function:
         The level of AIN1 - AIN6 can be adjusted in 0.5 dB increments as dictated by the ADC Soft and Zero Cross
         bits (ADC_SZC[1:0]) from +24 to -64 dB. Levels are decoded in two’s complement, as shown in Table 15.
                                      Binary Code            Volume Setting
                                         0111 1111                 +24 dB
                                            ···                       ···
                                        0011 0000                  +24 dB
                                            ···                       ···
                                        0000 0000                   0 dB
                                         1111 1111                 -0.5 dB
                                         1111 1110                  -1 dB
                                            ···                       ···
                                        1000 0000                  -64 dB
                                    Table 15. Example AIN Volume Settings
48                                                                                                       DS717F4


                                                                                                         CS42888
6.12    ADC Channel Invert (Address 17h)
      7                 6              5             4              3              2            1              0
   Reserved        Reserved        Reserved       Reserved      INV_AIN4       INV_AIN3     INV_AIN2       INV_AIN1
6.12.1 Invert Signal Polarity (INV_AINX)
          Default = 0
          0 - Disabled
          1 - Enabled
          Function:
          When enabled, these bits will invert the signal polarity of their respective channels.
6.13    Status Control (Address 18h)
      7                 6              5             4              3              2            1              0
   Reserved        Reserved        Reserved       Reserved        INT1           INT0       Reserved       Reserved
6.13.1 Interrupt Pin Control (INT[1:0])
          Default = 00
          00 - Active high; high output indicates interrupt condition has occurred
          01 - Active low, low output indicates an interrupt condition has occurred
          10 - Open drain, active low. Requires an external pull-up resistor on the INT pin.
          11 - Reserved
          Function:
          Determines how the Interrupt pin (INT) will indicate an interrupt condition.
          For DAC and ADC clock errors, the INT pin is set to “Level Active Mode” and will become active during
          the clock error. For the ADCx_OVFL error, the INT pin is set to Level Active Mode and will become active
          during the overflow error.
6.14    Status (Address 19h) (Read Only)
      7               6             5              4              3               2            1              0
  Reserved       Reserved        Reserved     DAC_CLK Error ADC_CLK Error     Reserved    ADC2_OVFL       ADC1_OVFL
        For all bits in this register, a “1” means the associated error condition has occurred at least once since the
        register was last read. A”0” means the associated error condition has NOT occurred since the last reading
        of the register. Reading the register resets all bits to 0. Status bits that are masked off in the associated
        mask register will always be “0” in this register.
6.14.1 DAC CLOCK ERROR (DAC_CLK ERROR)
          Default = x
          Function:
          Indicates an invalid MCLK to DAC_LRCK ratio. This status flag is set to “Level Active Mode” and becomes
          active during the error condition. See “System Clocking” on page 29 for valid clock ratios.
DS717F4                                                                                                             49


                                                                                                             CS42888
6.14.2 ADC CLOCK ERROR (ADC_CLK ERROR)
           Default = x
           Function:
           Indicates an invalid MCLK to ADC_LRCK ratio. This status flag is set to “Level Active Mode” and becomes
           active during the error condition. See “System Clocking” on page 29 for valid clock ratios.
6.14.3 ADC Overflow (ADCX_OVFL)
           Default = x
           Function:
           Indicates that there is an over-range condition anywhere in the CS42888 signal path of each of the asso-
           ciated ADCs. This status flag becomes active on the arrival of the error condition. This bit is reserved when
           analog inputs are driven as single-ended.
6.15     Status Mask (Address 1Ah)
      7              6              5              4              3              2              1                0
   Reserved       Reserved       Reserved   DAC_CLK Error_ ADC_CLK Error_    Reserved     ADC2_OVFL_M      ADC1_OVFL_M
                                                  M               M
         Default = 00000
         Function:
         The bits of this register serve as a mask for the error sources found in the register “Status (Address 19h)
         (Read Only)” on page 49. If a mask bit is set to 1, the error is unmasked, meaning that its occurrence will
         affect the INT pin and the status register. If a mask bit is set to 0, the error is masked, meaning that its oc-
         currence will not affect the INT pin or the status register. The bit positions align with the corresponding bits
         in the Status register.
6.16     MUTEC Pin Control (Address 1Bh)
       7               6               5             4              3               2              1              0
   Reserved        Reserved        Reserved       Reserved       Reserved        Reserved      MCPolarity      MUTEC
                                                                                                               ACTIVE
6.17     MUTEC Polarity Select (MCPOLARITY)
           Default = 0
           0 - Active low
           1 - Active high
           Function:
           Determines the polarity of the MUTEC pin.
6.18     Mute Control Active (MUTEC ACTIVE)
           Default = 0
           0 - MUTEC pin is not active.
           1 - MUTEC pin is active.
           Function:
50                                                                                                              DS717F4


                                                                                                 CS42888
        The MUTEC pin will go high or low (depending on the MUTEC Polarity Select bit) when this bit is enabled.
DS717F4                                                                                                       51


                                                                                                              CS42888
7. EXTERNAL FILTERS
7.1  ADC Input Filter
     The analog modulator samples the input at 6.144 MHz (internal MCLK=12.288 MHz). The digital filter will
     reject signals within the stopband of the filter. However, there is no rejection for input signals which are mul-
     tiples of the digital passband frequency (n  6.144 MHz), where n=0,1,2,... Refer to Figures 25 and 26 for
     a recommended analog input filter that will attenuate any noise energy at 6.144 MHz, in addition to providing
     the optimum source impedance for the modulators. Refer to Figures 27 and 28 for low-cost, low-component-
     count passive input filters. The use of capacitors that have a large voltage coefficient (such as general-pur-
     pose ceramics) must be avoided since these can degrade signal linearity
                                                    634 
                                         470 pF
                                          C0G                                                              ADC1-2
                                       -               91 
                     4.7 F                                                                           AINx+
                                       +
                                                                             634 
                                                     634                                  2700 pF
     100 k           VA                                             470 pF                   C0G
                               10 k
                                                                       C0G
                100 k                                             -             91 
                                                                                                      AINx-
                                                                   +
                             0.1 F      100 F    332 
                100 k
                                Figure 25. Single-to-Differential Active Input Filter
                                                                    634 
                                                VA          470 pF
                                                                                              ADC1-2
                                         100 k              C0G
                                                       ‐             91 
                                      4.7 F                                           AIN1+,2+,3+,4+
                                                       +
                                                                               2700 pF
                            100 k       100 k
                                                                                 C0G
                                                                                       AIN1-,2-,3-,4-
                                                                            4.7 F
                                     Figure 26. Single-Ended Active Input Filter
52                                                                                                                DS717F4


                                                                                                         CS42888
7.1.1   Passive Input Filter
        The passive filter implementation shown in Figure 27 will attenuate any noise energy at 6.144 MHz but
        will not provide optimum source impedance for the ADC modulators. Full analog performance will there-
        fore not be realized using a passive filter. Figure 27 illustrates the unity gain, passive input filter solution.
        In this topology the distortion performance is affected, but the dynamic range performance is not limited.
                                                                                   ADC1-2
                                        150            10 F
                                                                             AIN1+,2+,3+,4+
                                 100 k                             2700 pF
                                                                    C0G
                                                                             AIN1-,2-,3-,4-
                                                              4.7 F
                                          Figure 27. Passive Input Filter
7.1.2   Passive Input Filter w/Attenuation
        Some applications may require signal attenuation prior to the ADC. The full-scale input voltage will scale
        with the analog power supply voltage. For VA = 5.0 V, the full-scale input voltage is approximately
        2.8 Vpp, or 1 Vrms (most consumer audio line-level outputs range from 1.5 to 2 Vrms).
        Figure 28 shows a passive input filter with 6 dB of signal attenuation. Due to the relatively high input im-
        pedance on the analog inputs, the full distortion performance cannot be realized. Also, the resistor divider
        circuit will determine the input impedance into the input filter. In the circuit shown in Figure 28, the input
        impedance is approximately 5 k By doubling the resistor values, the input impedance will increase to
        10 k However, in this case the distortion performance will drop due to the increase in series resistance
        on the analog inputs.
                                                                                    ADC1-2
                                                2.5 k              10 F
                                                                              AIN1+,2+,3+,4+
                                                       2.5 k        2700 pF
                                                                     C0G
                                                                              AIN1-,2-,3-,4-
                                                               4.7 F
                                 Figure 28. Passive Input Filter w/Attenuation
DS717F4                                                                                                                53


                                                                                          CS42888
7.2 DAC Output Filter
    The recommended active and passive output filters are shown below.
                                 1800 pF              4.75 k
         DAC1-4                                               390 pF
                                  C0G
                                5.49 k    2.94 k             C0G
            AOUTx -                                       -            22 F  562
            AOUTx +                                      +
                                1.65 k     887             1200 pF         47.5 k 
                                5600 pF
                                                               C0G
                                  C0G      1.87 k      22 F
                             Figure 29. Active Analog Output Filter
                DAC1-4
                                         3.3 µF          560 
                    AOUTx+
                                         +
                                                                     C              R ext
                                           10 k
                                                                              Rext+ 560
                                                                     C=
                                                                             4 FSRext560
                            Figure 30. Passive Analog Output Filter
54                                                                                          DS717F4


                                                                                                                                                                                                                          CS42888
8. ADC FILTER PLOTS
                                    0                                                                                                         0
                                -10                                                                                                         -10
                                -20
                                                                                                                                            -20
                                -30
                                                                                                                                            -30
                                -40
                                                                                                                                            -40
             Amplitude (dB)                                                                                          Amplitude (dB)
                                -50
                                                                                                                                            -50
                                -60
                                                                                                                                            -60
                                -70
                                                                                                                                            -70
                                -80
                                                                                                                                            -80
                                -90
                                                                                                                                            -90
                               -100
                                                                                                                                           -100
                               -110
                                                                                                                                           -110
                               -120
                                                                                                                                           -120
                               -130
                                                                                                                                           -130
                               -140
                                        0.0     0.1    0.2     0.3    0.4   0.5   0.6    0.7    0.8    0.9    1.0                          -140
                                                                                                                                               0.40      0.42    0.44    0.46     0.48    0.50     0.52     0.54   0.56     0.58   0.60
                                                            Frequency (normalized to Fs)
                                                                                                                                                                   Frequency (normalized to Fs)
                        Figure 31. SSM Stopband Rejection                                                                                               Figure 32. SSM Transition Band
                               0                                                                                                            0.10
                               -1                                                                                                           0.08
                               -2                                                                                                           0.06
                               -3                                                                                                           0.04
      Amplitude (dB)                                                                                                      Amplitude (dB)
                               -4                                                                                                           0.02
                               -5                                                                                                           0.00
                               -6                                                                                                           -0.02
                               -7                                                                                                           -0.04
                               -8                                                                                                           -0.06
                               -9                                                                                                           -0.08
                              -10                                                                                                           -0.10
                                 0.45         0.46    0.47   0.48    0.49   0.5   0.51   0.52   0.53   0.54   0.55                                  0     0.05     0.1     0.15     0.2     0.25      0.3      0.35   0.4      0.45       0.5
                                                         Frequency (normalized to Fs)                                                                                   Frequency (normalized to Fs)
           Figure 33. SSM Transition Band (Detail)                                                                                                      Figure 34. SSM Passband Ripple
                                0                                                                                                             0
                              -10                                                                                                           -10
                              -20                                                                                                           -20
                              -30                                                                                                           -30
                              -40                                                                                                           -40
    Amplitude (dB)                                                                                                    Amplitude (dB)
                              -50                                                                                                           -50
                              -60                                                                                                           -60
                              -70                                                                                                           -70
                              -80                                                                                                           -80
                              -90                                                                                                           -90
                                                                                                                                           -100
                       -100
                                                                                                                                           -110
                       -110
                                                                                                                                           -120
                       -120
                                                                                                                                           -130
                       -130
                                                                                                                                           -140
                       -140
                                                                                                                                               0.40      0.42    0.44    0.46     0.48    0.50   0.52       0.54   0.56   0.58     0.60
                                    0.0       0.1     0.2     0.3    0.4    0.5    0.6    0.7    0.8    0.9    1.0
                                                                                                                                                                   Frequency (normalized to Fs)
                                                             Frequency (normalized to Fs)
                       Figure 35. DSM Stopband Rejection                                                                                                Figure 36. DSM Transition Band
DS717F4                                                                                                                                                                                                                                         55


                                                                                                                                                                                                                      CS42888
           ‘
                                0                                                                                                                            0.10
                                -1                                                                                                                          0.08
                                -2                                                                                                                          0.06
                                                                                                                                                            0.04
                                                                                                                                          Amplitude (dB)
                                -3
             Amplitude (dB)
                                -4                                                                                                                          0.02
                                                                                                                                                            0.00
                                -5
                                                                                                                                                            -0.02
                                -6
                                                                                                                                                            -0.04
                                -7
                                                                                                                                                            -0.06
                                -8
                                                                                                                                                            -0.08
                                -9                                                                                                                          -0.10
                                                                                                                                                                 0.00 0.05    0.10   0.15   0.20 0.25 0.30 0.35 0.40 0.45 0.50
                               -10
                                  0.46           0.47           0.48           0.49      0.50         0.51           0.52                                                     Frequency (norm alized to Fs)
                                                         Frequency (normalized to Fs)
           Figure 37. DSM Transition Band (Detail)                                                                                                                  Figure 38. DSM Passband Ripple
                                    0                                                                                                                           0
                               -10                                                                                                                            -10
                              -20                                                                                                                            -20
                              -30                                                                                                                            -30
                              -40                                                                                                                            -40
     Amplitude (dB)                                                                                                                       Amplitude (dB)
                              -50                                                                                                                            -50
                              -60                                                                                                                            -60
                               -70                                                                                                                            -70
                              -80                                                                                                                            -80
                              -90                                                                                                                            -90
                              -100                                                                                                                          -100
                              -110                                                                                                                           -110
                              -120                                                                                                                          -120
                              -130                                                                                                                          -130
                              -140                                                                                                                          -140
                                        0.0   0.1       0.2     0.3      0.4      0.5   0.6     0.7     0.8      0.9        1.0                                     0.20 0.25 0.30 0.35 0.40 0.45 0.50 0.55 0.60 0.65 0.70 0.75 0.80 0.85
                                                     Frequency (norm alized to Fs)                                                                                               Frequency (norm alized to Fs)
                         Figure 39. QSM Stopband Rejection                                                                                                          Figure 40. QSM Transition Band
                               0                                                                                                                            0.10
                               -1                                                                                                                          0.08
                               -2                                                                                                                          0.06
                               -3
        Amplitude (dB)
                                                                                                                                                           0.04
                                                                                                                                  Amplitude (dB)
                               -4                                                                                                                          0.02
                               -5                                                                                                                          0.00
                               -6
                                                                                                                                                           -0.02
                               -7
                                                                                                                                                           -0.04
                               -8
                                                                                                                                                           -0.06
                               -9
                                                                                                                                                           -0.08
                              -10
                                                                                                                                                           -0.10
                                 0.10         0.15       0.20         0.25     0.30     0.35     0.40         0.45     0.50
                                                                                                                                                                0.00 0.03 0.05 0.08 0.10 0.13 0.15 0.18 0.20 0.23 0.25 0.28
                                                        Frequency (normalized to Fs)                                                                                            Frequency (norm alized to Fs)
           Figure 41. QSM Transition Band (Detail)                                                                                                                  Figure 42. QSM Passband Ripple
56                                                                                                                                                                                                                          DS717F4


                                                                                                                                          CS42888
9. DAC FILTER PLOTS
     Figure 43. SSM Stopband Rejection                                    Figure 44. SSM Transition Band
                                                              0.05
                                                                 0
                                                             -0.05
                                              Amplitude dB
                                                              -0. 1
                                                             -0.15
                                                              -0. 2
                                                             -0.25
                                                                      0   0.05   0.1   0.15      0.2     0.25      0.3       0.35   0.4   0.45   0.5
                                                                                              Frequency (normalized to Fs)
    Figure 45. SSM Transition Band (detail)                               Figure 46. SSM Passband Ripple
      Figure 47. DSM Stopband Rejection                                   Figure 48. DSM Transition Band
DS717F4                                                                                                                                                57


                                                                                                                                                                                                                                                    CS42888
                                                                                                                                                    0.8
                                                                                                                                                    0.7
                                                                                                                                                    0.6
                                                                                                                                                    0.5
                                                                                                                                                    0.4
                                                                                                                                    Amplitude dB
                                                                                                                                                    0.3
                                                                                                                                                    0.2
                                                                                                                                                    0.1
                                                                                                                                                        0
                                                                                                                                                   -0. 1
                                                                                                                                                   -0. 2
                                                                                                                                                            0          0.05         0.1    0.15       0.2     0.25      0.3        0.35      0.4         0.45      0.5
                                                                                                                                                                                                   Frequency (normalized to Fs)
     Figure 49. DSM Transition Band (detail)                                                                                                                      Figure 50. DSM Passband Ripple
                                 0                                                                                                                   0
                               -10
                                                                                                                                                  -10
                               -20
                               -30                                                                                                                -20
                               -40
      Amplitude (dB)                                                                                                             Amplitude (dB)
                                                                                                                                                  -30
                               -50
                               -60                                                                                                                -40
                               -70
                                                                                                                                                  -50
                               -80
                               -90                                                                                                                -60
                       -100
                                     0     0.1          0.2   0.3      0.4      0.5      0.6        0.7    0.8   0.9         1                                  0.35          0.4         0.45        0.5       0.55         0.6            0.65          0.7            0.75
                                                                     Frequency(normalized to Fs)                                                                                                    Frequency(normalized to Fs)
               Figure 51. QSM Stopband Rejection                                                                                                                  Figure 52. QSM Transition Band
                                                                                                                                                        0
                                 0
                                -5
                               -10
                               -15
                                                                                                                                                  -0. 5
                               -20
              Amplitude (dB)
                                                                                                                                 Amplitude dB
                               -25
                               -30
                                                                                                                                                    -1
                               -35
                               -40
                               -45
                               -50
                                                                                                                                                  -1. 5
                                     0.4         0.45          0.5            0.55            0.6         0.65         0.7                                  0          0.05         0.1     0.15       0.2     0.25      0.3         0.35          0.4      0.45          0.5
                                                                     Frequency(normalized to Fs)                                                                                                    Frequency (normalized to Fs)
     Figure 53. QSM Transition Band (detail)                                                                                                                      Figure 54. QSM Passband Ripple
58                                                                                                                                                                                                                                                              DS717F4


                                                                                                           CS42888
10.PARAMETER DEFINITIONS
Dynamic Range
        The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified
        bandwidth. Dynamic Range is a signal-to-noise ratio measurement over the specified band width made with
        a -60 dBFS signal. 60 dB is added to resulting measurement to refer the measurement to full-scale. This
        technique ensures that the distortion components are below the noise level and do not affect the measure-
        ment. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991,
        and the Electronic Industries Association of Japan, EIAJ CP-307. Expressed in decibels.
Total Harmonic Distortion + Noise
        The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified
        band width (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels. Measured
        at -1 and -20 dBFS as suggested in AES17-1991 Annex A.
Frequency Response
        A measure of the amplitude response variation from 10 Hz to 20 kHz relative to the amplitude response at
        1 kHz. Units in decibels.
Interchannel Isolation
        A measure of crosstalk between the left and right channel pairs. Measured for each channel at the convert-
        er's output with no signal to the input under test and a full-scale signal applied to the other channel. Units in
        decibels.
Interchannel Gain Mismatch
        The gain difference between left and right channel pairs. Units in decibels.
Gain Error
        The deviation from the nominal full-scale analog output for a full-scale digital input.
Gain Drift
        The change in gain value with temperature. Units in ppm/°C.
Offset Error
        The deviation of the mid-scale transition (111...111 to 000...000) from the ideal. Units in mV.
DS717F4                                                                                                               59


                                                                                                    CS42888
11.REFERENCES
   1. Cirrus Logic, AN18: Layout and Design Rules for Data Converters and Other Mixed Signal Devices,
      Version 6.0, February 1998.
   2. Cirrus Logic, Techniques to Measure and Maximize the Performance of a 120 dB, 96 kHz A/D Converter
      Integrated Circuit, by Steven Harris, Steven Green and Ka Leung. Presented at the 103rd Convention of the
      Audio Engineering Society, September 1997.
   3. Cirrus Logic, A Stereo 16-bit Delta-Sigma A/D Converter for Digital Audio, by D.R. Welland, B.P. Del Signo-
      re, E.J. Swanson, T. Tanaka, K. Hamashita, S. Hara, K. Takasuka. Paper presented at the 85th Convention
      of the Audio Engineering Society, November 1988.
   4. Cirrus Logic, The Effects of Sampling Clock Jitter on Nyquist Sampling Analog-to-Digital Converters, and
      on Oversampling Delta Sigma ADC's, by Steven Harris. Paper presented at the 87th Convention of the Au-
      dio Engineering Society, October 1989.
   5. Cirrus Logic, An 18-Bit Dual-Channel Oversampling Delta-Sigma A/D Converter, with 19-Bit Mono Applica-
      tion Example, by Clif Sanchez. Paper presented at the 87th Convention of the Audio Engineering Society,
      October 1989.
   6. Cirrus Logic, How to Achieve Optimum Performance from Delta-Sigma A/D and D/A Converters, by Steven
      Harris. Presented at the 93rd Convention of the Audio Engineering Society, October 1992.
   7. Cirrus Logic, A Fifth-Order Delta-Sigma Modulator with 110 dB Audio Dynamic Range, by I. Fujimori, K.
      Hamashita and E.J. Swanson. Paper presented at the 93rd Convention of the Audio Engineering Society,
      October 1992.
   8. Philips Semiconductor, The I²C-Bus Specification: Version 2.1, January 2000.
      http://www.semiconductors.philips.com
60                                                                                                      DS717F4


                                                                                                  CS42888
12.PACKAGE INFORMATION
                               64L LQFP PACKAGE DRAWING
                                                         E
                                                        E1
                             D D1
                                          1
                                             e          B
                                                                               A
                                                                             A1
                                    L
                                   INCHES                                           MILLIMETERS
     DIM             MIN             NOM                MAX               MIN           NOM        MAX
       A              ---             0.55              0.063              ---           1.40      1.60
      A1            0.002            0.004              0.006             0.05           0.10      0.15
       B            0.007            0.008              0.011             0.17           0.20      0.27
       D            0.461        0.472 BSC              0.484            11.70        12.0 BSC     12.30
      D1            0.390        0.393 BSC              0.398             9.90        10.0 BSC     10.10
       E            0.461        0.472 BSC              0.484            11.70        12.0 BSC     12.30
      E1            0.390        0.393 BSC              0.398             9.90        10.0 BSC     10.10
       e*           0.016        0.020 BSC              0.024             0.40        0.50 BSC      0.60
       L            0.018            0.024              0.030             0.45           0.60       0.75
                   0.000°             4°              7.000°             0.00°           4°       7.00°
                                           * Nominal pin pitch is 0.50 mm
                                            Controlling dimension is mm.
                                            JEDEC Designation: MS026
12.1    Thermal Characteristics
                          Parameter                                   Symbol     Min     Typ   Max     Units
Junction to Ambient Thermal Impedance             2 Layer Board         JA       -       50    -    °C/Watt
                                                  4 Layer Board         JA       -       37    -    °C/Watt
DS717F4                                                                                                     61


                                                                                                                CS42888
13.ORDERING INFORMATION
 Product          Description           Package      Pb-Free    Grade         Temp Range         Container         Order #
                                                                                                    Rail      CS42888-CQZ
                                                             Commercial -10°C to +70°C
            4-in, 8-out CODEC for                                                               Tape & Reel CS42888-CQZR
 CS42888                               64L-LQFP       YES
            Surround Sound Apps                                                                     Rail      CS42888-DQZ
                                                              Automotive -40°C to +105°C
                                                                                                Tape & Reel CS42888-DQZR
CDB42448 CS42888 evaluation board           -           -          -                 -                -         CDB42448
14.REVISION HISTORY
   Revision                                                     Changes
               Updated temperature and voltage specifications in “Recommended Operating Conditions” on page 10.
      F1
               Added test conditions to the Analog Input and Analog Output Characteristics tables.
               Updated input impedance specification for Differential and Single-Ended Inputs in “Analog Input Characteris-
      F2
               tics (Commercial)” on page 11 and “Analog Input Characteristics (Automotive)” on page 12.
                • Updated pin assignments of “AOUT7 +,-” in “Pin Descriptions” on page 6.
                • Updated Note 12 regarding triangular PDF dither in “Analog Output Characteristics (Automotive)” on
      F3          page 15.
                • Updated MFreq2:0 == 001 and MFreq2:0 == 011 (ratios of 384x and 768x) to "Reserved" in Table 10 and
                  Table 11. Removed references to these ratios and their divisors in Table 3 through Table 8.
               Updates to clarify the behavior of the ADC Overflow bit; full-scale signal with single-ended input.
      F4        • Explanatory text preceding Figure 10 on page 25.
                • Explanatory text, “ADC Overflow (ADCX_OVFL)” on page 50.
62                                                                                                                   DS717F4


                                                                                                                                                CS42888
 Contacting Cirrus Logic Support
 For all product questions and inquiries, contact a Cirrus Logic Sales Representative.
 To find the one nearest you, go to www.cirrus.com.
 IMPORTANT NOTICE
 The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either
 “Cirrus Logic” or “Cirrus”) are sold subject to Cirrus Logic’s terms and conditions of sale supplied at the time of order acknowledgment, including those
 pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right
 to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest
 version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are
 utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize
 risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural
 hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of
 Cirrus Logic products. Use of Cirrus Logic products may entail a choice between many different modes of operation, some or all of which may require
 action by the user, and some or all of which may be optional. Nothing in these materials should be interpreted as instructions or suggestions to choose
 one mode over another. Likewise, description of a single mode should not be interpreted as a suggestion that other modes should not be used or that
 they would not be suitable for operation. Features and operations described herein are for illustrative purposes only.
 CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE
 PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR
 WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS,
 LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD
 TO BE FULLY AT THE CUSTOMER’S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED,
 INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC
 PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC
 PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS,
 EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS’ FEES AND COSTS, THAT MAY RESULT
 FROM OR ARISE IN CONNECTION WITH THESE USES.
 This document is the property of Cirrus Logic and by furnishing this information, Cirrus Logic grants no license, express or implied, under any patents,
 mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Any provision or publication of any third party’s products or
 services does not constitute Cirrus Logic’s approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the
 information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and
 only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this
 notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any
 work for resale. This document and its information is provided “AS IS” without warranty of any kind (express or implied). All statutory warranties and
 conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this
 information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus
 Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of
 their respective owners.
 Copyright © 2013–2017 Cirrus Logic, Inc. All rights reserved.
 SPI is a trademark of Motorola.
DS717F4                                                                                                                                                        63


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Cirrus Logic:
 CS42888-CQZ CS42888-CQZR CS42888-DQZ CS42888-DQZR
