-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2010 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 9.1 (Build Build 350 03/24/2010)
-- Created on Wed May 08 22:14:20 2019

FUNCTION UnidadeControle (clock, reset, funct[5..0], Opcode[5..0])
	WITH (Reset, PC4, Decode, Write_Reg, Add, PC0, Wait_Decode, Wait_Decode_2, Wait_Decode_3, Opcode_R, Opcode_Inexistente, funct_add)
	RETURNS (MemWR, USExt, IorD[2..0], ALUSrcA[1..0], ALUSrcB[1..0], PCSource[2..0], ALUorMem, RegDst[1..0], MemToReg[3..0], IRWrite, ALUOp[2..0], PCWrite, RegWrite, AWrite, BWrite, ALUOutWrite, state[6..0]);
