
*** Running vivado
    with args -log design_1_AXI_3stage_BTI_RO2_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_3stage_BTI_RO2_0_3.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_AXI_3stage_BTI_RO2_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/parvez_ro_during'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/parvez_ro_prepost'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/ip_repo'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/FromArash'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Jarvis/Documents/Xilinx/FromArash' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/design_1_AXI_3stage_BTI_RO2_0_3_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/FPGAtool/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Frequency_counter_AXI4:1.1'. The one found in IP location 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/Frequency_counter_AXI4_1.0' will take precedence over the same IP in location c:/Users/Jarvis/Documents/Xilinx/FromArash/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_RO:1.0'. The one found in IP location 'c:/Users/Jarvis/Documents/Xilinx/FromArash/ring_oscillator_zynq/ip_repo/AXI_counter_1.0' will take precedence over the same IP in location c:/Users/Jarvis/Documents/Xilinx/ip_repo/ip_repo/AXI_RO_1.0
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1012.266 ; gain = 0.000
Command: synth_design -top design_1_AXI_3stage_BTI_RO2_0_3 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7816
WARNING: [Synth 8-992] frequency_counter_wire is already implicitly declared earlier [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/hdl/AXI_3stage_BTI_Pavi_RO1_v1_0.v:83]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_3stage_BTI_RO2_0_3' [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_BTI_RO2_0_3/synth/design_1_AXI_3stage_BTI_RO2_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'AXI_3stage_BTI_Pavi_RO2_v1_0' [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/hdl/AXI_3stage_BTI_Pavi_RO1_v1_0.v:4]
	Parameter num_oscillators bound to: 20 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LUT6_NAND' [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/src/LUT6_NAND.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/FPGAtool/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39343]
	Parameter INIT bound to: 64'b0111011101110111011101110111011101110111011101110111011101110111 
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (1#1) [C:/FPGAtool/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39343]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_NAND' (2#1) [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/src/LUT6_NAND.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_NOTv2' [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/src/LUT6_NOT.v:22]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [C:/FPGAtool/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39343]
	Parameter INIT bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (2#1) [C:/FPGAtool/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39343]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_NOTv2' (3#1) [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/src/LUT6_NOT.v:22]
INFO: [Synth 8-6157] synthesizing module 'AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI' [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/hdl/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/hdl/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI.v:291]
INFO: [Synth 8-226] default block is never used [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/hdl/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI.v:656]
INFO: [Synth 8-6155] done synthesizing module 'AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI' (4#1) [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/hdl/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'frequency_counter' [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/src/frequency_counter.v:23]
	Parameter num_counters bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frequency_counter' (5#1) [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/src/frequency_counter.v:23]
WARNING: [Synth 8-689] width (992) of port connection 'freq' does not match port width (640) of module 'frequency_counter' [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/hdl/AXI_3stage_BTI_Pavi_RO1_v1_0.v:137]
INFO: [Synth 8-6155] done synthesizing module 'AXI_3stage_BTI_Pavi_RO2_v1_0' (6#1) [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ipshared/a1d3/hdl/AXI_3stage_BTI_Pavi_RO1_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_3stage_BTI_RO2_0_3' (7#1) [c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_BTI_RO2_0_3/synth/design_1_AXI_3stage_BTI_RO2_0_3.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1012.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1012.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:40 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 21    
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	  32 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:34 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:03:13 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:03:14 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:03:15 . Memory (MB): peak = 1017.051 ; gain = 4.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:39 ; elapsed = 00:03:31 . Memory (MB): peak = 1023.410 ; gain = 11.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:39 ; elapsed = 00:03:31 . Memory (MB): peak = 1023.410 ; gain = 11.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:40 ; elapsed = 00:03:31 . Memory (MB): peak = 1023.410 ; gain = 11.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:40 ; elapsed = 00:03:31 . Memory (MB): peak = 1023.410 ; gain = 11.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:40 ; elapsed = 00:03:31 . Memory (MB): peak = 1023.410 ; gain = 11.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:40 ; elapsed = 00:03:31 . Memory (MB): peak = 1023.410 ; gain = 11.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   176|
|2     |LUT1   |   413|
|3     |LUT2   |     6|
|4     |LUT3   |     2|
|5     |LUT4   |    10|
|6     |LUT5   |     6|
|7     |LUT6   |   406|
|8     |MUXF7  |   128|
|9     |FDRE   |  1394|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:40 ; elapsed = 00:03:31 . Memory (MB): peak = 1023.410 ; gain = 11.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:07 ; elapsed = 00:03:18 . Memory (MB): peak = 1023.410 ; gain = 11.145
Synthesis Optimization Complete : Time (s): cpu = 00:02:40 ; elapsed = 00:03:31 . Memory (MB): peak = 1023.410 ; gain = 11.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1023.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1034.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:04:00 . Memory (MB): peak = 1034.840 ; gain = 22.574
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/design_1_AXI_3stage_BTI_RO2_0_3_synth_1/design_1_AXI_3stage_BTI_RO2_0_3.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_3stage_BTI_RO2_0_3, cache-ID = 36a2d1d8567eefbc
INFO: [Coretcl 2-1174] Renamed 83 cell refs.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/design_1_AXI_3stage_BTI_RO2_0_3_synth_1/design_1_AXI_3stage_BTI_RO2_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_3stage_BTI_RO2_0_3_utilization_synth.rpt -pb design_1_AXI_3stage_BTI_RO2_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 14 13:37:07 2021...
