Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Sep 29 14:04:24 2025
| Host              : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Polyphase_filter_timing_summary_routed.rpt -pb Polyphase_filter_timing_summary_routed.pb -rpx Polyphase_filter_timing_summary_routed.rpx -warn_on_violation
| Design            : Polyphase_filter
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.29 12-02-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check      372         
SYNTH-12   Warning   DSP input not registered       6           
TIMING-18  Warning   Missing input or output delay  68          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.574        0.000                      0                 2475        0.022        0.000                      0                 2475        1.958        0.000                       0                   948  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.574        0.000                      0                 2475        0.022        0.000                      0                 2475        1.958        0.000                       0                   948  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.627ns (50.356%)  route 1.604ns (49.644%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.045ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.949ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.976     2.888    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y44         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.222     3.110 f  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[5]
                         net (fo=4, routed)           1.604     4.714    mul_reg_I_reg[3]0/A[5]
    DSP48E2_X16Y86       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     4.906 r  mul_reg_I_reg[3]0/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.906    mul_reg_I_reg[3]0/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X16Y86       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     4.982 r  mul_reg_I_reg[3]0/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.982    mul_reg_I_reg[3]0/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X16Y86       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[10])
                                                      0.505     5.487 f  mul_reg_I_reg[3]0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     5.487    mul_reg_I_reg[3]0/DSP_MULTIPLIER.U<10>
    DSP48E2_X16Y86       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     5.534 r  mul_reg_I_reg[3]0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     5.534    mul_reg_I_reg[3]0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X16Y86       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     6.119 r  mul_reg_I_reg[3]0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     6.119    mul_reg_I_reg[3]0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.667     7.287    mul_reg_I_reg[3]0/CLK
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.425     7.713    
                         clock uncertainty           -0.035     7.677    
    DSP48E2_X16Y86       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.015     7.692    mul_reg_I_reg[3]0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.627ns (50.356%)  route 1.604ns (49.644%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.045ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.949ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.976     2.888    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y44         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.222     3.110 f  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[5]
                         net (fo=4, routed)           1.604     4.714    mul_reg_I_reg[3]0/A[5]
    DSP48E2_X16Y86       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     4.906 r  mul_reg_I_reg[3]0/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.906    mul_reg_I_reg[3]0/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X16Y86       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     4.982 r  mul_reg_I_reg[3]0/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.982    mul_reg_I_reg[3]0/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X16Y86       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[11])
                                                      0.505     5.487 f  mul_reg_I_reg[3]0/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.487    mul_reg_I_reg[3]0/DSP_MULTIPLIER.U<11>
    DSP48E2_X16Y86       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.047     5.534 r  mul_reg_I_reg[3]0/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.534    mul_reg_I_reg[3]0/DSP_M_DATA.U_DATA<11>
    DSP48E2_X16Y86       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.585     6.119 r  mul_reg_I_reg[3]0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.119    mul_reg_I_reg[3]0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.667     7.287    mul_reg_I_reg[3]0/CLK
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.425     7.713    
                         clock uncertainty           -0.035     7.677    
    DSP48E2_X16Y86       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.015     7.692    mul_reg_I_reg[3]0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.627ns (50.356%)  route 1.604ns (49.644%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.045ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.949ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.976     2.888    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y44         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.222     3.110 f  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[5]
                         net (fo=4, routed)           1.604     4.714    mul_reg_I_reg[3]0/A[5]
    DSP48E2_X16Y86       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     4.906 r  mul_reg_I_reg[3]0/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.906    mul_reg_I_reg[3]0/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X16Y86       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     4.982 r  mul_reg_I_reg[3]0/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.982    mul_reg_I_reg[3]0/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X16Y86       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[12])
                                                      0.505     5.487 f  mul_reg_I_reg[3]0/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     5.487    mul_reg_I_reg[3]0/DSP_MULTIPLIER.U<12>
    DSP48E2_X16Y86       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.047     5.534 r  mul_reg_I_reg[3]0/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     5.534    mul_reg_I_reg[3]0/DSP_M_DATA.U_DATA<12>
    DSP48E2_X16Y86       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.585     6.119 r  mul_reg_I_reg[3]0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     6.119    mul_reg_I_reg[3]0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.667     7.287    mul_reg_I_reg[3]0/CLK
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.425     7.713    
                         clock uncertainty           -0.035     7.677    
    DSP48E2_X16Y86       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.015     7.692    mul_reg_I_reg[3]0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.627ns (50.356%)  route 1.604ns (49.644%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.045ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.949ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.976     2.888    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y44         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.222     3.110 f  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[5]
                         net (fo=4, routed)           1.604     4.714    mul_reg_I_reg[3]0/A[5]
    DSP48E2_X16Y86       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     4.906 r  mul_reg_I_reg[3]0/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.906    mul_reg_I_reg[3]0/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X16Y86       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     4.982 r  mul_reg_I_reg[3]0/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.982    mul_reg_I_reg[3]0/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X16Y86       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[13])
                                                      0.505     5.487 f  mul_reg_I_reg[3]0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     5.487    mul_reg_I_reg[3]0/DSP_MULTIPLIER.U<13>
    DSP48E2_X16Y86       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     5.534 r  mul_reg_I_reg[3]0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     5.534    mul_reg_I_reg[3]0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X16Y86       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     6.119 r  mul_reg_I_reg[3]0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     6.119    mul_reg_I_reg[3]0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.667     7.287    mul_reg_I_reg[3]0/CLK
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.425     7.713    
                         clock uncertainty           -0.035     7.677    
    DSP48E2_X16Y86       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.015     7.692    mul_reg_I_reg[3]0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.627ns (50.356%)  route 1.604ns (49.644%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.045ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.949ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.976     2.888    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y44         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.222     3.110 f  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[5]
                         net (fo=4, routed)           1.604     4.714    mul_reg_I_reg[3]0/A[5]
    DSP48E2_X16Y86       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     4.906 r  mul_reg_I_reg[3]0/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.906    mul_reg_I_reg[3]0/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X16Y86       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     4.982 r  mul_reg_I_reg[3]0/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.982    mul_reg_I_reg[3]0/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X16Y86       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[14])
                                                      0.505     5.487 f  mul_reg_I_reg[3]0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     5.487    mul_reg_I_reg[3]0/DSP_MULTIPLIER.U<14>
    DSP48E2_X16Y86       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047     5.534 r  mul_reg_I_reg[3]0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     5.534    mul_reg_I_reg[3]0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X16Y86       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     6.119 r  mul_reg_I_reg[3]0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     6.119    mul_reg_I_reg[3]0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.667     7.287    mul_reg_I_reg[3]0/CLK
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.425     7.713    
                         clock uncertainty           -0.035     7.677    
    DSP48E2_X16Y86       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.015     7.692    mul_reg_I_reg[3]0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.627ns (50.356%)  route 1.604ns (49.644%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.045ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.949ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.976     2.888    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y44         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.222     3.110 f  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[5]
                         net (fo=4, routed)           1.604     4.714    mul_reg_I_reg[3]0/A[5]
    DSP48E2_X16Y86       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     4.906 r  mul_reg_I_reg[3]0/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.906    mul_reg_I_reg[3]0/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X16Y86       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     4.982 r  mul_reg_I_reg[3]0/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.982    mul_reg_I_reg[3]0/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X16Y86       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[15])
                                                      0.505     5.487 f  mul_reg_I_reg[3]0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.487    mul_reg_I_reg[3]0/DSP_MULTIPLIER.U<15>
    DSP48E2_X16Y86       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     5.534 r  mul_reg_I_reg[3]0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.534    mul_reg_I_reg[3]0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X16Y86       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     6.119 r  mul_reg_I_reg[3]0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     6.119    mul_reg_I_reg[3]0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.667     7.287    mul_reg_I_reg[3]0/CLK
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.425     7.713    
                         clock uncertainty           -0.035     7.677    
    DSP48E2_X16Y86       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.015     7.692    mul_reg_I_reg[3]0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.627ns (50.356%)  route 1.604ns (49.644%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.045ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.949ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.976     2.888    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y44         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.222     3.110 f  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[5]
                         net (fo=4, routed)           1.604     4.714    mul_reg_I_reg[3]0/A[5]
    DSP48E2_X16Y86       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     4.906 r  mul_reg_I_reg[3]0/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.906    mul_reg_I_reg[3]0/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X16Y86       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     4.982 r  mul_reg_I_reg[3]0/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.982    mul_reg_I_reg[3]0/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X16Y86       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[16])
                                                      0.505     5.487 f  mul_reg_I_reg[3]0/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     5.487    mul_reg_I_reg[3]0/DSP_MULTIPLIER.U<16>
    DSP48E2_X16Y86       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.047     5.534 r  mul_reg_I_reg[3]0/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     5.534    mul_reg_I_reg[3]0/DSP_M_DATA.U_DATA<16>
    DSP48E2_X16Y86       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.585     6.119 r  mul_reg_I_reg[3]0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     6.119    mul_reg_I_reg[3]0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.667     7.287    mul_reg_I_reg[3]0/CLK
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.425     7.713    
                         clock uncertainty           -0.035     7.677    
    DSP48E2_X16Y86       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015     7.692    mul_reg_I_reg[3]0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.627ns (50.356%)  route 1.604ns (49.644%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.045ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.949ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.976     2.888    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y44         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.222     3.110 f  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[5]
                         net (fo=4, routed)           1.604     4.714    mul_reg_I_reg[3]0/A[5]
    DSP48E2_X16Y86       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     4.906 r  mul_reg_I_reg[3]0/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.906    mul_reg_I_reg[3]0/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X16Y86       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     4.982 r  mul_reg_I_reg[3]0/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.982    mul_reg_I_reg[3]0/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X16Y86       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[17])
                                                      0.505     5.487 f  mul_reg_I_reg[3]0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     5.487    mul_reg_I_reg[3]0/DSP_MULTIPLIER.U<17>
    DSP48E2_X16Y86       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     5.534 r  mul_reg_I_reg[3]0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     5.534    mul_reg_I_reg[3]0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X16Y86       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     6.119 r  mul_reg_I_reg[3]0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     6.119    mul_reg_I_reg[3]0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.667     7.287    mul_reg_I_reg[3]0/CLK
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.425     7.713    
                         clock uncertainty           -0.035     7.677    
    DSP48E2_X16Y86       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015     7.692    mul_reg_I_reg[3]0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.627ns (50.356%)  route 1.604ns (49.644%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.045ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.949ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.976     2.888    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y44         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.222     3.110 f  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[5]
                         net (fo=4, routed)           1.604     4.714    mul_reg_I_reg[3]0/A[5]
    DSP48E2_X16Y86       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     4.906 r  mul_reg_I_reg[3]0/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.906    mul_reg_I_reg[3]0/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X16Y86       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     4.982 r  mul_reg_I_reg[3]0/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.982    mul_reg_I_reg[3]0/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X16Y86       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[18])
                                                      0.505     5.487 f  mul_reg_I_reg[3]0/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     5.487    mul_reg_I_reg[3]0/DSP_MULTIPLIER.U<18>
    DSP48E2_X16Y86       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     5.534 r  mul_reg_I_reg[3]0/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     5.534    mul_reg_I_reg[3]0/DSP_M_DATA.U_DATA<18>
    DSP48E2_X16Y86       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     6.119 r  mul_reg_I_reg[3]0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.119    mul_reg_I_reg[3]0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.667     7.287    mul_reg_I_reg[3]0/CLK
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.425     7.713    
                         clock uncertainty           -0.035     7.677    
    DSP48E2_X16Y86       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015     7.692    mul_reg_I_reg[3]0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.627ns (50.356%)  route 1.604ns (49.644%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 1.045ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.949ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.976     2.888    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y44         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.222     3.110 f  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[5]
                         net (fo=4, routed)           1.604     4.714    mul_reg_I_reg[3]0/A[5]
    DSP48E2_X16Y86       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     4.906 r  mul_reg_I_reg[3]0/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.906    mul_reg_I_reg[3]0/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X16Y86       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     4.982 r  mul_reg_I_reg[3]0/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.982    mul_reg_I_reg[3]0/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X16Y86       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[19])
                                                      0.505     5.487 f  mul_reg_I_reg[3]0/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     5.487    mul_reg_I_reg[3]0/DSP_MULTIPLIER.U<19>
    DSP48E2_X16Y86       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     5.534 r  mul_reg_I_reg[3]0/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     5.534    mul_reg_I_reg[3]0/DSP_M_DATA.U_DATA<19>
    DSP48E2_X16Y86       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     6.119 r  mul_reg_I_reg[3]0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     6.119    mul_reg_I_reg[3]0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AK17                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     5.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.667     7.287    mul_reg_I_reg[3]0/CLK
    DSP48E2_X16Y86       DSP_OUTPUT                                   r  mul_reg_I_reg[3]0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.425     7.713    
                         clock uncertainty           -0.035     7.677    
    DSP48E2_X16Y86       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.015     7.692    mul_reg_I_reg[3]0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  1.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 mul_reg_Q_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_Q_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Net Delay (Source):      1.645ns (routing 0.949ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.869ns (routing 1.045ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.645     2.265    clk_IBUF_BUFG
    SLICE_X88Y211        FDCE                                         r  mul_reg_Q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y211        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.323 r  mul_reg_Q_reg[2][3]/Q
                         net (fo=2, routed)           0.071     2.394    mul_reg_Q_reg[2][3]
    SLICE_X88Y210        FDCE                                         r  mul_reg_Q_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.869     2.781    clk_IBUF_BUFG
    SLICE_X88Y210        FDCE                                         r  mul_reg_Q_reg[1][3]/C
                         clock pessimism             -0.470     2.311    
    SLICE_X88Y210        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.373    mul_reg_Q_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mul_reg_Q_reg[10][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_Q_reg[9][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.851%)  route 0.130ns (69.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      1.643ns (routing 0.949ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.878ns (routing 1.045ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.643     2.263    clk_IBUF_BUFG
    SLICE_X90Y207        FDCE                                         r  mul_reg_Q_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y207        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.321 r  mul_reg_Q_reg[10][0]/Q
                         net (fo=2, routed)           0.130     2.451    mul_reg_Q_reg[10][0]
    SLICE_X88Y207        FDCE                                         r  mul_reg_Q_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.878     2.790    clk_IBUF_BUFG
    SLICE_X88Y207        FDCE                                         r  mul_reg_Q_reg[9][0]/C
                         clock pessimism             -0.423     2.367    
    SLICE_X88Y207        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.427    mul_reg_Q_reg[9][0]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mul_reg_Q_reg[10][22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_Q_reg[9][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      1.639ns (routing 0.949ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.866ns (routing 1.045ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.639     2.259    clk_IBUF_BUFG
    SLICE_X91Y214        FDCE                                         r  mul_reg_Q_reg[10][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y214        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.317 r  mul_reg_Q_reg[10][22]/Q
                         net (fo=1, routed)           0.072     2.389    mul_reg_Q_reg[10][22]
    SLICE_X91Y214        FDCE                                         r  mul_reg_Q_reg[9][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.866     2.778    clk_IBUF_BUFG
    SLICE_X91Y214        FDCE                                         r  mul_reg_Q_reg[9][22]/C
                         clock pessimism             -0.478     2.299    
    SLICE_X91Y214        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.361    mul_reg_Q_reg[9][22]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.041ns (31.538%)  route 0.089ns (68.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Net Delay (Source):      1.030ns (routing 0.575ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.642ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.030     1.386    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X85Y217        FDRE                                         r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y217        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.427 r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/Q
                         net (fo=8, routed)           0.089     1.516    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[8]
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.244     1.825    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.344     1.481    
    RAMB36_X8Y43         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                      0.006     1.487    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mul_reg_Q_reg[6][27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_Q_reg[5][27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.059ns (42.143%)  route 0.081ns (57.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Net Delay (Source):      1.645ns (routing 0.949ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.874ns (routing 1.045ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.645     2.265    clk_IBUF_BUFG
    SLICE_X88Y211        FDCE                                         r  mul_reg_Q_reg[6][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y211        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.324 r  mul_reg_Q_reg[6][27]/Q
                         net (fo=1, routed)           0.081     2.405    mul_reg_Q_reg[6][27]
    SLICE_X88Y213        FDCE                                         r  mul_reg_Q_reg[5][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.874     2.786    clk_IBUF_BUFG
    SLICE_X88Y213        FDCE                                         r  mul_reg_Q_reg[5][27]/C
                         clock pessimism             -0.470     2.316    
    SLICE_X88Y213        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.376    mul_reg_Q_reg[5][27]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mul_reg_Q_reg[10][23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_Q_reg[9][23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.061ns (43.885%)  route 0.078ns (56.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Net Delay (Source):      1.636ns (routing 0.949ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.860ns (routing 1.045ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.636     2.256    clk_IBUF_BUFG
    SLICE_X89Y212        FDCE                                         r  mul_reg_Q_reg[10][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y212        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.317 r  mul_reg_Q_reg[10][23]/Q
                         net (fo=1, routed)           0.078     2.395    mul_reg_Q_reg[10][23]
    SLICE_X89Y213        FDCE                                         r  mul_reg_Q_reg[9][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.860     2.772    clk_IBUF_BUFG
    SLICE_X89Y213        FDCE                                         r  mul_reg_Q_reg[9][23]/C
                         clock pessimism             -0.470     2.301    
    SLICE_X89Y213        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.363    mul_reg_Q_reg[9][23]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mul_reg_Q_reg[6][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_Q_reg[5][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.060ns (41.667%)  route 0.084ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Net Delay (Source):      1.652ns (routing 0.949ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.883ns (routing 1.045ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.652     2.272    clk_IBUF_BUFG
    SLICE_X87Y209        FDCE                                         r  mul_reg_Q_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y209        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.332 r  mul_reg_Q_reg[6][2]/Q
                         net (fo=2, routed)           0.084     2.416    mul_reg_Q_reg[6][2]
    SLICE_X87Y207        FDCE                                         r  mul_reg_Q_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.883     2.795    clk_IBUF_BUFG
    SLICE_X87Y207        FDCE                                         r  mul_reg_Q_reg[5][2]/C
                         clock pessimism             -0.472     2.323    
    SLICE_X87Y207        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.383    mul_reg_Q_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.095ns (50.265%)  route 0.094ns (49.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      1.650ns (routing 0.949ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.872ns (routing 1.045ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.650     2.270    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X86Y218        FDRE                                         r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y218        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.330 r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/Q
                         net (fo=6, routed)           0.072     2.402    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/Q[4]
    SLICE_X85Y218        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     2.437 r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__3/O
                         net (fo=1, routed)           0.022     2.459    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__3_n_0
    SLICE_X85Y218        FDRE                                         r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.872     2.784    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X85Y218        FDRE                                         r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.423     2.361    
    SLICE_X85Y218        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.421    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mul_reg_I_reg[13][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mul_reg_I_reg[12][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.216%)  route 0.062ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.036ns (routing 0.575ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.642ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.036     1.392    clk_IBUF_BUFG
    SLICE_X84Y210        FDCE                                         r  mul_reg_I_reg[13][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y210        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.432 r  mul_reg_I_reg[13][10]/Q
                         net (fo=2, routed)           0.062     1.494    mul_reg_I_reg[13][10]
    SLICE_X83Y210        FDCE                                         r  mul_reg_I_reg[12][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.177     1.758    clk_IBUF_BUFG
    SLICE_X83Y210        FDCE                                         r  mul_reg_I_reg[12][10]/C
                         clock pessimism             -0.349     1.409    
    SLICE_X83Y210        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.456    mul_reg_I_reg[12][10]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Net Delay (Source):      1.044ns (routing 0.575ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.642ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.044     1.400    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X84Y217        FDRE                                         r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y217        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.439 r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/Q
                         net (fo=7, routed)           0.027     1.466    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/Q[3]
    SLICE_X84Y217        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     1.486 r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1__0/O
                         net (fo=1, routed)           0.006     1.492    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1__0_n_0
    SLICE_X84Y217        FDRE                                         r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.184     1.765    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X84Y217        FDRE                                         r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.358     1.406    
    SLICE_X84Y217        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.453    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y44    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y44    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y45    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y45    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y42    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y42    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y43    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y43    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         5.000       3.710      BUFGCE_X0Y15    clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         5.000       4.350      DSP48E2_X15Y84  mul_reg_I_reg[11]0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y44    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y44    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y44    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y44    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y45    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y45    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y45    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y45    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y42    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y42    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y44    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y44    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y44    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y44    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y45    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y45    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y45    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y45    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y42    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y42    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIFO_reset
                            (input port)
  Destination:            axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.126ns  (logic 0.645ns (20.632%)  route 2.481ns (79.368%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.665ns (routing 0.949ns, distribution 0.716ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF17                                              0.000     0.000 f  FIFO_reset (IN)
                         net (fo=0)                   0.000     0.000    FIFO_reset_IBUF_inst/I
    AF17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.536     0.536 f  FIFO_reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.536    FIFO_reset_IBUF_inst/OUT
    AF17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 f  FIFO_reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.235     2.771    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X83Y221        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     2.880 r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.246     3.126    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X83Y221        FDRE                                         r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.665     2.285    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X83Y221        FDRE                                         r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 FIFO_reset
                            (input port)
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.928ns  (logic 0.637ns (21.753%)  route 2.291ns (78.247%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.664ns (routing 0.949ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF17                                              0.000     0.000 f  FIFO_reset (IN)
                         net (fo=0)                   0.000     0.000    FIFO_reset_IBUF_inst/I
    AF17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.536     0.536 f  FIFO_reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.536    FIFO_reset_IBUF_inst/OUT
    AF17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 f  FIFO_reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.235     2.771    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X83Y221        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.872 r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.056     2.928    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X83Y221        FDRE                                         r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.664     2.284    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X83Y221        FDRE                                         r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIFO_reset
                            (input port)
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.212ns (16.456%)  route 1.075ns (83.544%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.176ns (routing 0.642ns, distribution 0.534ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF17                                              0.000     0.000 f  FIFO_reset (IN)
                         net (fo=0)                   0.000     0.000    FIFO_reset_IBUF_inst/I
    AF17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.171     0.171 f  FIFO_reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    FIFO_reset_IBUF_inst/OUT
    AF17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.171 f  FIFO_reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.055     1.226    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X83Y221        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.267 r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.020     1.287    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X83Y221        FDRE                                         r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.176     1.757    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X83Y221        FDRE                                         r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 FIFO_reset
                            (input port)
  Destination:            axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.210ns (15.358%)  route 1.156ns (84.642%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.178ns (routing 0.642ns, distribution 0.536ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF17                                              0.000     0.000 f  FIFO_reset (IN)
                         net (fo=0)                   0.000     0.000    FIFO_reset_IBUF_inst/I
    AF17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.171     0.171 f  FIFO_reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    FIFO_reset_IBUF_inst/OUT
    AF17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.171 f  FIFO_reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.055     1.226    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X83Y221        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.039     1.265 r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.101     1.366    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X83Y221        FDRE                                         r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.178     1.759    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X83Y221        FDRE                                         r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_Q[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.943ns  (logic 2.423ns (49.015%)  route 2.520ns (50.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 1.045ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.863     2.775    clk_IBUF_BUFG
    SLICE_X91Y212        FDRE                                         r  data_out_Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.854 r  data_out_Q_reg[8]/Q
                         net (fo=1, routed)           2.520     5.374    data_out_Q_OBUF[8]
    AT7                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.344     7.718 r  data_out_Q_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.718    data_out_Q[8]
    AT7                                                               r  data_out_Q[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_Q[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.737ns  (logic 2.418ns (51.040%)  route 2.319ns (48.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 1.045ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.863     2.775    clk_IBUF_BUFG
    SLICE_X86Y209        FDRE                                         r  data_out_Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.853 r  data_out_Q_reg[14]/Q
                         net (fo=1, routed)           2.319     5.172    data_out_Q_OBUF[14]
    AV6                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.340     7.511 r  data_out_Q_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.511    data_out_Q[14]
    AV6                                                               r  data_out_Q[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_Q[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.748ns  (logic 2.428ns (51.134%)  route 2.320ns (48.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 1.045ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.850     2.762    clk_IBUF_BUFG
    SLICE_X85Y210        FDRE                                         r  data_out_Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.841 r  data_out_Q_reg[12]/Q
                         net (fo=1, routed)           2.320     5.161    data_out_Q_OBUF[12]
    AU4                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.349     7.510 r  data_out_Q_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.510    data_out_Q[12]
    AU4                                                               r  data_out_Q[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_Q[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.692ns  (logic 2.418ns (51.537%)  route 2.274ns (48.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 1.045ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.866     2.778    clk_IBUF_BUFG
    SLICE_X88Y211        FDRE                                         r  data_out_Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y211        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.857 r  data_out_Q_reg[15]/Q
                         net (fo=1, routed)           2.274     5.131    data_out_Q_OBUF[15]
    AV5                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.339     7.470 r  data_out_Q_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.470    data_out_Q[15]
    AV5                                                               r  data_out_Q[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.637ns  (logic 2.415ns (52.083%)  route 2.222ns (47.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.864ns (routing 1.045ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.864     2.776    clk_IBUF_BUFG
    SLICE_X88Y210        FDRE                                         r  data_out_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.855 r  data_out_Q_reg[3]/Q
                         net (fo=1, routed)           2.222     5.077    data_out_Q_OBUF[3]
    AR6                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.336     7.413 r  data_out_Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.413    data_out_Q[3]
    AR6                                                               r  data_out_Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_Q[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.639ns  (logic 2.433ns (52.450%)  route 2.206ns (47.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 1.045ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.855     2.767    clk_IBUF_BUFG
    SLICE_X86Y212        FDRE                                         r  data_out_Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y212        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.846 r  data_out_Q_reg[10]/Q
                         net (fo=1, routed)           2.206     5.052    data_out_Q_OBUF[10]
    AT5                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.354     7.406 r  data_out_Q_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.406    data_out_Q[10]
    AT5                                                               r  data_out_Q[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_Q[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.577ns  (logic 2.407ns (52.587%)  route 2.170ns (47.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 1.045ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.855     2.767    clk_IBUF_BUFG
    SLICE_X85Y209        FDRE                                         r  data_out_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y209        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.846 r  data_out_Q_reg[6]/Q
                         net (fo=1, routed)           2.170     5.016    data_out_Q_OBUF[6]
    AU8                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.328     7.344 r  data_out_Q_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.344    data_out_Q[6]
    AU8                                                               r  data_out_Q[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_Q[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.549ns  (logic 2.429ns (53.393%)  route 2.120ns (46.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 1.045ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.866     2.778    clk_IBUF_BUFG
    SLICE_X86Y206        FDRE                                         r  data_out_Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y206        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.857 r  data_out_Q_reg[13]/Q
                         net (fo=1, routed)           2.120     4.977    data_out_Q_OBUF[13]
    AU3                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.350     7.327 r  data_out_Q_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.327    data_out_Q[13]
    AU3                                                               r  data_out_Q[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_Q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.497ns  (logic 2.406ns (53.507%)  route 2.091ns (46.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.873ns (routing 1.045ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.873     2.785    clk_IBUF_BUFG
    SLICE_X88Y207        FDRE                                         r  data_out_Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y207        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.864 r  data_out_Q_reg[4]/Q
                         net (fo=1, routed)           2.091     4.955    data_out_Q_OBUF[4]
    AU7                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.327     7.282 r  data_out_Q_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.282    data_out_Q[4]
    AU7                                                               r  data_out_Q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_Q[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.501ns  (logic 2.411ns (53.561%)  route 2.090ns (46.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 1.045ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.884    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.863     2.775    clk_IBUF_BUFG
    SLICE_X85Y207        FDRE                                         r  data_out_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y207        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.854 r  data_out_Q_reg[7]/Q
                         net (fo=1, routed)           2.090     4.944    data_out_Q_OBUF[7]
    AV8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.332     7.275 r  data_out_Q_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.275    data_out_Q[7]
    AV8                                                               r  data_out_Q[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_I[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.571ns  (logic 1.180ns (75.106%)  route 0.391ns (24.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.037ns (routing 0.575ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.037     1.393    clk_IBUF_BUFG
    SLICE_X87Y218        FDRE                                         r  data_out_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.432 r  data_out_I_reg[7]/Q
                         net (fo=1, routed)           0.391     1.823    data_out_I_OBUF[7]
    C5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.141     2.964 r  data_out_I_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.964    data_out_I[7]
    C5                                                                r  data_out_I[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_I_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_I[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.178ns (73.718%)  route 0.420ns (26.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.029ns (routing 0.575ns, distribution 0.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.029     1.385    clk_IBUF_BUFG
    SLICE_X85Y215        FDRE                                         r  data_out_I_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y215        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.424 r  data_out_I_reg[9]/Q
                         net (fo=1, routed)           0.420     1.844    data_out_I_OBUF[9]
    B9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.139     2.984 r  data_out_I_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.984    data_out_I[9]
    B9                                                                r  data_out_I[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.617ns  (logic 0.444ns (27.444%)  route 1.173ns (72.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.030ns (routing 0.575ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.030     1.386    clk_IBUF_BUFG
    SLICE_X86Y211        FDCE                                         r  data_out_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y211        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.425 r  data_out_valid_reg/Q
                         net (fo=1, routed)           1.173     2.598    data_out_valid_OBUF
    AH15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.405     3.003 r  data_out_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.003    data_out_valid
    AH15                                                              r  data_out_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_I[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.167ns (70.939%)  route 0.478ns (29.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.575ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.028     1.384    clk_IBUF_BUFG
    SLICE_X85Y214        FDRE                                         r  data_out_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  data_out_I_reg[1]/Q
                         net (fo=1, routed)           0.478     1.901    data_out_I_OBUF[1]
    A9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.128     3.029 r  data_out_I_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.029    data_out_I[1]
    A9                                                                r  data_out_I[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_I[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.648ns  (logic 1.172ns (71.113%)  route 0.476ns (28.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.031ns (routing 0.575ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.031     1.387    clk_IBUF_BUFG
    SLICE_X88Y215        FDRE                                         r  data_out_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y215        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.426 r  data_out_I_reg[10]/Q
                         net (fo=1, routed)           0.476     1.902    data_out_I_OBUF[10]
    B8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.133     3.035 r  data_out_I_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.035    data_out_I[10]
    B8                                                                r  data_out_I[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_I[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.194ns (72.142%)  route 0.461ns (27.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.575ns, distribution 0.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.034     1.390    clk_IBUF_BUFG
    SLICE_X85Y213        FDRE                                         r  data_out_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.429 r  data_out_I_reg[5]/Q
                         net (fo=1, routed)           0.461     1.890    data_out_I_OBUF[5]
    A5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.155     3.045 r  data_out_I_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.045    data_out_I[5]
    A5                                                                r  data_out_I[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_I[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.670ns  (logic 1.186ns (71.015%)  route 0.484ns (28.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.031ns (routing 0.575ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.031     1.387    clk_IBUF_BUFG
    SLICE_X88Y214        FDRE                                         r  data_out_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y214        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.426 r  data_out_I_reg[3]/Q
                         net (fo=1, routed)           0.484     1.910    data_out_I_OBUF[3]
    A6                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.147     3.057 r  data_out_I_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.057    data_out_I[3]
    A6                                                                r  data_out_I[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_I[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.174ns (70.334%)  route 0.495ns (29.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.037ns (routing 0.575ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.037     1.393    clk_IBUF_BUFG
    SLICE_X88Y218        FDRE                                         r  data_out_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y218        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.432 r  data_out_I_reg[6]/Q
                         net (fo=1, routed)           0.495     1.927    data_out_I_OBUF[6]
    C6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.135     3.062 r  data_out_I_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.062    data_out_I[6]
    C6                                                                r  data_out_I[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_I_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_I[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.684ns  (logic 1.188ns (70.555%)  route 0.496ns (29.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.032ns (routing 0.575ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.032     1.388    clk_IBUF_BUFG
    SLICE_X86Y213        FDRE                                         r  data_out_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y213        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.427 r  data_out_I_reg[14]/Q
                         net (fo=1, routed)           0.496     1.923    data_out_I_OBUF[14]
    C8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.149     3.073 r  data_out_I_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.073    data_out_I[14]
    C8                                                                r  data_out_I[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_I[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.190ns (70.368%)  route 0.501ns (29.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.575ns, distribution 0.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.339    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.356 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.034     1.390    clk_IBUF_BUFG
    SLICE_X86Y216        FDRE                                         r  data_out_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y216        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.429 r  data_out_I_reg[4]/Q
                         net (fo=1, routed)           0.501     1.930    data_out_I_OBUF[4]
    B5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.151     3.081 r  data_out_I_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.081    data_out_I[4]
    B5                                                                r  data_out_I[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           988 Endpoints
Min Delay           988 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_I_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.567ns  (logic 0.695ns (12.481%)  route 4.872ns (87.519%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.652ns (routing 0.949ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH16                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AH16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    reset_IBUF_inst/OUT
    AH16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=742, routed)         4.147     4.684    reset_IBUF
    SLICE_X88Y211        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.842 r  data_out_I[15]_i_2/O
                         net (fo=32, routed)          0.725     5.567    p_1_in
    SLICE_X86Y216        FDRE                                         r  data_out_I_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.652     2.272    clk_IBUF_BUFG
    SLICE_X86Y216        FDRE                                         r  data_out_I_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_Q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 0.695ns (12.564%)  route 4.835ns (87.436%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.648ns (routing 0.949ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH16                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AH16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    reset_IBUF_inst/OUT
    AH16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=742, routed)         4.147     4.684    reset_IBUF
    SLICE_X88Y211        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.842 r  data_out_I[15]_i_2/O
                         net (fo=32, routed)          0.688     5.530    p_1_in
    SLICE_X85Y207        FDRE                                         r  data_out_Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.648     2.268    clk_IBUF_BUFG
    SLICE_X85Y207        FDRE                                         r  data_out_Q_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_Q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.484ns  (logic 0.695ns (12.670%)  route 4.789ns (87.330%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.651ns (routing 0.949ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH16                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AH16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    reset_IBUF_inst/OUT
    AH16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=742, routed)         4.147     4.684    reset_IBUF
    SLICE_X88Y211        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.842 r  data_out_I[15]_i_2/O
                         net (fo=32, routed)          0.642     5.484    p_1_in
    SLICE_X86Y206        FDRE                                         r  data_out_Q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.651     2.271    clk_IBUF_BUFG
    SLICE_X86Y206        FDRE                                         r  data_out_Q_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_I_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.461ns  (logic 0.695ns (12.723%)  route 4.766ns (87.277%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.644ns (routing 0.949ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH16                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AH16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    reset_IBUF_inst/OUT
    AH16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=742, routed)         4.147     4.684    reset_IBUF
    SLICE_X88Y211        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.842 r  data_out_I[15]_i_2/O
                         net (fo=32, routed)          0.619     5.461    p_1_in
    SLICE_X89Y218        FDRE                                         r  data_out_I_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.644     2.264    clk_IBUF_BUFG
    SLICE_X89Y218        FDRE                                         r  data_out_I_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_Q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.444ns  (logic 0.695ns (12.763%)  route 4.749ns (87.237%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.650ns (routing 0.949ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH16                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AH16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    reset_IBUF_inst/OUT
    AH16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=742, routed)         4.147     4.684    reset_IBUF
    SLICE_X88Y211        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.842 r  data_out_I[15]_i_2/O
                         net (fo=32, routed)          0.602     5.444    p_1_in
    SLICE_X86Y207        FDRE                                         r  data_out_Q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.650     2.270    clk_IBUF_BUFG
    SLICE_X86Y207        FDRE                                         r  data_out_Q_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_Q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 0.695ns (12.805%)  route 4.731ns (87.195%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.638ns (routing 0.949ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH16                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AH16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    reset_IBUF_inst/OUT
    AH16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=742, routed)         4.147     4.684    reset_IBUF
    SLICE_X88Y211        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.842 r  data_out_I[15]_i_2/O
                         net (fo=32, routed)          0.584     5.426    p_1_in
    SLICE_X89Y211        FDRE                                         r  data_out_Q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.638     2.258    clk_IBUF_BUFG
    SLICE_X89Y211        FDRE                                         r  data_out_Q_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_I_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 0.695ns (12.831%)  route 4.720ns (87.169%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.646ns (routing 0.949ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH16                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AH16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    reset_IBUF_inst/OUT
    AH16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=742, routed)         4.147     4.684    reset_IBUF
    SLICE_X88Y211        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.842 r  data_out_I[15]_i_2/O
                         net (fo=32, routed)          0.573     5.415    p_1_in
    SLICE_X85Y215        FDRE                                         r  data_out_I_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.646     2.266    clk_IBUF_BUFG
    SLICE_X85Y215        FDRE                                         r  data_out_I_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_I_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.414ns  (logic 0.695ns (12.834%)  route 4.719ns (87.166%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.645ns (routing 0.949ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH16                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AH16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    reset_IBUF_inst/OUT
    AH16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=742, routed)         4.147     4.684    reset_IBUF
    SLICE_X88Y211        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.842 r  data_out_I[15]_i_2/O
                         net (fo=32, routed)          0.572     5.414    p_1_in
    SLICE_X85Y214        FDRE                                         r  data_out_I_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.645     2.265    clk_IBUF_BUFG
    SLICE_X85Y214        FDRE                                         r  data_out_I_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_I_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.413ns  (logic 0.695ns (12.836%)  route 4.718ns (87.164%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.652ns (routing 0.949ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH16                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AH16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    reset_IBUF_inst/OUT
    AH16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=742, routed)         4.147     4.684    reset_IBUF
    SLICE_X88Y211        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.842 r  data_out_I[15]_i_2/O
                         net (fo=32, routed)          0.571     5.413    p_1_in
    SLICE_X85Y213        FDRE                                         r  data_out_I_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.652     2.272    clk_IBUF_BUFG
    SLICE_X85Y213        FDRE                                         r  data_out_I_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_Q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.408ns  (logic 0.695ns (12.848%)  route 4.713ns (87.152%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.640ns (routing 0.949ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH16                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AH16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    reset_IBUF_inst/OUT
    AH16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=742, routed)         4.147     4.684    reset_IBUF
    SLICE_X88Y211        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.842 r  data_out_I[15]_i_2/O
                         net (fo=32, routed)          0.566     5.408    p_1_in
    SLICE_X85Y210        FDRE                                         r  data_out_Q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.596    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.640     2.260    clk_IBUF_BUFG
    SLICE_X85Y210        FDRE                                         r  data_out_Q_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_Q[10]
                            (input port)
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.209ns (21.098%)  route 0.783ns (78.902%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.642ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  input_Q[10] (IN)
                         net (fo=0)                   0.000     0.000    input_Q_IBUF[10]_inst/I
    H17                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.209     0.209 r  input_Q_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.209    input_Q_IBUF[10]_inst/OUT
    H17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.209 r  input_Q_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.783     0.992    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.244     1.825    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 input_Q[14]
                            (input port)
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.213ns (20.781%)  route 0.813ns (79.219%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.642ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  input_Q[14] (IN)
                         net (fo=0)                   0.000     0.000    input_Q_IBUF[14]_inst/I
    K16                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.213     0.213 r  input_Q_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.213    input_Q_IBUF[14]_inst/OUT
    K16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.213 r  input_Q_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.813     1.026    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.244     1.825    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 input_Q[11]
                            (input port)
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.210ns (20.450%)  route 0.818ns (79.550%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.642ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  input_Q[11] (IN)
                         net (fo=0)                   0.000     0.000    input_Q_IBUF[11]_inst/I
    H16                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.210     0.210 r  input_Q_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.210    input_Q_IBUF[11]_inst/OUT
    H16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.210 r  input_Q_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.818     1.028    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.244     1.825    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 input_Q[13]
                            (input port)
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.228ns (22.016%)  route 0.808ns (77.984%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.642ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  input_Q[13] (IN)
                         net (fo=0)                   0.000     0.000    input_Q_IBUF[13]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.228     0.228 r  input_Q_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.228    input_Q_IBUF[13]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.228 r  input_Q_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.808     1.036    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.244     1.825    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 input_Q[6]
                            (input port)
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.204ns (19.729%)  route 0.832ns (80.271%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.642ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  input_Q[6] (IN)
                         net (fo=0)                   0.000     0.000    input_Q_IBUF[6]_inst/I
    G17                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.204     0.204 r  input_Q_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.204    input_Q_IBUF[6]_inst/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.204 r  input_Q_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.832     1.036    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X8Y42         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.244     1.825    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y42         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 input_Q[15]
                            (input port)
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.214ns (20.414%)  route 0.834ns (79.586%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.642ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  input_Q[15] (IN)
                         net (fo=0)                   0.000     0.000    input_Q_IBUF[15]_inst/I
    J16                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.214     0.214 r  input_Q_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.214    input_Q_IBUF[15]_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.214 r  input_Q_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.834     1.048    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.244     1.825    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 input_I[9]
                            (input port)
  Destination:            axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.195ns (18.510%)  route 0.859ns (81.490%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.245ns (routing 0.642ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A19                                               0.000     0.000 r  input_I[9] (IN)
                         net (fo=0)                   0.000     0.000    input_I_IBUF[9]_inst/I
    A19                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.195     0.195 r  input_I_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    input_I_IBUF[9]_inst/OUT
    A19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.195 r  input_I_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.859     1.054    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[9]
    RAMB36_X8Y45         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.245     1.826    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y45         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 input_Q[12]
                            (input port)
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.227ns (21.485%)  route 0.830ns (78.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.642ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  input_Q[12] (IN)
                         net (fo=0)                   0.000     0.000    input_Q_IBUF[12]_inst/I
    K19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.227     0.227 r  input_Q_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.227    input_Q_IBUF[12]_inst/OUT
    K19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.227 r  input_Q_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.830     1.057    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.244     1.825    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y43         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 input_I[14]
                            (input port)
  Destination:            axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.205ns (19.327%)  route 0.857ns (80.673%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.245ns (routing 0.642ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  input_I[14] (IN)
                         net (fo=0)                   0.000     0.000    input_I_IBUF[14]_inst/I
    F16                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.205     0.205 r  input_I_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.205    input_I_IBUF[14]_inst/OUT
    F16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.205 r  input_I_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.857     1.062    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB36_X8Y45         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.245     1.826    axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y45         RAMB36E2                                     r  axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 input_Q[4]
                            (input port)
  Destination:            axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.203ns (19.116%)  route 0.860ns (80.884%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.642ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  input_Q[4] (IN)
                         net (fo=0)                   0.000     0.000    input_Q_IBUF[4]_inst/I
    H18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.203     0.203 r  input_Q_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.203    input_Q_IBUF[4]_inst/OUT
    H18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.203 r  input_Q_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.860     1.063    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB36_X8Y42         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AK17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.562    clk_IBUF
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.581 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=987, routed)         1.244     1.825    axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X8Y42         RAMB36E2                                     r  axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK





