
PWM_with_Timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a00  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08009b88  08009b88  0000ab88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ba4  08009ba4  0000b07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009ba4  08009ba4  0000aba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009bac  08009bac  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009bac  08009bac  0000abac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009bb0  08009bb0  0000abb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08009bb4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b07c  2**0
                  CONTENTS
 10 .bss          00000a10  2000007c  2000007c  0000b07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000a8c  20000a8c  0000b07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017fd2  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b83  00000000  00000000  0002307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014c0  00000000  00000000  00026c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001001  00000000  00000000  000280c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023e36  00000000  00000000  000290c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b975  00000000  00000000  0004ceff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2513  00000000  00000000  00068874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013ad87  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005b00  00000000  00000000  0013adcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000088  00000000  00000000  001408cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009b70 	.word	0x08009b70

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08009b70 	.word	0x08009b70

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fc94 	bl	8000e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f832 	bl	8000564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f96e 	bl	80007e0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000504:	f000 f898 	bl	8000638 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000508:	f000 f8c4 	bl	8000694 <MX_I2S3_Init>
  MX_USB_HOST_Init();
 800050c:	f008 feda 	bl	80092c4 <MX_USB_HOST_Init>
  MX_TIM2_Init();
 8000510:	f000 f8f0 	bl	80006f4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 8000514:	2100      	movs	r1, #0
 8000516:	4810      	ldr	r0, [pc, #64]	@ (8000558 <main+0x64>)
 8000518:	f004 fd82 	bl	8005020 <HAL_TIM_PWM_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	//change duty cycle on hardware
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, dutyCycle);
 800051c:	4b0e      	ldr	r3, [pc, #56]	@ (8000558 <main+0x64>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4a0e      	ldr	r2, [pc, #56]	@ (800055c <main+0x68>)
 8000522:	6812      	ldr	r2, [r2, #0]
 8000524:	635a      	str	r2, [r3, #52]	@ 0x34

	//increment duty cycle
	dutyCycle++;
 8000526:	4b0d      	ldr	r3, [pc, #52]	@ (800055c <main+0x68>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	3301      	adds	r3, #1
 800052c:	4a0b      	ldr	r2, [pc, #44]	@ (800055c <main+0x68>)
 800052e:	6013      	str	r3, [r2, #0]
	//handle overflows
	dutyCycle = dutyCycle % 1000;
 8000530:	4b0a      	ldr	r3, [pc, #40]	@ (800055c <main+0x68>)
 8000532:	681a      	ldr	r2, [r3, #0]
 8000534:	4b0a      	ldr	r3, [pc, #40]	@ (8000560 <main+0x6c>)
 8000536:	fba3 1302 	umull	r1, r3, r3, r2
 800053a:	099b      	lsrs	r3, r3, #6
 800053c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000540:	fb01 f303 	mul.w	r3, r1, r3
 8000544:	1ad3      	subs	r3, r2, r3
 8000546:	4a05      	ldr	r2, [pc, #20]	@ (800055c <main+0x68>)
 8000548:	6013      	str	r3, [r2, #0]

	HAL_Delay(50);
 800054a:	2032      	movs	r0, #50	@ 0x32
 800054c:	f000 fcdc 	bl	8000f08 <HAL_Delay>
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000550:	f008 fede 	bl	8009310 <MX_USB_HOST_Process>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, dutyCycle);
 8000554:	bf00      	nop
 8000556:	e7e1      	b.n	800051c <main+0x28>
 8000558:	20000134 	.word	0x20000134
 800055c:	2000017c 	.word	0x2000017c
 8000560:	10624dd3 	.word	0x10624dd3

08000564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b094      	sub	sp, #80	@ 0x50
 8000568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056a:	f107 0320 	add.w	r3, r7, #32
 800056e:	2230      	movs	r2, #48	@ 0x30
 8000570:	2100      	movs	r1, #0
 8000572:	4618      	mov	r0, r3
 8000574:	f009 fa6e 	bl	8009a54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000578:	f107 030c 	add.w	r3, r7, #12
 800057c:	2200      	movs	r2, #0
 800057e:	601a      	str	r2, [r3, #0]
 8000580:	605a      	str	r2, [r3, #4]
 8000582:	609a      	str	r2, [r3, #8]
 8000584:	60da      	str	r2, [r3, #12]
 8000586:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000588:	2300      	movs	r3, #0
 800058a:	60bb      	str	r3, [r7, #8]
 800058c:	4b28      	ldr	r3, [pc, #160]	@ (8000630 <SystemClock_Config+0xcc>)
 800058e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000590:	4a27      	ldr	r2, [pc, #156]	@ (8000630 <SystemClock_Config+0xcc>)
 8000592:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000596:	6413      	str	r3, [r2, #64]	@ 0x40
 8000598:	4b25      	ldr	r3, [pc, #148]	@ (8000630 <SystemClock_Config+0xcc>)
 800059a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800059c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005a4:	2300      	movs	r3, #0
 80005a6:	607b      	str	r3, [r7, #4]
 80005a8:	4b22      	ldr	r3, [pc, #136]	@ (8000634 <SystemClock_Config+0xd0>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a21      	ldr	r2, [pc, #132]	@ (8000634 <SystemClock_Config+0xd0>)
 80005ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005b2:	6013      	str	r3, [r2, #0]
 80005b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000634 <SystemClock_Config+0xd0>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005c0:	2301      	movs	r3, #1
 80005c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ca:	2302      	movs	r3, #2
 80005cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005d4:	2308      	movs	r3, #8
 80005d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005d8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005dc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005de:	2302      	movs	r3, #2
 80005e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005e2:	2307      	movs	r3, #7
 80005e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e6:	f107 0320 	add.w	r3, r7, #32
 80005ea:	4618      	mov	r0, r3
 80005ec:	f003 feaa 	bl	8004344 <HAL_RCC_OscConfig>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005f6:	f000 fa0b 	bl	8000a10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005fa:	230f      	movs	r3, #15
 80005fc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005fe:	2302      	movs	r3, #2
 8000600:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000602:	2300      	movs	r3, #0
 8000604:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000606:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800060a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800060c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000610:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000612:	f107 030c 	add.w	r3, r7, #12
 8000616:	2105      	movs	r1, #5
 8000618:	4618      	mov	r0, r3
 800061a:	f004 f90b 	bl	8004834 <HAL_RCC_ClockConfig>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000624:	f000 f9f4 	bl	8000a10 <Error_Handler>
  }
}
 8000628:	bf00      	nop
 800062a:	3750      	adds	r7, #80	@ 0x50
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40023800 	.word	0x40023800
 8000634:	40007000 	.word	0x40007000

08000638 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800063c:	4b12      	ldr	r3, [pc, #72]	@ (8000688 <MX_I2C1_Init+0x50>)
 800063e:	4a13      	ldr	r2, [pc, #76]	@ (800068c <MX_I2C1_Init+0x54>)
 8000640:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000642:	4b11      	ldr	r3, [pc, #68]	@ (8000688 <MX_I2C1_Init+0x50>)
 8000644:	4a12      	ldr	r2, [pc, #72]	@ (8000690 <MX_I2C1_Init+0x58>)
 8000646:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000648:	4b0f      	ldr	r3, [pc, #60]	@ (8000688 <MX_I2C1_Init+0x50>)
 800064a:	2200      	movs	r2, #0
 800064c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800064e:	4b0e      	ldr	r3, [pc, #56]	@ (8000688 <MX_I2C1_Init+0x50>)
 8000650:	2200      	movs	r2, #0
 8000652:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000654:	4b0c      	ldr	r3, [pc, #48]	@ (8000688 <MX_I2C1_Init+0x50>)
 8000656:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800065a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800065c:	4b0a      	ldr	r3, [pc, #40]	@ (8000688 <MX_I2C1_Init+0x50>)
 800065e:	2200      	movs	r2, #0
 8000660:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000662:	4b09      	ldr	r3, [pc, #36]	@ (8000688 <MX_I2C1_Init+0x50>)
 8000664:	2200      	movs	r2, #0
 8000666:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000668:	4b07      	ldr	r3, [pc, #28]	@ (8000688 <MX_I2C1_Init+0x50>)
 800066a:	2200      	movs	r2, #0
 800066c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800066e:	4b06      	ldr	r3, [pc, #24]	@ (8000688 <MX_I2C1_Init+0x50>)
 8000670:	2200      	movs	r2, #0
 8000672:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000674:	4804      	ldr	r0, [pc, #16]	@ (8000688 <MX_I2C1_Init+0x50>)
 8000676:	f003 f881 	bl	800377c <HAL_I2C_Init>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000680:	f000 f9c6 	bl	8000a10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000684:	bf00      	nop
 8000686:	bd80      	pop	{r7, pc}
 8000688:	20000098 	.word	0x20000098
 800068c:	40005400 	.word	0x40005400
 8000690:	000186a0 	.word	0x000186a0

08000694 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000698:	4b13      	ldr	r3, [pc, #76]	@ (80006e8 <MX_I2S3_Init+0x54>)
 800069a:	4a14      	ldr	r2, [pc, #80]	@ (80006ec <MX_I2S3_Init+0x58>)
 800069c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800069e:	4b12      	ldr	r3, [pc, #72]	@ (80006e8 <MX_I2S3_Init+0x54>)
 80006a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006a4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006a6:	4b10      	ldr	r3, [pc, #64]	@ (80006e8 <MX_I2S3_Init+0x54>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80006ac:	4b0e      	ldr	r3, [pc, #56]	@ (80006e8 <MX_I2S3_Init+0x54>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80006b2:	4b0d      	ldr	r3, [pc, #52]	@ (80006e8 <MX_I2S3_Init+0x54>)
 80006b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006b8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006ba:	4b0b      	ldr	r3, [pc, #44]	@ (80006e8 <MX_I2S3_Init+0x54>)
 80006bc:	4a0c      	ldr	r2, [pc, #48]	@ (80006f0 <MX_I2S3_Init+0x5c>)
 80006be:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006c0:	4b09      	ldr	r3, [pc, #36]	@ (80006e8 <MX_I2S3_Init+0x54>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006c6:	4b08      	ldr	r3, [pc, #32]	@ (80006e8 <MX_I2S3_Init+0x54>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006cc:	4b06      	ldr	r3, [pc, #24]	@ (80006e8 <MX_I2S3_Init+0x54>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006d2:	4805      	ldr	r0, [pc, #20]	@ (80006e8 <MX_I2S3_Init+0x54>)
 80006d4:	f003 f996 	bl	8003a04 <HAL_I2S_Init>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006de:	f000 f997 	bl	8000a10 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	200000ec 	.word	0x200000ec
 80006ec:	40003c00 	.word	0x40003c00
 80006f0:	00017700 	.word	0x00017700

080006f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08e      	sub	sp, #56	@ 0x38
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	605a      	str	r2, [r3, #4]
 8000704:	609a      	str	r2, [r3, #8]
 8000706:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000708:	f107 0320 	add.w	r3, r7, #32
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]
 800071e:	611a      	str	r2, [r3, #16]
 8000720:	615a      	str	r2, [r3, #20]
 8000722:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000724:	4b2d      	ldr	r3, [pc, #180]	@ (80007dc <MX_TIM2_Init+0xe8>)
 8000726:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800072a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 800072c:	4b2b      	ldr	r3, [pc, #172]	@ (80007dc <MX_TIM2_Init+0xe8>)
 800072e:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000732:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000734:	4b29      	ldr	r3, [pc, #164]	@ (80007dc <MX_TIM2_Init+0xe8>)
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800073a:	4b28      	ldr	r3, [pc, #160]	@ (80007dc <MX_TIM2_Init+0xe8>)
 800073c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000740:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000742:	4b26      	ldr	r3, [pc, #152]	@ (80007dc <MX_TIM2_Init+0xe8>)
 8000744:	2200      	movs	r2, #0
 8000746:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000748:	4b24      	ldr	r3, [pc, #144]	@ (80007dc <MX_TIM2_Init+0xe8>)
 800074a:	2200      	movs	r2, #0
 800074c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800074e:	4823      	ldr	r0, [pc, #140]	@ (80007dc <MX_TIM2_Init+0xe8>)
 8000750:	f004 fbbe 	bl	8004ed0 <HAL_TIM_Base_Init>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800075a:	f000 f959 	bl	8000a10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800075e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000762:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000764:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000768:	4619      	mov	r1, r3
 800076a:	481c      	ldr	r0, [pc, #112]	@ (80007dc <MX_TIM2_Init+0xe8>)
 800076c:	f004 ff20 	bl	80055b0 <HAL_TIM_ConfigClockSource>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000776:	f000 f94b 	bl	8000a10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800077a:	4818      	ldr	r0, [pc, #96]	@ (80007dc <MX_TIM2_Init+0xe8>)
 800077c:	f004 fbf7 	bl	8004f6e <HAL_TIM_PWM_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000786:	f000 f943 	bl	8000a10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800078a:	2300      	movs	r3, #0
 800078c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800078e:	2300      	movs	r3, #0
 8000790:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000792:	f107 0320 	add.w	r3, r7, #32
 8000796:	4619      	mov	r1, r3
 8000798:	4810      	ldr	r0, [pc, #64]	@ (80007dc <MX_TIM2_Init+0xe8>)
 800079a:	f005 fb15 	bl	8005dc8 <HAL_TIMEx_MasterConfigSynchronization>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80007a4:	f000 f934 	bl	8000a10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007a8:	2360      	movs	r3, #96	@ 0x60
 80007aa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 80007ac:	2332      	movs	r3, #50	@ 0x32
 80007ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007b0:	2300      	movs	r3, #0
 80007b2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	2200      	movs	r2, #0
 80007bc:	4619      	mov	r1, r3
 80007be:	4807      	ldr	r0, [pc, #28]	@ (80007dc <MX_TIM2_Init+0xe8>)
 80007c0:	f004 fe34 	bl	800542c <HAL_TIM_PWM_ConfigChannel>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80007ca:	f000 f921 	bl	8000a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80007ce:	4803      	ldr	r0, [pc, #12]	@ (80007dc <MX_TIM2_Init+0xe8>)
 80007d0:	f000 fa3a 	bl	8000c48 <HAL_TIM_MspPostInit>

}
 80007d4:	bf00      	nop
 80007d6:	3738      	adds	r7, #56	@ 0x38
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	20000134 	.word	0x20000134

080007e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b08c      	sub	sp, #48	@ 0x30
 80007e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e6:	f107 031c 	add.w	r3, r7, #28
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	605a      	str	r2, [r3, #4]
 80007f0:	609a      	str	r2, [r3, #8]
 80007f2:	60da      	str	r2, [r3, #12]
 80007f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	61bb      	str	r3, [r7, #24]
 80007fa:	4b73      	ldr	r3, [pc, #460]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4a72      	ldr	r2, [pc, #456]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000800:	f043 0310 	orr.w	r3, r3, #16
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4b70      	ldr	r3, [pc, #448]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0310 	and.w	r3, r3, #16
 800080e:	61bb      	str	r3, [r7, #24]
 8000810:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	617b      	str	r3, [r7, #20]
 8000816:	4b6c      	ldr	r3, [pc, #432]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	4a6b      	ldr	r2, [pc, #428]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 800081c:	f043 0304 	orr.w	r3, r3, #4
 8000820:	6313      	str	r3, [r2, #48]	@ 0x30
 8000822:	4b69      	ldr	r3, [pc, #420]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	f003 0304 	and.w	r3, r3, #4
 800082a:	617b      	str	r3, [r7, #20]
 800082c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	613b      	str	r3, [r7, #16]
 8000832:	4b65      	ldr	r3, [pc, #404]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	4a64      	ldr	r2, [pc, #400]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000838:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800083c:	6313      	str	r3, [r2, #48]	@ 0x30
 800083e:	4b62      	ldr	r3, [pc, #392]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000846:	613b      	str	r3, [r7, #16]
 8000848:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	60fb      	str	r3, [r7, #12]
 800084e:	4b5e      	ldr	r3, [pc, #376]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	4a5d      	ldr	r2, [pc, #372]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000854:	f043 0301 	orr.w	r3, r3, #1
 8000858:	6313      	str	r3, [r2, #48]	@ 0x30
 800085a:	4b5b      	ldr	r3, [pc, #364]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	f003 0301 	and.w	r3, r3, #1
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	60bb      	str	r3, [r7, #8]
 800086a:	4b57      	ldr	r3, [pc, #348]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	4a56      	ldr	r2, [pc, #344]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000870:	f043 0302 	orr.w	r3, r3, #2
 8000874:	6313      	str	r3, [r2, #48]	@ 0x30
 8000876:	4b54      	ldr	r3, [pc, #336]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	f003 0302 	and.w	r3, r3, #2
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	4b50      	ldr	r3, [pc, #320]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	4a4f      	ldr	r2, [pc, #316]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 800088c:	f043 0308 	orr.w	r3, r3, #8
 8000890:	6313      	str	r3, [r2, #48]	@ 0x30
 8000892:	4b4d      	ldr	r3, [pc, #308]	@ (80009c8 <MX_GPIO_Init+0x1e8>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	f003 0308 	and.w	r3, r3, #8
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	2108      	movs	r1, #8
 80008a2:	484a      	ldr	r0, [pc, #296]	@ (80009cc <MX_GPIO_Init+0x1ec>)
 80008a4:	f000 fe02 	bl	80014ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008a8:	2201      	movs	r2, #1
 80008aa:	2101      	movs	r1, #1
 80008ac:	4848      	ldr	r0, [pc, #288]	@ (80009d0 <MX_GPIO_Init+0x1f0>)
 80008ae:	f000 fdfd 	bl	80014ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008b2:	2200      	movs	r2, #0
 80008b4:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80008b8:	4846      	ldr	r0, [pc, #280]	@ (80009d4 <MX_GPIO_Init+0x1f4>)
 80008ba:	f000 fdf7 	bl	80014ac <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008be:	2308      	movs	r3, #8
 80008c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c2:	2301      	movs	r3, #1
 80008c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ca:	2300      	movs	r3, #0
 80008cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008ce:	f107 031c 	add.w	r3, r7, #28
 80008d2:	4619      	mov	r1, r3
 80008d4:	483d      	ldr	r0, [pc, #244]	@ (80009cc <MX_GPIO_Init+0x1ec>)
 80008d6:	f000 fc4d 	bl	8001174 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008da:	2301      	movs	r3, #1
 80008dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	4619      	mov	r1, r3
 80008f0:	4837      	ldr	r0, [pc, #220]	@ (80009d0 <MX_GPIO_Init+0x1f0>)
 80008f2:	f000 fc3f 	bl	8001174 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008f6:	2308      	movs	r3, #8
 80008f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fa:	2302      	movs	r3, #2
 80008fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	2300      	movs	r3, #0
 8000904:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000906:	2305      	movs	r3, #5
 8000908:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800090a:	f107 031c 	add.w	r3, r7, #28
 800090e:	4619      	mov	r1, r3
 8000910:	482f      	ldr	r0, [pc, #188]	@ (80009d0 <MX_GPIO_Init+0x1f0>)
 8000912:	f000 fc2f 	bl	8001174 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000916:	23c0      	movs	r3, #192	@ 0xc0
 8000918:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091a:	2302      	movs	r3, #2
 800091c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091e:	2300      	movs	r3, #0
 8000920:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000922:	2300      	movs	r3, #0
 8000924:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000926:	2305      	movs	r3, #5
 8000928:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800092a:	f107 031c 	add.w	r3, r7, #28
 800092e:	4619      	mov	r1, r3
 8000930:	4829      	ldr	r0, [pc, #164]	@ (80009d8 <MX_GPIO_Init+0x1f8>)
 8000932:	f000 fc1f 	bl	8001174 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000936:	2304      	movs	r3, #4
 8000938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800093a:	2300      	movs	r3, #0
 800093c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000942:	f107 031c 	add.w	r3, r7, #28
 8000946:	4619      	mov	r1, r3
 8000948:	4824      	ldr	r0, [pc, #144]	@ (80009dc <MX_GPIO_Init+0x1fc>)
 800094a:	f000 fc13 	bl	8001174 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800094e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000952:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000954:	2302      	movs	r3, #2
 8000956:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000958:	2300      	movs	r3, #0
 800095a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095c:	2300      	movs	r3, #0
 800095e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000960:	2305      	movs	r3, #5
 8000962:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000964:	f107 031c 	add.w	r3, r7, #28
 8000968:	4619      	mov	r1, r3
 800096a:	481c      	ldr	r0, [pc, #112]	@ (80009dc <MX_GPIO_Init+0x1fc>)
 800096c:	f000 fc02 	bl	8001174 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000970:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000974:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000976:	2301      	movs	r3, #1
 8000978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2300      	movs	r3, #0
 8000980:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000982:	f107 031c 	add.w	r3, r7, #28
 8000986:	4619      	mov	r1, r3
 8000988:	4812      	ldr	r0, [pc, #72]	@ (80009d4 <MX_GPIO_Init+0x1f4>)
 800098a:	f000 fbf3 	bl	8001174 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800098e:	2320      	movs	r3, #32
 8000990:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000992:	2300      	movs	r3, #0
 8000994:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800099a:	f107 031c 	add.w	r3, r7, #28
 800099e:	4619      	mov	r1, r3
 80009a0:	480c      	ldr	r0, [pc, #48]	@ (80009d4 <MX_GPIO_Init+0x1f4>)
 80009a2:	f000 fbe7 	bl	8001174 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009a6:	2302      	movs	r3, #2
 80009a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009aa:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009b4:	f107 031c 	add.w	r3, r7, #28
 80009b8:	4619      	mov	r1, r3
 80009ba:	4804      	ldr	r0, [pc, #16]	@ (80009cc <MX_GPIO_Init+0x1ec>)
 80009bc:	f000 fbda 	bl	8001174 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009c0:	bf00      	nop
 80009c2:	3730      	adds	r7, #48	@ 0x30
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	40023800 	.word	0x40023800
 80009cc:	40021000 	.word	0x40021000
 80009d0:	40020800 	.word	0x40020800
 80009d4:	40020c00 	.word	0x40020c00
 80009d8:	40020000 	.word	0x40020000
 80009dc:	40020400 	.word	0x40020400

080009e0 <HAL_TIM_PWM_PulseFinishedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80009f0:	d108      	bne.n	8000a04 <HAL_TIM_PWM_PulseFinishedCallback+0x24>
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	7f1b      	ldrb	r3, [r3, #28]
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d104      	bne.n	8000a04 <HAL_TIM_PWM_PulseFinishedCallback+0x24>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80009fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009fe:	4803      	ldr	r0, [pc, #12]	@ (8000a0c <HAL_TIM_PWM_PulseFinishedCallback+0x2c>)
 8000a00:	f000 fd6d 	bl	80014de <HAL_GPIO_TogglePin>
	}
}
 8000a04:	bf00      	nop
 8000a06:	3708      	adds	r7, #8
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	40020c00 	.word	0x40020c00

08000a10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a14:	b672      	cpsid	i
}
 8000a16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <Error_Handler+0x8>

08000a1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	4b10      	ldr	r3, [pc, #64]	@ (8000a68 <HAL_MspInit+0x4c>)
 8000a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a68 <HAL_MspInit+0x4c>)
 8000a2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a30:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a32:	4b0d      	ldr	r3, [pc, #52]	@ (8000a68 <HAL_MspInit+0x4c>)
 8000a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	603b      	str	r3, [r7, #0]
 8000a42:	4b09      	ldr	r3, [pc, #36]	@ (8000a68 <HAL_MspInit+0x4c>)
 8000a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a46:	4a08      	ldr	r2, [pc, #32]	@ (8000a68 <HAL_MspInit+0x4c>)
 8000a48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a4e:	4b06      	ldr	r3, [pc, #24]	@ (8000a68 <HAL_MspInit+0x4c>)
 8000a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a56:	603b      	str	r3, [r7, #0]
 8000a58:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a5a:	2007      	movs	r0, #7
 8000a5c:	f000 fb48 	bl	80010f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a60:	bf00      	nop
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40023800 	.word	0x40023800

08000a6c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b08a      	sub	sp, #40	@ 0x28
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a74:	f107 0314 	add.w	r3, r7, #20
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	60da      	str	r2, [r3, #12]
 8000a82:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a19      	ldr	r2, [pc, #100]	@ (8000af0 <HAL_I2C_MspInit+0x84>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d12c      	bne.n	8000ae8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	613b      	str	r3, [r7, #16]
 8000a92:	4b18      	ldr	r3, [pc, #96]	@ (8000af4 <HAL_I2C_MspInit+0x88>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	4a17      	ldr	r2, [pc, #92]	@ (8000af4 <HAL_I2C_MspInit+0x88>)
 8000a98:	f043 0302 	orr.w	r3, r3, #2
 8000a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9e:	4b15      	ldr	r3, [pc, #84]	@ (8000af4 <HAL_I2C_MspInit+0x88>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	f003 0302 	and.w	r3, r3, #2
 8000aa6:	613b      	str	r3, [r7, #16]
 8000aa8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000aaa:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000aae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ab0:	2312      	movs	r3, #18
 8000ab2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000abc:	2304      	movs	r3, #4
 8000abe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac0:	f107 0314 	add.w	r3, r7, #20
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	480c      	ldr	r0, [pc, #48]	@ (8000af8 <HAL_I2C_MspInit+0x8c>)
 8000ac8:	f000 fb54 	bl	8001174 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000acc:	2300      	movs	r3, #0
 8000ace:	60fb      	str	r3, [r7, #12]
 8000ad0:	4b08      	ldr	r3, [pc, #32]	@ (8000af4 <HAL_I2C_MspInit+0x88>)
 8000ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad4:	4a07      	ldr	r2, [pc, #28]	@ (8000af4 <HAL_I2C_MspInit+0x88>)
 8000ad6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ada:	6413      	str	r3, [r2, #64]	@ 0x40
 8000adc:	4b05      	ldr	r3, [pc, #20]	@ (8000af4 <HAL_I2C_MspInit+0x88>)
 8000ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ae4:	60fb      	str	r3, [r7, #12]
 8000ae6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ae8:	bf00      	nop
 8000aea:	3728      	adds	r7, #40	@ 0x28
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	40005400 	.word	0x40005400
 8000af4:	40023800 	.word	0x40023800
 8000af8:	40020400 	.word	0x40020400

08000afc <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08e      	sub	sp, #56	@ 0x38
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	60da      	str	r2, [r3, #12]
 8000b12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a31      	ldr	r2, [pc, #196]	@ (8000bec <HAL_I2S_MspInit+0xf0>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d15a      	bne.n	8000be2 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b30:	23c0      	movs	r3, #192	@ 0xc0
 8000b32:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b34:	2302      	movs	r3, #2
 8000b36:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b38:	f107 0314 	add.w	r3, r7, #20
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f004 f885 	bl	8004c4c <HAL_RCCEx_PeriphCLKConfig>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b48:	f7ff ff62 	bl	8000a10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	613b      	str	r3, [r7, #16]
 8000b50:	4b27      	ldr	r3, [pc, #156]	@ (8000bf0 <HAL_I2S_MspInit+0xf4>)
 8000b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b54:	4a26      	ldr	r2, [pc, #152]	@ (8000bf0 <HAL_I2S_MspInit+0xf4>)
 8000b56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b5c:	4b24      	ldr	r3, [pc, #144]	@ (8000bf0 <HAL_I2S_MspInit+0xf4>)
 8000b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b64:	613b      	str	r3, [r7, #16]
 8000b66:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	4b20      	ldr	r3, [pc, #128]	@ (8000bf0 <HAL_I2S_MspInit+0xf4>)
 8000b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b70:	4a1f      	ldr	r2, [pc, #124]	@ (8000bf0 <HAL_I2S_MspInit+0xf4>)
 8000b72:	f043 0301 	orr.w	r3, r3, #1
 8000b76:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b78:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf0 <HAL_I2S_MspInit+0xf4>)
 8000b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7c:	f003 0301 	and.w	r3, r3, #1
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b84:	2300      	movs	r3, #0
 8000b86:	60bb      	str	r3, [r7, #8]
 8000b88:	4b19      	ldr	r3, [pc, #100]	@ (8000bf0 <HAL_I2S_MspInit+0xf4>)
 8000b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8c:	4a18      	ldr	r2, [pc, #96]	@ (8000bf0 <HAL_I2S_MspInit+0xf4>)
 8000b8e:	f043 0304 	orr.w	r3, r3, #4
 8000b92:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b94:	4b16      	ldr	r3, [pc, #88]	@ (8000bf0 <HAL_I2S_MspInit+0xf4>)
 8000b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b98:	f003 0304 	and.w	r3, r3, #4
 8000b9c:	60bb      	str	r3, [r7, #8]
 8000b9e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000ba0:	2310      	movs	r3, #16
 8000ba2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bac:	2300      	movs	r3, #0
 8000bae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bb0:	2306      	movs	r3, #6
 8000bb2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000bb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bb8:	4619      	mov	r1, r3
 8000bba:	480e      	ldr	r0, [pc, #56]	@ (8000bf4 <HAL_I2S_MspInit+0xf8>)
 8000bbc:	f000 fada 	bl	8001174 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000bc0:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000bc4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bd2:	2306      	movs	r3, #6
 8000bd4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4806      	ldr	r0, [pc, #24]	@ (8000bf8 <HAL_I2S_MspInit+0xfc>)
 8000bde:	f000 fac9 	bl	8001174 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000be2:	bf00      	nop
 8000be4:	3738      	adds	r7, #56	@ 0x38
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40003c00 	.word	0x40003c00
 8000bf0:	40023800 	.word	0x40023800
 8000bf4:	40020000 	.word	0x40020000
 8000bf8:	40020800 	.word	0x40020800

08000bfc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c0c:	d115      	bne.n	8000c3a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	4b0c      	ldr	r3, [pc, #48]	@ (8000c44 <HAL_TIM_Base_MspInit+0x48>)
 8000c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c16:	4a0b      	ldr	r2, [pc, #44]	@ (8000c44 <HAL_TIM_Base_MspInit+0x48>)
 8000c18:	f043 0301 	orr.w	r3, r3, #1
 8000c1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c1e:	4b09      	ldr	r3, [pc, #36]	@ (8000c44 <HAL_TIM_Base_MspInit+0x48>)
 8000c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	201c      	movs	r0, #28
 8000c30:	f000 fa69 	bl	8001106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c34:	201c      	movs	r0, #28
 8000c36:	f000 fa82 	bl	800113e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000c3a:	bf00      	nop
 8000c3c:	3710      	adds	r7, #16
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	40023800 	.word	0x40023800

08000c48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b088      	sub	sp, #32
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c50:	f107 030c 	add.w	r3, r7, #12
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c68:	d11d      	bne.n	8000ca6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	4b10      	ldr	r3, [pc, #64]	@ (8000cb0 <HAL_TIM_MspPostInit+0x68>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	4a0f      	ldr	r2, [pc, #60]	@ (8000cb0 <HAL_TIM_MspPostInit+0x68>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000cb0 <HAL_TIM_MspPostInit+0x68>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c86:	2320      	movs	r3, #32
 8000c88:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c92:	2300      	movs	r3, #0
 8000c94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000c96:	2301      	movs	r3, #1
 8000c98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9a:	f107 030c 	add.w	r3, r7, #12
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4804      	ldr	r0, [pc, #16]	@ (8000cb4 <HAL_TIM_MspPostInit+0x6c>)
 8000ca2:	f000 fa67 	bl	8001174 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000ca6:	bf00      	nop
 8000ca8:	3720      	adds	r7, #32
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40023800 	.word	0x40023800
 8000cb4:	40020000 	.word	0x40020000

08000cb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <NMI_Handler+0x4>

08000cc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <HardFault_Handler+0x4>

08000cc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <MemManage_Handler+0x4>

08000cd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cd4:	bf00      	nop
 8000cd6:	e7fd      	b.n	8000cd4 <BusFault_Handler+0x4>

08000cd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <UsageFault_Handler+0x4>

08000ce0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf2:	bf00      	nop
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr

08000cfc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr

08000d0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d0e:	f000 f8db 	bl	8000ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d12:	bf00      	nop
 8000d14:	bd80      	pop	{r7, pc}
	...

08000d18 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d1c:	4802      	ldr	r0, [pc, #8]	@ (8000d28 <TIM2_IRQHandler+0x10>)
 8000d1e:	f004 fa95 	bl	800524c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20000134 	.word	0x20000134

08000d2c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d30:	4802      	ldr	r0, [pc, #8]	@ (8000d3c <OTG_FS_IRQHandler+0x10>)
 8000d32:	f000 fecf 	bl	8001ad4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	20000564 	.word	0x20000564

08000d40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d48:	4a14      	ldr	r2, [pc, #80]	@ (8000d9c <_sbrk+0x5c>)
 8000d4a:	4b15      	ldr	r3, [pc, #84]	@ (8000da0 <_sbrk+0x60>)
 8000d4c:	1ad3      	subs	r3, r2, r3
 8000d4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d54:	4b13      	ldr	r3, [pc, #76]	@ (8000da4 <_sbrk+0x64>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d102      	bne.n	8000d62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d5c:	4b11      	ldr	r3, [pc, #68]	@ (8000da4 <_sbrk+0x64>)
 8000d5e:	4a12      	ldr	r2, [pc, #72]	@ (8000da8 <_sbrk+0x68>)
 8000d60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d62:	4b10      	ldr	r3, [pc, #64]	@ (8000da4 <_sbrk+0x64>)
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4413      	add	r3, r2
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d207      	bcs.n	8000d80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d70:	f008 fe88 	bl	8009a84 <__errno>
 8000d74:	4603      	mov	r3, r0
 8000d76:	220c      	movs	r2, #12
 8000d78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d7e:	e009      	b.n	8000d94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d80:	4b08      	ldr	r3, [pc, #32]	@ (8000da4 <_sbrk+0x64>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d86:	4b07      	ldr	r3, [pc, #28]	@ (8000da4 <_sbrk+0x64>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	4a05      	ldr	r2, [pc, #20]	@ (8000da4 <_sbrk+0x64>)
 8000d90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d92:	68fb      	ldr	r3, [r7, #12]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	3718      	adds	r7, #24
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20020000 	.word	0x20020000
 8000da0:	00000400 	.word	0x00000400
 8000da4:	20000180 	.word	0x20000180
 8000da8:	20000a90 	.word	0x20000a90

08000dac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000db0:	4b06      	ldr	r3, [pc, #24]	@ (8000dcc <SystemInit+0x20>)
 8000db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000db6:	4a05      	ldr	r2, [pc, #20]	@ (8000dcc <SystemInit+0x20>)
 8000db8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000dd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000dd4:	f7ff ffea 	bl	8000dac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dd8:	480c      	ldr	r0, [pc, #48]	@ (8000e0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dda:	490d      	ldr	r1, [pc, #52]	@ (8000e10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8000e14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000de0:	e002      	b.n	8000de8 <LoopCopyDataInit>

08000de2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000de2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000de6:	3304      	adds	r3, #4

08000de8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000de8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dec:	d3f9      	bcc.n	8000de2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dee:	4a0a      	ldr	r2, [pc, #40]	@ (8000e18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000df0:	4c0a      	ldr	r4, [pc, #40]	@ (8000e1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000df2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df4:	e001      	b.n	8000dfa <LoopFillZerobss>

08000df6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000df6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000df8:	3204      	adds	r2, #4

08000dfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dfc:	d3fb      	bcc.n	8000df6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dfe:	f008 fe47 	bl	8009a90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e02:	f7ff fb77 	bl	80004f4 <main>
  bx  lr    
 8000e06:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e10:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000e14:	08009bb4 	.word	0x08009bb4
  ldr r2, =_sbss
 8000e18:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000e1c:	20000a8c 	.word	0x20000a8c

08000e20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e20:	e7fe      	b.n	8000e20 <ADC_IRQHandler>
	...

08000e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e28:	4b0e      	ldr	r3, [pc, #56]	@ (8000e64 <HAL_Init+0x40>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e64 <HAL_Init+0x40>)
 8000e2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e34:	4b0b      	ldr	r3, [pc, #44]	@ (8000e64 <HAL_Init+0x40>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <HAL_Init+0x40>)
 8000e3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e40:	4b08      	ldr	r3, [pc, #32]	@ (8000e64 <HAL_Init+0x40>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a07      	ldr	r2, [pc, #28]	@ (8000e64 <HAL_Init+0x40>)
 8000e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e4c:	2003      	movs	r0, #3
 8000e4e:	f000 f94f 	bl	80010f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e52:	2000      	movs	r0, #0
 8000e54:	f000 f808 	bl	8000e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e58:	f7ff fde0 	bl	8000a1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40023c00 	.word	0x40023c00

08000e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e70:	4b12      	ldr	r3, [pc, #72]	@ (8000ebc <HAL_InitTick+0x54>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <HAL_InitTick+0x58>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	4619      	mov	r1, r3
 8000e7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e86:	4618      	mov	r0, r3
 8000e88:	f000 f967 	bl	800115a <HAL_SYSTICK_Config>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	e00e      	b.n	8000eb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2b0f      	cmp	r3, #15
 8000e9a:	d80a      	bhi.n	8000eb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	6879      	ldr	r1, [r7, #4]
 8000ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ea4:	f000 f92f 	bl	8001106 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ea8:	4a06      	ldr	r2, [pc, #24]	@ (8000ec4 <HAL_InitTick+0x5c>)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	e000      	b.n	8000eb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eb2:	2301      	movs	r3, #1
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20000000 	.word	0x20000000
 8000ec0:	20000008 	.word	0x20000008
 8000ec4:	20000004 	.word	0x20000004

08000ec8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ecc:	4b06      	ldr	r3, [pc, #24]	@ (8000ee8 <HAL_IncTick+0x20>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <HAL_IncTick+0x24>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	4a04      	ldr	r2, [pc, #16]	@ (8000eec <HAL_IncTick+0x24>)
 8000eda:	6013      	str	r3, [r2, #0]
}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	20000008 	.word	0x20000008
 8000eec:	20000184 	.word	0x20000184

08000ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef4:	4b03      	ldr	r3, [pc, #12]	@ (8000f04 <HAL_GetTick+0x14>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	20000184 	.word	0x20000184

08000f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f10:	f7ff ffee 	bl	8000ef0 <HAL_GetTick>
 8000f14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f20:	d005      	beq.n	8000f2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f22:	4b0a      	ldr	r3, [pc, #40]	@ (8000f4c <HAL_Delay+0x44>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	461a      	mov	r2, r3
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f2e:	bf00      	nop
 8000f30:	f7ff ffde 	bl	8000ef0 <HAL_GetTick>
 8000f34:	4602      	mov	r2, r0
 8000f36:	68bb      	ldr	r3, [r7, #8]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d8f7      	bhi.n	8000f30 <HAL_Delay+0x28>
  {
  }
}
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	3710      	adds	r7, #16
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000008 	.word	0x20000008

08000f50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f60:	4b0c      	ldr	r3, [pc, #48]	@ (8000f94 <__NVIC_SetPriorityGrouping+0x44>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f66:	68ba      	ldr	r2, [r7, #8]
 8000f68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f82:	4a04      	ldr	r2, [pc, #16]	@ (8000f94 <__NVIC_SetPriorityGrouping+0x44>)
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	60d3      	str	r3, [r2, #12]
}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f9c:	4b04      	ldr	r3, [pc, #16]	@ (8000fb0 <__NVIC_GetPriorityGrouping+0x18>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	0a1b      	lsrs	r3, r3, #8
 8000fa2:	f003 0307 	and.w	r3, r3, #7
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	db0b      	blt.n	8000fde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	f003 021f 	and.w	r2, r3, #31
 8000fcc:	4907      	ldr	r1, [pc, #28]	@ (8000fec <__NVIC_EnableIRQ+0x38>)
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	095b      	lsrs	r3, r3, #5
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e000e100 	.word	0xe000e100

08000ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	6039      	str	r1, [r7, #0]
 8000ffa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001000:	2b00      	cmp	r3, #0
 8001002:	db0a      	blt.n	800101a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	b2da      	uxtb	r2, r3
 8001008:	490c      	ldr	r1, [pc, #48]	@ (800103c <__NVIC_SetPriority+0x4c>)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	0112      	lsls	r2, r2, #4
 8001010:	b2d2      	uxtb	r2, r2
 8001012:	440b      	add	r3, r1
 8001014:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001018:	e00a      	b.n	8001030 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	b2da      	uxtb	r2, r3
 800101e:	4908      	ldr	r1, [pc, #32]	@ (8001040 <__NVIC_SetPriority+0x50>)
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	f003 030f 	and.w	r3, r3, #15
 8001026:	3b04      	subs	r3, #4
 8001028:	0112      	lsls	r2, r2, #4
 800102a:	b2d2      	uxtb	r2, r2
 800102c:	440b      	add	r3, r1
 800102e:	761a      	strb	r2, [r3, #24]
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	e000e100 	.word	0xe000e100
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001044:	b480      	push	{r7}
 8001046:	b089      	sub	sp, #36	@ 0x24
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	f1c3 0307 	rsb	r3, r3, #7
 800105e:	2b04      	cmp	r3, #4
 8001060:	bf28      	it	cs
 8001062:	2304      	movcs	r3, #4
 8001064:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	3304      	adds	r3, #4
 800106a:	2b06      	cmp	r3, #6
 800106c:	d902      	bls.n	8001074 <NVIC_EncodePriority+0x30>
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	3b03      	subs	r3, #3
 8001072:	e000      	b.n	8001076 <NVIC_EncodePriority+0x32>
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001078:	f04f 32ff 	mov.w	r2, #4294967295
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	fa02 f303 	lsl.w	r3, r2, r3
 8001082:	43da      	mvns	r2, r3
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	401a      	ands	r2, r3
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800108c:	f04f 31ff 	mov.w	r1, #4294967295
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	fa01 f303 	lsl.w	r3, r1, r3
 8001096:	43d9      	mvns	r1, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800109c:	4313      	orrs	r3, r2
         );
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3724      	adds	r7, #36	@ 0x24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
	...

080010ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	3b01      	subs	r3, #1
 80010b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010bc:	d301      	bcc.n	80010c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010be:	2301      	movs	r3, #1
 80010c0:	e00f      	b.n	80010e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010c2:	4a0a      	ldr	r2, [pc, #40]	@ (80010ec <SysTick_Config+0x40>)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3b01      	subs	r3, #1
 80010c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ca:	210f      	movs	r1, #15
 80010cc:	f04f 30ff 	mov.w	r0, #4294967295
 80010d0:	f7ff ff8e 	bl	8000ff0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010d4:	4b05      	ldr	r3, [pc, #20]	@ (80010ec <SysTick_Config+0x40>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010da:	4b04      	ldr	r3, [pc, #16]	@ (80010ec <SysTick_Config+0x40>)
 80010dc:	2207      	movs	r2, #7
 80010de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010e0:	2300      	movs	r3, #0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	e000e010 	.word	0xe000e010

080010f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f7ff ff29 	bl	8000f50 <__NVIC_SetPriorityGrouping>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001106:	b580      	push	{r7, lr}
 8001108:	b086      	sub	sp, #24
 800110a:	af00      	add	r7, sp, #0
 800110c:	4603      	mov	r3, r0
 800110e:	60b9      	str	r1, [r7, #8]
 8001110:	607a      	str	r2, [r7, #4]
 8001112:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001118:	f7ff ff3e 	bl	8000f98 <__NVIC_GetPriorityGrouping>
 800111c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	68b9      	ldr	r1, [r7, #8]
 8001122:	6978      	ldr	r0, [r7, #20]
 8001124:	f7ff ff8e 	bl	8001044 <NVIC_EncodePriority>
 8001128:	4602      	mov	r2, r0
 800112a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800112e:	4611      	mov	r1, r2
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff ff5d 	bl	8000ff0 <__NVIC_SetPriority>
}
 8001136:	bf00      	nop
 8001138:	3718      	adds	r7, #24
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	b082      	sub	sp, #8
 8001142:	af00      	add	r7, sp, #0
 8001144:	4603      	mov	r3, r0
 8001146:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff ff31 	bl	8000fb4 <__NVIC_EnableIRQ>
}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}

0800115a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800115a:	b580      	push	{r7, lr}
 800115c:	b082      	sub	sp, #8
 800115e:	af00      	add	r7, sp, #0
 8001160:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f7ff ffa2 	bl	80010ac <SysTick_Config>
 8001168:	4603      	mov	r3, r0
}
 800116a:	4618      	mov	r0, r3
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
	...

08001174 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001174:	b480      	push	{r7}
 8001176:	b089      	sub	sp, #36	@ 0x24
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800117e:	2300      	movs	r3, #0
 8001180:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001182:	2300      	movs	r3, #0
 8001184:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001186:	2300      	movs	r3, #0
 8001188:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800118a:	2300      	movs	r3, #0
 800118c:	61fb      	str	r3, [r7, #28]
 800118e:	e16b      	b.n	8001468 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001190:	2201      	movs	r2, #1
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	fa02 f303 	lsl.w	r3, r2, r3
 8001198:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	697a      	ldr	r2, [r7, #20]
 80011a0:	4013      	ands	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011a4:	693a      	ldr	r2, [r7, #16]
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	f040 815a 	bne.w	8001462 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f003 0303 	and.w	r3, r3, #3
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d005      	beq.n	80011c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d130      	bne.n	8001228 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	2203      	movs	r2, #3
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	43db      	mvns	r3, r3
 80011d8:	69ba      	ldr	r2, [r7, #24]
 80011da:	4013      	ands	r3, r2
 80011dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	68da      	ldr	r2, [r3, #12]
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011fc:	2201      	movs	r2, #1
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	43db      	mvns	r3, r3
 8001206:	69ba      	ldr	r2, [r7, #24]
 8001208:	4013      	ands	r3, r2
 800120a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	091b      	lsrs	r3, r3, #4
 8001212:	f003 0201 	and.w	r2, r3, #1
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	4313      	orrs	r3, r2
 8001220:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f003 0303 	and.w	r3, r3, #3
 8001230:	2b03      	cmp	r3, #3
 8001232:	d017      	beq.n	8001264 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	2203      	movs	r2, #3
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	43db      	mvns	r3, r3
 8001246:	69ba      	ldr	r2, [r7, #24]
 8001248:	4013      	ands	r3, r2
 800124a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	689a      	ldr	r2, [r3, #8]
 8001250:	69fb      	ldr	r3, [r7, #28]
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	fa02 f303 	lsl.w	r3, r2, r3
 8001258:	69ba      	ldr	r2, [r7, #24]
 800125a:	4313      	orrs	r3, r2
 800125c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f003 0303 	and.w	r3, r3, #3
 800126c:	2b02      	cmp	r3, #2
 800126e:	d123      	bne.n	80012b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	08da      	lsrs	r2, r3, #3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	3208      	adds	r2, #8
 8001278:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800127c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	f003 0307 	and.w	r3, r3, #7
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	220f      	movs	r2, #15
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	4013      	ands	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	691a      	ldr	r2, [r3, #16]
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	f003 0307 	and.w	r3, r3, #7
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	08da      	lsrs	r2, r3, #3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	3208      	adds	r2, #8
 80012b2:	69b9      	ldr	r1, [r7, #24]
 80012b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	005b      	lsls	r3, r3, #1
 80012c2:	2203      	movs	r2, #3
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	43db      	mvns	r3, r3
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	4013      	ands	r3, r2
 80012ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f003 0203 	and.w	r2, r3, #3
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	f000 80b4 	beq.w	8001462 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012fa:	2300      	movs	r3, #0
 80012fc:	60fb      	str	r3, [r7, #12]
 80012fe:	4b60      	ldr	r3, [pc, #384]	@ (8001480 <HAL_GPIO_Init+0x30c>)
 8001300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001302:	4a5f      	ldr	r2, [pc, #380]	@ (8001480 <HAL_GPIO_Init+0x30c>)
 8001304:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001308:	6453      	str	r3, [r2, #68]	@ 0x44
 800130a:	4b5d      	ldr	r3, [pc, #372]	@ (8001480 <HAL_GPIO_Init+0x30c>)
 800130c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800130e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001316:	4a5b      	ldr	r2, [pc, #364]	@ (8001484 <HAL_GPIO_Init+0x310>)
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	089b      	lsrs	r3, r3, #2
 800131c:	3302      	adds	r3, #2
 800131e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001322:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	f003 0303 	and.w	r3, r3, #3
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	220f      	movs	r2, #15
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	43db      	mvns	r3, r3
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	4013      	ands	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a52      	ldr	r2, [pc, #328]	@ (8001488 <HAL_GPIO_Init+0x314>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d02b      	beq.n	800139a <HAL_GPIO_Init+0x226>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a51      	ldr	r2, [pc, #324]	@ (800148c <HAL_GPIO_Init+0x318>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d025      	beq.n	8001396 <HAL_GPIO_Init+0x222>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a50      	ldr	r2, [pc, #320]	@ (8001490 <HAL_GPIO_Init+0x31c>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d01f      	beq.n	8001392 <HAL_GPIO_Init+0x21e>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a4f      	ldr	r2, [pc, #316]	@ (8001494 <HAL_GPIO_Init+0x320>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d019      	beq.n	800138e <HAL_GPIO_Init+0x21a>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a4e      	ldr	r2, [pc, #312]	@ (8001498 <HAL_GPIO_Init+0x324>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d013      	beq.n	800138a <HAL_GPIO_Init+0x216>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a4d      	ldr	r2, [pc, #308]	@ (800149c <HAL_GPIO_Init+0x328>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d00d      	beq.n	8001386 <HAL_GPIO_Init+0x212>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4a4c      	ldr	r2, [pc, #304]	@ (80014a0 <HAL_GPIO_Init+0x32c>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d007      	beq.n	8001382 <HAL_GPIO_Init+0x20e>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a4b      	ldr	r2, [pc, #300]	@ (80014a4 <HAL_GPIO_Init+0x330>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d101      	bne.n	800137e <HAL_GPIO_Init+0x20a>
 800137a:	2307      	movs	r3, #7
 800137c:	e00e      	b.n	800139c <HAL_GPIO_Init+0x228>
 800137e:	2308      	movs	r3, #8
 8001380:	e00c      	b.n	800139c <HAL_GPIO_Init+0x228>
 8001382:	2306      	movs	r3, #6
 8001384:	e00a      	b.n	800139c <HAL_GPIO_Init+0x228>
 8001386:	2305      	movs	r3, #5
 8001388:	e008      	b.n	800139c <HAL_GPIO_Init+0x228>
 800138a:	2304      	movs	r3, #4
 800138c:	e006      	b.n	800139c <HAL_GPIO_Init+0x228>
 800138e:	2303      	movs	r3, #3
 8001390:	e004      	b.n	800139c <HAL_GPIO_Init+0x228>
 8001392:	2302      	movs	r3, #2
 8001394:	e002      	b.n	800139c <HAL_GPIO_Init+0x228>
 8001396:	2301      	movs	r3, #1
 8001398:	e000      	b.n	800139c <HAL_GPIO_Init+0x228>
 800139a:	2300      	movs	r3, #0
 800139c:	69fa      	ldr	r2, [r7, #28]
 800139e:	f002 0203 	and.w	r2, r2, #3
 80013a2:	0092      	lsls	r2, r2, #2
 80013a4:	4093      	lsls	r3, r2
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013ac:	4935      	ldr	r1, [pc, #212]	@ (8001484 <HAL_GPIO_Init+0x310>)
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	089b      	lsrs	r3, r3, #2
 80013b2:	3302      	adds	r3, #2
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013ba:	4b3b      	ldr	r3, [pc, #236]	@ (80014a8 <HAL_GPIO_Init+0x334>)
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	43db      	mvns	r3, r3
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	4013      	ands	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013de:	4a32      	ldr	r2, [pc, #200]	@ (80014a8 <HAL_GPIO_Init+0x334>)
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013e4:	4b30      	ldr	r3, [pc, #192]	@ (80014a8 <HAL_GPIO_Init+0x334>)
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	43db      	mvns	r3, r3
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	4013      	ands	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d003      	beq.n	8001408 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	4313      	orrs	r3, r2
 8001406:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001408:	4a27      	ldr	r2, [pc, #156]	@ (80014a8 <HAL_GPIO_Init+0x334>)
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800140e:	4b26      	ldr	r3, [pc, #152]	@ (80014a8 <HAL_GPIO_Init+0x334>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	43db      	mvns	r3, r3
 8001418:	69ba      	ldr	r2, [r7, #24]
 800141a:	4013      	ands	r3, r2
 800141c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d003      	beq.n	8001432 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	4313      	orrs	r3, r2
 8001430:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001432:	4a1d      	ldr	r2, [pc, #116]	@ (80014a8 <HAL_GPIO_Init+0x334>)
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001438:	4b1b      	ldr	r3, [pc, #108]	@ (80014a8 <HAL_GPIO_Init+0x334>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	43db      	mvns	r3, r3
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	4013      	ands	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001450:	2b00      	cmp	r3, #0
 8001452:	d003      	beq.n	800145c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	4313      	orrs	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800145c:	4a12      	ldr	r2, [pc, #72]	@ (80014a8 <HAL_GPIO_Init+0x334>)
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	3301      	adds	r3, #1
 8001466:	61fb      	str	r3, [r7, #28]
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	2b0f      	cmp	r3, #15
 800146c:	f67f ae90 	bls.w	8001190 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001470:	bf00      	nop
 8001472:	bf00      	nop
 8001474:	3724      	adds	r7, #36	@ 0x24
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	40023800 	.word	0x40023800
 8001484:	40013800 	.word	0x40013800
 8001488:	40020000 	.word	0x40020000
 800148c:	40020400 	.word	0x40020400
 8001490:	40020800 	.word	0x40020800
 8001494:	40020c00 	.word	0x40020c00
 8001498:	40021000 	.word	0x40021000
 800149c:	40021400 	.word	0x40021400
 80014a0:	40021800 	.word	0x40021800
 80014a4:	40021c00 	.word	0x40021c00
 80014a8:	40013c00 	.word	0x40013c00

080014ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	460b      	mov	r3, r1
 80014b6:	807b      	strh	r3, [r7, #2]
 80014b8:	4613      	mov	r3, r2
 80014ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014bc:	787b      	ldrb	r3, [r7, #1]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d003      	beq.n	80014ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014c2:	887a      	ldrh	r2, [r7, #2]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014c8:	e003      	b.n	80014d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014ca:	887b      	ldrh	r3, [r7, #2]
 80014cc:	041a      	lsls	r2, r3, #16
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	619a      	str	r2, [r3, #24]
}
 80014d2:	bf00      	nop
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr

080014de <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014de:	b480      	push	{r7}
 80014e0:	b085      	sub	sp, #20
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
 80014e6:	460b      	mov	r3, r1
 80014e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	695b      	ldr	r3, [r3, #20]
 80014ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014f0:	887a      	ldrh	r2, [r7, #2]
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	4013      	ands	r3, r2
 80014f6:	041a      	lsls	r2, r3, #16
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	43d9      	mvns	r1, r3
 80014fc:	887b      	ldrh	r3, [r7, #2]
 80014fe:	400b      	ands	r3, r1
 8001500:	431a      	orrs	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	619a      	str	r2, [r3, #24]
}
 8001506:	bf00      	nop
 8001508:	3714      	adds	r7, #20
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b086      	sub	sp, #24
 8001516:	af02      	add	r7, sp, #8
 8001518:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d101      	bne.n	8001524 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
 8001522:	e059      	b.n	80015d8 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001530:	b2db      	uxtb	r3, r3
 8001532:	2b00      	cmp	r3, #0
 8001534:	d106      	bne.n	8001544 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2200      	movs	r2, #0
 800153a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f007 ff1e 	bl	8009380 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2203      	movs	r2, #3
 8001548:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001552:	d102      	bne.n	800155a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f004 fd37 	bl	8005fd2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6818      	ldr	r0, [r3, #0]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	7c1a      	ldrb	r2, [r3, #16]
 800156c:	f88d 2000 	strb.w	r2, [sp]
 8001570:	3304      	adds	r3, #4
 8001572:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001574:	f004 fcb8 	bl	8005ee8 <USB_CoreInit>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d005      	beq.n	800158a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2202      	movs	r2, #2
 8001582:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e026      	b.n	80015d8 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2101      	movs	r1, #1
 8001590:	4618      	mov	r0, r3
 8001592:	f004 fd2f 	bl	8005ff4 <USB_SetCurrentMode>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d005      	beq.n	80015a8 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2202      	movs	r2, #2
 80015a0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e017      	b.n	80015d8 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6818      	ldr	r0, [r3, #0]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	7c1a      	ldrb	r2, [r3, #16]
 80015b0:	f88d 2000 	strb.w	r2, [sp]
 80015b4:	3304      	adds	r3, #4
 80015b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015b8:	f004 fed2 	bl	8006360 <USB_HostInit>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d005      	beq.n	80015ce <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2202      	movs	r2, #2
 80015c6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e004      	b.n	80015d8 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2201      	movs	r2, #1
 80015d2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80015e0:	b590      	push	{r4, r7, lr}
 80015e2:	b08b      	sub	sp, #44	@ 0x2c
 80015e4:	af04      	add	r7, sp, #16
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	4608      	mov	r0, r1
 80015ea:	4611      	mov	r1, r2
 80015ec:	461a      	mov	r2, r3
 80015ee:	4603      	mov	r3, r0
 80015f0:	70fb      	strb	r3, [r7, #3]
 80015f2:	460b      	mov	r3, r1
 80015f4:	70bb      	strb	r3, [r7, #2]
 80015f6:	4613      	mov	r3, r2
 80015f8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80015fa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80015fc:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001604:	2b01      	cmp	r3, #1
 8001606:	d101      	bne.n	800160c <HAL_HCD_HC_Init+0x2c>
 8001608:	2302      	movs	r3, #2
 800160a:	e09d      	b.n	8001748 <HAL_HCD_HC_Init+0x168>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2201      	movs	r2, #1
 8001610:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001614:	78fa      	ldrb	r2, [r7, #3]
 8001616:	6879      	ldr	r1, [r7, #4]
 8001618:	4613      	mov	r3, r2
 800161a:	011b      	lsls	r3, r3, #4
 800161c:	1a9b      	subs	r3, r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	440b      	add	r3, r1
 8001622:	3319      	adds	r3, #25
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001628:	78fa      	ldrb	r2, [r7, #3]
 800162a:	6879      	ldr	r1, [r7, #4]
 800162c:	4613      	mov	r3, r2
 800162e:	011b      	lsls	r3, r3, #4
 8001630:	1a9b      	subs	r3, r3, r2
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	440b      	add	r3, r1
 8001636:	3314      	adds	r3, #20
 8001638:	787a      	ldrb	r2, [r7, #1]
 800163a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800163c:	78fa      	ldrb	r2, [r7, #3]
 800163e:	6879      	ldr	r1, [r7, #4]
 8001640:	4613      	mov	r3, r2
 8001642:	011b      	lsls	r3, r3, #4
 8001644:	1a9b      	subs	r3, r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	440b      	add	r3, r1
 800164a:	3315      	adds	r3, #21
 800164c:	78fa      	ldrb	r2, [r7, #3]
 800164e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001650:	78fa      	ldrb	r2, [r7, #3]
 8001652:	6879      	ldr	r1, [r7, #4]
 8001654:	4613      	mov	r3, r2
 8001656:	011b      	lsls	r3, r3, #4
 8001658:	1a9b      	subs	r3, r3, r2
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	440b      	add	r3, r1
 800165e:	3326      	adds	r3, #38	@ 0x26
 8001660:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001664:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001666:	78fa      	ldrb	r2, [r7, #3]
 8001668:	78bb      	ldrb	r3, [r7, #2]
 800166a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800166e:	b2d8      	uxtb	r0, r3
 8001670:	6879      	ldr	r1, [r7, #4]
 8001672:	4613      	mov	r3, r2
 8001674:	011b      	lsls	r3, r3, #4
 8001676:	1a9b      	subs	r3, r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	440b      	add	r3, r1
 800167c:	3316      	adds	r3, #22
 800167e:	4602      	mov	r2, r0
 8001680:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001682:	78fb      	ldrb	r3, [r7, #3]
 8001684:	4619      	mov	r1, r3
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f000 fbc8 	bl	8001e1c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800168c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001690:	2b00      	cmp	r3, #0
 8001692:	da0a      	bge.n	80016aa <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001694:	78fa      	ldrb	r2, [r7, #3]
 8001696:	6879      	ldr	r1, [r7, #4]
 8001698:	4613      	mov	r3, r2
 800169a:	011b      	lsls	r3, r3, #4
 800169c:	1a9b      	subs	r3, r3, r2
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	440b      	add	r3, r1
 80016a2:	3317      	adds	r3, #23
 80016a4:	2201      	movs	r2, #1
 80016a6:	701a      	strb	r2, [r3, #0]
 80016a8:	e009      	b.n	80016be <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80016aa:	78fa      	ldrb	r2, [r7, #3]
 80016ac:	6879      	ldr	r1, [r7, #4]
 80016ae:	4613      	mov	r3, r2
 80016b0:	011b      	lsls	r3, r3, #4
 80016b2:	1a9b      	subs	r3, r3, r2
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	440b      	add	r3, r1
 80016b8:	3317      	adds	r3, #23
 80016ba:	2200      	movs	r2, #0
 80016bc:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f004 ffb0 	bl	8006628 <USB_GetHostSpeed>
 80016c8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80016ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d10b      	bne.n	80016ea <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80016d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d107      	bne.n	80016ea <HAL_HCD_HC_Init+0x10a>
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d104      	bne.n	80016ea <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	2bbc      	cmp	r3, #188	@ 0xbc
 80016e4:	d901      	bls.n	80016ea <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80016e6:	23bc      	movs	r3, #188	@ 0xbc
 80016e8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80016ea:	78fa      	ldrb	r2, [r7, #3]
 80016ec:	6879      	ldr	r1, [r7, #4]
 80016ee:	4613      	mov	r3, r2
 80016f0:	011b      	lsls	r3, r3, #4
 80016f2:	1a9b      	subs	r3, r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	440b      	add	r3, r1
 80016f8:	3318      	adds	r3, #24
 80016fa:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80016fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001700:	78fa      	ldrb	r2, [r7, #3]
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	b298      	uxth	r0, r3
 8001706:	6879      	ldr	r1, [r7, #4]
 8001708:	4613      	mov	r3, r2
 800170a:	011b      	lsls	r3, r3, #4
 800170c:	1a9b      	subs	r3, r3, r2
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	440b      	add	r3, r1
 8001712:	3328      	adds	r3, #40	@ 0x28
 8001714:	4602      	mov	r2, r0
 8001716:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6818      	ldr	r0, [r3, #0]
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	b29b      	uxth	r3, r3
 8001720:	787c      	ldrb	r4, [r7, #1]
 8001722:	78ba      	ldrb	r2, [r7, #2]
 8001724:	78f9      	ldrb	r1, [r7, #3]
 8001726:	9302      	str	r3, [sp, #8]
 8001728:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800172c:	9301      	str	r3, [sp, #4]
 800172e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001732:	9300      	str	r3, [sp, #0]
 8001734:	4623      	mov	r3, r4
 8001736:	f004 ff9f 	bl	8006678 <USB_HC_Init>
 800173a:	4603      	mov	r3, r0
 800173c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001746:	7bfb      	ldrb	r3, [r7, #15]
}
 8001748:	4618      	mov	r0, r3
 800174a:	371c      	adds	r7, #28
 800174c:	46bd      	mov	sp, r7
 800174e:	bd90      	pop	{r4, r7, pc}

08001750 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	460b      	mov	r3, r1
 800175a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800175c:	2300      	movs	r3, #0
 800175e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001766:	2b01      	cmp	r3, #1
 8001768:	d101      	bne.n	800176e <HAL_HCD_HC_Halt+0x1e>
 800176a:	2302      	movs	r3, #2
 800176c:	e00f      	b.n	800178e <HAL_HCD_HC_Halt+0x3e>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2201      	movs	r2, #1
 8001772:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	78fa      	ldrb	r2, [r7, #3]
 800177c:	4611      	mov	r1, r2
 800177e:	4618      	mov	r0, r3
 8001780:	f005 fb31 	bl	8006de6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800178c:	7bfb      	ldrb	r3, [r7, #15]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	4608      	mov	r0, r1
 80017a2:	4611      	mov	r1, r2
 80017a4:	461a      	mov	r2, r3
 80017a6:	4603      	mov	r3, r0
 80017a8:	70fb      	strb	r3, [r7, #3]
 80017aa:	460b      	mov	r3, r1
 80017ac:	70bb      	strb	r3, [r7, #2]
 80017ae:	4613      	mov	r3, r2
 80017b0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80017b2:	78fa      	ldrb	r2, [r7, #3]
 80017b4:	6879      	ldr	r1, [r7, #4]
 80017b6:	4613      	mov	r3, r2
 80017b8:	011b      	lsls	r3, r3, #4
 80017ba:	1a9b      	subs	r3, r3, r2
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	440b      	add	r3, r1
 80017c0:	3317      	adds	r3, #23
 80017c2:	78ba      	ldrb	r2, [r7, #2]
 80017c4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80017c6:	78fa      	ldrb	r2, [r7, #3]
 80017c8:	6879      	ldr	r1, [r7, #4]
 80017ca:	4613      	mov	r3, r2
 80017cc:	011b      	lsls	r3, r3, #4
 80017ce:	1a9b      	subs	r3, r3, r2
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	440b      	add	r3, r1
 80017d4:	3326      	adds	r3, #38	@ 0x26
 80017d6:	787a      	ldrb	r2, [r7, #1]
 80017d8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80017da:	7c3b      	ldrb	r3, [r7, #16]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d114      	bne.n	800180a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80017e0:	78fa      	ldrb	r2, [r7, #3]
 80017e2:	6879      	ldr	r1, [r7, #4]
 80017e4:	4613      	mov	r3, r2
 80017e6:	011b      	lsls	r3, r3, #4
 80017e8:	1a9b      	subs	r3, r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	332a      	adds	r3, #42	@ 0x2a
 80017f0:	2203      	movs	r2, #3
 80017f2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80017f4:	78fa      	ldrb	r2, [r7, #3]
 80017f6:	6879      	ldr	r1, [r7, #4]
 80017f8:	4613      	mov	r3, r2
 80017fa:	011b      	lsls	r3, r3, #4
 80017fc:	1a9b      	subs	r3, r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	440b      	add	r3, r1
 8001802:	3319      	adds	r3, #25
 8001804:	7f3a      	ldrb	r2, [r7, #28]
 8001806:	701a      	strb	r2, [r3, #0]
 8001808:	e009      	b.n	800181e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800180a:	78fa      	ldrb	r2, [r7, #3]
 800180c:	6879      	ldr	r1, [r7, #4]
 800180e:	4613      	mov	r3, r2
 8001810:	011b      	lsls	r3, r3, #4
 8001812:	1a9b      	subs	r3, r3, r2
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	440b      	add	r3, r1
 8001818:	332a      	adds	r3, #42	@ 0x2a
 800181a:	2202      	movs	r2, #2
 800181c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800181e:	787b      	ldrb	r3, [r7, #1]
 8001820:	2b03      	cmp	r3, #3
 8001822:	f200 8102 	bhi.w	8001a2a <HAL_HCD_HC_SubmitRequest+0x292>
 8001826:	a201      	add	r2, pc, #4	@ (adr r2, 800182c <HAL_HCD_HC_SubmitRequest+0x94>)
 8001828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800182c:	0800183d 	.word	0x0800183d
 8001830:	08001a15 	.word	0x08001a15
 8001834:	08001901 	.word	0x08001901
 8001838:	0800198b 	.word	0x0800198b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 800183c:	7c3b      	ldrb	r3, [r7, #16]
 800183e:	2b01      	cmp	r3, #1
 8001840:	f040 80f5 	bne.w	8001a2e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001844:	78bb      	ldrb	r3, [r7, #2]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d12d      	bne.n	80018a6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800184a:	8b3b      	ldrh	r3, [r7, #24]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d109      	bne.n	8001864 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001850:	78fa      	ldrb	r2, [r7, #3]
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	4613      	mov	r3, r2
 8001856:	011b      	lsls	r3, r3, #4
 8001858:	1a9b      	subs	r3, r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	440b      	add	r3, r1
 800185e:	333d      	adds	r3, #61	@ 0x3d
 8001860:	2201      	movs	r2, #1
 8001862:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001864:	78fa      	ldrb	r2, [r7, #3]
 8001866:	6879      	ldr	r1, [r7, #4]
 8001868:	4613      	mov	r3, r2
 800186a:	011b      	lsls	r3, r3, #4
 800186c:	1a9b      	subs	r3, r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	440b      	add	r3, r1
 8001872:	333d      	adds	r3, #61	@ 0x3d
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d10a      	bne.n	8001890 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800187a:	78fa      	ldrb	r2, [r7, #3]
 800187c:	6879      	ldr	r1, [r7, #4]
 800187e:	4613      	mov	r3, r2
 8001880:	011b      	lsls	r3, r3, #4
 8001882:	1a9b      	subs	r3, r3, r2
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	440b      	add	r3, r1
 8001888:	332a      	adds	r3, #42	@ 0x2a
 800188a:	2200      	movs	r2, #0
 800188c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800188e:	e0ce      	b.n	8001a2e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001890:	78fa      	ldrb	r2, [r7, #3]
 8001892:	6879      	ldr	r1, [r7, #4]
 8001894:	4613      	mov	r3, r2
 8001896:	011b      	lsls	r3, r3, #4
 8001898:	1a9b      	subs	r3, r3, r2
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	440b      	add	r3, r1
 800189e:	332a      	adds	r3, #42	@ 0x2a
 80018a0:	2202      	movs	r2, #2
 80018a2:	701a      	strb	r2, [r3, #0]
      break;
 80018a4:	e0c3      	b.n	8001a2e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80018a6:	78fa      	ldrb	r2, [r7, #3]
 80018a8:	6879      	ldr	r1, [r7, #4]
 80018aa:	4613      	mov	r3, r2
 80018ac:	011b      	lsls	r3, r3, #4
 80018ae:	1a9b      	subs	r3, r3, r2
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	440b      	add	r3, r1
 80018b4:	331a      	adds	r3, #26
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	f040 80b8 	bne.w	8001a2e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80018be:	78fa      	ldrb	r2, [r7, #3]
 80018c0:	6879      	ldr	r1, [r7, #4]
 80018c2:	4613      	mov	r3, r2
 80018c4:	011b      	lsls	r3, r3, #4
 80018c6:	1a9b      	subs	r3, r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	440b      	add	r3, r1
 80018cc:	333c      	adds	r3, #60	@ 0x3c
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d10a      	bne.n	80018ea <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018d4:	78fa      	ldrb	r2, [r7, #3]
 80018d6:	6879      	ldr	r1, [r7, #4]
 80018d8:	4613      	mov	r3, r2
 80018da:	011b      	lsls	r3, r3, #4
 80018dc:	1a9b      	subs	r3, r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	440b      	add	r3, r1
 80018e2:	332a      	adds	r3, #42	@ 0x2a
 80018e4:	2200      	movs	r2, #0
 80018e6:	701a      	strb	r2, [r3, #0]
      break;
 80018e8:	e0a1      	b.n	8001a2e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018ea:	78fa      	ldrb	r2, [r7, #3]
 80018ec:	6879      	ldr	r1, [r7, #4]
 80018ee:	4613      	mov	r3, r2
 80018f0:	011b      	lsls	r3, r3, #4
 80018f2:	1a9b      	subs	r3, r3, r2
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	440b      	add	r3, r1
 80018f8:	332a      	adds	r3, #42	@ 0x2a
 80018fa:	2202      	movs	r2, #2
 80018fc:	701a      	strb	r2, [r3, #0]
      break;
 80018fe:	e096      	b.n	8001a2e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001900:	78bb      	ldrb	r3, [r7, #2]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d120      	bne.n	8001948 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001906:	78fa      	ldrb	r2, [r7, #3]
 8001908:	6879      	ldr	r1, [r7, #4]
 800190a:	4613      	mov	r3, r2
 800190c:	011b      	lsls	r3, r3, #4
 800190e:	1a9b      	subs	r3, r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	440b      	add	r3, r1
 8001914:	333d      	adds	r3, #61	@ 0x3d
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d10a      	bne.n	8001932 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800191c:	78fa      	ldrb	r2, [r7, #3]
 800191e:	6879      	ldr	r1, [r7, #4]
 8001920:	4613      	mov	r3, r2
 8001922:	011b      	lsls	r3, r3, #4
 8001924:	1a9b      	subs	r3, r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	440b      	add	r3, r1
 800192a:	332a      	adds	r3, #42	@ 0x2a
 800192c:	2200      	movs	r2, #0
 800192e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001930:	e07e      	b.n	8001a30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001932:	78fa      	ldrb	r2, [r7, #3]
 8001934:	6879      	ldr	r1, [r7, #4]
 8001936:	4613      	mov	r3, r2
 8001938:	011b      	lsls	r3, r3, #4
 800193a:	1a9b      	subs	r3, r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	440b      	add	r3, r1
 8001940:	332a      	adds	r3, #42	@ 0x2a
 8001942:	2202      	movs	r2, #2
 8001944:	701a      	strb	r2, [r3, #0]
      break;
 8001946:	e073      	b.n	8001a30 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001948:	78fa      	ldrb	r2, [r7, #3]
 800194a:	6879      	ldr	r1, [r7, #4]
 800194c:	4613      	mov	r3, r2
 800194e:	011b      	lsls	r3, r3, #4
 8001950:	1a9b      	subs	r3, r3, r2
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	440b      	add	r3, r1
 8001956:	333c      	adds	r3, #60	@ 0x3c
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d10a      	bne.n	8001974 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800195e:	78fa      	ldrb	r2, [r7, #3]
 8001960:	6879      	ldr	r1, [r7, #4]
 8001962:	4613      	mov	r3, r2
 8001964:	011b      	lsls	r3, r3, #4
 8001966:	1a9b      	subs	r3, r3, r2
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	440b      	add	r3, r1
 800196c:	332a      	adds	r3, #42	@ 0x2a
 800196e:	2200      	movs	r2, #0
 8001970:	701a      	strb	r2, [r3, #0]
      break;
 8001972:	e05d      	b.n	8001a30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001974:	78fa      	ldrb	r2, [r7, #3]
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	4613      	mov	r3, r2
 800197a:	011b      	lsls	r3, r3, #4
 800197c:	1a9b      	subs	r3, r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	440b      	add	r3, r1
 8001982:	332a      	adds	r3, #42	@ 0x2a
 8001984:	2202      	movs	r2, #2
 8001986:	701a      	strb	r2, [r3, #0]
      break;
 8001988:	e052      	b.n	8001a30 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800198a:	78bb      	ldrb	r3, [r7, #2]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d120      	bne.n	80019d2 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001990:	78fa      	ldrb	r2, [r7, #3]
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	4613      	mov	r3, r2
 8001996:	011b      	lsls	r3, r3, #4
 8001998:	1a9b      	subs	r3, r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	440b      	add	r3, r1
 800199e:	333d      	adds	r3, #61	@ 0x3d
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d10a      	bne.n	80019bc <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019a6:	78fa      	ldrb	r2, [r7, #3]
 80019a8:	6879      	ldr	r1, [r7, #4]
 80019aa:	4613      	mov	r3, r2
 80019ac:	011b      	lsls	r3, r3, #4
 80019ae:	1a9b      	subs	r3, r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	440b      	add	r3, r1
 80019b4:	332a      	adds	r3, #42	@ 0x2a
 80019b6:	2200      	movs	r2, #0
 80019b8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80019ba:	e039      	b.n	8001a30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019bc:	78fa      	ldrb	r2, [r7, #3]
 80019be:	6879      	ldr	r1, [r7, #4]
 80019c0:	4613      	mov	r3, r2
 80019c2:	011b      	lsls	r3, r3, #4
 80019c4:	1a9b      	subs	r3, r3, r2
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	440b      	add	r3, r1
 80019ca:	332a      	adds	r3, #42	@ 0x2a
 80019cc:	2202      	movs	r2, #2
 80019ce:	701a      	strb	r2, [r3, #0]
      break;
 80019d0:	e02e      	b.n	8001a30 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80019d2:	78fa      	ldrb	r2, [r7, #3]
 80019d4:	6879      	ldr	r1, [r7, #4]
 80019d6:	4613      	mov	r3, r2
 80019d8:	011b      	lsls	r3, r3, #4
 80019da:	1a9b      	subs	r3, r3, r2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	440b      	add	r3, r1
 80019e0:	333c      	adds	r3, #60	@ 0x3c
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d10a      	bne.n	80019fe <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019e8:	78fa      	ldrb	r2, [r7, #3]
 80019ea:	6879      	ldr	r1, [r7, #4]
 80019ec:	4613      	mov	r3, r2
 80019ee:	011b      	lsls	r3, r3, #4
 80019f0:	1a9b      	subs	r3, r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	440b      	add	r3, r1
 80019f6:	332a      	adds	r3, #42	@ 0x2a
 80019f8:	2200      	movs	r2, #0
 80019fa:	701a      	strb	r2, [r3, #0]
      break;
 80019fc:	e018      	b.n	8001a30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019fe:	78fa      	ldrb	r2, [r7, #3]
 8001a00:	6879      	ldr	r1, [r7, #4]
 8001a02:	4613      	mov	r3, r2
 8001a04:	011b      	lsls	r3, r3, #4
 8001a06:	1a9b      	subs	r3, r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	440b      	add	r3, r1
 8001a0c:	332a      	adds	r3, #42	@ 0x2a
 8001a0e:	2202      	movs	r2, #2
 8001a10:	701a      	strb	r2, [r3, #0]
      break;
 8001a12:	e00d      	b.n	8001a30 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a14:	78fa      	ldrb	r2, [r7, #3]
 8001a16:	6879      	ldr	r1, [r7, #4]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	011b      	lsls	r3, r3, #4
 8001a1c:	1a9b      	subs	r3, r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	440b      	add	r3, r1
 8001a22:	332a      	adds	r3, #42	@ 0x2a
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
      break;
 8001a28:	e002      	b.n	8001a30 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001a2a:	bf00      	nop
 8001a2c:	e000      	b.n	8001a30 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001a2e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001a30:	78fa      	ldrb	r2, [r7, #3]
 8001a32:	6879      	ldr	r1, [r7, #4]
 8001a34:	4613      	mov	r3, r2
 8001a36:	011b      	lsls	r3, r3, #4
 8001a38:	1a9b      	subs	r3, r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	440b      	add	r3, r1
 8001a3e:	332c      	adds	r3, #44	@ 0x2c
 8001a40:	697a      	ldr	r2, [r7, #20]
 8001a42:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001a44:	78fa      	ldrb	r2, [r7, #3]
 8001a46:	8b39      	ldrh	r1, [r7, #24]
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	011b      	lsls	r3, r3, #4
 8001a4e:	1a9b      	subs	r3, r3, r2
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	4403      	add	r3, r0
 8001a54:	3334      	adds	r3, #52	@ 0x34
 8001a56:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001a58:	78fa      	ldrb	r2, [r7, #3]
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	011b      	lsls	r3, r3, #4
 8001a60:	1a9b      	subs	r3, r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	440b      	add	r3, r1
 8001a66:	334c      	adds	r3, #76	@ 0x4c
 8001a68:	2200      	movs	r2, #0
 8001a6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001a6c:	78fa      	ldrb	r2, [r7, #3]
 8001a6e:	6879      	ldr	r1, [r7, #4]
 8001a70:	4613      	mov	r3, r2
 8001a72:	011b      	lsls	r3, r3, #4
 8001a74:	1a9b      	subs	r3, r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	440b      	add	r3, r1
 8001a7a:	3338      	adds	r3, #56	@ 0x38
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001a80:	78fa      	ldrb	r2, [r7, #3]
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	4613      	mov	r3, r2
 8001a86:	011b      	lsls	r3, r3, #4
 8001a88:	1a9b      	subs	r3, r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	440b      	add	r3, r1
 8001a8e:	3315      	adds	r3, #21
 8001a90:	78fa      	ldrb	r2, [r7, #3]
 8001a92:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001a94:	78fa      	ldrb	r2, [r7, #3]
 8001a96:	6879      	ldr	r1, [r7, #4]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	011b      	lsls	r3, r3, #4
 8001a9c:	1a9b      	subs	r3, r3, r2
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	440b      	add	r3, r1
 8001aa2:	334d      	adds	r3, #77	@ 0x4d
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6818      	ldr	r0, [r3, #0]
 8001aac:	78fa      	ldrb	r2, [r7, #3]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	011b      	lsls	r3, r3, #4
 8001ab2:	1a9b      	subs	r3, r3, r2
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	3310      	adds	r3, #16
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	4413      	add	r3, r2
 8001abc:	1d19      	adds	r1, r3, #4
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	799b      	ldrb	r3, [r3, #6]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	f004 ff04 	bl	80068d0 <USB_HC_StartXfer>
 8001ac8:	4603      	mov	r3, r0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop

08001ad4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f004 fbf8 	bl	80062e0 <USB_GetMode>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	f040 80fb 	bne.w	8001cee <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f004 fbbb 	bl	8006278 <USB_ReadInterrupts>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	f000 80f1 	beq.w	8001cec <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f004 fbb2 	bl	8006278 <USB_ReadInterrupts>
 8001b14:	4603      	mov	r3, r0
 8001b16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001b1e:	d104      	bne.n	8001b2a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b28:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f004 fba2 	bl	8006278 <USB_ReadInterrupts>
 8001b34:	4603      	mov	r3, r0
 8001b36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001b3e:	d104      	bne.n	8001b4a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001b48:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f004 fb92 	bl	8006278 <USB_ReadInterrupts>
 8001b54:	4603      	mov	r3, r0
 8001b56:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b5a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001b5e:	d104      	bne.n	8001b6a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001b68:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f004 fb82 	bl	8006278 <USB_ReadInterrupts>
 8001b74:	4603      	mov	r3, r0
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d103      	bne.n	8001b86 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2202      	movs	r2, #2
 8001b84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f004 fb74 	bl	8006278 <USB_ReadInterrupts>
 8001b90:	4603      	mov	r3, r0
 8001b92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b9a:	d120      	bne.n	8001bde <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001ba4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d113      	bne.n	8001bde <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001bb6:	2110      	movs	r1, #16
 8001bb8:	6938      	ldr	r0, [r7, #16]
 8001bba:	f004 fa67 	bl	800608c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001bbe:	6938      	ldr	r0, [r7, #16]
 8001bc0:	f004 fa96 	bl	80060f0 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	7a5b      	ldrb	r3, [r3, #9]
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d105      	bne.n	8001bd8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f004 fc88 	bl	80064e8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f007 fc4f 	bl	800947c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f004 fb48 	bl	8006278 <USB_ReadInterrupts>
 8001be8:	4603      	mov	r3, r0
 8001bea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001bee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bf2:	d102      	bne.n	8001bfa <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f001 fd4d 	bl	8003694 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f004 fb3a 	bl	8006278 <USB_ReadInterrupts>
 8001c04:	4603      	mov	r3, r0
 8001c06:	f003 0308 	and.w	r3, r3, #8
 8001c0a:	2b08      	cmp	r3, #8
 8001c0c:	d106      	bne.n	8001c1c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f007 fc18 	bl	8009444 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2208      	movs	r2, #8
 8001c1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f004 fb29 	bl	8006278 <USB_ReadInterrupts>
 8001c26:	4603      	mov	r3, r0
 8001c28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001c30:	d139      	bne.n	8001ca6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f005 f8c4 	bl	8006dc4 <USB_HC_ReadInterrupt>
 8001c3c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c3e:	2300      	movs	r3, #0
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	e025      	b.n	8001c90 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	f003 030f 	and.w	r3, r3, #15
 8001c4a:	68ba      	ldr	r2, [r7, #8]
 8001c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c50:	f003 0301 	and.w	r3, r3, #1
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d018      	beq.n	8001c8a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	015a      	lsls	r2, r3, #5
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	4413      	add	r3, r2
 8001c60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c6e:	d106      	bne.n	8001c7e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	4619      	mov	r1, r3
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f000 f905 	bl	8001e86 <HCD_HC_IN_IRQHandler>
 8001c7c:	e005      	b.n	8001c8a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	4619      	mov	r1, r3
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f000 ff67 	bl	8002b58 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	617b      	str	r3, [r7, #20]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	795b      	ldrb	r3, [r3, #5]
 8001c94:	461a      	mov	r2, r3
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d3d3      	bcc.n	8001c44 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ca4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f004 fae4 	bl	8006278 <USB_ReadInterrupts>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	f003 0310 	and.w	r3, r3, #16
 8001cb6:	2b10      	cmp	r3, #16
 8001cb8:	d101      	bne.n	8001cbe <HAL_HCD_IRQHandler+0x1ea>
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e000      	b.n	8001cc0 <HAL_HCD_IRQHandler+0x1ec>
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d014      	beq.n	8001cee <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	699a      	ldr	r2, [r3, #24]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f022 0210 	bic.w	r2, r2, #16
 8001cd2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f001 fbfe 	bl	80034d6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	699a      	ldr	r2, [r3, #24]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f042 0210 	orr.w	r2, r2, #16
 8001ce8:	619a      	str	r2, [r3, #24]
 8001cea:	e000      	b.n	8001cee <HAL_HCD_IRQHandler+0x21a>
      return;
 8001cec:	bf00      	nop
    }
  }
}
 8001cee:	3718      	adds	r7, #24
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d101      	bne.n	8001d0a <HAL_HCD_Start+0x16>
 8001d06:	2302      	movs	r3, #2
 8001d08:	e013      	b.n	8001d32 <HAL_HCD_Start+0x3e>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2101      	movs	r1, #1
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f004 fc4c 	bl	80065b6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f004 f944 	bl	8005fb0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d101      	bne.n	8001d50 <HAL_HCD_Stop+0x16>
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	e00d      	b.n	8001d6c <HAL_HCD_Stop+0x32>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f005 f99f 	bl	80070a0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3708      	adds	r7, #8
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f004 fbee 	bl	8006562 <USB_ResetPort>
 8001d86:	4603      	mov	r3, r0
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}

08001d90 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	460b      	mov	r3, r1
 8001d9a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001d9c:	78fa      	ldrb	r2, [r7, #3]
 8001d9e:	6879      	ldr	r1, [r7, #4]
 8001da0:	4613      	mov	r3, r2
 8001da2:	011b      	lsls	r3, r3, #4
 8001da4:	1a9b      	subs	r3, r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	440b      	add	r3, r1
 8001daa:	334c      	adds	r3, #76	@ 0x4c
 8001dac:	781b      	ldrb	r3, [r3, #0]
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr

08001dba <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b083      	sub	sp, #12
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001dc6:	78fa      	ldrb	r2, [r7, #3]
 8001dc8:	6879      	ldr	r1, [r7, #4]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	011b      	lsls	r3, r3, #4
 8001dce:	1a9b      	subs	r3, r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	440b      	add	r3, r1
 8001dd4:	3338      	adds	r3, #56	@ 0x38
 8001dd6:	681b      	ldr	r3, [r3, #0]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f004 fc30 	bl	8006656 <USB_GetCurrentFrame>
 8001df6:	4603      	mov	r3, r0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f004 fc0b 	bl	8006628 <USB_GetHostSpeed>
 8001e12:	4603      	mov	r3, r0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	460b      	mov	r3, r1
 8001e26:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001e28:	78fa      	ldrb	r2, [r7, #3]
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	011b      	lsls	r3, r3, #4
 8001e30:	1a9b      	subs	r3, r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	440b      	add	r3, r1
 8001e36:	331a      	adds	r3, #26
 8001e38:	2200      	movs	r2, #0
 8001e3a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001e3c:	78fa      	ldrb	r2, [r7, #3]
 8001e3e:	6879      	ldr	r1, [r7, #4]
 8001e40:	4613      	mov	r3, r2
 8001e42:	011b      	lsls	r3, r3, #4
 8001e44:	1a9b      	subs	r3, r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	440b      	add	r3, r1
 8001e4a:	331b      	adds	r3, #27
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001e50:	78fa      	ldrb	r2, [r7, #3]
 8001e52:	6879      	ldr	r1, [r7, #4]
 8001e54:	4613      	mov	r3, r2
 8001e56:	011b      	lsls	r3, r3, #4
 8001e58:	1a9b      	subs	r3, r3, r2
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	440b      	add	r3, r1
 8001e5e:	3325      	adds	r3, #37	@ 0x25
 8001e60:	2200      	movs	r2, #0
 8001e62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001e64:	78fa      	ldrb	r2, [r7, #3]
 8001e66:	6879      	ldr	r1, [r7, #4]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	011b      	lsls	r3, r3, #4
 8001e6c:	1a9b      	subs	r3, r3, r2
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	440b      	add	r3, r1
 8001e72:	3324      	adds	r3, #36	@ 0x24
 8001e74:	2200      	movs	r2, #0
 8001e76:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b086      	sub	sp, #24
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	460b      	mov	r3, r1
 8001e90:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	78fa      	ldrb	r2, [r7, #3]
 8001ea2:	4611      	mov	r1, r2
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f004 f9fa 	bl	800629e <USB_ReadChInterrupts>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	f003 0304 	and.w	r3, r3, #4
 8001eb0:	2b04      	cmp	r3, #4
 8001eb2:	d11a      	bne.n	8001eea <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001eb4:	78fb      	ldrb	r3, [r7, #3]
 8001eb6:	015a      	lsls	r2, r3, #5
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	4413      	add	r3, r2
 8001ebc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	2304      	movs	r3, #4
 8001ec4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001ec6:	78fa      	ldrb	r2, [r7, #3]
 8001ec8:	6879      	ldr	r1, [r7, #4]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	011b      	lsls	r3, r3, #4
 8001ece:	1a9b      	subs	r3, r3, r2
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	440b      	add	r3, r1
 8001ed4:	334d      	adds	r3, #77	@ 0x4d
 8001ed6:	2207      	movs	r2, #7
 8001ed8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	78fa      	ldrb	r2, [r7, #3]
 8001ee0:	4611      	mov	r1, r2
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f004 ff7f 	bl	8006de6 <USB_HC_Halt>
 8001ee8:	e09e      	b.n	8002028 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	78fa      	ldrb	r2, [r7, #3]
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f004 f9d3 	bl	800629e <USB_ReadChInterrupts>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001efe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f02:	d11b      	bne.n	8001f3c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001f04:	78fb      	ldrb	r3, [r7, #3]
 8001f06:	015a      	lsls	r2, r3, #5
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f10:	461a      	mov	r2, r3
 8001f12:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f16:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001f18:	78fa      	ldrb	r2, [r7, #3]
 8001f1a:	6879      	ldr	r1, [r7, #4]
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	011b      	lsls	r3, r3, #4
 8001f20:	1a9b      	subs	r3, r3, r2
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	440b      	add	r3, r1
 8001f26:	334d      	adds	r3, #77	@ 0x4d
 8001f28:	2208      	movs	r2, #8
 8001f2a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	78fa      	ldrb	r2, [r7, #3]
 8001f32:	4611      	mov	r1, r2
 8001f34:	4618      	mov	r0, r3
 8001f36:	f004 ff56 	bl	8006de6 <USB_HC_Halt>
 8001f3a:	e075      	b.n	8002028 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	78fa      	ldrb	r2, [r7, #3]
 8001f42:	4611      	mov	r1, r2
 8001f44:	4618      	mov	r0, r3
 8001f46:	f004 f9aa 	bl	800629e <USB_ReadChInterrupts>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	f003 0308 	and.w	r3, r3, #8
 8001f50:	2b08      	cmp	r3, #8
 8001f52:	d11a      	bne.n	8001f8a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001f54:	78fb      	ldrb	r3, [r7, #3]
 8001f56:	015a      	lsls	r2, r3, #5
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f60:	461a      	mov	r2, r3
 8001f62:	2308      	movs	r3, #8
 8001f64:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001f66:	78fa      	ldrb	r2, [r7, #3]
 8001f68:	6879      	ldr	r1, [r7, #4]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	011b      	lsls	r3, r3, #4
 8001f6e:	1a9b      	subs	r3, r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	440b      	add	r3, r1
 8001f74:	334d      	adds	r3, #77	@ 0x4d
 8001f76:	2206      	movs	r2, #6
 8001f78:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	78fa      	ldrb	r2, [r7, #3]
 8001f80:	4611      	mov	r1, r2
 8001f82:	4618      	mov	r0, r3
 8001f84:	f004 ff2f 	bl	8006de6 <USB_HC_Halt>
 8001f88:	e04e      	b.n	8002028 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	78fa      	ldrb	r2, [r7, #3]
 8001f90:	4611      	mov	r1, r2
 8001f92:	4618      	mov	r0, r3
 8001f94:	f004 f983 	bl	800629e <USB_ReadChInterrupts>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fa2:	d11b      	bne.n	8001fdc <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001fa4:	78fb      	ldrb	r3, [r7, #3]
 8001fa6:	015a      	lsls	r2, r3, #5
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	4413      	add	r3, r2
 8001fac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fb6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001fb8:	78fa      	ldrb	r2, [r7, #3]
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	011b      	lsls	r3, r3, #4
 8001fc0:	1a9b      	subs	r3, r3, r2
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	440b      	add	r3, r1
 8001fc6:	334d      	adds	r3, #77	@ 0x4d
 8001fc8:	2209      	movs	r2, #9
 8001fca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	78fa      	ldrb	r2, [r7, #3]
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f004 ff06 	bl	8006de6 <USB_HC_Halt>
 8001fda:	e025      	b.n	8002028 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	78fa      	ldrb	r2, [r7, #3]
 8001fe2:	4611      	mov	r1, r2
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f004 f95a 	bl	800629e <USB_ReadChInterrupts>
 8001fea:	4603      	mov	r3, r0
 8001fec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ff0:	2b80      	cmp	r3, #128	@ 0x80
 8001ff2:	d119      	bne.n	8002028 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001ff4:	78fb      	ldrb	r3, [r7, #3]
 8001ff6:	015a      	lsls	r2, r3, #5
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002000:	461a      	mov	r2, r3
 8002002:	2380      	movs	r3, #128	@ 0x80
 8002004:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002006:	78fa      	ldrb	r2, [r7, #3]
 8002008:	6879      	ldr	r1, [r7, #4]
 800200a:	4613      	mov	r3, r2
 800200c:	011b      	lsls	r3, r3, #4
 800200e:	1a9b      	subs	r3, r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	440b      	add	r3, r1
 8002014:	334d      	adds	r3, #77	@ 0x4d
 8002016:	2207      	movs	r2, #7
 8002018:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	78fa      	ldrb	r2, [r7, #3]
 8002020:	4611      	mov	r1, r2
 8002022:	4618      	mov	r0, r3
 8002024:	f004 fedf 	bl	8006de6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	78fa      	ldrb	r2, [r7, #3]
 800202e:	4611      	mov	r1, r2
 8002030:	4618      	mov	r0, r3
 8002032:	f004 f934 	bl	800629e <USB_ReadChInterrupts>
 8002036:	4603      	mov	r3, r0
 8002038:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800203c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002040:	d112      	bne.n	8002068 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	78fa      	ldrb	r2, [r7, #3]
 8002048:	4611      	mov	r1, r2
 800204a:	4618      	mov	r0, r3
 800204c:	f004 fecb 	bl	8006de6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002050:	78fb      	ldrb	r3, [r7, #3]
 8002052:	015a      	lsls	r2, r3, #5
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	4413      	add	r3, r2
 8002058:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800205c:	461a      	mov	r2, r3
 800205e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002062:	6093      	str	r3, [r2, #8]
 8002064:	f000 bd75 	b.w	8002b52 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	78fa      	ldrb	r2, [r7, #3]
 800206e:	4611      	mov	r1, r2
 8002070:	4618      	mov	r0, r3
 8002072:	f004 f914 	bl	800629e <USB_ReadChInterrupts>
 8002076:	4603      	mov	r3, r0
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	2b01      	cmp	r3, #1
 800207e:	f040 8128 	bne.w	80022d2 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002082:	78fb      	ldrb	r3, [r7, #3]
 8002084:	015a      	lsls	r2, r3, #5
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	4413      	add	r3, r2
 800208a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800208e:	461a      	mov	r2, r3
 8002090:	2320      	movs	r3, #32
 8002092:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002094:	78fa      	ldrb	r2, [r7, #3]
 8002096:	6879      	ldr	r1, [r7, #4]
 8002098:	4613      	mov	r3, r2
 800209a:	011b      	lsls	r3, r3, #4
 800209c:	1a9b      	subs	r3, r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	440b      	add	r3, r1
 80020a2:	331b      	adds	r3, #27
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d119      	bne.n	80020de <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80020aa:	78fa      	ldrb	r2, [r7, #3]
 80020ac:	6879      	ldr	r1, [r7, #4]
 80020ae:	4613      	mov	r3, r2
 80020b0:	011b      	lsls	r3, r3, #4
 80020b2:	1a9b      	subs	r3, r3, r2
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	440b      	add	r3, r1
 80020b8:	331b      	adds	r3, #27
 80020ba:	2200      	movs	r2, #0
 80020bc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80020be:	78fb      	ldrb	r3, [r7, #3]
 80020c0:	015a      	lsls	r2, r3, #5
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	4413      	add	r3, r2
 80020c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	78fa      	ldrb	r2, [r7, #3]
 80020ce:	0151      	lsls	r1, r2, #5
 80020d0:	693a      	ldr	r2, [r7, #16]
 80020d2:	440a      	add	r2, r1
 80020d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80020d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020dc:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	799b      	ldrb	r3, [r3, #6]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d01b      	beq.n	800211e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80020e6:	78fa      	ldrb	r2, [r7, #3]
 80020e8:	6879      	ldr	r1, [r7, #4]
 80020ea:	4613      	mov	r3, r2
 80020ec:	011b      	lsls	r3, r3, #4
 80020ee:	1a9b      	subs	r3, r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	440b      	add	r3, r1
 80020f4:	3330      	adds	r3, #48	@ 0x30
 80020f6:	6819      	ldr	r1, [r3, #0]
 80020f8:	78fb      	ldrb	r3, [r7, #3]
 80020fa:	015a      	lsls	r2, r3, #5
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	4413      	add	r3, r2
 8002100:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800210a:	78fa      	ldrb	r2, [r7, #3]
 800210c:	1ac9      	subs	r1, r1, r3
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	4613      	mov	r3, r2
 8002112:	011b      	lsls	r3, r3, #4
 8002114:	1a9b      	subs	r3, r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4403      	add	r3, r0
 800211a:	3338      	adds	r3, #56	@ 0x38
 800211c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800211e:	78fa      	ldrb	r2, [r7, #3]
 8002120:	6879      	ldr	r1, [r7, #4]
 8002122:	4613      	mov	r3, r2
 8002124:	011b      	lsls	r3, r3, #4
 8002126:	1a9b      	subs	r3, r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	440b      	add	r3, r1
 800212c:	334d      	adds	r3, #77	@ 0x4d
 800212e:	2201      	movs	r2, #1
 8002130:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002132:	78fa      	ldrb	r2, [r7, #3]
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	4613      	mov	r3, r2
 8002138:	011b      	lsls	r3, r3, #4
 800213a:	1a9b      	subs	r3, r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	440b      	add	r3, r1
 8002140:	3344      	adds	r3, #68	@ 0x44
 8002142:	2200      	movs	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002146:	78fb      	ldrb	r3, [r7, #3]
 8002148:	015a      	lsls	r2, r3, #5
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	4413      	add	r3, r2
 800214e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002152:	461a      	mov	r2, r3
 8002154:	2301      	movs	r3, #1
 8002156:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002158:	78fa      	ldrb	r2, [r7, #3]
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	4613      	mov	r3, r2
 800215e:	011b      	lsls	r3, r3, #4
 8002160:	1a9b      	subs	r3, r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	3326      	adds	r3, #38	@ 0x26
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d00a      	beq.n	8002184 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800216e:	78fa      	ldrb	r2, [r7, #3]
 8002170:	6879      	ldr	r1, [r7, #4]
 8002172:	4613      	mov	r3, r2
 8002174:	011b      	lsls	r3, r3, #4
 8002176:	1a9b      	subs	r3, r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	440b      	add	r3, r1
 800217c:	3326      	adds	r3, #38	@ 0x26
 800217e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002180:	2b02      	cmp	r3, #2
 8002182:	d110      	bne.n	80021a6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	78fa      	ldrb	r2, [r7, #3]
 800218a:	4611      	mov	r1, r2
 800218c:	4618      	mov	r0, r3
 800218e:	f004 fe2a 	bl	8006de6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002192:	78fb      	ldrb	r3, [r7, #3]
 8002194:	015a      	lsls	r2, r3, #5
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	4413      	add	r3, r2
 800219a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800219e:	461a      	mov	r2, r3
 80021a0:	2310      	movs	r3, #16
 80021a2:	6093      	str	r3, [r2, #8]
 80021a4:	e03d      	b.n	8002222 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80021a6:	78fa      	ldrb	r2, [r7, #3]
 80021a8:	6879      	ldr	r1, [r7, #4]
 80021aa:	4613      	mov	r3, r2
 80021ac:	011b      	lsls	r3, r3, #4
 80021ae:	1a9b      	subs	r3, r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	440b      	add	r3, r1
 80021b4:	3326      	adds	r3, #38	@ 0x26
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	2b03      	cmp	r3, #3
 80021ba:	d00a      	beq.n	80021d2 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80021bc:	78fa      	ldrb	r2, [r7, #3]
 80021be:	6879      	ldr	r1, [r7, #4]
 80021c0:	4613      	mov	r3, r2
 80021c2:	011b      	lsls	r3, r3, #4
 80021c4:	1a9b      	subs	r3, r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	440b      	add	r3, r1
 80021ca:	3326      	adds	r3, #38	@ 0x26
 80021cc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d127      	bne.n	8002222 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80021d2:	78fb      	ldrb	r3, [r7, #3]
 80021d4:	015a      	lsls	r2, r3, #5
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	4413      	add	r3, r2
 80021da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	78fa      	ldrb	r2, [r7, #3]
 80021e2:	0151      	lsls	r1, r2, #5
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	440a      	add	r2, r1
 80021e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80021ec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80021f0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80021f2:	78fa      	ldrb	r2, [r7, #3]
 80021f4:	6879      	ldr	r1, [r7, #4]
 80021f6:	4613      	mov	r3, r2
 80021f8:	011b      	lsls	r3, r3, #4
 80021fa:	1a9b      	subs	r3, r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	334c      	adds	r3, #76	@ 0x4c
 8002202:	2201      	movs	r2, #1
 8002204:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002206:	78fa      	ldrb	r2, [r7, #3]
 8002208:	6879      	ldr	r1, [r7, #4]
 800220a:	4613      	mov	r3, r2
 800220c:	011b      	lsls	r3, r3, #4
 800220e:	1a9b      	subs	r3, r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	440b      	add	r3, r1
 8002214:	334c      	adds	r3, #76	@ 0x4c
 8002216:	781a      	ldrb	r2, [r3, #0]
 8002218:	78fb      	ldrb	r3, [r7, #3]
 800221a:	4619      	mov	r1, r3
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f007 f93b 	bl	8009498 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	799b      	ldrb	r3, [r3, #6]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d13b      	bne.n	80022a2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800222a:	78fa      	ldrb	r2, [r7, #3]
 800222c:	6879      	ldr	r1, [r7, #4]
 800222e:	4613      	mov	r3, r2
 8002230:	011b      	lsls	r3, r3, #4
 8002232:	1a9b      	subs	r3, r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	440b      	add	r3, r1
 8002238:	3338      	adds	r3, #56	@ 0x38
 800223a:	6819      	ldr	r1, [r3, #0]
 800223c:	78fa      	ldrb	r2, [r7, #3]
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	4613      	mov	r3, r2
 8002242:	011b      	lsls	r3, r3, #4
 8002244:	1a9b      	subs	r3, r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	4403      	add	r3, r0
 800224a:	3328      	adds	r3, #40	@ 0x28
 800224c:	881b      	ldrh	r3, [r3, #0]
 800224e:	440b      	add	r3, r1
 8002250:	1e59      	subs	r1, r3, #1
 8002252:	78fa      	ldrb	r2, [r7, #3]
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	4613      	mov	r3, r2
 8002258:	011b      	lsls	r3, r3, #4
 800225a:	1a9b      	subs	r3, r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	4403      	add	r3, r0
 8002260:	3328      	adds	r3, #40	@ 0x28
 8002262:	881b      	ldrh	r3, [r3, #0]
 8002264:	fbb1 f3f3 	udiv	r3, r1, r3
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	2b00      	cmp	r3, #0
 800226e:	f000 8470 	beq.w	8002b52 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002272:	78fa      	ldrb	r2, [r7, #3]
 8002274:	6879      	ldr	r1, [r7, #4]
 8002276:	4613      	mov	r3, r2
 8002278:	011b      	lsls	r3, r3, #4
 800227a:	1a9b      	subs	r3, r3, r2
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	440b      	add	r3, r1
 8002280:	333c      	adds	r3, #60	@ 0x3c
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	78fa      	ldrb	r2, [r7, #3]
 8002286:	f083 0301 	eor.w	r3, r3, #1
 800228a:	b2d8      	uxtb	r0, r3
 800228c:	6879      	ldr	r1, [r7, #4]
 800228e:	4613      	mov	r3, r2
 8002290:	011b      	lsls	r3, r3, #4
 8002292:	1a9b      	subs	r3, r3, r2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	440b      	add	r3, r1
 8002298:	333c      	adds	r3, #60	@ 0x3c
 800229a:	4602      	mov	r2, r0
 800229c:	701a      	strb	r2, [r3, #0]
 800229e:	f000 bc58 	b.w	8002b52 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80022a2:	78fa      	ldrb	r2, [r7, #3]
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	4613      	mov	r3, r2
 80022a8:	011b      	lsls	r3, r3, #4
 80022aa:	1a9b      	subs	r3, r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	440b      	add	r3, r1
 80022b0:	333c      	adds	r3, #60	@ 0x3c
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	78fa      	ldrb	r2, [r7, #3]
 80022b6:	f083 0301 	eor.w	r3, r3, #1
 80022ba:	b2d8      	uxtb	r0, r3
 80022bc:	6879      	ldr	r1, [r7, #4]
 80022be:	4613      	mov	r3, r2
 80022c0:	011b      	lsls	r3, r3, #4
 80022c2:	1a9b      	subs	r3, r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	440b      	add	r3, r1
 80022c8:	333c      	adds	r3, #60	@ 0x3c
 80022ca:	4602      	mov	r2, r0
 80022cc:	701a      	strb	r2, [r3, #0]
 80022ce:	f000 bc40 	b.w	8002b52 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	78fa      	ldrb	r2, [r7, #3]
 80022d8:	4611      	mov	r1, r2
 80022da:	4618      	mov	r0, r3
 80022dc:	f003 ffdf 	bl	800629e <USB_ReadChInterrupts>
 80022e0:	4603      	mov	r3, r0
 80022e2:	f003 0320 	and.w	r3, r3, #32
 80022e6:	2b20      	cmp	r3, #32
 80022e8:	d131      	bne.n	800234e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80022ea:	78fb      	ldrb	r3, [r7, #3]
 80022ec:	015a      	lsls	r2, r3, #5
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	4413      	add	r3, r2
 80022f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022f6:	461a      	mov	r2, r3
 80022f8:	2320      	movs	r3, #32
 80022fa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80022fc:	78fa      	ldrb	r2, [r7, #3]
 80022fe:	6879      	ldr	r1, [r7, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	011b      	lsls	r3, r3, #4
 8002304:	1a9b      	subs	r3, r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	440b      	add	r3, r1
 800230a:	331a      	adds	r3, #26
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	2b01      	cmp	r3, #1
 8002310:	f040 841f 	bne.w	8002b52 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002314:	78fa      	ldrb	r2, [r7, #3]
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	4613      	mov	r3, r2
 800231a:	011b      	lsls	r3, r3, #4
 800231c:	1a9b      	subs	r3, r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	440b      	add	r3, r1
 8002322:	331b      	adds	r3, #27
 8002324:	2201      	movs	r2, #1
 8002326:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002328:	78fa      	ldrb	r2, [r7, #3]
 800232a:	6879      	ldr	r1, [r7, #4]
 800232c:	4613      	mov	r3, r2
 800232e:	011b      	lsls	r3, r3, #4
 8002330:	1a9b      	subs	r3, r3, r2
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	440b      	add	r3, r1
 8002336:	334d      	adds	r3, #77	@ 0x4d
 8002338:	2203      	movs	r2, #3
 800233a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	78fa      	ldrb	r2, [r7, #3]
 8002342:	4611      	mov	r1, r2
 8002344:	4618      	mov	r0, r3
 8002346:	f004 fd4e 	bl	8006de6 <USB_HC_Halt>
 800234a:	f000 bc02 	b.w	8002b52 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	78fa      	ldrb	r2, [r7, #3]
 8002354:	4611      	mov	r1, r2
 8002356:	4618      	mov	r0, r3
 8002358:	f003 ffa1 	bl	800629e <USB_ReadChInterrupts>
 800235c:	4603      	mov	r3, r0
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	2b02      	cmp	r3, #2
 8002364:	f040 8305 	bne.w	8002972 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002368:	78fb      	ldrb	r3, [r7, #3]
 800236a:	015a      	lsls	r2, r3, #5
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	4413      	add	r3, r2
 8002370:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002374:	461a      	mov	r2, r3
 8002376:	2302      	movs	r3, #2
 8002378:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800237a:	78fa      	ldrb	r2, [r7, #3]
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	4613      	mov	r3, r2
 8002380:	011b      	lsls	r3, r3, #4
 8002382:	1a9b      	subs	r3, r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	334d      	adds	r3, #77	@ 0x4d
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	2b01      	cmp	r3, #1
 800238e:	d114      	bne.n	80023ba <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002390:	78fa      	ldrb	r2, [r7, #3]
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	1a9b      	subs	r3, r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	334d      	adds	r3, #77	@ 0x4d
 80023a0:	2202      	movs	r2, #2
 80023a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80023a4:	78fa      	ldrb	r2, [r7, #3]
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	011b      	lsls	r3, r3, #4
 80023ac:	1a9b      	subs	r3, r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	334c      	adds	r3, #76	@ 0x4c
 80023b4:	2201      	movs	r2, #1
 80023b6:	701a      	strb	r2, [r3, #0]
 80023b8:	e2cc      	b.n	8002954 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80023ba:	78fa      	ldrb	r2, [r7, #3]
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	011b      	lsls	r3, r3, #4
 80023c2:	1a9b      	subs	r3, r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	440b      	add	r3, r1
 80023c8:	334d      	adds	r3, #77	@ 0x4d
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	2b06      	cmp	r3, #6
 80023ce:	d114      	bne.n	80023fa <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80023d0:	78fa      	ldrb	r2, [r7, #3]
 80023d2:	6879      	ldr	r1, [r7, #4]
 80023d4:	4613      	mov	r3, r2
 80023d6:	011b      	lsls	r3, r3, #4
 80023d8:	1a9b      	subs	r3, r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	334d      	adds	r3, #77	@ 0x4d
 80023e0:	2202      	movs	r2, #2
 80023e2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80023e4:	78fa      	ldrb	r2, [r7, #3]
 80023e6:	6879      	ldr	r1, [r7, #4]
 80023e8:	4613      	mov	r3, r2
 80023ea:	011b      	lsls	r3, r3, #4
 80023ec:	1a9b      	subs	r3, r3, r2
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	440b      	add	r3, r1
 80023f2:	334c      	adds	r3, #76	@ 0x4c
 80023f4:	2205      	movs	r2, #5
 80023f6:	701a      	strb	r2, [r3, #0]
 80023f8:	e2ac      	b.n	8002954 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80023fa:	78fa      	ldrb	r2, [r7, #3]
 80023fc:	6879      	ldr	r1, [r7, #4]
 80023fe:	4613      	mov	r3, r2
 8002400:	011b      	lsls	r3, r3, #4
 8002402:	1a9b      	subs	r3, r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	440b      	add	r3, r1
 8002408:	334d      	adds	r3, #77	@ 0x4d
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	2b07      	cmp	r3, #7
 800240e:	d00b      	beq.n	8002428 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002410:	78fa      	ldrb	r2, [r7, #3]
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	4613      	mov	r3, r2
 8002416:	011b      	lsls	r3, r3, #4
 8002418:	1a9b      	subs	r3, r3, r2
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	440b      	add	r3, r1
 800241e:	334d      	adds	r3, #77	@ 0x4d
 8002420:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002422:	2b09      	cmp	r3, #9
 8002424:	f040 80a6 	bne.w	8002574 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002428:	78fa      	ldrb	r2, [r7, #3]
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	4613      	mov	r3, r2
 800242e:	011b      	lsls	r3, r3, #4
 8002430:	1a9b      	subs	r3, r3, r2
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	440b      	add	r3, r1
 8002436:	334d      	adds	r3, #77	@ 0x4d
 8002438:	2202      	movs	r2, #2
 800243a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800243c:	78fa      	ldrb	r2, [r7, #3]
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	4613      	mov	r3, r2
 8002442:	011b      	lsls	r3, r3, #4
 8002444:	1a9b      	subs	r3, r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	440b      	add	r3, r1
 800244a:	3344      	adds	r3, #68	@ 0x44
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	1c59      	adds	r1, r3, #1
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	4613      	mov	r3, r2
 8002454:	011b      	lsls	r3, r3, #4
 8002456:	1a9b      	subs	r3, r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	4403      	add	r3, r0
 800245c:	3344      	adds	r3, #68	@ 0x44
 800245e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002460:	78fa      	ldrb	r2, [r7, #3]
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	4613      	mov	r3, r2
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	1a9b      	subs	r3, r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	440b      	add	r3, r1
 800246e:	3344      	adds	r3, #68	@ 0x44
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2b02      	cmp	r3, #2
 8002474:	d943      	bls.n	80024fe <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002476:	78fa      	ldrb	r2, [r7, #3]
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	4613      	mov	r3, r2
 800247c:	011b      	lsls	r3, r3, #4
 800247e:	1a9b      	subs	r3, r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	440b      	add	r3, r1
 8002484:	3344      	adds	r3, #68	@ 0x44
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800248a:	78fa      	ldrb	r2, [r7, #3]
 800248c:	6879      	ldr	r1, [r7, #4]
 800248e:	4613      	mov	r3, r2
 8002490:	011b      	lsls	r3, r3, #4
 8002492:	1a9b      	subs	r3, r3, r2
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	440b      	add	r3, r1
 8002498:	331a      	adds	r3, #26
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d123      	bne.n	80024e8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80024a0:	78fa      	ldrb	r2, [r7, #3]
 80024a2:	6879      	ldr	r1, [r7, #4]
 80024a4:	4613      	mov	r3, r2
 80024a6:	011b      	lsls	r3, r3, #4
 80024a8:	1a9b      	subs	r3, r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	440b      	add	r3, r1
 80024ae:	331b      	adds	r3, #27
 80024b0:	2200      	movs	r2, #0
 80024b2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80024b4:	78fa      	ldrb	r2, [r7, #3]
 80024b6:	6879      	ldr	r1, [r7, #4]
 80024b8:	4613      	mov	r3, r2
 80024ba:	011b      	lsls	r3, r3, #4
 80024bc:	1a9b      	subs	r3, r3, r2
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	440b      	add	r3, r1
 80024c2:	331c      	adds	r3, #28
 80024c4:	2200      	movs	r2, #0
 80024c6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80024c8:	78fb      	ldrb	r3, [r7, #3]
 80024ca:	015a      	lsls	r2, r3, #5
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	4413      	add	r3, r2
 80024d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	78fa      	ldrb	r2, [r7, #3]
 80024d8:	0151      	lsls	r1, r2, #5
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	440a      	add	r2, r1
 80024de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80024e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024e6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80024e8:	78fa      	ldrb	r2, [r7, #3]
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	4613      	mov	r3, r2
 80024ee:	011b      	lsls	r3, r3, #4
 80024f0:	1a9b      	subs	r3, r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	440b      	add	r3, r1
 80024f6:	334c      	adds	r3, #76	@ 0x4c
 80024f8:	2204      	movs	r2, #4
 80024fa:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80024fc:	e229      	b.n	8002952 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80024fe:	78fa      	ldrb	r2, [r7, #3]
 8002500:	6879      	ldr	r1, [r7, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	011b      	lsls	r3, r3, #4
 8002506:	1a9b      	subs	r3, r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	440b      	add	r3, r1
 800250c:	334c      	adds	r3, #76	@ 0x4c
 800250e:	2202      	movs	r2, #2
 8002510:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002512:	78fa      	ldrb	r2, [r7, #3]
 8002514:	6879      	ldr	r1, [r7, #4]
 8002516:	4613      	mov	r3, r2
 8002518:	011b      	lsls	r3, r3, #4
 800251a:	1a9b      	subs	r3, r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	440b      	add	r3, r1
 8002520:	3326      	adds	r3, #38	@ 0x26
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d00b      	beq.n	8002540 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002528:	78fa      	ldrb	r2, [r7, #3]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	1a9b      	subs	r3, r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	3326      	adds	r3, #38	@ 0x26
 8002538:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800253a:	2b02      	cmp	r3, #2
 800253c:	f040 8209 	bne.w	8002952 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002540:	78fb      	ldrb	r3, [r7, #3]
 8002542:	015a      	lsls	r2, r3, #5
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	4413      	add	r3, r2
 8002548:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002556:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800255e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002560:	78fb      	ldrb	r3, [r7, #3]
 8002562:	015a      	lsls	r2, r3, #5
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	4413      	add	r3, r2
 8002568:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800256c:	461a      	mov	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002572:	e1ee      	b.n	8002952 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002574:	78fa      	ldrb	r2, [r7, #3]
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	011b      	lsls	r3, r3, #4
 800257c:	1a9b      	subs	r3, r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	440b      	add	r3, r1
 8002582:	334d      	adds	r3, #77	@ 0x4d
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	2b05      	cmp	r3, #5
 8002588:	f040 80c8 	bne.w	800271c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800258c:	78fa      	ldrb	r2, [r7, #3]
 800258e:	6879      	ldr	r1, [r7, #4]
 8002590:	4613      	mov	r3, r2
 8002592:	011b      	lsls	r3, r3, #4
 8002594:	1a9b      	subs	r3, r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	440b      	add	r3, r1
 800259a:	334d      	adds	r3, #77	@ 0x4d
 800259c:	2202      	movs	r2, #2
 800259e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80025a0:	78fa      	ldrb	r2, [r7, #3]
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	4613      	mov	r3, r2
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	1a9b      	subs	r3, r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	331b      	adds	r3, #27
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	f040 81ce 	bne.w	8002954 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80025b8:	78fa      	ldrb	r2, [r7, #3]
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	011b      	lsls	r3, r3, #4
 80025c0:	1a9b      	subs	r3, r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	440b      	add	r3, r1
 80025c6:	3326      	adds	r3, #38	@ 0x26
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	2b03      	cmp	r3, #3
 80025cc:	d16b      	bne.n	80026a6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80025ce:	78fa      	ldrb	r2, [r7, #3]
 80025d0:	6879      	ldr	r1, [r7, #4]
 80025d2:	4613      	mov	r3, r2
 80025d4:	011b      	lsls	r3, r3, #4
 80025d6:	1a9b      	subs	r3, r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	440b      	add	r3, r1
 80025dc:	3348      	adds	r3, #72	@ 0x48
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	1c59      	adds	r1, r3, #1
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	4613      	mov	r3, r2
 80025e6:	011b      	lsls	r3, r3, #4
 80025e8:	1a9b      	subs	r3, r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4403      	add	r3, r0
 80025ee:	3348      	adds	r3, #72	@ 0x48
 80025f0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80025f2:	78fa      	ldrb	r2, [r7, #3]
 80025f4:	6879      	ldr	r1, [r7, #4]
 80025f6:	4613      	mov	r3, r2
 80025f8:	011b      	lsls	r3, r3, #4
 80025fa:	1a9b      	subs	r3, r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	440b      	add	r3, r1
 8002600:	3348      	adds	r3, #72	@ 0x48
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2b02      	cmp	r3, #2
 8002606:	d943      	bls.n	8002690 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002608:	78fa      	ldrb	r2, [r7, #3]
 800260a:	6879      	ldr	r1, [r7, #4]
 800260c:	4613      	mov	r3, r2
 800260e:	011b      	lsls	r3, r3, #4
 8002610:	1a9b      	subs	r3, r3, r2
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	440b      	add	r3, r1
 8002616:	3348      	adds	r3, #72	@ 0x48
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800261c:	78fa      	ldrb	r2, [r7, #3]
 800261e:	6879      	ldr	r1, [r7, #4]
 8002620:	4613      	mov	r3, r2
 8002622:	011b      	lsls	r3, r3, #4
 8002624:	1a9b      	subs	r3, r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	440b      	add	r3, r1
 800262a:	331b      	adds	r3, #27
 800262c:	2200      	movs	r2, #0
 800262e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002630:	78fa      	ldrb	r2, [r7, #3]
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	4613      	mov	r3, r2
 8002636:	011b      	lsls	r3, r3, #4
 8002638:	1a9b      	subs	r3, r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	3344      	adds	r3, #68	@ 0x44
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2b02      	cmp	r3, #2
 8002644:	d809      	bhi.n	800265a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002646:	78fa      	ldrb	r2, [r7, #3]
 8002648:	6879      	ldr	r1, [r7, #4]
 800264a:	4613      	mov	r3, r2
 800264c:	011b      	lsls	r3, r3, #4
 800264e:	1a9b      	subs	r3, r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	440b      	add	r3, r1
 8002654:	331c      	adds	r3, #28
 8002656:	2201      	movs	r2, #1
 8002658:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800265a:	78fb      	ldrb	r3, [r7, #3]
 800265c:	015a      	lsls	r2, r3, #5
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	4413      	add	r3, r2
 8002662:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	78fa      	ldrb	r2, [r7, #3]
 800266a:	0151      	lsls	r1, r2, #5
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	440a      	add	r2, r1
 8002670:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002674:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002678:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800267a:	78fa      	ldrb	r2, [r7, #3]
 800267c:	6879      	ldr	r1, [r7, #4]
 800267e:	4613      	mov	r3, r2
 8002680:	011b      	lsls	r3, r3, #4
 8002682:	1a9b      	subs	r3, r3, r2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	440b      	add	r3, r1
 8002688:	334c      	adds	r3, #76	@ 0x4c
 800268a:	2204      	movs	r2, #4
 800268c:	701a      	strb	r2, [r3, #0]
 800268e:	e014      	b.n	80026ba <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002690:	78fa      	ldrb	r2, [r7, #3]
 8002692:	6879      	ldr	r1, [r7, #4]
 8002694:	4613      	mov	r3, r2
 8002696:	011b      	lsls	r3, r3, #4
 8002698:	1a9b      	subs	r3, r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	440b      	add	r3, r1
 800269e:	334c      	adds	r3, #76	@ 0x4c
 80026a0:	2202      	movs	r2, #2
 80026a2:	701a      	strb	r2, [r3, #0]
 80026a4:	e009      	b.n	80026ba <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80026a6:	78fa      	ldrb	r2, [r7, #3]
 80026a8:	6879      	ldr	r1, [r7, #4]
 80026aa:	4613      	mov	r3, r2
 80026ac:	011b      	lsls	r3, r3, #4
 80026ae:	1a9b      	subs	r3, r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	440b      	add	r3, r1
 80026b4:	334c      	adds	r3, #76	@ 0x4c
 80026b6:	2202      	movs	r2, #2
 80026b8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026ba:	78fa      	ldrb	r2, [r7, #3]
 80026bc:	6879      	ldr	r1, [r7, #4]
 80026be:	4613      	mov	r3, r2
 80026c0:	011b      	lsls	r3, r3, #4
 80026c2:	1a9b      	subs	r3, r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	440b      	add	r3, r1
 80026c8:	3326      	adds	r3, #38	@ 0x26
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00b      	beq.n	80026e8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80026d0:	78fa      	ldrb	r2, [r7, #3]
 80026d2:	6879      	ldr	r1, [r7, #4]
 80026d4:	4613      	mov	r3, r2
 80026d6:	011b      	lsls	r3, r3, #4
 80026d8:	1a9b      	subs	r3, r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	440b      	add	r3, r1
 80026de:	3326      	adds	r3, #38	@ 0x26
 80026e0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	f040 8136 	bne.w	8002954 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80026e8:	78fb      	ldrb	r3, [r7, #3]
 80026ea:	015a      	lsls	r2, r3, #5
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	4413      	add	r3, r2
 80026f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80026fe:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002706:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002708:	78fb      	ldrb	r3, [r7, #3]
 800270a:	015a      	lsls	r2, r3, #5
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	4413      	add	r3, r2
 8002710:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002714:	461a      	mov	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6013      	str	r3, [r2, #0]
 800271a:	e11b      	b.n	8002954 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800271c:	78fa      	ldrb	r2, [r7, #3]
 800271e:	6879      	ldr	r1, [r7, #4]
 8002720:	4613      	mov	r3, r2
 8002722:	011b      	lsls	r3, r3, #4
 8002724:	1a9b      	subs	r3, r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	334d      	adds	r3, #77	@ 0x4d
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	2b03      	cmp	r3, #3
 8002730:	f040 8081 	bne.w	8002836 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002734:	78fa      	ldrb	r2, [r7, #3]
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	1a9b      	subs	r3, r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	334d      	adds	r3, #77	@ 0x4d
 8002744:	2202      	movs	r2, #2
 8002746:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002748:	78fa      	ldrb	r2, [r7, #3]
 800274a:	6879      	ldr	r1, [r7, #4]
 800274c:	4613      	mov	r3, r2
 800274e:	011b      	lsls	r3, r3, #4
 8002750:	1a9b      	subs	r3, r3, r2
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	331b      	adds	r3, #27
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	2b01      	cmp	r3, #1
 800275c:	f040 80fa 	bne.w	8002954 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002760:	78fa      	ldrb	r2, [r7, #3]
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	4613      	mov	r3, r2
 8002766:	011b      	lsls	r3, r3, #4
 8002768:	1a9b      	subs	r3, r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	440b      	add	r3, r1
 800276e:	334c      	adds	r3, #76	@ 0x4c
 8002770:	2202      	movs	r2, #2
 8002772:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002774:	78fb      	ldrb	r3, [r7, #3]
 8002776:	015a      	lsls	r2, r3, #5
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	4413      	add	r3, r2
 800277c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	78fa      	ldrb	r2, [r7, #3]
 8002784:	0151      	lsls	r1, r2, #5
 8002786:	693a      	ldr	r2, [r7, #16]
 8002788:	440a      	add	r2, r1
 800278a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800278e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002792:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002794:	78fb      	ldrb	r3, [r7, #3]
 8002796:	015a      	lsls	r2, r3, #5
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	4413      	add	r3, r2
 800279c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	78fa      	ldrb	r2, [r7, #3]
 80027a4:	0151      	lsls	r1, r2, #5
 80027a6:	693a      	ldr	r2, [r7, #16]
 80027a8:	440a      	add	r2, r1
 80027aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80027ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027b2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80027b4:	78fb      	ldrb	r3, [r7, #3]
 80027b6:	015a      	lsls	r2, r3, #5
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	4413      	add	r3, r2
 80027bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	78fa      	ldrb	r2, [r7, #3]
 80027c4:	0151      	lsls	r1, r2, #5
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	440a      	add	r2, r1
 80027ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80027ce:	f023 0320 	bic.w	r3, r3, #32
 80027d2:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027d4:	78fa      	ldrb	r2, [r7, #3]
 80027d6:	6879      	ldr	r1, [r7, #4]
 80027d8:	4613      	mov	r3, r2
 80027da:	011b      	lsls	r3, r3, #4
 80027dc:	1a9b      	subs	r3, r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	440b      	add	r3, r1
 80027e2:	3326      	adds	r3, #38	@ 0x26
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d00b      	beq.n	8002802 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80027ea:	78fa      	ldrb	r2, [r7, #3]
 80027ec:	6879      	ldr	r1, [r7, #4]
 80027ee:	4613      	mov	r3, r2
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	1a9b      	subs	r3, r3, r2
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	440b      	add	r3, r1
 80027f8:	3326      	adds	r3, #38	@ 0x26
 80027fa:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	f040 80a9 	bne.w	8002954 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002802:	78fb      	ldrb	r3, [r7, #3]
 8002804:	015a      	lsls	r2, r3, #5
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	4413      	add	r3, r2
 800280a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002818:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002820:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002822:	78fb      	ldrb	r3, [r7, #3]
 8002824:	015a      	lsls	r2, r3, #5
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	4413      	add	r3, r2
 800282a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800282e:	461a      	mov	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6013      	str	r3, [r2, #0]
 8002834:	e08e      	b.n	8002954 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002836:	78fa      	ldrb	r2, [r7, #3]
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	4613      	mov	r3, r2
 800283c:	011b      	lsls	r3, r3, #4
 800283e:	1a9b      	subs	r3, r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	440b      	add	r3, r1
 8002844:	334d      	adds	r3, #77	@ 0x4d
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	2b04      	cmp	r3, #4
 800284a:	d143      	bne.n	80028d4 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800284c:	78fa      	ldrb	r2, [r7, #3]
 800284e:	6879      	ldr	r1, [r7, #4]
 8002850:	4613      	mov	r3, r2
 8002852:	011b      	lsls	r3, r3, #4
 8002854:	1a9b      	subs	r3, r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	440b      	add	r3, r1
 800285a:	334d      	adds	r3, #77	@ 0x4d
 800285c:	2202      	movs	r2, #2
 800285e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	334c      	adds	r3, #76	@ 0x4c
 8002870:	2202      	movs	r2, #2
 8002872:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002874:	78fa      	ldrb	r2, [r7, #3]
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	4613      	mov	r3, r2
 800287a:	011b      	lsls	r3, r3, #4
 800287c:	1a9b      	subs	r3, r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	3326      	adds	r3, #38	@ 0x26
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00a      	beq.n	80028a0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800288a:	78fa      	ldrb	r2, [r7, #3]
 800288c:	6879      	ldr	r1, [r7, #4]
 800288e:	4613      	mov	r3, r2
 8002890:	011b      	lsls	r3, r3, #4
 8002892:	1a9b      	subs	r3, r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	440b      	add	r3, r1
 8002898:	3326      	adds	r3, #38	@ 0x26
 800289a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800289c:	2b02      	cmp	r3, #2
 800289e:	d159      	bne.n	8002954 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80028a0:	78fb      	ldrb	r3, [r7, #3]
 80028a2:	015a      	lsls	r2, r3, #5
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	4413      	add	r3, r2
 80028a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80028b6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80028be:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80028c0:	78fb      	ldrb	r3, [r7, #3]
 80028c2:	015a      	lsls	r2, r3, #5
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	4413      	add	r3, r2
 80028c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028cc:	461a      	mov	r2, r3
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	e03f      	b.n	8002954 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80028d4:	78fa      	ldrb	r2, [r7, #3]
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	4613      	mov	r3, r2
 80028da:	011b      	lsls	r3, r3, #4
 80028dc:	1a9b      	subs	r3, r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	440b      	add	r3, r1
 80028e2:	334d      	adds	r3, #77	@ 0x4d
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	2b08      	cmp	r3, #8
 80028e8:	d126      	bne.n	8002938 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028ea:	78fa      	ldrb	r2, [r7, #3]
 80028ec:	6879      	ldr	r1, [r7, #4]
 80028ee:	4613      	mov	r3, r2
 80028f0:	011b      	lsls	r3, r3, #4
 80028f2:	1a9b      	subs	r3, r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	440b      	add	r3, r1
 80028f8:	334d      	adds	r3, #77	@ 0x4d
 80028fa:	2202      	movs	r2, #2
 80028fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80028fe:	78fa      	ldrb	r2, [r7, #3]
 8002900:	6879      	ldr	r1, [r7, #4]
 8002902:	4613      	mov	r3, r2
 8002904:	011b      	lsls	r3, r3, #4
 8002906:	1a9b      	subs	r3, r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	440b      	add	r3, r1
 800290c:	3344      	adds	r3, #68	@ 0x44
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	1c59      	adds	r1, r3, #1
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	4613      	mov	r3, r2
 8002916:	011b      	lsls	r3, r3, #4
 8002918:	1a9b      	subs	r3, r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	4403      	add	r3, r0
 800291e:	3344      	adds	r3, #68	@ 0x44
 8002920:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002922:	78fa      	ldrb	r2, [r7, #3]
 8002924:	6879      	ldr	r1, [r7, #4]
 8002926:	4613      	mov	r3, r2
 8002928:	011b      	lsls	r3, r3, #4
 800292a:	1a9b      	subs	r3, r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	440b      	add	r3, r1
 8002930:	334c      	adds	r3, #76	@ 0x4c
 8002932:	2204      	movs	r2, #4
 8002934:	701a      	strb	r2, [r3, #0]
 8002936:	e00d      	b.n	8002954 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002938:	78fa      	ldrb	r2, [r7, #3]
 800293a:	6879      	ldr	r1, [r7, #4]
 800293c:	4613      	mov	r3, r2
 800293e:	011b      	lsls	r3, r3, #4
 8002940:	1a9b      	subs	r3, r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	440b      	add	r3, r1
 8002946:	334d      	adds	r3, #77	@ 0x4d
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	2b02      	cmp	r3, #2
 800294c:	f000 8100 	beq.w	8002b50 <HCD_HC_IN_IRQHandler+0xcca>
 8002950:	e000      	b.n	8002954 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002952:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002954:	78fa      	ldrb	r2, [r7, #3]
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	4613      	mov	r3, r2
 800295a:	011b      	lsls	r3, r3, #4
 800295c:	1a9b      	subs	r3, r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	440b      	add	r3, r1
 8002962:	334c      	adds	r3, #76	@ 0x4c
 8002964:	781a      	ldrb	r2, [r3, #0]
 8002966:	78fb      	ldrb	r3, [r7, #3]
 8002968:	4619      	mov	r1, r3
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f006 fd94 	bl	8009498 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002970:	e0ef      	b.n	8002b52 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	78fa      	ldrb	r2, [r7, #3]
 8002978:	4611      	mov	r1, r2
 800297a:	4618      	mov	r0, r3
 800297c:	f003 fc8f 	bl	800629e <USB_ReadChInterrupts>
 8002980:	4603      	mov	r3, r0
 8002982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002986:	2b40      	cmp	r3, #64	@ 0x40
 8002988:	d12f      	bne.n	80029ea <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800298a:	78fb      	ldrb	r3, [r7, #3]
 800298c:	015a      	lsls	r2, r3, #5
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	4413      	add	r3, r2
 8002992:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002996:	461a      	mov	r2, r3
 8002998:	2340      	movs	r3, #64	@ 0x40
 800299a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800299c:	78fa      	ldrb	r2, [r7, #3]
 800299e:	6879      	ldr	r1, [r7, #4]
 80029a0:	4613      	mov	r3, r2
 80029a2:	011b      	lsls	r3, r3, #4
 80029a4:	1a9b      	subs	r3, r3, r2
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	440b      	add	r3, r1
 80029aa:	334d      	adds	r3, #77	@ 0x4d
 80029ac:	2205      	movs	r2, #5
 80029ae:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80029b0:	78fa      	ldrb	r2, [r7, #3]
 80029b2:	6879      	ldr	r1, [r7, #4]
 80029b4:	4613      	mov	r3, r2
 80029b6:	011b      	lsls	r3, r3, #4
 80029b8:	1a9b      	subs	r3, r3, r2
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	440b      	add	r3, r1
 80029be:	331a      	adds	r3, #26
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d109      	bne.n	80029da <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80029c6:	78fa      	ldrb	r2, [r7, #3]
 80029c8:	6879      	ldr	r1, [r7, #4]
 80029ca:	4613      	mov	r3, r2
 80029cc:	011b      	lsls	r3, r3, #4
 80029ce:	1a9b      	subs	r3, r3, r2
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	440b      	add	r3, r1
 80029d4:	3344      	adds	r3, #68	@ 0x44
 80029d6:	2200      	movs	r2, #0
 80029d8:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	78fa      	ldrb	r2, [r7, #3]
 80029e0:	4611      	mov	r1, r2
 80029e2:	4618      	mov	r0, r3
 80029e4:	f004 f9ff 	bl	8006de6 <USB_HC_Halt>
 80029e8:	e0b3      	b.n	8002b52 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	78fa      	ldrb	r2, [r7, #3]
 80029f0:	4611      	mov	r1, r2
 80029f2:	4618      	mov	r0, r3
 80029f4:	f003 fc53 	bl	800629e <USB_ReadChInterrupts>
 80029f8:	4603      	mov	r3, r0
 80029fa:	f003 0310 	and.w	r3, r3, #16
 80029fe:	2b10      	cmp	r3, #16
 8002a00:	f040 80a7 	bne.w	8002b52 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002a04:	78fa      	ldrb	r2, [r7, #3]
 8002a06:	6879      	ldr	r1, [r7, #4]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	011b      	lsls	r3, r3, #4
 8002a0c:	1a9b      	subs	r3, r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	440b      	add	r3, r1
 8002a12:	3326      	adds	r3, #38	@ 0x26
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	2b03      	cmp	r3, #3
 8002a18:	d11b      	bne.n	8002a52 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a1a:	78fa      	ldrb	r2, [r7, #3]
 8002a1c:	6879      	ldr	r1, [r7, #4]
 8002a1e:	4613      	mov	r3, r2
 8002a20:	011b      	lsls	r3, r3, #4
 8002a22:	1a9b      	subs	r3, r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	440b      	add	r3, r1
 8002a28:	3344      	adds	r3, #68	@ 0x44
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002a2e:	78fa      	ldrb	r2, [r7, #3]
 8002a30:	6879      	ldr	r1, [r7, #4]
 8002a32:	4613      	mov	r3, r2
 8002a34:	011b      	lsls	r3, r3, #4
 8002a36:	1a9b      	subs	r3, r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	440b      	add	r3, r1
 8002a3c:	334d      	adds	r3, #77	@ 0x4d
 8002a3e:	2204      	movs	r2, #4
 8002a40:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	78fa      	ldrb	r2, [r7, #3]
 8002a48:	4611      	mov	r1, r2
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f004 f9cb 	bl	8006de6 <USB_HC_Halt>
 8002a50:	e03f      	b.n	8002ad2 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a52:	78fa      	ldrb	r2, [r7, #3]
 8002a54:	6879      	ldr	r1, [r7, #4]
 8002a56:	4613      	mov	r3, r2
 8002a58:	011b      	lsls	r3, r3, #4
 8002a5a:	1a9b      	subs	r3, r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	440b      	add	r3, r1
 8002a60:	3326      	adds	r3, #38	@ 0x26
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d00a      	beq.n	8002a7e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002a68:	78fa      	ldrb	r2, [r7, #3]
 8002a6a:	6879      	ldr	r1, [r7, #4]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	011b      	lsls	r3, r3, #4
 8002a70:	1a9b      	subs	r3, r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	3326      	adds	r3, #38	@ 0x26
 8002a78:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d129      	bne.n	8002ad2 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a7e:	78fa      	ldrb	r2, [r7, #3]
 8002a80:	6879      	ldr	r1, [r7, #4]
 8002a82:	4613      	mov	r3, r2
 8002a84:	011b      	lsls	r3, r3, #4
 8002a86:	1a9b      	subs	r3, r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	440b      	add	r3, r1
 8002a8c:	3344      	adds	r3, #68	@ 0x44
 8002a8e:	2200      	movs	r2, #0
 8002a90:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	799b      	ldrb	r3, [r3, #6]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00a      	beq.n	8002ab0 <HCD_HC_IN_IRQHandler+0xc2a>
 8002a9a:	78fa      	ldrb	r2, [r7, #3]
 8002a9c:	6879      	ldr	r1, [r7, #4]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	011b      	lsls	r3, r3, #4
 8002aa2:	1a9b      	subs	r3, r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	440b      	add	r3, r1
 8002aa8:	331b      	adds	r3, #27
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d110      	bne.n	8002ad2 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002ab0:	78fa      	ldrb	r2, [r7, #3]
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	1a9b      	subs	r3, r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	440b      	add	r3, r1
 8002abe:	334d      	adds	r3, #77	@ 0x4d
 8002ac0:	2204      	movs	r2, #4
 8002ac2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	78fa      	ldrb	r2, [r7, #3]
 8002aca:	4611      	mov	r1, r2
 8002acc:	4618      	mov	r0, r3
 8002ace:	f004 f98a 	bl	8006de6 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002ad2:	78fa      	ldrb	r2, [r7, #3]
 8002ad4:	6879      	ldr	r1, [r7, #4]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	011b      	lsls	r3, r3, #4
 8002ada:	1a9b      	subs	r3, r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	440b      	add	r3, r1
 8002ae0:	331b      	adds	r3, #27
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d129      	bne.n	8002b3c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002ae8:	78fa      	ldrb	r2, [r7, #3]
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	4613      	mov	r3, r2
 8002aee:	011b      	lsls	r3, r3, #4
 8002af0:	1a9b      	subs	r3, r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	440b      	add	r3, r1
 8002af6:	331b      	adds	r3, #27
 8002af8:	2200      	movs	r2, #0
 8002afa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002afc:	78fb      	ldrb	r3, [r7, #3]
 8002afe:	015a      	lsls	r2, r3, #5
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	4413      	add	r3, r2
 8002b04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	78fa      	ldrb	r2, [r7, #3]
 8002b0c:	0151      	lsls	r1, r2, #5
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	440a      	add	r2, r1
 8002b12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b1a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002b1c:	78fb      	ldrb	r3, [r7, #3]
 8002b1e:	015a      	lsls	r2, r3, #5
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	4413      	add	r3, r2
 8002b24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	78fa      	ldrb	r2, [r7, #3]
 8002b2c:	0151      	lsls	r1, r2, #5
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	440a      	add	r2, r1
 8002b32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b36:	f043 0320 	orr.w	r3, r3, #32
 8002b3a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002b3c:	78fb      	ldrb	r3, [r7, #3]
 8002b3e:	015a      	lsls	r2, r3, #5
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	4413      	add	r3, r2
 8002b44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b48:	461a      	mov	r2, r3
 8002b4a:	2310      	movs	r3, #16
 8002b4c:	6093      	str	r3, [r2, #8]
 8002b4e:	e000      	b.n	8002b52 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002b50:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002b52:	3718      	adds	r7, #24
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	460b      	mov	r3, r1
 8002b62:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	78fa      	ldrb	r2, [r7, #3]
 8002b74:	4611      	mov	r1, r2
 8002b76:	4618      	mov	r0, r3
 8002b78:	f003 fb91 	bl	800629e <USB_ReadChInterrupts>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	f003 0304 	and.w	r3, r3, #4
 8002b82:	2b04      	cmp	r3, #4
 8002b84:	d11b      	bne.n	8002bbe <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002b86:	78fb      	ldrb	r3, [r7, #3]
 8002b88:	015a      	lsls	r2, r3, #5
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	4413      	add	r3, r2
 8002b8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b92:	461a      	mov	r2, r3
 8002b94:	2304      	movs	r3, #4
 8002b96:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002b98:	78fa      	ldrb	r2, [r7, #3]
 8002b9a:	6879      	ldr	r1, [r7, #4]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	1a9b      	subs	r3, r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	334d      	adds	r3, #77	@ 0x4d
 8002ba8:	2207      	movs	r2, #7
 8002baa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	78fa      	ldrb	r2, [r7, #3]
 8002bb2:	4611      	mov	r1, r2
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f004 f916 	bl	8006de6 <USB_HC_Halt>
 8002bba:	f000 bc89 	b.w	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	78fa      	ldrb	r2, [r7, #3]
 8002bc4:	4611      	mov	r1, r2
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f003 fb69 	bl	800629e <USB_ReadChInterrupts>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	f003 0320 	and.w	r3, r3, #32
 8002bd2:	2b20      	cmp	r3, #32
 8002bd4:	f040 8082 	bne.w	8002cdc <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002bd8:	78fb      	ldrb	r3, [r7, #3]
 8002bda:	015a      	lsls	r2, r3, #5
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	4413      	add	r3, r2
 8002be0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002be4:	461a      	mov	r2, r3
 8002be6:	2320      	movs	r3, #32
 8002be8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002bea:	78fa      	ldrb	r2, [r7, #3]
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	011b      	lsls	r3, r3, #4
 8002bf2:	1a9b      	subs	r3, r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	440b      	add	r3, r1
 8002bf8:	3319      	adds	r3, #25
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d124      	bne.n	8002c4a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002c00:	78fa      	ldrb	r2, [r7, #3]
 8002c02:	6879      	ldr	r1, [r7, #4]
 8002c04:	4613      	mov	r3, r2
 8002c06:	011b      	lsls	r3, r3, #4
 8002c08:	1a9b      	subs	r3, r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	440b      	add	r3, r1
 8002c0e:	3319      	adds	r3, #25
 8002c10:	2200      	movs	r2, #0
 8002c12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c14:	78fa      	ldrb	r2, [r7, #3]
 8002c16:	6879      	ldr	r1, [r7, #4]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	011b      	lsls	r3, r3, #4
 8002c1c:	1a9b      	subs	r3, r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	440b      	add	r3, r1
 8002c22:	334c      	adds	r3, #76	@ 0x4c
 8002c24:	2202      	movs	r2, #2
 8002c26:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002c28:	78fa      	ldrb	r2, [r7, #3]
 8002c2a:	6879      	ldr	r1, [r7, #4]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	011b      	lsls	r3, r3, #4
 8002c30:	1a9b      	subs	r3, r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	334d      	adds	r3, #77	@ 0x4d
 8002c38:	2203      	movs	r2, #3
 8002c3a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	78fa      	ldrb	r2, [r7, #3]
 8002c42:	4611      	mov	r1, r2
 8002c44:	4618      	mov	r0, r3
 8002c46:	f004 f8ce 	bl	8006de6 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002c4a:	78fa      	ldrb	r2, [r7, #3]
 8002c4c:	6879      	ldr	r1, [r7, #4]
 8002c4e:	4613      	mov	r3, r2
 8002c50:	011b      	lsls	r3, r3, #4
 8002c52:	1a9b      	subs	r3, r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	440b      	add	r3, r1
 8002c58:	331a      	adds	r3, #26
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	f040 8437 	bne.w	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
 8002c62:	78fa      	ldrb	r2, [r7, #3]
 8002c64:	6879      	ldr	r1, [r7, #4]
 8002c66:	4613      	mov	r3, r2
 8002c68:	011b      	lsls	r3, r3, #4
 8002c6a:	1a9b      	subs	r3, r3, r2
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	440b      	add	r3, r1
 8002c70:	331b      	adds	r3, #27
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f040 842b 	bne.w	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002c7a:	78fa      	ldrb	r2, [r7, #3]
 8002c7c:	6879      	ldr	r1, [r7, #4]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	011b      	lsls	r3, r3, #4
 8002c82:	1a9b      	subs	r3, r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	440b      	add	r3, r1
 8002c88:	3326      	adds	r3, #38	@ 0x26
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d009      	beq.n	8002ca4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002c90:	78fa      	ldrb	r2, [r7, #3]
 8002c92:	6879      	ldr	r1, [r7, #4]
 8002c94:	4613      	mov	r3, r2
 8002c96:	011b      	lsls	r3, r3, #4
 8002c98:	1a9b      	subs	r3, r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	331b      	adds	r3, #27
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002ca4:	78fa      	ldrb	r2, [r7, #3]
 8002ca6:	6879      	ldr	r1, [r7, #4]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	1a9b      	subs	r3, r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	440b      	add	r3, r1
 8002cb2:	334d      	adds	r3, #77	@ 0x4d
 8002cb4:	2203      	movs	r2, #3
 8002cb6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	78fa      	ldrb	r2, [r7, #3]
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f004 f890 	bl	8006de6 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002cc6:	78fa      	ldrb	r2, [r7, #3]
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	011b      	lsls	r3, r3, #4
 8002cce:	1a9b      	subs	r3, r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	440b      	add	r3, r1
 8002cd4:	3344      	adds	r3, #68	@ 0x44
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]
 8002cda:	e3f9      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	78fa      	ldrb	r2, [r7, #3]
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f003 fada 	bl	800629e <USB_ReadChInterrupts>
 8002cea:	4603      	mov	r3, r0
 8002cec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cf4:	d111      	bne.n	8002d1a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002cf6:	78fb      	ldrb	r3, [r7, #3]
 8002cf8:	015a      	lsls	r2, r3, #5
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	4413      	add	r3, r2
 8002cfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d02:	461a      	mov	r2, r3
 8002d04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d08:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	78fa      	ldrb	r2, [r7, #3]
 8002d10:	4611      	mov	r1, r2
 8002d12:	4618      	mov	r0, r3
 8002d14:	f004 f867 	bl	8006de6 <USB_HC_Halt>
 8002d18:	e3da      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	78fa      	ldrb	r2, [r7, #3]
 8002d20:	4611      	mov	r1, r2
 8002d22:	4618      	mov	r0, r3
 8002d24:	f003 fabb 	bl	800629e <USB_ReadChInterrupts>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d168      	bne.n	8002e04 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002d32:	78fa      	ldrb	r2, [r7, #3]
 8002d34:	6879      	ldr	r1, [r7, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	011b      	lsls	r3, r3, #4
 8002d3a:	1a9b      	subs	r3, r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	440b      	add	r3, r1
 8002d40:	3344      	adds	r3, #68	@ 0x44
 8002d42:	2200      	movs	r2, #0
 8002d44:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	78fa      	ldrb	r2, [r7, #3]
 8002d4c:	4611      	mov	r1, r2
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f003 faa5 	bl	800629e <USB_ReadChInterrupts>
 8002d54:	4603      	mov	r3, r0
 8002d56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d5a:	2b40      	cmp	r3, #64	@ 0x40
 8002d5c:	d112      	bne.n	8002d84 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002d5e:	78fa      	ldrb	r2, [r7, #3]
 8002d60:	6879      	ldr	r1, [r7, #4]
 8002d62:	4613      	mov	r3, r2
 8002d64:	011b      	lsls	r3, r3, #4
 8002d66:	1a9b      	subs	r3, r3, r2
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	440b      	add	r3, r1
 8002d6c:	3319      	adds	r3, #25
 8002d6e:	2201      	movs	r2, #1
 8002d70:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002d72:	78fb      	ldrb	r3, [r7, #3]
 8002d74:	015a      	lsls	r2, r3, #5
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	4413      	add	r3, r2
 8002d7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d7e:	461a      	mov	r2, r3
 8002d80:	2340      	movs	r3, #64	@ 0x40
 8002d82:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002d84:	78fa      	ldrb	r2, [r7, #3]
 8002d86:	6879      	ldr	r1, [r7, #4]
 8002d88:	4613      	mov	r3, r2
 8002d8a:	011b      	lsls	r3, r3, #4
 8002d8c:	1a9b      	subs	r3, r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	440b      	add	r3, r1
 8002d92:	331b      	adds	r3, #27
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d019      	beq.n	8002dce <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002d9a:	78fa      	ldrb	r2, [r7, #3]
 8002d9c:	6879      	ldr	r1, [r7, #4]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	011b      	lsls	r3, r3, #4
 8002da2:	1a9b      	subs	r3, r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	440b      	add	r3, r1
 8002da8:	331b      	adds	r3, #27
 8002daa:	2200      	movs	r2, #0
 8002dac:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002dae:	78fb      	ldrb	r3, [r7, #3]
 8002db0:	015a      	lsls	r2, r3, #5
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	4413      	add	r3, r2
 8002db6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	78fa      	ldrb	r2, [r7, #3]
 8002dbe:	0151      	lsls	r1, r2, #5
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	440a      	add	r2, r1
 8002dc4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002dc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dcc:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002dce:	78fb      	ldrb	r3, [r7, #3]
 8002dd0:	015a      	lsls	r2, r3, #5
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dda:	461a      	mov	r2, r3
 8002ddc:	2301      	movs	r3, #1
 8002dde:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	011b      	lsls	r3, r3, #4
 8002de8:	1a9b      	subs	r3, r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	334d      	adds	r3, #77	@ 0x4d
 8002df0:	2201      	movs	r2, #1
 8002df2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	78fa      	ldrb	r2, [r7, #3]
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f003 fff2 	bl	8006de6 <USB_HC_Halt>
 8002e02:	e365      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	78fa      	ldrb	r2, [r7, #3]
 8002e0a:	4611      	mov	r1, r2
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f003 fa46 	bl	800629e <USB_ReadChInterrupts>
 8002e12:	4603      	mov	r3, r0
 8002e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e18:	2b40      	cmp	r3, #64	@ 0x40
 8002e1a:	d139      	bne.n	8002e90 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002e1c:	78fa      	ldrb	r2, [r7, #3]
 8002e1e:	6879      	ldr	r1, [r7, #4]
 8002e20:	4613      	mov	r3, r2
 8002e22:	011b      	lsls	r3, r3, #4
 8002e24:	1a9b      	subs	r3, r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	440b      	add	r3, r1
 8002e2a:	334d      	adds	r3, #77	@ 0x4d
 8002e2c:	2205      	movs	r2, #5
 8002e2e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002e30:	78fa      	ldrb	r2, [r7, #3]
 8002e32:	6879      	ldr	r1, [r7, #4]
 8002e34:	4613      	mov	r3, r2
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	1a9b      	subs	r3, r3, r2
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	331a      	adds	r3, #26
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d109      	bne.n	8002e5a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002e46:	78fa      	ldrb	r2, [r7, #3]
 8002e48:	6879      	ldr	r1, [r7, #4]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	011b      	lsls	r3, r3, #4
 8002e4e:	1a9b      	subs	r3, r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	440b      	add	r3, r1
 8002e54:	3319      	adds	r3, #25
 8002e56:	2201      	movs	r2, #1
 8002e58:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002e5a:	78fa      	ldrb	r2, [r7, #3]
 8002e5c:	6879      	ldr	r1, [r7, #4]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	011b      	lsls	r3, r3, #4
 8002e62:	1a9b      	subs	r3, r3, r2
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	440b      	add	r3, r1
 8002e68:	3344      	adds	r3, #68	@ 0x44
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	78fa      	ldrb	r2, [r7, #3]
 8002e74:	4611      	mov	r1, r2
 8002e76:	4618      	mov	r0, r3
 8002e78:	f003 ffb5 	bl	8006de6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002e7c:	78fb      	ldrb	r3, [r7, #3]
 8002e7e:	015a      	lsls	r2, r3, #5
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	4413      	add	r3, r2
 8002e84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e88:	461a      	mov	r2, r3
 8002e8a:	2340      	movs	r3, #64	@ 0x40
 8002e8c:	6093      	str	r3, [r2, #8]
 8002e8e:	e31f      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	78fa      	ldrb	r2, [r7, #3]
 8002e96:	4611      	mov	r1, r2
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f003 fa00 	bl	800629e <USB_ReadChInterrupts>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	f003 0308 	and.w	r3, r3, #8
 8002ea4:	2b08      	cmp	r3, #8
 8002ea6:	d11a      	bne.n	8002ede <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002ea8:	78fb      	ldrb	r3, [r7, #3]
 8002eaa:	015a      	lsls	r2, r3, #5
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	4413      	add	r3, r2
 8002eb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	2308      	movs	r3, #8
 8002eb8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002eba:	78fa      	ldrb	r2, [r7, #3]
 8002ebc:	6879      	ldr	r1, [r7, #4]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	011b      	lsls	r3, r3, #4
 8002ec2:	1a9b      	subs	r3, r3, r2
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	440b      	add	r3, r1
 8002ec8:	334d      	adds	r3, #77	@ 0x4d
 8002eca:	2206      	movs	r2, #6
 8002ecc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	78fa      	ldrb	r2, [r7, #3]
 8002ed4:	4611      	mov	r1, r2
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f003 ff85 	bl	8006de6 <USB_HC_Halt>
 8002edc:	e2f8      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	78fa      	ldrb	r2, [r7, #3]
 8002ee4:	4611      	mov	r1, r2
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f003 f9d9 	bl	800629e <USB_ReadChInterrupts>
 8002eec:	4603      	mov	r3, r0
 8002eee:	f003 0310 	and.w	r3, r3, #16
 8002ef2:	2b10      	cmp	r3, #16
 8002ef4:	d144      	bne.n	8002f80 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002ef6:	78fa      	ldrb	r2, [r7, #3]
 8002ef8:	6879      	ldr	r1, [r7, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	011b      	lsls	r3, r3, #4
 8002efe:	1a9b      	subs	r3, r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	440b      	add	r3, r1
 8002f04:	3344      	adds	r3, #68	@ 0x44
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002f0a:	78fa      	ldrb	r2, [r7, #3]
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	011b      	lsls	r3, r3, #4
 8002f12:	1a9b      	subs	r3, r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	440b      	add	r3, r1
 8002f18:	334d      	adds	r3, #77	@ 0x4d
 8002f1a:	2204      	movs	r2, #4
 8002f1c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002f1e:	78fa      	ldrb	r2, [r7, #3]
 8002f20:	6879      	ldr	r1, [r7, #4]
 8002f22:	4613      	mov	r3, r2
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	1a9b      	subs	r3, r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	440b      	add	r3, r1
 8002f2c:	3319      	adds	r3, #25
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d114      	bne.n	8002f5e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002f34:	78fa      	ldrb	r2, [r7, #3]
 8002f36:	6879      	ldr	r1, [r7, #4]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	1a9b      	subs	r3, r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	440b      	add	r3, r1
 8002f42:	3318      	adds	r3, #24
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d109      	bne.n	8002f5e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002f4a:	78fa      	ldrb	r2, [r7, #3]
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	011b      	lsls	r3, r3, #4
 8002f52:	1a9b      	subs	r3, r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	440b      	add	r3, r1
 8002f58:	3319      	adds	r3, #25
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	78fa      	ldrb	r2, [r7, #3]
 8002f64:	4611      	mov	r1, r2
 8002f66:	4618      	mov	r0, r3
 8002f68:	f003 ff3d 	bl	8006de6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002f6c:	78fb      	ldrb	r3, [r7, #3]
 8002f6e:	015a      	lsls	r2, r3, #5
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	4413      	add	r3, r2
 8002f74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f78:	461a      	mov	r2, r3
 8002f7a:	2310      	movs	r3, #16
 8002f7c:	6093      	str	r3, [r2, #8]
 8002f7e:	e2a7      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	78fa      	ldrb	r2, [r7, #3]
 8002f86:	4611      	mov	r1, r2
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f003 f988 	bl	800629e <USB_ReadChInterrupts>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f94:	2b80      	cmp	r3, #128	@ 0x80
 8002f96:	f040 8083 	bne.w	80030a0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	799b      	ldrb	r3, [r3, #6]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d111      	bne.n	8002fc6 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002fa2:	78fa      	ldrb	r2, [r7, #3]
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	011b      	lsls	r3, r3, #4
 8002faa:	1a9b      	subs	r3, r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	440b      	add	r3, r1
 8002fb0:	334d      	adds	r3, #77	@ 0x4d
 8002fb2:	2207      	movs	r2, #7
 8002fb4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	78fa      	ldrb	r2, [r7, #3]
 8002fbc:	4611      	mov	r1, r2
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f003 ff11 	bl	8006de6 <USB_HC_Halt>
 8002fc4:	e062      	b.n	800308c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002fc6:	78fa      	ldrb	r2, [r7, #3]
 8002fc8:	6879      	ldr	r1, [r7, #4]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	011b      	lsls	r3, r3, #4
 8002fce:	1a9b      	subs	r3, r3, r2
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	440b      	add	r3, r1
 8002fd4:	3344      	adds	r3, #68	@ 0x44
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	1c59      	adds	r1, r3, #1
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	011b      	lsls	r3, r3, #4
 8002fe0:	1a9b      	subs	r3, r3, r2
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	4403      	add	r3, r0
 8002fe6:	3344      	adds	r3, #68	@ 0x44
 8002fe8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002fea:	78fa      	ldrb	r2, [r7, #3]
 8002fec:	6879      	ldr	r1, [r7, #4]
 8002fee:	4613      	mov	r3, r2
 8002ff0:	011b      	lsls	r3, r3, #4
 8002ff2:	1a9b      	subs	r3, r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	440b      	add	r3, r1
 8002ff8:	3344      	adds	r3, #68	@ 0x44
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d922      	bls.n	8003046 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003000:	78fa      	ldrb	r2, [r7, #3]
 8003002:	6879      	ldr	r1, [r7, #4]
 8003004:	4613      	mov	r3, r2
 8003006:	011b      	lsls	r3, r3, #4
 8003008:	1a9b      	subs	r3, r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	440b      	add	r3, r1
 800300e:	3344      	adds	r3, #68	@ 0x44
 8003010:	2200      	movs	r2, #0
 8003012:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003014:	78fa      	ldrb	r2, [r7, #3]
 8003016:	6879      	ldr	r1, [r7, #4]
 8003018:	4613      	mov	r3, r2
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	1a9b      	subs	r3, r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	334c      	adds	r3, #76	@ 0x4c
 8003024:	2204      	movs	r2, #4
 8003026:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003028:	78fa      	ldrb	r2, [r7, #3]
 800302a:	6879      	ldr	r1, [r7, #4]
 800302c:	4613      	mov	r3, r2
 800302e:	011b      	lsls	r3, r3, #4
 8003030:	1a9b      	subs	r3, r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	440b      	add	r3, r1
 8003036:	334c      	adds	r3, #76	@ 0x4c
 8003038:	781a      	ldrb	r2, [r3, #0]
 800303a:	78fb      	ldrb	r3, [r7, #3]
 800303c:	4619      	mov	r1, r3
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f006 fa2a 	bl	8009498 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003044:	e022      	b.n	800308c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003046:	78fa      	ldrb	r2, [r7, #3]
 8003048:	6879      	ldr	r1, [r7, #4]
 800304a:	4613      	mov	r3, r2
 800304c:	011b      	lsls	r3, r3, #4
 800304e:	1a9b      	subs	r3, r3, r2
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	440b      	add	r3, r1
 8003054:	334c      	adds	r3, #76	@ 0x4c
 8003056:	2202      	movs	r2, #2
 8003058:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800305a:	78fb      	ldrb	r3, [r7, #3]
 800305c:	015a      	lsls	r2, r3, #5
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	4413      	add	r3, r2
 8003062:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003070:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003078:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800307a:	78fb      	ldrb	r3, [r7, #3]
 800307c:	015a      	lsls	r2, r3, #5
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	4413      	add	r3, r2
 8003082:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003086:	461a      	mov	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800308c:	78fb      	ldrb	r3, [r7, #3]
 800308e:	015a      	lsls	r2, r3, #5
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	4413      	add	r3, r2
 8003094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003098:	461a      	mov	r2, r3
 800309a:	2380      	movs	r3, #128	@ 0x80
 800309c:	6093      	str	r3, [r2, #8]
 800309e:	e217      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	78fa      	ldrb	r2, [r7, #3]
 80030a6:	4611      	mov	r1, r2
 80030a8:	4618      	mov	r0, r3
 80030aa:	f003 f8f8 	bl	800629e <USB_ReadChInterrupts>
 80030ae:	4603      	mov	r3, r0
 80030b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030b8:	d11b      	bne.n	80030f2 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80030ba:	78fa      	ldrb	r2, [r7, #3]
 80030bc:	6879      	ldr	r1, [r7, #4]
 80030be:	4613      	mov	r3, r2
 80030c0:	011b      	lsls	r3, r3, #4
 80030c2:	1a9b      	subs	r3, r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	440b      	add	r3, r1
 80030c8:	334d      	adds	r3, #77	@ 0x4d
 80030ca:	2209      	movs	r2, #9
 80030cc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	78fa      	ldrb	r2, [r7, #3]
 80030d4:	4611      	mov	r1, r2
 80030d6:	4618      	mov	r0, r3
 80030d8:	f003 fe85 	bl	8006de6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80030dc:	78fb      	ldrb	r3, [r7, #3]
 80030de:	015a      	lsls	r2, r3, #5
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	4413      	add	r3, r2
 80030e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030e8:	461a      	mov	r2, r3
 80030ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030ee:	6093      	str	r3, [r2, #8]
 80030f0:	e1ee      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	78fa      	ldrb	r2, [r7, #3]
 80030f8:	4611      	mov	r1, r2
 80030fa:	4618      	mov	r0, r3
 80030fc:	f003 f8cf 	bl	800629e <USB_ReadChInterrupts>
 8003100:	4603      	mov	r3, r0
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b02      	cmp	r3, #2
 8003108:	f040 81df 	bne.w	80034ca <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800310c:	78fb      	ldrb	r3, [r7, #3]
 800310e:	015a      	lsls	r2, r3, #5
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	4413      	add	r3, r2
 8003114:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003118:	461a      	mov	r2, r3
 800311a:	2302      	movs	r3, #2
 800311c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800311e:	78fa      	ldrb	r2, [r7, #3]
 8003120:	6879      	ldr	r1, [r7, #4]
 8003122:	4613      	mov	r3, r2
 8003124:	011b      	lsls	r3, r3, #4
 8003126:	1a9b      	subs	r3, r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	440b      	add	r3, r1
 800312c:	334d      	adds	r3, #77	@ 0x4d
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	2b01      	cmp	r3, #1
 8003132:	f040 8093 	bne.w	800325c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003136:	78fa      	ldrb	r2, [r7, #3]
 8003138:	6879      	ldr	r1, [r7, #4]
 800313a:	4613      	mov	r3, r2
 800313c:	011b      	lsls	r3, r3, #4
 800313e:	1a9b      	subs	r3, r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	440b      	add	r3, r1
 8003144:	334d      	adds	r3, #77	@ 0x4d
 8003146:	2202      	movs	r2, #2
 8003148:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800314a:	78fa      	ldrb	r2, [r7, #3]
 800314c:	6879      	ldr	r1, [r7, #4]
 800314e:	4613      	mov	r3, r2
 8003150:	011b      	lsls	r3, r3, #4
 8003152:	1a9b      	subs	r3, r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	440b      	add	r3, r1
 8003158:	334c      	adds	r3, #76	@ 0x4c
 800315a:	2201      	movs	r2, #1
 800315c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800315e:	78fa      	ldrb	r2, [r7, #3]
 8003160:	6879      	ldr	r1, [r7, #4]
 8003162:	4613      	mov	r3, r2
 8003164:	011b      	lsls	r3, r3, #4
 8003166:	1a9b      	subs	r3, r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	440b      	add	r3, r1
 800316c:	3326      	adds	r3, #38	@ 0x26
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	2b02      	cmp	r3, #2
 8003172:	d00b      	beq.n	800318c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003174:	78fa      	ldrb	r2, [r7, #3]
 8003176:	6879      	ldr	r1, [r7, #4]
 8003178:	4613      	mov	r3, r2
 800317a:	011b      	lsls	r3, r3, #4
 800317c:	1a9b      	subs	r3, r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	3326      	adds	r3, #38	@ 0x26
 8003184:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003186:	2b03      	cmp	r3, #3
 8003188:	f040 8190 	bne.w	80034ac <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	799b      	ldrb	r3, [r3, #6]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d115      	bne.n	80031c0 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003194:	78fa      	ldrb	r2, [r7, #3]
 8003196:	6879      	ldr	r1, [r7, #4]
 8003198:	4613      	mov	r3, r2
 800319a:	011b      	lsls	r3, r3, #4
 800319c:	1a9b      	subs	r3, r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	440b      	add	r3, r1
 80031a2:	333d      	adds	r3, #61	@ 0x3d
 80031a4:	781b      	ldrb	r3, [r3, #0]
 80031a6:	78fa      	ldrb	r2, [r7, #3]
 80031a8:	f083 0301 	eor.w	r3, r3, #1
 80031ac:	b2d8      	uxtb	r0, r3
 80031ae:	6879      	ldr	r1, [r7, #4]
 80031b0:	4613      	mov	r3, r2
 80031b2:	011b      	lsls	r3, r3, #4
 80031b4:	1a9b      	subs	r3, r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	333d      	adds	r3, #61	@ 0x3d
 80031bc:	4602      	mov	r2, r0
 80031be:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	799b      	ldrb	r3, [r3, #6]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	f040 8171 	bne.w	80034ac <HCD_HC_OUT_IRQHandler+0x954>
 80031ca:	78fa      	ldrb	r2, [r7, #3]
 80031cc:	6879      	ldr	r1, [r7, #4]
 80031ce:	4613      	mov	r3, r2
 80031d0:	011b      	lsls	r3, r3, #4
 80031d2:	1a9b      	subs	r3, r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	440b      	add	r3, r1
 80031d8:	3334      	adds	r3, #52	@ 0x34
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 8165 	beq.w	80034ac <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80031e2:	78fa      	ldrb	r2, [r7, #3]
 80031e4:	6879      	ldr	r1, [r7, #4]
 80031e6:	4613      	mov	r3, r2
 80031e8:	011b      	lsls	r3, r3, #4
 80031ea:	1a9b      	subs	r3, r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	440b      	add	r3, r1
 80031f0:	3334      	adds	r3, #52	@ 0x34
 80031f2:	6819      	ldr	r1, [r3, #0]
 80031f4:	78fa      	ldrb	r2, [r7, #3]
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	4613      	mov	r3, r2
 80031fa:	011b      	lsls	r3, r3, #4
 80031fc:	1a9b      	subs	r3, r3, r2
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	4403      	add	r3, r0
 8003202:	3328      	adds	r3, #40	@ 0x28
 8003204:	881b      	ldrh	r3, [r3, #0]
 8003206:	440b      	add	r3, r1
 8003208:	1e59      	subs	r1, r3, #1
 800320a:	78fa      	ldrb	r2, [r7, #3]
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	4613      	mov	r3, r2
 8003210:	011b      	lsls	r3, r3, #4
 8003212:	1a9b      	subs	r3, r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	4403      	add	r3, r0
 8003218:	3328      	adds	r3, #40	@ 0x28
 800321a:	881b      	ldrh	r3, [r3, #0]
 800321c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003220:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	f003 0301 	and.w	r3, r3, #1
 8003228:	2b00      	cmp	r3, #0
 800322a:	f000 813f 	beq.w	80034ac <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800322e:	78fa      	ldrb	r2, [r7, #3]
 8003230:	6879      	ldr	r1, [r7, #4]
 8003232:	4613      	mov	r3, r2
 8003234:	011b      	lsls	r3, r3, #4
 8003236:	1a9b      	subs	r3, r3, r2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	440b      	add	r3, r1
 800323c:	333d      	adds	r3, #61	@ 0x3d
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	78fa      	ldrb	r2, [r7, #3]
 8003242:	f083 0301 	eor.w	r3, r3, #1
 8003246:	b2d8      	uxtb	r0, r3
 8003248:	6879      	ldr	r1, [r7, #4]
 800324a:	4613      	mov	r3, r2
 800324c:	011b      	lsls	r3, r3, #4
 800324e:	1a9b      	subs	r3, r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	440b      	add	r3, r1
 8003254:	333d      	adds	r3, #61	@ 0x3d
 8003256:	4602      	mov	r2, r0
 8003258:	701a      	strb	r2, [r3, #0]
 800325a:	e127      	b.n	80034ac <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800325c:	78fa      	ldrb	r2, [r7, #3]
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	4613      	mov	r3, r2
 8003262:	011b      	lsls	r3, r3, #4
 8003264:	1a9b      	subs	r3, r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	440b      	add	r3, r1
 800326a:	334d      	adds	r3, #77	@ 0x4d
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	2b03      	cmp	r3, #3
 8003270:	d120      	bne.n	80032b4 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003272:	78fa      	ldrb	r2, [r7, #3]
 8003274:	6879      	ldr	r1, [r7, #4]
 8003276:	4613      	mov	r3, r2
 8003278:	011b      	lsls	r3, r3, #4
 800327a:	1a9b      	subs	r3, r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	440b      	add	r3, r1
 8003280:	334d      	adds	r3, #77	@ 0x4d
 8003282:	2202      	movs	r2, #2
 8003284:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003286:	78fa      	ldrb	r2, [r7, #3]
 8003288:	6879      	ldr	r1, [r7, #4]
 800328a:	4613      	mov	r3, r2
 800328c:	011b      	lsls	r3, r3, #4
 800328e:	1a9b      	subs	r3, r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	440b      	add	r3, r1
 8003294:	331b      	adds	r3, #27
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	2b01      	cmp	r3, #1
 800329a:	f040 8107 	bne.w	80034ac <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800329e:	78fa      	ldrb	r2, [r7, #3]
 80032a0:	6879      	ldr	r1, [r7, #4]
 80032a2:	4613      	mov	r3, r2
 80032a4:	011b      	lsls	r3, r3, #4
 80032a6:	1a9b      	subs	r3, r3, r2
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	440b      	add	r3, r1
 80032ac:	334c      	adds	r3, #76	@ 0x4c
 80032ae:	2202      	movs	r2, #2
 80032b0:	701a      	strb	r2, [r3, #0]
 80032b2:	e0fb      	b.n	80034ac <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80032b4:	78fa      	ldrb	r2, [r7, #3]
 80032b6:	6879      	ldr	r1, [r7, #4]
 80032b8:	4613      	mov	r3, r2
 80032ba:	011b      	lsls	r3, r3, #4
 80032bc:	1a9b      	subs	r3, r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	440b      	add	r3, r1
 80032c2:	334d      	adds	r3, #77	@ 0x4d
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	d13a      	bne.n	8003340 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032ca:	78fa      	ldrb	r2, [r7, #3]
 80032cc:	6879      	ldr	r1, [r7, #4]
 80032ce:	4613      	mov	r3, r2
 80032d0:	011b      	lsls	r3, r3, #4
 80032d2:	1a9b      	subs	r3, r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	440b      	add	r3, r1
 80032d8:	334d      	adds	r3, #77	@ 0x4d
 80032da:	2202      	movs	r2, #2
 80032dc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80032de:	78fa      	ldrb	r2, [r7, #3]
 80032e0:	6879      	ldr	r1, [r7, #4]
 80032e2:	4613      	mov	r3, r2
 80032e4:	011b      	lsls	r3, r3, #4
 80032e6:	1a9b      	subs	r3, r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	440b      	add	r3, r1
 80032ec:	334c      	adds	r3, #76	@ 0x4c
 80032ee:	2202      	movs	r2, #2
 80032f0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80032f2:	78fa      	ldrb	r2, [r7, #3]
 80032f4:	6879      	ldr	r1, [r7, #4]
 80032f6:	4613      	mov	r3, r2
 80032f8:	011b      	lsls	r3, r3, #4
 80032fa:	1a9b      	subs	r3, r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	440b      	add	r3, r1
 8003300:	331b      	adds	r3, #27
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	2b01      	cmp	r3, #1
 8003306:	f040 80d1 	bne.w	80034ac <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800330a:	78fa      	ldrb	r2, [r7, #3]
 800330c:	6879      	ldr	r1, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	1a9b      	subs	r3, r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	440b      	add	r3, r1
 8003318:	331b      	adds	r3, #27
 800331a:	2200      	movs	r2, #0
 800331c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800331e:	78fb      	ldrb	r3, [r7, #3]
 8003320:	015a      	lsls	r2, r3, #5
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	4413      	add	r3, r2
 8003326:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	78fa      	ldrb	r2, [r7, #3]
 800332e:	0151      	lsls	r1, r2, #5
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	440a      	add	r2, r1
 8003334:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003338:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800333c:	6053      	str	r3, [r2, #4]
 800333e:	e0b5      	b.n	80034ac <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003340:	78fa      	ldrb	r2, [r7, #3]
 8003342:	6879      	ldr	r1, [r7, #4]
 8003344:	4613      	mov	r3, r2
 8003346:	011b      	lsls	r3, r3, #4
 8003348:	1a9b      	subs	r3, r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	440b      	add	r3, r1
 800334e:	334d      	adds	r3, #77	@ 0x4d
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	2b05      	cmp	r3, #5
 8003354:	d114      	bne.n	8003380 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003356:	78fa      	ldrb	r2, [r7, #3]
 8003358:	6879      	ldr	r1, [r7, #4]
 800335a:	4613      	mov	r3, r2
 800335c:	011b      	lsls	r3, r3, #4
 800335e:	1a9b      	subs	r3, r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	440b      	add	r3, r1
 8003364:	334d      	adds	r3, #77	@ 0x4d
 8003366:	2202      	movs	r2, #2
 8003368:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800336a:	78fa      	ldrb	r2, [r7, #3]
 800336c:	6879      	ldr	r1, [r7, #4]
 800336e:	4613      	mov	r3, r2
 8003370:	011b      	lsls	r3, r3, #4
 8003372:	1a9b      	subs	r3, r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	440b      	add	r3, r1
 8003378:	334c      	adds	r3, #76	@ 0x4c
 800337a:	2202      	movs	r2, #2
 800337c:	701a      	strb	r2, [r3, #0]
 800337e:	e095      	b.n	80034ac <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003380:	78fa      	ldrb	r2, [r7, #3]
 8003382:	6879      	ldr	r1, [r7, #4]
 8003384:	4613      	mov	r3, r2
 8003386:	011b      	lsls	r3, r3, #4
 8003388:	1a9b      	subs	r3, r3, r2
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	440b      	add	r3, r1
 800338e:	334d      	adds	r3, #77	@ 0x4d
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	2b06      	cmp	r3, #6
 8003394:	d114      	bne.n	80033c0 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003396:	78fa      	ldrb	r2, [r7, #3]
 8003398:	6879      	ldr	r1, [r7, #4]
 800339a:	4613      	mov	r3, r2
 800339c:	011b      	lsls	r3, r3, #4
 800339e:	1a9b      	subs	r3, r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	440b      	add	r3, r1
 80033a4:	334d      	adds	r3, #77	@ 0x4d
 80033a6:	2202      	movs	r2, #2
 80033a8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80033aa:	78fa      	ldrb	r2, [r7, #3]
 80033ac:	6879      	ldr	r1, [r7, #4]
 80033ae:	4613      	mov	r3, r2
 80033b0:	011b      	lsls	r3, r3, #4
 80033b2:	1a9b      	subs	r3, r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	440b      	add	r3, r1
 80033b8:	334c      	adds	r3, #76	@ 0x4c
 80033ba:	2205      	movs	r2, #5
 80033bc:	701a      	strb	r2, [r3, #0]
 80033be:	e075      	b.n	80034ac <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80033c0:	78fa      	ldrb	r2, [r7, #3]
 80033c2:	6879      	ldr	r1, [r7, #4]
 80033c4:	4613      	mov	r3, r2
 80033c6:	011b      	lsls	r3, r3, #4
 80033c8:	1a9b      	subs	r3, r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	440b      	add	r3, r1
 80033ce:	334d      	adds	r3, #77	@ 0x4d
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	2b07      	cmp	r3, #7
 80033d4:	d00a      	beq.n	80033ec <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80033d6:	78fa      	ldrb	r2, [r7, #3]
 80033d8:	6879      	ldr	r1, [r7, #4]
 80033da:	4613      	mov	r3, r2
 80033dc:	011b      	lsls	r3, r3, #4
 80033de:	1a9b      	subs	r3, r3, r2
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	440b      	add	r3, r1
 80033e4:	334d      	adds	r3, #77	@ 0x4d
 80033e6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80033e8:	2b09      	cmp	r3, #9
 80033ea:	d170      	bne.n	80034ce <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033ec:	78fa      	ldrb	r2, [r7, #3]
 80033ee:	6879      	ldr	r1, [r7, #4]
 80033f0:	4613      	mov	r3, r2
 80033f2:	011b      	lsls	r3, r3, #4
 80033f4:	1a9b      	subs	r3, r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	440b      	add	r3, r1
 80033fa:	334d      	adds	r3, #77	@ 0x4d
 80033fc:	2202      	movs	r2, #2
 80033fe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003400:	78fa      	ldrb	r2, [r7, #3]
 8003402:	6879      	ldr	r1, [r7, #4]
 8003404:	4613      	mov	r3, r2
 8003406:	011b      	lsls	r3, r3, #4
 8003408:	1a9b      	subs	r3, r3, r2
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	440b      	add	r3, r1
 800340e:	3344      	adds	r3, #68	@ 0x44
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	1c59      	adds	r1, r3, #1
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	4613      	mov	r3, r2
 8003418:	011b      	lsls	r3, r3, #4
 800341a:	1a9b      	subs	r3, r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	4403      	add	r3, r0
 8003420:	3344      	adds	r3, #68	@ 0x44
 8003422:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003424:	78fa      	ldrb	r2, [r7, #3]
 8003426:	6879      	ldr	r1, [r7, #4]
 8003428:	4613      	mov	r3, r2
 800342a:	011b      	lsls	r3, r3, #4
 800342c:	1a9b      	subs	r3, r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	440b      	add	r3, r1
 8003432:	3344      	adds	r3, #68	@ 0x44
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2b02      	cmp	r3, #2
 8003438:	d914      	bls.n	8003464 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800343a:	78fa      	ldrb	r2, [r7, #3]
 800343c:	6879      	ldr	r1, [r7, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	1a9b      	subs	r3, r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	440b      	add	r3, r1
 8003448:	3344      	adds	r3, #68	@ 0x44
 800344a:	2200      	movs	r2, #0
 800344c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800344e:	78fa      	ldrb	r2, [r7, #3]
 8003450:	6879      	ldr	r1, [r7, #4]
 8003452:	4613      	mov	r3, r2
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	1a9b      	subs	r3, r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	440b      	add	r3, r1
 800345c:	334c      	adds	r3, #76	@ 0x4c
 800345e:	2204      	movs	r2, #4
 8003460:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003462:	e022      	b.n	80034aa <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003464:	78fa      	ldrb	r2, [r7, #3]
 8003466:	6879      	ldr	r1, [r7, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	1a9b      	subs	r3, r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	334c      	adds	r3, #76	@ 0x4c
 8003474:	2202      	movs	r2, #2
 8003476:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003478:	78fb      	ldrb	r3, [r7, #3]
 800347a:	015a      	lsls	r2, r3, #5
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	4413      	add	r3, r2
 8003480:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800348e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003496:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003498:	78fb      	ldrb	r3, [r7, #3]
 800349a:	015a      	lsls	r2, r3, #5
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4413      	add	r3, r2
 80034a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034a4:	461a      	mov	r2, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034aa:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80034ac:	78fa      	ldrb	r2, [r7, #3]
 80034ae:	6879      	ldr	r1, [r7, #4]
 80034b0:	4613      	mov	r3, r2
 80034b2:	011b      	lsls	r3, r3, #4
 80034b4:	1a9b      	subs	r3, r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	440b      	add	r3, r1
 80034ba:	334c      	adds	r3, #76	@ 0x4c
 80034bc:	781a      	ldrb	r2, [r3, #0]
 80034be:	78fb      	ldrb	r3, [r7, #3]
 80034c0:	4619      	mov	r1, r3
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f005 ffe8 	bl	8009498 <HAL_HCD_HC_NotifyURBChange_Callback>
 80034c8:	e002      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80034ca:	bf00      	nop
 80034cc:	e000      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80034ce:	bf00      	nop
  }
}
 80034d0:	3718      	adds	r7, #24
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b08a      	sub	sp, #40	@ 0x28
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6a1b      	ldr	r3, [r3, #32]
 80034ee:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	f003 030f 	and.w	r3, r3, #15
 80034f6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	0c5b      	lsrs	r3, r3, #17
 80034fc:	f003 030f 	and.w	r3, r3, #15
 8003500:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	091b      	lsrs	r3, r3, #4
 8003506:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800350a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	2b02      	cmp	r3, #2
 8003510:	d004      	beq.n	800351c <HCD_RXQLVL_IRQHandler+0x46>
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	2b05      	cmp	r3, #5
 8003516:	f000 80b6 	beq.w	8003686 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800351a:	e0b7      	b.n	800368c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	2b00      	cmp	r3, #0
 8003520:	f000 80b3 	beq.w	800368a <HCD_RXQLVL_IRQHandler+0x1b4>
 8003524:	6879      	ldr	r1, [r7, #4]
 8003526:	69ba      	ldr	r2, [r7, #24]
 8003528:	4613      	mov	r3, r2
 800352a:	011b      	lsls	r3, r3, #4
 800352c:	1a9b      	subs	r3, r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	332c      	adds	r3, #44	@ 0x2c
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	f000 80a7 	beq.w	800368a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800353c:	6879      	ldr	r1, [r7, #4]
 800353e:	69ba      	ldr	r2, [r7, #24]
 8003540:	4613      	mov	r3, r2
 8003542:	011b      	lsls	r3, r3, #4
 8003544:	1a9b      	subs	r3, r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	3338      	adds	r3, #56	@ 0x38
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	18d1      	adds	r1, r2, r3
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	4613      	mov	r3, r2
 8003558:	011b      	lsls	r3, r3, #4
 800355a:	1a9b      	subs	r3, r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	4403      	add	r3, r0
 8003560:	3334      	adds	r3, #52	@ 0x34
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4299      	cmp	r1, r3
 8003566:	f200 8083 	bhi.w	8003670 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6818      	ldr	r0, [r3, #0]
 800356e:	6879      	ldr	r1, [r7, #4]
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	4613      	mov	r3, r2
 8003574:	011b      	lsls	r3, r3, #4
 8003576:	1a9b      	subs	r3, r3, r2
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	440b      	add	r3, r1
 800357c:	332c      	adds	r3, #44	@ 0x2c
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	b292      	uxth	r2, r2
 8003584:	4619      	mov	r1, r3
 8003586:	f002 fe1f 	bl	80061c8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800358a:	6879      	ldr	r1, [r7, #4]
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	4613      	mov	r3, r2
 8003590:	011b      	lsls	r3, r3, #4
 8003592:	1a9b      	subs	r3, r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	440b      	add	r3, r1
 8003598:	332c      	adds	r3, #44	@ 0x2c
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	18d1      	adds	r1, r2, r3
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	4613      	mov	r3, r2
 80035a6:	011b      	lsls	r3, r3, #4
 80035a8:	1a9b      	subs	r3, r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	4403      	add	r3, r0
 80035ae:	332c      	adds	r3, #44	@ 0x2c
 80035b0:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80035b2:	6879      	ldr	r1, [r7, #4]
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	4613      	mov	r3, r2
 80035b8:	011b      	lsls	r3, r3, #4
 80035ba:	1a9b      	subs	r3, r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	440b      	add	r3, r1
 80035c0:	3338      	adds	r3, #56	@ 0x38
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	18d1      	adds	r1, r2, r3
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4613      	mov	r3, r2
 80035ce:	011b      	lsls	r3, r3, #4
 80035d0:	1a9b      	subs	r3, r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	4403      	add	r3, r0
 80035d6:	3338      	adds	r3, #56	@ 0x38
 80035d8:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	015a      	lsls	r2, r3, #5
 80035de:	6a3b      	ldr	r3, [r7, #32]
 80035e0:	4413      	add	r3, r2
 80035e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035e6:	691b      	ldr	r3, [r3, #16]
 80035e8:	0cdb      	lsrs	r3, r3, #19
 80035ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035ee:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80035f0:	6879      	ldr	r1, [r7, #4]
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	4613      	mov	r3, r2
 80035f6:	011b      	lsls	r3, r3, #4
 80035f8:	1a9b      	subs	r3, r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	440b      	add	r3, r1
 80035fe:	3328      	adds	r3, #40	@ 0x28
 8003600:	881b      	ldrh	r3, [r3, #0]
 8003602:	461a      	mov	r2, r3
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	4293      	cmp	r3, r2
 8003608:	d13f      	bne.n	800368a <HCD_RXQLVL_IRQHandler+0x1b4>
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d03c      	beq.n	800368a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	015a      	lsls	r2, r3, #5
 8003614:	6a3b      	ldr	r3, [r7, #32]
 8003616:	4413      	add	r3, r2
 8003618:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003626:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800362e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	015a      	lsls	r2, r3, #5
 8003634:	6a3b      	ldr	r3, [r7, #32]
 8003636:	4413      	add	r3, r2
 8003638:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800363c:	461a      	mov	r2, r3
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003642:	6879      	ldr	r1, [r7, #4]
 8003644:	69ba      	ldr	r2, [r7, #24]
 8003646:	4613      	mov	r3, r2
 8003648:	011b      	lsls	r3, r3, #4
 800364a:	1a9b      	subs	r3, r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	440b      	add	r3, r1
 8003650:	333c      	adds	r3, #60	@ 0x3c
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	f083 0301 	eor.w	r3, r3, #1
 8003658:	b2d8      	uxtb	r0, r3
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	69ba      	ldr	r2, [r7, #24]
 800365e:	4613      	mov	r3, r2
 8003660:	011b      	lsls	r3, r3, #4
 8003662:	1a9b      	subs	r3, r3, r2
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	440b      	add	r3, r1
 8003668:	333c      	adds	r3, #60	@ 0x3c
 800366a:	4602      	mov	r2, r0
 800366c:	701a      	strb	r2, [r3, #0]
      break;
 800366e:	e00c      	b.n	800368a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	69ba      	ldr	r2, [r7, #24]
 8003674:	4613      	mov	r3, r2
 8003676:	011b      	lsls	r3, r3, #4
 8003678:	1a9b      	subs	r3, r3, r2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	440b      	add	r3, r1
 800367e:	334c      	adds	r3, #76	@ 0x4c
 8003680:	2204      	movs	r2, #4
 8003682:	701a      	strb	r2, [r3, #0]
      break;
 8003684:	e001      	b.n	800368a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003686:	bf00      	nop
 8003688:	e000      	b.n	800368c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800368a:	bf00      	nop
  }
}
 800368c:	bf00      	nop
 800368e:	3728      	adds	r7, #40	@ 0x28
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80036c0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f003 0302 	and.w	r3, r3, #2
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d10b      	bne.n	80036e4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d102      	bne.n	80036dc <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f005 fec2 	bl	8009460 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	f043 0302 	orr.w	r3, r3, #2
 80036e2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f003 0308 	and.w	r3, r3, #8
 80036ea:	2b08      	cmp	r3, #8
 80036ec:	d132      	bne.n	8003754 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	f043 0308 	orr.w	r3, r3, #8
 80036f4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f003 0304 	and.w	r3, r3, #4
 80036fc:	2b04      	cmp	r3, #4
 80036fe:	d126      	bne.n	800374e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	7a5b      	ldrb	r3, [r3, #9]
 8003704:	2b02      	cmp	r3, #2
 8003706:	d113      	bne.n	8003730 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800370e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003712:	d106      	bne.n	8003722 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2102      	movs	r1, #2
 800371a:	4618      	mov	r0, r3
 800371c:	f002 fee4 	bl	80064e8 <USB_InitFSLSPClkSel>
 8003720:	e011      	b.n	8003746 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2101      	movs	r1, #1
 8003728:	4618      	mov	r0, r3
 800372a:	f002 fedd 	bl	80064e8 <USB_InitFSLSPClkSel>
 800372e:	e00a      	b.n	8003746 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	79db      	ldrb	r3, [r3, #7]
 8003734:	2b01      	cmp	r3, #1
 8003736:	d106      	bne.n	8003746 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800373e:	461a      	mov	r2, r3
 8003740:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003744:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f005 feb4 	bl	80094b4 <HAL_HCD_PortEnabled_Callback>
 800374c:	e002      	b.n	8003754 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f005 febe 	bl	80094d0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f003 0320 	and.w	r3, r3, #32
 800375a:	2b20      	cmp	r3, #32
 800375c:	d103      	bne.n	8003766 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	f043 0320 	orr.w	r3, r3, #32
 8003764:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800376c:	461a      	mov	r2, r3
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	6013      	str	r3, [r2, #0]
}
 8003772:	bf00      	nop
 8003774:	3718      	adds	r7, #24
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
	...

0800377c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e12b      	b.n	80039e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d106      	bne.n	80037a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f7fd f962 	bl	8000a6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2224      	movs	r2, #36	@ 0x24
 80037ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f022 0201 	bic.w	r2, r2, #1
 80037be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037e0:	f001 fa20 	bl	8004c24 <HAL_RCC_GetPCLK1Freq>
 80037e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	4a81      	ldr	r2, [pc, #516]	@ (80039f0 <HAL_I2C_Init+0x274>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d807      	bhi.n	8003800 <HAL_I2C_Init+0x84>
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	4a80      	ldr	r2, [pc, #512]	@ (80039f4 <HAL_I2C_Init+0x278>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	bf94      	ite	ls
 80037f8:	2301      	movls	r3, #1
 80037fa:	2300      	movhi	r3, #0
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	e006      	b.n	800380e <HAL_I2C_Init+0x92>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	4a7d      	ldr	r2, [pc, #500]	@ (80039f8 <HAL_I2C_Init+0x27c>)
 8003804:	4293      	cmp	r3, r2
 8003806:	bf94      	ite	ls
 8003808:	2301      	movls	r3, #1
 800380a:	2300      	movhi	r3, #0
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e0e7      	b.n	80039e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	4a78      	ldr	r2, [pc, #480]	@ (80039fc <HAL_I2C_Init+0x280>)
 800381a:	fba2 2303 	umull	r2, r3, r2, r3
 800381e:	0c9b      	lsrs	r3, r3, #18
 8003820:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68ba      	ldr	r2, [r7, #8]
 8003832:	430a      	orrs	r2, r1
 8003834:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	6a1b      	ldr	r3, [r3, #32]
 800383c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	4a6a      	ldr	r2, [pc, #424]	@ (80039f0 <HAL_I2C_Init+0x274>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d802      	bhi.n	8003850 <HAL_I2C_Init+0xd4>
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	3301      	adds	r3, #1
 800384e:	e009      	b.n	8003864 <HAL_I2C_Init+0xe8>
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003856:	fb02 f303 	mul.w	r3, r2, r3
 800385a:	4a69      	ldr	r2, [pc, #420]	@ (8003a00 <HAL_I2C_Init+0x284>)
 800385c:	fba2 2303 	umull	r2, r3, r2, r3
 8003860:	099b      	lsrs	r3, r3, #6
 8003862:	3301      	adds	r3, #1
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	6812      	ldr	r2, [r2, #0]
 8003868:	430b      	orrs	r3, r1
 800386a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	69db      	ldr	r3, [r3, #28]
 8003872:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003876:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	495c      	ldr	r1, [pc, #368]	@ (80039f0 <HAL_I2C_Init+0x274>)
 8003880:	428b      	cmp	r3, r1
 8003882:	d819      	bhi.n	80038b8 <HAL_I2C_Init+0x13c>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	1e59      	subs	r1, r3, #1
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	005b      	lsls	r3, r3, #1
 800388e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003892:	1c59      	adds	r1, r3, #1
 8003894:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003898:	400b      	ands	r3, r1
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00a      	beq.n	80038b4 <HAL_I2C_Init+0x138>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	1e59      	subs	r1, r3, #1
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	005b      	lsls	r3, r3, #1
 80038a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80038ac:	3301      	adds	r3, #1
 80038ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038b2:	e051      	b.n	8003958 <HAL_I2C_Init+0x1dc>
 80038b4:	2304      	movs	r3, #4
 80038b6:	e04f      	b.n	8003958 <HAL_I2C_Init+0x1dc>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d111      	bne.n	80038e4 <HAL_I2C_Init+0x168>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	1e58      	subs	r0, r3, #1
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6859      	ldr	r1, [r3, #4]
 80038c8:	460b      	mov	r3, r1
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	440b      	add	r3, r1
 80038ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80038d2:	3301      	adds	r3, #1
 80038d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038d8:	2b00      	cmp	r3, #0
 80038da:	bf0c      	ite	eq
 80038dc:	2301      	moveq	r3, #1
 80038de:	2300      	movne	r3, #0
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	e012      	b.n	800390a <HAL_I2C_Init+0x18e>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	1e58      	subs	r0, r3, #1
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6859      	ldr	r1, [r3, #4]
 80038ec:	460b      	mov	r3, r1
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	440b      	add	r3, r1
 80038f2:	0099      	lsls	r1, r3, #2
 80038f4:	440b      	add	r3, r1
 80038f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80038fa:	3301      	adds	r3, #1
 80038fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003900:	2b00      	cmp	r3, #0
 8003902:	bf0c      	ite	eq
 8003904:	2301      	moveq	r3, #1
 8003906:	2300      	movne	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <HAL_I2C_Init+0x196>
 800390e:	2301      	movs	r3, #1
 8003910:	e022      	b.n	8003958 <HAL_I2C_Init+0x1dc>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d10e      	bne.n	8003938 <HAL_I2C_Init+0x1bc>
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	1e58      	subs	r0, r3, #1
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6859      	ldr	r1, [r3, #4]
 8003922:	460b      	mov	r3, r1
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	440b      	add	r3, r1
 8003928:	fbb0 f3f3 	udiv	r3, r0, r3
 800392c:	3301      	adds	r3, #1
 800392e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003932:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003936:	e00f      	b.n	8003958 <HAL_I2C_Init+0x1dc>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	1e58      	subs	r0, r3, #1
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6859      	ldr	r1, [r3, #4]
 8003940:	460b      	mov	r3, r1
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	440b      	add	r3, r1
 8003946:	0099      	lsls	r1, r3, #2
 8003948:	440b      	add	r3, r1
 800394a:	fbb0 f3f3 	udiv	r3, r0, r3
 800394e:	3301      	adds	r3, #1
 8003950:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003954:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	6809      	ldr	r1, [r1, #0]
 800395c:	4313      	orrs	r3, r2
 800395e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	69da      	ldr	r2, [r3, #28]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a1b      	ldr	r3, [r3, #32]
 8003972:	431a      	orrs	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	430a      	orrs	r2, r1
 800397a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003986:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	6911      	ldr	r1, [r2, #16]
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	68d2      	ldr	r2, [r2, #12]
 8003992:	4311      	orrs	r1, r2
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	6812      	ldr	r2, [r2, #0]
 8003998:	430b      	orrs	r3, r1
 800399a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	695a      	ldr	r2, [r3, #20]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	431a      	orrs	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	430a      	orrs	r2, r1
 80039b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f042 0201 	orr.w	r2, r2, #1
 80039c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2220      	movs	r2, #32
 80039d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3710      	adds	r7, #16
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	000186a0 	.word	0x000186a0
 80039f4:	001e847f 	.word	0x001e847f
 80039f8:	003d08ff 	.word	0x003d08ff
 80039fc:	431bde83 	.word	0x431bde83
 8003a00:	10624dd3 	.word	0x10624dd3

08003a04 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b088      	sub	sp, #32
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e128      	b.n	8003c68 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d109      	bne.n	8003a36 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a90      	ldr	r2, [pc, #576]	@ (8003c70 <HAL_I2S_Init+0x26c>)
 8003a2e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f7fd f863 	bl	8000afc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2202      	movs	r2, #2
 8003a3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	69db      	ldr	r3, [r3, #28]
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	6812      	ldr	r2, [r2, #0]
 8003a48:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003a4c:	f023 030f 	bic.w	r3, r3, #15
 8003a50:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	2202      	movs	r2, #2
 8003a58:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	695b      	ldr	r3, [r3, #20]
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d060      	beq.n	8003b24 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d102      	bne.n	8003a70 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003a6a:	2310      	movs	r3, #16
 8003a6c:	617b      	str	r3, [r7, #20]
 8003a6e:	e001      	b.n	8003a74 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003a70:	2320      	movs	r3, #32
 8003a72:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	2b20      	cmp	r3, #32
 8003a7a:	d802      	bhi.n	8003a82 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003a82:	2001      	movs	r0, #1
 8003a84:	f001 f9c4 	bl	8004e10 <HAL_RCCEx_GetPeriphCLKFreq>
 8003a88:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a92:	d125      	bne.n	8003ae0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d010      	beq.n	8003abe <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	4413      	add	r3, r2
 8003aac:	005b      	lsls	r3, r3, #1
 8003aae:	461a      	mov	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab8:	3305      	adds	r3, #5
 8003aba:	613b      	str	r3, [r7, #16]
 8003abc:	e01f      	b.n	8003afe <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	00db      	lsls	r3, r3, #3
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ac8:	4613      	mov	r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	4413      	add	r3, r2
 8003ace:	005b      	lsls	r3, r3, #1
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ada:	3305      	adds	r3, #5
 8003adc:	613b      	str	r3, [r7, #16]
 8003ade:	e00e      	b.n	8003afe <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ae8:	4613      	mov	r3, r2
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	4413      	add	r3, r2
 8003aee:	005b      	lsls	r3, r3, #1
 8003af0:	461a      	mov	r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	695b      	ldr	r3, [r3, #20]
 8003af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afa:	3305      	adds	r3, #5
 8003afc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	4a5c      	ldr	r2, [pc, #368]	@ (8003c74 <HAL_I2S_Init+0x270>)
 8003b02:	fba2 2303 	umull	r2, r3, r2, r3
 8003b06:	08db      	lsrs	r3, r3, #3
 8003b08:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	f003 0301 	and.w	r3, r3, #1
 8003b10:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	085b      	lsrs	r3, r3, #1
 8003b1a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	021b      	lsls	r3, r3, #8
 8003b20:	61bb      	str	r3, [r7, #24]
 8003b22:	e003      	b.n	8003b2c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003b24:	2302      	movs	r3, #2
 8003b26:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d902      	bls.n	8003b38 <HAL_I2S_Init+0x134>
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	2bff      	cmp	r3, #255	@ 0xff
 8003b36:	d907      	bls.n	8003b48 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b3c:	f043 0210 	orr.w	r2, r3, #16
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e08f      	b.n	8003c68 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	691a      	ldr	r2, [r3, #16]
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	ea42 0103 	orr.w	r1, r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	69fa      	ldr	r2, [r7, #28]
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	69db      	ldr	r3, [r3, #28]
 8003b62:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b66:	f023 030f 	bic.w	r3, r3, #15
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6851      	ldr	r1, [r2, #4]
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	6892      	ldr	r2, [r2, #8]
 8003b72:	4311      	orrs	r1, r2
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	68d2      	ldr	r2, [r2, #12]
 8003b78:	4311      	orrs	r1, r2
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	6992      	ldr	r2, [r2, #24]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	431a      	orrs	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b8a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d161      	bne.n	8003c58 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a38      	ldr	r2, [pc, #224]	@ (8003c78 <HAL_I2S_Init+0x274>)
 8003b98:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a37      	ldr	r2, [pc, #220]	@ (8003c7c <HAL_I2S_Init+0x278>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d101      	bne.n	8003ba8 <HAL_I2S_Init+0x1a4>
 8003ba4:	4b36      	ldr	r3, [pc, #216]	@ (8003c80 <HAL_I2S_Init+0x27c>)
 8003ba6:	e001      	b.n	8003bac <HAL_I2S_Init+0x1a8>
 8003ba8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6812      	ldr	r2, [r2, #0]
 8003bb2:	4932      	ldr	r1, [pc, #200]	@ (8003c7c <HAL_I2S_Init+0x278>)
 8003bb4:	428a      	cmp	r2, r1
 8003bb6:	d101      	bne.n	8003bbc <HAL_I2S_Init+0x1b8>
 8003bb8:	4a31      	ldr	r2, [pc, #196]	@ (8003c80 <HAL_I2S_Init+0x27c>)
 8003bba:	e001      	b.n	8003bc0 <HAL_I2S_Init+0x1bc>
 8003bbc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003bc0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003bc4:	f023 030f 	bic.w	r3, r3, #15
 8003bc8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a2b      	ldr	r2, [pc, #172]	@ (8003c7c <HAL_I2S_Init+0x278>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d101      	bne.n	8003bd8 <HAL_I2S_Init+0x1d4>
 8003bd4:	4b2a      	ldr	r3, [pc, #168]	@ (8003c80 <HAL_I2S_Init+0x27c>)
 8003bd6:	e001      	b.n	8003bdc <HAL_I2S_Init+0x1d8>
 8003bd8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bdc:	2202      	movs	r2, #2
 8003bde:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a25      	ldr	r2, [pc, #148]	@ (8003c7c <HAL_I2S_Init+0x278>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d101      	bne.n	8003bee <HAL_I2S_Init+0x1ea>
 8003bea:	4b25      	ldr	r3, [pc, #148]	@ (8003c80 <HAL_I2S_Init+0x27c>)
 8003bec:	e001      	b.n	8003bf2 <HAL_I2S_Init+0x1ee>
 8003bee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bf2:	69db      	ldr	r3, [r3, #28]
 8003bf4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bfe:	d003      	beq.n	8003c08 <HAL_I2S_Init+0x204>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d103      	bne.n	8003c10 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003c08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c0c:	613b      	str	r3, [r7, #16]
 8003c0e:	e001      	b.n	8003c14 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003c10:	2300      	movs	r3, #0
 8003c12:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003c32:	4313      	orrs	r3, r2
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	897b      	ldrh	r3, [r7, #10]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003c40:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a0d      	ldr	r2, [pc, #52]	@ (8003c7c <HAL_I2S_Init+0x278>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d101      	bne.n	8003c50 <HAL_I2S_Init+0x24c>
 8003c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c80 <HAL_I2S_Init+0x27c>)
 8003c4e:	e001      	b.n	8003c54 <HAL_I2S_Init+0x250>
 8003c50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c54:	897a      	ldrh	r2, [r7, #10]
 8003c56:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3720      	adds	r7, #32
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	08003d7b 	.word	0x08003d7b
 8003c74:	cccccccd 	.word	0xcccccccd
 8003c78:	08003e91 	.word	0x08003e91
 8003c7c:	40003800 	.word	0x40003800
 8003c80:	40003400 	.word	0x40003400

08003c84 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ccc:	881a      	ldrh	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd8:	1c9a      	adds	r2, r3, #2
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	3b01      	subs	r3, #1
 8003ce6:	b29a      	uxth	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d10e      	bne.n	8003d14 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	685a      	ldr	r2, [r3, #4]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d04:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f7ff ffb8 	bl	8003c84 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003d14:	bf00      	nop
 8003d16:	3708      	adds	r7, #8
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68da      	ldr	r2, [r3, #12]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d2e:	b292      	uxth	r2, r2
 8003d30:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d36:	1c9a      	adds	r2, r3, #2
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	3b01      	subs	r3, #1
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d10e      	bne.n	8003d72 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	685a      	ldr	r2, [r3, #4]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d62:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f7ff ff93 	bl	8003c98 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003d72:	bf00      	nop
 8003d74:	3708      	adds	r7, #8
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}

08003d7a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b086      	sub	sp, #24
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b04      	cmp	r3, #4
 8003d94:	d13a      	bne.n	8003e0c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d109      	bne.n	8003db4 <I2S_IRQHandler+0x3a>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003daa:	2b40      	cmp	r3, #64	@ 0x40
 8003dac:	d102      	bne.n	8003db4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7ff ffb4 	bl	8003d1c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dba:	2b40      	cmp	r3, #64	@ 0x40
 8003dbc:	d126      	bne.n	8003e0c <I2S_IRQHandler+0x92>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f003 0320 	and.w	r3, r3, #32
 8003dc8:	2b20      	cmp	r3, #32
 8003dca:	d11f      	bne.n	8003e0c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003dda:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003ddc:	2300      	movs	r3, #0
 8003dde:	613b      	str	r3, [r7, #16]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	613b      	str	r3, [r7, #16]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	613b      	str	r3, [r7, #16]
 8003df0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfe:	f043 0202 	orr.w	r2, r3, #2
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f7ff ff50 	bl	8003cac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2b03      	cmp	r3, #3
 8003e16:	d136      	bne.n	8003e86 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d109      	bne.n	8003e36 <I2S_IRQHandler+0xbc>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e2c:	2b80      	cmp	r3, #128	@ 0x80
 8003e2e:	d102      	bne.n	8003e36 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f7ff ff45 	bl	8003cc0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f003 0308 	and.w	r3, r3, #8
 8003e3c:	2b08      	cmp	r3, #8
 8003e3e:	d122      	bne.n	8003e86 <I2S_IRQHandler+0x10c>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f003 0320 	and.w	r3, r3, #32
 8003e4a:	2b20      	cmp	r3, #32
 8003e4c:	d11b      	bne.n	8003e86 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e5c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003e5e:	2300      	movs	r3, #0
 8003e60:	60fb      	str	r3, [r7, #12]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	60fb      	str	r3, [r7, #12]
 8003e6a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e78:	f043 0204 	orr.w	r2, r3, #4
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f7ff ff13 	bl	8003cac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003e86:	bf00      	nop
 8003e88:	3718      	adds	r7, #24
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
	...

08003e90 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b088      	sub	sp, #32
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a92      	ldr	r2, [pc, #584]	@ (80040f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d101      	bne.n	8003eae <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003eaa:	4b92      	ldr	r3, [pc, #584]	@ (80040f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003eac:	e001      	b.n	8003eb2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003eae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a8b      	ldr	r2, [pc, #556]	@ (80040f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d101      	bne.n	8003ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003ec8:	4b8a      	ldr	r3, [pc, #552]	@ (80040f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003eca:	e001      	b.n	8003ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003ecc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003edc:	d004      	beq.n	8003ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	f040 8099 	bne.w	800401a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d107      	bne.n	8003f02 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d002      	beq.n	8003f02 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 f925 	bl	800414c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d107      	bne.n	8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d002      	beq.n	8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 f9c8 	bl	80042ac <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f22:	2b40      	cmp	r3, #64	@ 0x40
 8003f24:	d13a      	bne.n	8003f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	f003 0320 	and.w	r3, r3, #32
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d035      	beq.n	8003f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a6e      	ldr	r2, [pc, #440]	@ (80040f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d101      	bne.n	8003f3e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003f3a:	4b6e      	ldr	r3, [pc, #440]	@ (80040f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f3c:	e001      	b.n	8003f42 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003f3e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f42:	685a      	ldr	r2, [r3, #4]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4969      	ldr	r1, [pc, #420]	@ (80040f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f4a:	428b      	cmp	r3, r1
 8003f4c:	d101      	bne.n	8003f52 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003f4e:	4b69      	ldr	r3, [pc, #420]	@ (80040f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f50:	e001      	b.n	8003f56 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003f52:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f56:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f5a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	685a      	ldr	r2, [r3, #4]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f6a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	60fb      	str	r3, [r7, #12]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	60fb      	str	r3, [r7, #12]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	60fb      	str	r3, [r7, #12]
 8003f80:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8e:	f043 0202 	orr.w	r2, r3, #2
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f7ff fe88 	bl	8003cac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f003 0308 	and.w	r3, r3, #8
 8003fa2:	2b08      	cmp	r3, #8
 8003fa4:	f040 80c3 	bne.w	800412e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	f003 0320 	and.w	r3, r3, #32
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	f000 80bd 	beq.w	800412e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	685a      	ldr	r2, [r3, #4]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fc2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a49      	ldr	r2, [pc, #292]	@ (80040f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d101      	bne.n	8003fd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003fce:	4b49      	ldr	r3, [pc, #292]	@ (80040f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fd0:	e001      	b.n	8003fd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003fd2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fd6:	685a      	ldr	r2, [r3, #4]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4944      	ldr	r1, [pc, #272]	@ (80040f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fde:	428b      	cmp	r3, r1
 8003fe0:	d101      	bne.n	8003fe6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003fe2:	4b44      	ldr	r3, [pc, #272]	@ (80040f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fe4:	e001      	b.n	8003fea <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003fe6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fee:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	60bb      	str	r3, [r7, #8]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	60bb      	str	r3, [r7, #8]
 8003ffc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2201      	movs	r2, #1
 8004002:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800400a:	f043 0204 	orr.w	r2, r3, #4
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f7ff fe4a 	bl	8003cac <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004018:	e089      	b.n	800412e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b02      	cmp	r3, #2
 8004022:	d107      	bne.n	8004034 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800402a:	2b00      	cmp	r3, #0
 800402c:	d002      	beq.n	8004034 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 f8be 	bl	80041b0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b01      	cmp	r3, #1
 800403c:	d107      	bne.n	800404e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004044:	2b00      	cmp	r3, #0
 8004046:	d002      	beq.n	800404e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 f8fd 	bl	8004248 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004054:	2b40      	cmp	r3, #64	@ 0x40
 8004056:	d12f      	bne.n	80040b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	f003 0320 	and.w	r3, r3, #32
 800405e:	2b00      	cmp	r3, #0
 8004060:	d02a      	beq.n	80040b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004070:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a1e      	ldr	r2, [pc, #120]	@ (80040f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d101      	bne.n	8004080 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800407c:	4b1d      	ldr	r3, [pc, #116]	@ (80040f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800407e:	e001      	b.n	8004084 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004080:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4919      	ldr	r1, [pc, #100]	@ (80040f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800408c:	428b      	cmp	r3, r1
 800408e:	d101      	bne.n	8004094 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004090:	4b18      	ldr	r3, [pc, #96]	@ (80040f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004092:	e001      	b.n	8004098 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004094:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004098:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800409c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040aa:	f043 0202 	orr.w	r2, r3, #2
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f7ff fdfa 	bl	8003cac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	f003 0308 	and.w	r3, r3, #8
 80040be:	2b08      	cmp	r3, #8
 80040c0:	d136      	bne.n	8004130 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	f003 0320 	and.w	r3, r3, #32
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d031      	beq.n	8004130 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a07      	ldr	r2, [pc, #28]	@ (80040f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d101      	bne.n	80040da <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80040d6:	4b07      	ldr	r3, [pc, #28]	@ (80040f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040d8:	e001      	b.n	80040de <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80040da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4902      	ldr	r1, [pc, #8]	@ (80040f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040e6:	428b      	cmp	r3, r1
 80040e8:	d106      	bne.n	80040f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80040ea:	4b02      	ldr	r3, [pc, #8]	@ (80040f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040ec:	e006      	b.n	80040fc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80040ee:	bf00      	nop
 80040f0:	40003800 	.word	0x40003800
 80040f4:	40003400 	.word	0x40003400
 80040f8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040fc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004100:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004110:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2201      	movs	r2, #1
 8004116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800411e:	f043 0204 	orr.w	r2, r3, #4
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f7ff fdc0 	bl	8003cac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800412c:	e000      	b.n	8004130 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800412e:	bf00      	nop
}
 8004130:	bf00      	nop
 8004132:	3720      	adds	r7, #32
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004140:	bf00      	nop
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004158:	1c99      	adds	r1, r3, #2
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	6251      	str	r1, [r2, #36]	@ 0x24
 800415e:	881a      	ldrh	r2, [r3, #0]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800416a:	b29b      	uxth	r3, r3
 800416c:	3b01      	subs	r3, #1
 800416e:	b29a      	uxth	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004178:	b29b      	uxth	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d113      	bne.n	80041a6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	685a      	ldr	r2, [r3, #4]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800418c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004192:	b29b      	uxth	r3, r3
 8004194:	2b00      	cmp	r3, #0
 8004196:	d106      	bne.n	80041a6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f7ff ffc9 	bl	8004138 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041a6:	bf00      	nop
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
	...

080041b0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041bc:	1c99      	adds	r1, r3, #2
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	6251      	str	r1, [r2, #36]	@ 0x24
 80041c2:	8819      	ldrh	r1, [r3, #0]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a1d      	ldr	r2, [pc, #116]	@ (8004240 <I2SEx_TxISR_I2SExt+0x90>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d101      	bne.n	80041d2 <I2SEx_TxISR_I2SExt+0x22>
 80041ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004244 <I2SEx_TxISR_I2SExt+0x94>)
 80041d0:	e001      	b.n	80041d6 <I2SEx_TxISR_I2SExt+0x26>
 80041d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041d6:	460a      	mov	r2, r1
 80041d8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041de:	b29b      	uxth	r3, r3
 80041e0:	3b01      	subs	r3, #1
 80041e2:	b29a      	uxth	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d121      	bne.n	8004236 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a12      	ldr	r2, [pc, #72]	@ (8004240 <I2SEx_TxISR_I2SExt+0x90>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d101      	bne.n	8004200 <I2SEx_TxISR_I2SExt+0x50>
 80041fc:	4b11      	ldr	r3, [pc, #68]	@ (8004244 <I2SEx_TxISR_I2SExt+0x94>)
 80041fe:	e001      	b.n	8004204 <I2SEx_TxISR_I2SExt+0x54>
 8004200:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	490d      	ldr	r1, [pc, #52]	@ (8004240 <I2SEx_TxISR_I2SExt+0x90>)
 800420c:	428b      	cmp	r3, r1
 800420e:	d101      	bne.n	8004214 <I2SEx_TxISR_I2SExt+0x64>
 8004210:	4b0c      	ldr	r3, [pc, #48]	@ (8004244 <I2SEx_TxISR_I2SExt+0x94>)
 8004212:	e001      	b.n	8004218 <I2SEx_TxISR_I2SExt+0x68>
 8004214:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004218:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800421c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004222:	b29b      	uxth	r3, r3
 8004224:	2b00      	cmp	r3, #0
 8004226:	d106      	bne.n	8004236 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f7ff ff81 	bl	8004138 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004236:	bf00      	nop
 8004238:	3708      	adds	r7, #8
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	40003800 	.word	0x40003800
 8004244:	40003400 	.word	0x40003400

08004248 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b082      	sub	sp, #8
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68d8      	ldr	r0, [r3, #12]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800425a:	1c99      	adds	r1, r3, #2
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004260:	b282      	uxth	r2, r0
 8004262:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004268:	b29b      	uxth	r3, r3
 800426a:	3b01      	subs	r3, #1
 800426c:	b29a      	uxth	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004276:	b29b      	uxth	r3, r3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d113      	bne.n	80042a4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	685a      	ldr	r2, [r3, #4]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800428a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004290:	b29b      	uxth	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d106      	bne.n	80042a4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2201      	movs	r2, #1
 800429a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f7ff ff4a 	bl	8004138 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042a4:	bf00      	nop
 80042a6:	3708      	adds	r7, #8
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a20      	ldr	r2, [pc, #128]	@ (800433c <I2SEx_RxISR_I2SExt+0x90>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d101      	bne.n	80042c2 <I2SEx_RxISR_I2SExt+0x16>
 80042be:	4b20      	ldr	r3, [pc, #128]	@ (8004340 <I2SEx_RxISR_I2SExt+0x94>)
 80042c0:	e001      	b.n	80042c6 <I2SEx_RxISR_I2SExt+0x1a>
 80042c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042c6:	68d8      	ldr	r0, [r3, #12]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042cc:	1c99      	adds	r1, r3, #2
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80042d2:	b282      	uxth	r2, r0
 80042d4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042da:	b29b      	uxth	r3, r3
 80042dc:	3b01      	subs	r3, #1
 80042de:	b29a      	uxth	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d121      	bne.n	8004332 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a12      	ldr	r2, [pc, #72]	@ (800433c <I2SEx_RxISR_I2SExt+0x90>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d101      	bne.n	80042fc <I2SEx_RxISR_I2SExt+0x50>
 80042f8:	4b11      	ldr	r3, [pc, #68]	@ (8004340 <I2SEx_RxISR_I2SExt+0x94>)
 80042fa:	e001      	b.n	8004300 <I2SEx_RxISR_I2SExt+0x54>
 80042fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004300:	685a      	ldr	r2, [r3, #4]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	490d      	ldr	r1, [pc, #52]	@ (800433c <I2SEx_RxISR_I2SExt+0x90>)
 8004308:	428b      	cmp	r3, r1
 800430a:	d101      	bne.n	8004310 <I2SEx_RxISR_I2SExt+0x64>
 800430c:	4b0c      	ldr	r3, [pc, #48]	@ (8004340 <I2SEx_RxISR_I2SExt+0x94>)
 800430e:	e001      	b.n	8004314 <I2SEx_RxISR_I2SExt+0x68>
 8004310:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004314:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004318:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800431e:	b29b      	uxth	r3, r3
 8004320:	2b00      	cmp	r3, #0
 8004322:	d106      	bne.n	8004332 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f7ff ff03 	bl	8004138 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004332:	bf00      	nop
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	40003800 	.word	0x40003800
 8004340:	40003400 	.word	0x40003400

08004344 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e267      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	d075      	beq.n	800444e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004362:	4b88      	ldr	r3, [pc, #544]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f003 030c 	and.w	r3, r3, #12
 800436a:	2b04      	cmp	r3, #4
 800436c:	d00c      	beq.n	8004388 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800436e:	4b85      	ldr	r3, [pc, #532]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004376:	2b08      	cmp	r3, #8
 8004378:	d112      	bne.n	80043a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800437a:	4b82      	ldr	r3, [pc, #520]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004382:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004386:	d10b      	bne.n	80043a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004388:	4b7e      	ldr	r3, [pc, #504]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d05b      	beq.n	800444c <HAL_RCC_OscConfig+0x108>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d157      	bne.n	800444c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e242      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043a8:	d106      	bne.n	80043b8 <HAL_RCC_OscConfig+0x74>
 80043aa:	4b76      	ldr	r3, [pc, #472]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a75      	ldr	r2, [pc, #468]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80043b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043b4:	6013      	str	r3, [r2, #0]
 80043b6:	e01d      	b.n	80043f4 <HAL_RCC_OscConfig+0xb0>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043c0:	d10c      	bne.n	80043dc <HAL_RCC_OscConfig+0x98>
 80043c2:	4b70      	ldr	r3, [pc, #448]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a6f      	ldr	r2, [pc, #444]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80043c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043cc:	6013      	str	r3, [r2, #0]
 80043ce:	4b6d      	ldr	r3, [pc, #436]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a6c      	ldr	r2, [pc, #432]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80043d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043d8:	6013      	str	r3, [r2, #0]
 80043da:	e00b      	b.n	80043f4 <HAL_RCC_OscConfig+0xb0>
 80043dc:	4b69      	ldr	r3, [pc, #420]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a68      	ldr	r2, [pc, #416]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80043e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043e6:	6013      	str	r3, [r2, #0]
 80043e8:	4b66      	ldr	r3, [pc, #408]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a65      	ldr	r2, [pc, #404]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80043ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d013      	beq.n	8004424 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043fc:	f7fc fd78 	bl	8000ef0 <HAL_GetTick>
 8004400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004402:	e008      	b.n	8004416 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004404:	f7fc fd74 	bl	8000ef0 <HAL_GetTick>
 8004408:	4602      	mov	r2, r0
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	2b64      	cmp	r3, #100	@ 0x64
 8004410:	d901      	bls.n	8004416 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e207      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004416:	4b5b      	ldr	r3, [pc, #364]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d0f0      	beq.n	8004404 <HAL_RCC_OscConfig+0xc0>
 8004422:	e014      	b.n	800444e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004424:	f7fc fd64 	bl	8000ef0 <HAL_GetTick>
 8004428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800442a:	e008      	b.n	800443e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800442c:	f7fc fd60 	bl	8000ef0 <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b64      	cmp	r3, #100	@ 0x64
 8004438:	d901      	bls.n	800443e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e1f3      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800443e:	4b51      	ldr	r3, [pc, #324]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1f0      	bne.n	800442c <HAL_RCC_OscConfig+0xe8>
 800444a:	e000      	b.n	800444e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800444c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d063      	beq.n	8004522 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800445a:	4b4a      	ldr	r3, [pc, #296]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f003 030c 	and.w	r3, r3, #12
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00b      	beq.n	800447e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004466:	4b47      	ldr	r3, [pc, #284]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800446e:	2b08      	cmp	r3, #8
 8004470:	d11c      	bne.n	80044ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004472:	4b44      	ldr	r3, [pc, #272]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d116      	bne.n	80044ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800447e:	4b41      	ldr	r3, [pc, #260]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0302 	and.w	r3, r3, #2
 8004486:	2b00      	cmp	r3, #0
 8004488:	d005      	beq.n	8004496 <HAL_RCC_OscConfig+0x152>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	2b01      	cmp	r3, #1
 8004490:	d001      	beq.n	8004496 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e1c7      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004496:	4b3b      	ldr	r3, [pc, #236]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	4937      	ldr	r1, [pc, #220]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044aa:	e03a      	b.n	8004522 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d020      	beq.n	80044f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044b4:	4b34      	ldr	r3, [pc, #208]	@ (8004588 <HAL_RCC_OscConfig+0x244>)
 80044b6:	2201      	movs	r2, #1
 80044b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ba:	f7fc fd19 	bl	8000ef0 <HAL_GetTick>
 80044be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044c0:	e008      	b.n	80044d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044c2:	f7fc fd15 	bl	8000ef0 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d901      	bls.n	80044d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e1a8      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d0f0      	beq.n	80044c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044e0:	4b28      	ldr	r3, [pc, #160]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	00db      	lsls	r3, r3, #3
 80044ee:	4925      	ldr	r1, [pc, #148]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	600b      	str	r3, [r1, #0]
 80044f4:	e015      	b.n	8004522 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044f6:	4b24      	ldr	r3, [pc, #144]	@ (8004588 <HAL_RCC_OscConfig+0x244>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044fc:	f7fc fcf8 	bl	8000ef0 <HAL_GetTick>
 8004500:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004504:	f7fc fcf4 	bl	8000ef0 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b02      	cmp	r3, #2
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e187      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004516:	4b1b      	ldr	r3, [pc, #108]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1f0      	bne.n	8004504 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0308 	and.w	r3, r3, #8
 800452a:	2b00      	cmp	r3, #0
 800452c:	d036      	beq.n	800459c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d016      	beq.n	8004564 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004536:	4b15      	ldr	r3, [pc, #84]	@ (800458c <HAL_RCC_OscConfig+0x248>)
 8004538:	2201      	movs	r2, #1
 800453a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800453c:	f7fc fcd8 	bl	8000ef0 <HAL_GetTick>
 8004540:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004542:	e008      	b.n	8004556 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004544:	f7fc fcd4 	bl	8000ef0 <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	2b02      	cmp	r3, #2
 8004550:	d901      	bls.n	8004556 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e167      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004556:	4b0b      	ldr	r3, [pc, #44]	@ (8004584 <HAL_RCC_OscConfig+0x240>)
 8004558:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d0f0      	beq.n	8004544 <HAL_RCC_OscConfig+0x200>
 8004562:	e01b      	b.n	800459c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004564:	4b09      	ldr	r3, [pc, #36]	@ (800458c <HAL_RCC_OscConfig+0x248>)
 8004566:	2200      	movs	r2, #0
 8004568:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800456a:	f7fc fcc1 	bl	8000ef0 <HAL_GetTick>
 800456e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004570:	e00e      	b.n	8004590 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004572:	f7fc fcbd 	bl	8000ef0 <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	2b02      	cmp	r3, #2
 800457e:	d907      	bls.n	8004590 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e150      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
 8004584:	40023800 	.word	0x40023800
 8004588:	42470000 	.word	0x42470000
 800458c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004590:	4b88      	ldr	r3, [pc, #544]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 8004592:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004594:	f003 0302 	and.w	r3, r3, #2
 8004598:	2b00      	cmp	r3, #0
 800459a:	d1ea      	bne.n	8004572 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0304 	and.w	r3, r3, #4
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f000 8097 	beq.w	80046d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045aa:	2300      	movs	r3, #0
 80045ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045ae:	4b81      	ldr	r3, [pc, #516]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 80045b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d10f      	bne.n	80045da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045ba:	2300      	movs	r3, #0
 80045bc:	60bb      	str	r3, [r7, #8]
 80045be:	4b7d      	ldr	r3, [pc, #500]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 80045c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c2:	4a7c      	ldr	r2, [pc, #496]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 80045c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80045ca:	4b7a      	ldr	r3, [pc, #488]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 80045cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045d2:	60bb      	str	r3, [r7, #8]
 80045d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045d6:	2301      	movs	r3, #1
 80045d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045da:	4b77      	ldr	r3, [pc, #476]	@ (80047b8 <HAL_RCC_OscConfig+0x474>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d118      	bne.n	8004618 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045e6:	4b74      	ldr	r3, [pc, #464]	@ (80047b8 <HAL_RCC_OscConfig+0x474>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a73      	ldr	r2, [pc, #460]	@ (80047b8 <HAL_RCC_OscConfig+0x474>)
 80045ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045f2:	f7fc fc7d 	bl	8000ef0 <HAL_GetTick>
 80045f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045f8:	e008      	b.n	800460c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045fa:	f7fc fc79 	bl	8000ef0 <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	2b02      	cmp	r3, #2
 8004606:	d901      	bls.n	800460c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e10c      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800460c:	4b6a      	ldr	r3, [pc, #424]	@ (80047b8 <HAL_RCC_OscConfig+0x474>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004614:	2b00      	cmp	r3, #0
 8004616:	d0f0      	beq.n	80045fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d106      	bne.n	800462e <HAL_RCC_OscConfig+0x2ea>
 8004620:	4b64      	ldr	r3, [pc, #400]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 8004622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004624:	4a63      	ldr	r2, [pc, #396]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 8004626:	f043 0301 	orr.w	r3, r3, #1
 800462a:	6713      	str	r3, [r2, #112]	@ 0x70
 800462c:	e01c      	b.n	8004668 <HAL_RCC_OscConfig+0x324>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	2b05      	cmp	r3, #5
 8004634:	d10c      	bne.n	8004650 <HAL_RCC_OscConfig+0x30c>
 8004636:	4b5f      	ldr	r3, [pc, #380]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 8004638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800463a:	4a5e      	ldr	r2, [pc, #376]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 800463c:	f043 0304 	orr.w	r3, r3, #4
 8004640:	6713      	str	r3, [r2, #112]	@ 0x70
 8004642:	4b5c      	ldr	r3, [pc, #368]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 8004644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004646:	4a5b      	ldr	r2, [pc, #364]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 8004648:	f043 0301 	orr.w	r3, r3, #1
 800464c:	6713      	str	r3, [r2, #112]	@ 0x70
 800464e:	e00b      	b.n	8004668 <HAL_RCC_OscConfig+0x324>
 8004650:	4b58      	ldr	r3, [pc, #352]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 8004652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004654:	4a57      	ldr	r2, [pc, #348]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 8004656:	f023 0301 	bic.w	r3, r3, #1
 800465a:	6713      	str	r3, [r2, #112]	@ 0x70
 800465c:	4b55      	ldr	r3, [pc, #340]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 800465e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004660:	4a54      	ldr	r2, [pc, #336]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 8004662:	f023 0304 	bic.w	r3, r3, #4
 8004666:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d015      	beq.n	800469c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004670:	f7fc fc3e 	bl	8000ef0 <HAL_GetTick>
 8004674:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004676:	e00a      	b.n	800468e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004678:	f7fc fc3a 	bl	8000ef0 <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004686:	4293      	cmp	r3, r2
 8004688:	d901      	bls.n	800468e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e0cb      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800468e:	4b49      	ldr	r3, [pc, #292]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 8004690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004692:	f003 0302 	and.w	r3, r3, #2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d0ee      	beq.n	8004678 <HAL_RCC_OscConfig+0x334>
 800469a:	e014      	b.n	80046c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800469c:	f7fc fc28 	bl	8000ef0 <HAL_GetTick>
 80046a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046a2:	e00a      	b.n	80046ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a4:	f7fc fc24 	bl	8000ef0 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e0b5      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046ba:	4b3e      	ldr	r3, [pc, #248]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 80046bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1ee      	bne.n	80046a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046c6:	7dfb      	ldrb	r3, [r7, #23]
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d105      	bne.n	80046d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046cc:	4b39      	ldr	r3, [pc, #228]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 80046ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d0:	4a38      	ldr	r2, [pc, #224]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 80046d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	699b      	ldr	r3, [r3, #24]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f000 80a1 	beq.w	8004824 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046e2:	4b34      	ldr	r3, [pc, #208]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	f003 030c 	and.w	r3, r3, #12
 80046ea:	2b08      	cmp	r3, #8
 80046ec:	d05c      	beq.n	80047a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d141      	bne.n	800477a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046f6:	4b31      	ldr	r3, [pc, #196]	@ (80047bc <HAL_RCC_OscConfig+0x478>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046fc:	f7fc fbf8 	bl	8000ef0 <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004704:	f7fc fbf4 	bl	8000ef0 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e087      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004716:	4b27      	ldr	r3, [pc, #156]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1f0      	bne.n	8004704 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	69da      	ldr	r2, [r3, #28]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a1b      	ldr	r3, [r3, #32]
 800472a:	431a      	orrs	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004730:	019b      	lsls	r3, r3, #6
 8004732:	431a      	orrs	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004738:	085b      	lsrs	r3, r3, #1
 800473a:	3b01      	subs	r3, #1
 800473c:	041b      	lsls	r3, r3, #16
 800473e:	431a      	orrs	r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004744:	061b      	lsls	r3, r3, #24
 8004746:	491b      	ldr	r1, [pc, #108]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 8004748:	4313      	orrs	r3, r2
 800474a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800474c:	4b1b      	ldr	r3, [pc, #108]	@ (80047bc <HAL_RCC_OscConfig+0x478>)
 800474e:	2201      	movs	r2, #1
 8004750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004752:	f7fc fbcd 	bl	8000ef0 <HAL_GetTick>
 8004756:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004758:	e008      	b.n	800476c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800475a:	f7fc fbc9 	bl	8000ef0 <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	2b02      	cmp	r3, #2
 8004766:	d901      	bls.n	800476c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e05c      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800476c:	4b11      	ldr	r3, [pc, #68]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d0f0      	beq.n	800475a <HAL_RCC_OscConfig+0x416>
 8004778:	e054      	b.n	8004824 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800477a:	4b10      	ldr	r3, [pc, #64]	@ (80047bc <HAL_RCC_OscConfig+0x478>)
 800477c:	2200      	movs	r2, #0
 800477e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004780:	f7fc fbb6 	bl	8000ef0 <HAL_GetTick>
 8004784:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004786:	e008      	b.n	800479a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004788:	f7fc fbb2 	bl	8000ef0 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e045      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800479a:	4b06      	ldr	r3, [pc, #24]	@ (80047b4 <HAL_RCC_OscConfig+0x470>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1f0      	bne.n	8004788 <HAL_RCC_OscConfig+0x444>
 80047a6:	e03d      	b.n	8004824 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d107      	bne.n	80047c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e038      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
 80047b4:	40023800 	.word	0x40023800
 80047b8:	40007000 	.word	0x40007000
 80047bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047c0:	4b1b      	ldr	r3, [pc, #108]	@ (8004830 <HAL_RCC_OscConfig+0x4ec>)
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d028      	beq.n	8004820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047d8:	429a      	cmp	r2, r3
 80047da:	d121      	bne.n	8004820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d11a      	bne.n	8004820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047f0:	4013      	ands	r3, r2
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d111      	bne.n	8004820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004806:	085b      	lsrs	r3, r3, #1
 8004808:	3b01      	subs	r3, #1
 800480a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800480c:	429a      	cmp	r2, r3
 800480e:	d107      	bne.n	8004820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800481a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800481c:	429a      	cmp	r2, r3
 800481e:	d001      	beq.n	8004824 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e000      	b.n	8004826 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3718      	adds	r7, #24
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	40023800 	.word	0x40023800

08004834 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d101      	bne.n	8004848 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e0cc      	b.n	80049e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004848:	4b68      	ldr	r3, [pc, #416]	@ (80049ec <HAL_RCC_ClockConfig+0x1b8>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0307 	and.w	r3, r3, #7
 8004850:	683a      	ldr	r2, [r7, #0]
 8004852:	429a      	cmp	r2, r3
 8004854:	d90c      	bls.n	8004870 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004856:	4b65      	ldr	r3, [pc, #404]	@ (80049ec <HAL_RCC_ClockConfig+0x1b8>)
 8004858:	683a      	ldr	r2, [r7, #0]
 800485a:	b2d2      	uxtb	r2, r2
 800485c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800485e:	4b63      	ldr	r3, [pc, #396]	@ (80049ec <HAL_RCC_ClockConfig+0x1b8>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	429a      	cmp	r2, r3
 800486a:	d001      	beq.n	8004870 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	e0b8      	b.n	80049e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 0302 	and.w	r3, r3, #2
 8004878:	2b00      	cmp	r3, #0
 800487a:	d020      	beq.n	80048be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0304 	and.w	r3, r3, #4
 8004884:	2b00      	cmp	r3, #0
 8004886:	d005      	beq.n	8004894 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004888:	4b59      	ldr	r3, [pc, #356]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	4a58      	ldr	r2, [pc, #352]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 800488e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004892:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0308 	and.w	r3, r3, #8
 800489c:	2b00      	cmp	r3, #0
 800489e:	d005      	beq.n	80048ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048a0:	4b53      	ldr	r3, [pc, #332]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	4a52      	ldr	r2, [pc, #328]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 80048a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80048aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048ac:	4b50      	ldr	r3, [pc, #320]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	494d      	ldr	r1, [pc, #308]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0301 	and.w	r3, r3, #1
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d044      	beq.n	8004954 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d107      	bne.n	80048e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048d2:	4b47      	ldr	r3, [pc, #284]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d119      	bne.n	8004912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e07f      	b.n	80049e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	d003      	beq.n	80048f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048ee:	2b03      	cmp	r3, #3
 80048f0:	d107      	bne.n	8004902 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048f2:	4b3f      	ldr	r3, [pc, #252]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d109      	bne.n	8004912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	e06f      	b.n	80049e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004902:	4b3b      	ldr	r3, [pc, #236]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e067      	b.n	80049e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004912:	4b37      	ldr	r3, [pc, #220]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	f023 0203 	bic.w	r2, r3, #3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	4934      	ldr	r1, [pc, #208]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004920:	4313      	orrs	r3, r2
 8004922:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004924:	f7fc fae4 	bl	8000ef0 <HAL_GetTick>
 8004928:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800492a:	e00a      	b.n	8004942 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800492c:	f7fc fae0 	bl	8000ef0 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	f241 3288 	movw	r2, #5000	@ 0x1388
 800493a:	4293      	cmp	r3, r2
 800493c:	d901      	bls.n	8004942 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	e04f      	b.n	80049e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004942:	4b2b      	ldr	r3, [pc, #172]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f003 020c 	and.w	r2, r3, #12
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	429a      	cmp	r2, r3
 8004952:	d1eb      	bne.n	800492c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004954:	4b25      	ldr	r3, [pc, #148]	@ (80049ec <HAL_RCC_ClockConfig+0x1b8>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0307 	and.w	r3, r3, #7
 800495c:	683a      	ldr	r2, [r7, #0]
 800495e:	429a      	cmp	r2, r3
 8004960:	d20c      	bcs.n	800497c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004962:	4b22      	ldr	r3, [pc, #136]	@ (80049ec <HAL_RCC_ClockConfig+0x1b8>)
 8004964:	683a      	ldr	r2, [r7, #0]
 8004966:	b2d2      	uxtb	r2, r2
 8004968:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800496a:	4b20      	ldr	r3, [pc, #128]	@ (80049ec <HAL_RCC_ClockConfig+0x1b8>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0307 	and.w	r3, r3, #7
 8004972:	683a      	ldr	r2, [r7, #0]
 8004974:	429a      	cmp	r2, r3
 8004976:	d001      	beq.n	800497c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e032      	b.n	80049e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	2b00      	cmp	r3, #0
 8004986:	d008      	beq.n	800499a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004988:	4b19      	ldr	r3, [pc, #100]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	4916      	ldr	r1, [pc, #88]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004996:	4313      	orrs	r3, r2
 8004998:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0308 	and.w	r3, r3, #8
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d009      	beq.n	80049ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049a6:	4b12      	ldr	r3, [pc, #72]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	00db      	lsls	r3, r3, #3
 80049b4:	490e      	ldr	r1, [pc, #56]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 80049b6:	4313      	orrs	r3, r2
 80049b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049ba:	f000 f821 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 80049be:	4602      	mov	r2, r0
 80049c0:	4b0b      	ldr	r3, [pc, #44]	@ (80049f0 <HAL_RCC_ClockConfig+0x1bc>)
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	091b      	lsrs	r3, r3, #4
 80049c6:	f003 030f 	and.w	r3, r3, #15
 80049ca:	490a      	ldr	r1, [pc, #40]	@ (80049f4 <HAL_RCC_ClockConfig+0x1c0>)
 80049cc:	5ccb      	ldrb	r3, [r1, r3]
 80049ce:	fa22 f303 	lsr.w	r3, r2, r3
 80049d2:	4a09      	ldr	r2, [pc, #36]	@ (80049f8 <HAL_RCC_ClockConfig+0x1c4>)
 80049d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80049d6:	4b09      	ldr	r3, [pc, #36]	@ (80049fc <HAL_RCC_ClockConfig+0x1c8>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4618      	mov	r0, r3
 80049dc:	f7fc fa44 	bl	8000e68 <HAL_InitTick>

  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3710      	adds	r7, #16
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	40023c00 	.word	0x40023c00
 80049f0:	40023800 	.word	0x40023800
 80049f4:	08009b8c 	.word	0x08009b8c
 80049f8:	20000000 	.word	0x20000000
 80049fc:	20000004 	.word	0x20000004

08004a00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a04:	b094      	sub	sp, #80	@ 0x50
 8004a06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004a10:	2300      	movs	r3, #0
 8004a12:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004a14:	2300      	movs	r3, #0
 8004a16:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a18:	4b79      	ldr	r3, [pc, #484]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f003 030c 	and.w	r3, r3, #12
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	d00d      	beq.n	8004a40 <HAL_RCC_GetSysClockFreq+0x40>
 8004a24:	2b08      	cmp	r3, #8
 8004a26:	f200 80e1 	bhi.w	8004bec <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d002      	beq.n	8004a34 <HAL_RCC_GetSysClockFreq+0x34>
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d003      	beq.n	8004a3a <HAL_RCC_GetSysClockFreq+0x3a>
 8004a32:	e0db      	b.n	8004bec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a34:	4b73      	ldr	r3, [pc, #460]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a38:	e0db      	b.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a3a:	4b73      	ldr	r3, [pc, #460]	@ (8004c08 <HAL_RCC_GetSysClockFreq+0x208>)
 8004a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a3e:	e0d8      	b.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a40:	4b6f      	ldr	r3, [pc, #444]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a48:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a4a:	4b6d      	ldr	r3, [pc, #436]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d063      	beq.n	8004b1e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a56:	4b6a      	ldr	r3, [pc, #424]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	099b      	lsrs	r3, r3, #6
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a60:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a68:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a6e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a72:	4622      	mov	r2, r4
 8004a74:	462b      	mov	r3, r5
 8004a76:	f04f 0000 	mov.w	r0, #0
 8004a7a:	f04f 0100 	mov.w	r1, #0
 8004a7e:	0159      	lsls	r1, r3, #5
 8004a80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a84:	0150      	lsls	r0, r2, #5
 8004a86:	4602      	mov	r2, r0
 8004a88:	460b      	mov	r3, r1
 8004a8a:	4621      	mov	r1, r4
 8004a8c:	1a51      	subs	r1, r2, r1
 8004a8e:	6139      	str	r1, [r7, #16]
 8004a90:	4629      	mov	r1, r5
 8004a92:	eb63 0301 	sbc.w	r3, r3, r1
 8004a96:	617b      	str	r3, [r7, #20]
 8004a98:	f04f 0200 	mov.w	r2, #0
 8004a9c:	f04f 0300 	mov.w	r3, #0
 8004aa0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004aa4:	4659      	mov	r1, fp
 8004aa6:	018b      	lsls	r3, r1, #6
 8004aa8:	4651      	mov	r1, sl
 8004aaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004aae:	4651      	mov	r1, sl
 8004ab0:	018a      	lsls	r2, r1, #6
 8004ab2:	4651      	mov	r1, sl
 8004ab4:	ebb2 0801 	subs.w	r8, r2, r1
 8004ab8:	4659      	mov	r1, fp
 8004aba:	eb63 0901 	sbc.w	r9, r3, r1
 8004abe:	f04f 0200 	mov.w	r2, #0
 8004ac2:	f04f 0300 	mov.w	r3, #0
 8004ac6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004aca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ace:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ad2:	4690      	mov	r8, r2
 8004ad4:	4699      	mov	r9, r3
 8004ad6:	4623      	mov	r3, r4
 8004ad8:	eb18 0303 	adds.w	r3, r8, r3
 8004adc:	60bb      	str	r3, [r7, #8]
 8004ade:	462b      	mov	r3, r5
 8004ae0:	eb49 0303 	adc.w	r3, r9, r3
 8004ae4:	60fb      	str	r3, [r7, #12]
 8004ae6:	f04f 0200 	mov.w	r2, #0
 8004aea:	f04f 0300 	mov.w	r3, #0
 8004aee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004af2:	4629      	mov	r1, r5
 8004af4:	024b      	lsls	r3, r1, #9
 8004af6:	4621      	mov	r1, r4
 8004af8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004afc:	4621      	mov	r1, r4
 8004afe:	024a      	lsls	r2, r1, #9
 8004b00:	4610      	mov	r0, r2
 8004b02:	4619      	mov	r1, r3
 8004b04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b06:	2200      	movs	r2, #0
 8004b08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b10:	f7fb fb5a 	bl	80001c8 <__aeabi_uldivmod>
 8004b14:	4602      	mov	r2, r0
 8004b16:	460b      	mov	r3, r1
 8004b18:	4613      	mov	r3, r2
 8004b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b1c:	e058      	b.n	8004bd0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b1e:	4b38      	ldr	r3, [pc, #224]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	099b      	lsrs	r3, r3, #6
 8004b24:	2200      	movs	r2, #0
 8004b26:	4618      	mov	r0, r3
 8004b28:	4611      	mov	r1, r2
 8004b2a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b2e:	623b      	str	r3, [r7, #32]
 8004b30:	2300      	movs	r3, #0
 8004b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b38:	4642      	mov	r2, r8
 8004b3a:	464b      	mov	r3, r9
 8004b3c:	f04f 0000 	mov.w	r0, #0
 8004b40:	f04f 0100 	mov.w	r1, #0
 8004b44:	0159      	lsls	r1, r3, #5
 8004b46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b4a:	0150      	lsls	r0, r2, #5
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	460b      	mov	r3, r1
 8004b50:	4641      	mov	r1, r8
 8004b52:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b56:	4649      	mov	r1, r9
 8004b58:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b5c:	f04f 0200 	mov.w	r2, #0
 8004b60:	f04f 0300 	mov.w	r3, #0
 8004b64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b70:	ebb2 040a 	subs.w	r4, r2, sl
 8004b74:	eb63 050b 	sbc.w	r5, r3, fp
 8004b78:	f04f 0200 	mov.w	r2, #0
 8004b7c:	f04f 0300 	mov.w	r3, #0
 8004b80:	00eb      	lsls	r3, r5, #3
 8004b82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b86:	00e2      	lsls	r2, r4, #3
 8004b88:	4614      	mov	r4, r2
 8004b8a:	461d      	mov	r5, r3
 8004b8c:	4643      	mov	r3, r8
 8004b8e:	18e3      	adds	r3, r4, r3
 8004b90:	603b      	str	r3, [r7, #0]
 8004b92:	464b      	mov	r3, r9
 8004b94:	eb45 0303 	adc.w	r3, r5, r3
 8004b98:	607b      	str	r3, [r7, #4]
 8004b9a:	f04f 0200 	mov.w	r2, #0
 8004b9e:	f04f 0300 	mov.w	r3, #0
 8004ba2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ba6:	4629      	mov	r1, r5
 8004ba8:	028b      	lsls	r3, r1, #10
 8004baa:	4621      	mov	r1, r4
 8004bac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bb0:	4621      	mov	r1, r4
 8004bb2:	028a      	lsls	r2, r1, #10
 8004bb4:	4610      	mov	r0, r2
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bba:	2200      	movs	r2, #0
 8004bbc:	61bb      	str	r3, [r7, #24]
 8004bbe:	61fa      	str	r2, [r7, #28]
 8004bc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bc4:	f7fb fb00 	bl	80001c8 <__aeabi_uldivmod>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	460b      	mov	r3, r1
 8004bcc:	4613      	mov	r3, r2
 8004bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	0c1b      	lsrs	r3, r3, #16
 8004bd6:	f003 0303 	and.w	r3, r3, #3
 8004bda:	3301      	adds	r3, #1
 8004bdc:	005b      	lsls	r3, r3, #1
 8004bde:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004be0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004be2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004be8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bea:	e002      	b.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bec:	4b05      	ldr	r3, [pc, #20]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3750      	adds	r7, #80	@ 0x50
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bfe:	bf00      	nop
 8004c00:	40023800 	.word	0x40023800
 8004c04:	00f42400 	.word	0x00f42400
 8004c08:	007a1200 	.word	0x007a1200

08004c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c10:	4b03      	ldr	r3, [pc, #12]	@ (8004c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c12:	681b      	ldr	r3, [r3, #0]
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	20000000 	.word	0x20000000

08004c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c28:	f7ff fff0 	bl	8004c0c <HAL_RCC_GetHCLKFreq>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	4b05      	ldr	r3, [pc, #20]	@ (8004c44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	0a9b      	lsrs	r3, r3, #10
 8004c34:	f003 0307 	and.w	r3, r3, #7
 8004c38:	4903      	ldr	r1, [pc, #12]	@ (8004c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c3a:	5ccb      	ldrb	r3, [r1, r3]
 8004c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	40023800 	.word	0x40023800
 8004c48:	08009b9c 	.word	0x08009b9c

08004c4c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b086      	sub	sp, #24
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c54:	2300      	movs	r3, #0
 8004c56:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d105      	bne.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d035      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c74:	4b62      	ldr	r3, [pc, #392]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004c76:	2200      	movs	r2, #0
 8004c78:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c7a:	f7fc f939 	bl	8000ef0 <HAL_GetTick>
 8004c7e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c80:	e008      	b.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c82:	f7fc f935 	bl	8000ef0 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d901      	bls.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e0b0      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c94:	4b5b      	ldr	r3, [pc, #364]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d1f0      	bne.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	019a      	lsls	r2, r3, #6
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	071b      	lsls	r3, r3, #28
 8004cac:	4955      	ldr	r1, [pc, #340]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004cb4:	4b52      	ldr	r3, [pc, #328]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004cba:	f7fc f919 	bl	8000ef0 <HAL_GetTick>
 8004cbe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004cc0:	e008      	b.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004cc2:	f7fc f915 	bl	8000ef0 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d901      	bls.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e090      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004cd4:	4b4b      	ldr	r3, [pc, #300]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d0f0      	beq.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0302 	and.w	r3, r3, #2
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 8083 	beq.w	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cee:	2300      	movs	r3, #0
 8004cf0:	60fb      	str	r3, [r7, #12]
 8004cf2:	4b44      	ldr	r3, [pc, #272]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf6:	4a43      	ldr	r2, [pc, #268]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cfe:	4b41      	ldr	r3, [pc, #260]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d0a:	4b3f      	ldr	r3, [pc, #252]	@ (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a3e      	ldr	r2, [pc, #248]	@ (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d14:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d16:	f7fc f8eb 	bl	8000ef0 <HAL_GetTick>
 8004d1a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d1c:	e008      	b.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d1e:	f7fc f8e7 	bl	8000ef0 <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d901      	bls.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	e062      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d30:	4b35      	ldr	r3, [pc, #212]	@ (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d0f0      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d3c:	4b31      	ldr	r3, [pc, #196]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d44:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d02f      	beq.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d54:	693a      	ldr	r2, [r7, #16]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d028      	beq.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d62:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d64:	4b29      	ldr	r3, [pc, #164]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004d66:	2201      	movs	r2, #1
 8004d68:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d6a:	4b28      	ldr	r3, [pc, #160]	@ (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004d70:	4a24      	ldr	r2, [pc, #144]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d76:	4b23      	ldr	r3, [pc, #140]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d114      	bne.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004d82:	f7fc f8b5 	bl	8000ef0 <HAL_GetTick>
 8004d86:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d88:	e00a      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d8a:	f7fc f8b1 	bl	8000ef0 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d901      	bls.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e02a      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004da0:	4b18      	ldr	r3, [pc, #96]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004da2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d0ee      	beq.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004db4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004db8:	d10d      	bne.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004dba:	4b12      	ldr	r3, [pc, #72]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004dca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dce:	490d      	ldr	r1, [pc, #52]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	608b      	str	r3, [r1, #8]
 8004dd4:	e005      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	4a0a      	ldr	r2, [pc, #40]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ddc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004de0:	6093      	str	r3, [r2, #8]
 8004de2:	4b08      	ldr	r3, [pc, #32]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004de4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dee:	4905      	ldr	r1, [pc, #20]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004df0:	4313      	orrs	r3, r2
 8004df2:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004df4:	2300      	movs	r3, #0
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3718      	adds	r7, #24
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	42470068 	.word	0x42470068
 8004e04:	40023800 	.word	0x40023800
 8004e08:	40007000 	.word	0x40007000
 8004e0c:	42470e40 	.word	0x42470e40

08004e10 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b087      	sub	sp, #28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004e20:	2300      	movs	r3, #0
 8004e22:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004e24:	2300      	movs	r3, #0
 8004e26:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d13f      	bne.n	8004eae <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004e2e:	4b24      	ldr	r3, [pc, #144]	@ (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e36:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d006      	beq.n	8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e44:	d12f      	bne.n	8004ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004e46:	4b1f      	ldr	r3, [pc, #124]	@ (8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004e48:	617b      	str	r3, [r7, #20]
          break;
 8004e4a:	e02f      	b.n	8004eac <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004e4c:	4b1c      	ldr	r3, [pc, #112]	@ (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e58:	d108      	bne.n	8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004e5a:	4b19      	ldr	r3, [pc, #100]	@ (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e62:	4a19      	ldr	r2, [pc, #100]	@ (8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e68:	613b      	str	r3, [r7, #16]
 8004e6a:	e007      	b.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004e6c:	4b14      	ldr	r3, [pc, #80]	@ (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e74:	4a15      	ldr	r2, [pc, #84]	@ (8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e7a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004e7c:	4b10      	ldr	r3, [pc, #64]	@ (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e82:	099b      	lsrs	r3, r3, #6
 8004e84:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	fb02 f303 	mul.w	r3, r2, r3
 8004e8e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004e90:	4b0b      	ldr	r3, [pc, #44]	@ (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e96:	0f1b      	lsrs	r3, r3, #28
 8004e98:	f003 0307 	and.w	r3, r3, #7
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea2:	617b      	str	r3, [r7, #20]
          break;
 8004ea4:	e002      	b.n	8004eac <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	617b      	str	r3, [r7, #20]
          break;
 8004eaa:	bf00      	nop
        }
      }
      break;
 8004eac:	e000      	b.n	8004eb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004eae:	bf00      	nop
    }
  }
  return frequency;
 8004eb0:	697b      	ldr	r3, [r7, #20]
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	371c      	adds	r7, #28
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	40023800 	.word	0x40023800
 8004ec4:	00bb8000 	.word	0x00bb8000
 8004ec8:	007a1200 	.word	0x007a1200
 8004ecc:	00f42400 	.word	0x00f42400

08004ed0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b082      	sub	sp, #8
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d101      	bne.n	8004ee2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e041      	b.n	8004f66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d106      	bne.n	8004efc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f7fb fe80 	bl	8000bfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2202      	movs	r2, #2
 8004f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	3304      	adds	r3, #4
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	4610      	mov	r0, r2
 8004f10:	f000 fc3e 	bl	8005790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b082      	sub	sp, #8
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d101      	bne.n	8004f80 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e041      	b.n	8005004 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d106      	bne.n	8004f9a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 f839 	bl	800500c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2202      	movs	r2, #2
 8004f9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	3304      	adds	r3, #4
 8004faa:	4619      	mov	r1, r3
 8004fac:	4610      	mov	r0, r2
 8004fae:	f000 fbef 	bl	8005790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005002:	2300      	movs	r3, #0
}
 8005004:	4618      	mov	r0, r3
 8005006:	3708      	adds	r7, #8
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}

0800500c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005014:	bf00      	nop
 8005016:	370c      	adds	r7, #12
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800502a:	2300      	movs	r3, #0
 800502c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d109      	bne.n	8005048 <HAL_TIM_PWM_Start_IT+0x28>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800503a:	b2db      	uxtb	r3, r3
 800503c:	2b01      	cmp	r3, #1
 800503e:	bf14      	ite	ne
 8005040:	2301      	movne	r3, #1
 8005042:	2300      	moveq	r3, #0
 8005044:	b2db      	uxtb	r3, r3
 8005046:	e022      	b.n	800508e <HAL_TIM_PWM_Start_IT+0x6e>
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	2b04      	cmp	r3, #4
 800504c:	d109      	bne.n	8005062 <HAL_TIM_PWM_Start_IT+0x42>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005054:	b2db      	uxtb	r3, r3
 8005056:	2b01      	cmp	r3, #1
 8005058:	bf14      	ite	ne
 800505a:	2301      	movne	r3, #1
 800505c:	2300      	moveq	r3, #0
 800505e:	b2db      	uxtb	r3, r3
 8005060:	e015      	b.n	800508e <HAL_TIM_PWM_Start_IT+0x6e>
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	2b08      	cmp	r3, #8
 8005066:	d109      	bne.n	800507c <HAL_TIM_PWM_Start_IT+0x5c>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800506e:	b2db      	uxtb	r3, r3
 8005070:	2b01      	cmp	r3, #1
 8005072:	bf14      	ite	ne
 8005074:	2301      	movne	r3, #1
 8005076:	2300      	moveq	r3, #0
 8005078:	b2db      	uxtb	r3, r3
 800507a:	e008      	b.n	800508e <HAL_TIM_PWM_Start_IT+0x6e>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005082:	b2db      	uxtb	r3, r3
 8005084:	2b01      	cmp	r3, #1
 8005086:	bf14      	ite	ne
 8005088:	2301      	movne	r3, #1
 800508a:	2300      	moveq	r3, #0
 800508c:	b2db      	uxtb	r3, r3
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e0c7      	b.n	8005226 <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d104      	bne.n	80050a6 <HAL_TIM_PWM_Start_IT+0x86>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2202      	movs	r2, #2
 80050a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050a4:	e013      	b.n	80050ce <HAL_TIM_PWM_Start_IT+0xae>
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	2b04      	cmp	r3, #4
 80050aa:	d104      	bne.n	80050b6 <HAL_TIM_PWM_Start_IT+0x96>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2202      	movs	r2, #2
 80050b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050b4:	e00b      	b.n	80050ce <HAL_TIM_PWM_Start_IT+0xae>
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	2b08      	cmp	r3, #8
 80050ba:	d104      	bne.n	80050c6 <HAL_TIM_PWM_Start_IT+0xa6>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2202      	movs	r2, #2
 80050c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050c4:	e003      	b.n	80050ce <HAL_TIM_PWM_Start_IT+0xae>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2202      	movs	r2, #2
 80050ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	2b0c      	cmp	r3, #12
 80050d2:	d841      	bhi.n	8005158 <HAL_TIM_PWM_Start_IT+0x138>
 80050d4:	a201      	add	r2, pc, #4	@ (adr r2, 80050dc <HAL_TIM_PWM_Start_IT+0xbc>)
 80050d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050da:	bf00      	nop
 80050dc:	08005111 	.word	0x08005111
 80050e0:	08005159 	.word	0x08005159
 80050e4:	08005159 	.word	0x08005159
 80050e8:	08005159 	.word	0x08005159
 80050ec:	08005123 	.word	0x08005123
 80050f0:	08005159 	.word	0x08005159
 80050f4:	08005159 	.word	0x08005159
 80050f8:	08005159 	.word	0x08005159
 80050fc:	08005135 	.word	0x08005135
 8005100:	08005159 	.word	0x08005159
 8005104:	08005159 	.word	0x08005159
 8005108:	08005159 	.word	0x08005159
 800510c:	08005147 	.word	0x08005147
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68da      	ldr	r2, [r3, #12]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f042 0202 	orr.w	r2, r2, #2
 800511e:	60da      	str	r2, [r3, #12]
      break;
 8005120:	e01d      	b.n	800515e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68da      	ldr	r2, [r3, #12]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f042 0204 	orr.w	r2, r2, #4
 8005130:	60da      	str	r2, [r3, #12]
      break;
 8005132:	e014      	b.n	800515e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68da      	ldr	r2, [r3, #12]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f042 0208 	orr.w	r2, r2, #8
 8005142:	60da      	str	r2, [r3, #12]
      break;
 8005144:	e00b      	b.n	800515e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68da      	ldr	r2, [r3, #12]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f042 0210 	orr.w	r2, r2, #16
 8005154:	60da      	str	r2, [r3, #12]
      break;
 8005156:	e002      	b.n	800515e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	73fb      	strb	r3, [r7, #15]
      break;
 800515c:	bf00      	nop
  }

  if (status == HAL_OK)
 800515e:	7bfb      	ldrb	r3, [r7, #15]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d15f      	bne.n	8005224 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2201      	movs	r2, #1
 800516a:	6839      	ldr	r1, [r7, #0]
 800516c:	4618      	mov	r0, r3
 800516e:	f000 fe05 	bl	8005d7c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a2e      	ldr	r2, [pc, #184]	@ (8005230 <HAL_TIM_PWM_Start_IT+0x210>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d004      	beq.n	8005186 <HAL_TIM_PWM_Start_IT+0x166>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a2c      	ldr	r2, [pc, #176]	@ (8005234 <HAL_TIM_PWM_Start_IT+0x214>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d101      	bne.n	800518a <HAL_TIM_PWM_Start_IT+0x16a>
 8005186:	2301      	movs	r3, #1
 8005188:	e000      	b.n	800518c <HAL_TIM_PWM_Start_IT+0x16c>
 800518a:	2300      	movs	r3, #0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d007      	beq.n	80051a0 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800519e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a22      	ldr	r2, [pc, #136]	@ (8005230 <HAL_TIM_PWM_Start_IT+0x210>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d022      	beq.n	80051f0 <HAL_TIM_PWM_Start_IT+0x1d0>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051b2:	d01d      	beq.n	80051f0 <HAL_TIM_PWM_Start_IT+0x1d0>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a1f      	ldr	r2, [pc, #124]	@ (8005238 <HAL_TIM_PWM_Start_IT+0x218>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d018      	beq.n	80051f0 <HAL_TIM_PWM_Start_IT+0x1d0>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a1e      	ldr	r2, [pc, #120]	@ (800523c <HAL_TIM_PWM_Start_IT+0x21c>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d013      	beq.n	80051f0 <HAL_TIM_PWM_Start_IT+0x1d0>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a1c      	ldr	r2, [pc, #112]	@ (8005240 <HAL_TIM_PWM_Start_IT+0x220>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d00e      	beq.n	80051f0 <HAL_TIM_PWM_Start_IT+0x1d0>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a17      	ldr	r2, [pc, #92]	@ (8005234 <HAL_TIM_PWM_Start_IT+0x214>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d009      	beq.n	80051f0 <HAL_TIM_PWM_Start_IT+0x1d0>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a18      	ldr	r2, [pc, #96]	@ (8005244 <HAL_TIM_PWM_Start_IT+0x224>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d004      	beq.n	80051f0 <HAL_TIM_PWM_Start_IT+0x1d0>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a17      	ldr	r2, [pc, #92]	@ (8005248 <HAL_TIM_PWM_Start_IT+0x228>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d111      	bne.n	8005214 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f003 0307 	and.w	r3, r3, #7
 80051fa:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	2b06      	cmp	r3, #6
 8005200:	d010      	beq.n	8005224 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f042 0201 	orr.w	r2, r2, #1
 8005210:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005212:	e007      	b.n	8005224 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f042 0201 	orr.w	r2, r2, #1
 8005222:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005224:	7bfb      	ldrb	r3, [r7, #15]
}
 8005226:	4618      	mov	r0, r3
 8005228:	3710      	adds	r7, #16
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	40010000 	.word	0x40010000
 8005234:	40010400 	.word	0x40010400
 8005238:	40000400 	.word	0x40000400
 800523c:	40000800 	.word	0x40000800
 8005240:	40000c00 	.word	0x40000c00
 8005244:	40014000 	.word	0x40014000
 8005248:	40001800 	.word	0x40001800

0800524c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	691b      	ldr	r3, [r3, #16]
 8005262:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	f003 0302 	and.w	r3, r3, #2
 800526a:	2b00      	cmp	r3, #0
 800526c:	d020      	beq.n	80052b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	2b00      	cmp	r3, #0
 8005276:	d01b      	beq.n	80052b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f06f 0202 	mvn.w	r2, #2
 8005280:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2201      	movs	r2, #1
 8005286:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	f003 0303 	and.w	r3, r3, #3
 8005292:	2b00      	cmp	r3, #0
 8005294:	d003      	beq.n	800529e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 fa65 	bl	8005766 <HAL_TIM_IC_CaptureCallback>
 800529c:	e005      	b.n	80052aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f000 fa57 	bl	8005752 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f7fb fb9b 	bl	80009e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	f003 0304 	and.w	r3, r3, #4
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d020      	beq.n	80052fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f003 0304 	and.w	r3, r3, #4
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d01b      	beq.n	80052fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f06f 0204 	mvn.w	r2, #4
 80052cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2202      	movs	r2, #2
 80052d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	699b      	ldr	r3, [r3, #24]
 80052da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d003      	beq.n	80052ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 fa3f 	bl	8005766 <HAL_TIM_IC_CaptureCallback>
 80052e8:	e005      	b.n	80052f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 fa31 	bl	8005752 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f7fb fb75 	bl	80009e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	f003 0308 	and.w	r3, r3, #8
 8005302:	2b00      	cmp	r3, #0
 8005304:	d020      	beq.n	8005348 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f003 0308 	and.w	r3, r3, #8
 800530c:	2b00      	cmp	r3, #0
 800530e:	d01b      	beq.n	8005348 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f06f 0208 	mvn.w	r2, #8
 8005318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2204      	movs	r2, #4
 800531e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	69db      	ldr	r3, [r3, #28]
 8005326:	f003 0303 	and.w	r3, r3, #3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d003      	beq.n	8005336 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 fa19 	bl	8005766 <HAL_TIM_IC_CaptureCallback>
 8005334:	e005      	b.n	8005342 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 fa0b 	bl	8005752 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f7fb fb4f 	bl	80009e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	f003 0310 	and.w	r3, r3, #16
 800534e:	2b00      	cmp	r3, #0
 8005350:	d020      	beq.n	8005394 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	f003 0310 	and.w	r3, r3, #16
 8005358:	2b00      	cmp	r3, #0
 800535a:	d01b      	beq.n	8005394 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f06f 0210 	mvn.w	r2, #16
 8005364:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2208      	movs	r2, #8
 800536a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	69db      	ldr	r3, [r3, #28]
 8005372:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005376:	2b00      	cmp	r3, #0
 8005378:	d003      	beq.n	8005382 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 f9f3 	bl	8005766 <HAL_TIM_IC_CaptureCallback>
 8005380:	e005      	b.n	800538e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f000 f9e5 	bl	8005752 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f7fb fb29 	bl	80009e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	f003 0301 	and.w	r3, r3, #1
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00c      	beq.n	80053b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f003 0301 	and.w	r3, r3, #1
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d007      	beq.n	80053b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f06f 0201 	mvn.w	r2, #1
 80053b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 f9c3 	bl	800573e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d00c      	beq.n	80053dc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d007      	beq.n	80053dc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80053d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 fd7c 	bl	8005ed4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00c      	beq.n	8005400 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d007      	beq.n	8005400 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80053f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 f9bd 	bl	800577a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	f003 0320 	and.w	r3, r3, #32
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00c      	beq.n	8005424 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f003 0320 	and.w	r3, r3, #32
 8005410:	2b00      	cmp	r3, #0
 8005412:	d007      	beq.n	8005424 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f06f 0220 	mvn.w	r2, #32
 800541c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 fd4e 	bl	8005ec0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005424:	bf00      	nop
 8005426:	3710      	adds	r7, #16
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}

0800542c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b086      	sub	sp, #24
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005438:	2300      	movs	r3, #0
 800543a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005442:	2b01      	cmp	r3, #1
 8005444:	d101      	bne.n	800544a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005446:	2302      	movs	r3, #2
 8005448:	e0ae      	b.n	80055a8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2201      	movs	r2, #1
 800544e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2b0c      	cmp	r3, #12
 8005456:	f200 809f 	bhi.w	8005598 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800545a:	a201      	add	r2, pc, #4	@ (adr r2, 8005460 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800545c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005460:	08005495 	.word	0x08005495
 8005464:	08005599 	.word	0x08005599
 8005468:	08005599 	.word	0x08005599
 800546c:	08005599 	.word	0x08005599
 8005470:	080054d5 	.word	0x080054d5
 8005474:	08005599 	.word	0x08005599
 8005478:	08005599 	.word	0x08005599
 800547c:	08005599 	.word	0x08005599
 8005480:	08005517 	.word	0x08005517
 8005484:	08005599 	.word	0x08005599
 8005488:	08005599 	.word	0x08005599
 800548c:	08005599 	.word	0x08005599
 8005490:	08005557 	.word	0x08005557
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	68b9      	ldr	r1, [r7, #8]
 800549a:	4618      	mov	r0, r3
 800549c:	f000 fa24 	bl	80058e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	699a      	ldr	r2, [r3, #24]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f042 0208 	orr.w	r2, r2, #8
 80054ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	699a      	ldr	r2, [r3, #24]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f022 0204 	bic.w	r2, r2, #4
 80054be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	6999      	ldr	r1, [r3, #24]
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	691a      	ldr	r2, [r3, #16]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	430a      	orrs	r2, r1
 80054d0:	619a      	str	r2, [r3, #24]
      break;
 80054d2:	e064      	b.n	800559e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68b9      	ldr	r1, [r7, #8]
 80054da:	4618      	mov	r0, r3
 80054dc:	f000 fa74 	bl	80059c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	699a      	ldr	r2, [r3, #24]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	699a      	ldr	r2, [r3, #24]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6999      	ldr	r1, [r3, #24]
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	021a      	lsls	r2, r3, #8
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	430a      	orrs	r2, r1
 8005512:	619a      	str	r2, [r3, #24]
      break;
 8005514:	e043      	b.n	800559e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68b9      	ldr	r1, [r7, #8]
 800551c:	4618      	mov	r0, r3
 800551e:	f000 fac9 	bl	8005ab4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	69da      	ldr	r2, [r3, #28]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f042 0208 	orr.w	r2, r2, #8
 8005530:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	69da      	ldr	r2, [r3, #28]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f022 0204 	bic.w	r2, r2, #4
 8005540:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	69d9      	ldr	r1, [r3, #28]
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	691a      	ldr	r2, [r3, #16]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	430a      	orrs	r2, r1
 8005552:	61da      	str	r2, [r3, #28]
      break;
 8005554:	e023      	b.n	800559e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68b9      	ldr	r1, [r7, #8]
 800555c:	4618      	mov	r0, r3
 800555e:	f000 fb1d 	bl	8005b9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	69da      	ldr	r2, [r3, #28]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005570:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	69da      	ldr	r2, [r3, #28]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005580:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	69d9      	ldr	r1, [r3, #28]
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	021a      	lsls	r2, r3, #8
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	430a      	orrs	r2, r1
 8005594:	61da      	str	r2, [r3, #28]
      break;
 8005596:	e002      	b.n	800559e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	75fb      	strb	r3, [r7, #23]
      break;
 800559c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80055a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3718      	adds	r7, #24
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
 80055b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055ba:	2300      	movs	r3, #0
 80055bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d101      	bne.n	80055cc <HAL_TIM_ConfigClockSource+0x1c>
 80055c8:	2302      	movs	r3, #2
 80055ca:	e0b4      	b.n	8005736 <HAL_TIM_ConfigClockSource+0x186>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2202      	movs	r2, #2
 80055d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80055ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005604:	d03e      	beq.n	8005684 <HAL_TIM_ConfigClockSource+0xd4>
 8005606:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800560a:	f200 8087 	bhi.w	800571c <HAL_TIM_ConfigClockSource+0x16c>
 800560e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005612:	f000 8086 	beq.w	8005722 <HAL_TIM_ConfigClockSource+0x172>
 8005616:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800561a:	d87f      	bhi.n	800571c <HAL_TIM_ConfigClockSource+0x16c>
 800561c:	2b70      	cmp	r3, #112	@ 0x70
 800561e:	d01a      	beq.n	8005656 <HAL_TIM_ConfigClockSource+0xa6>
 8005620:	2b70      	cmp	r3, #112	@ 0x70
 8005622:	d87b      	bhi.n	800571c <HAL_TIM_ConfigClockSource+0x16c>
 8005624:	2b60      	cmp	r3, #96	@ 0x60
 8005626:	d050      	beq.n	80056ca <HAL_TIM_ConfigClockSource+0x11a>
 8005628:	2b60      	cmp	r3, #96	@ 0x60
 800562a:	d877      	bhi.n	800571c <HAL_TIM_ConfigClockSource+0x16c>
 800562c:	2b50      	cmp	r3, #80	@ 0x50
 800562e:	d03c      	beq.n	80056aa <HAL_TIM_ConfigClockSource+0xfa>
 8005630:	2b50      	cmp	r3, #80	@ 0x50
 8005632:	d873      	bhi.n	800571c <HAL_TIM_ConfigClockSource+0x16c>
 8005634:	2b40      	cmp	r3, #64	@ 0x40
 8005636:	d058      	beq.n	80056ea <HAL_TIM_ConfigClockSource+0x13a>
 8005638:	2b40      	cmp	r3, #64	@ 0x40
 800563a:	d86f      	bhi.n	800571c <HAL_TIM_ConfigClockSource+0x16c>
 800563c:	2b30      	cmp	r3, #48	@ 0x30
 800563e:	d064      	beq.n	800570a <HAL_TIM_ConfigClockSource+0x15a>
 8005640:	2b30      	cmp	r3, #48	@ 0x30
 8005642:	d86b      	bhi.n	800571c <HAL_TIM_ConfigClockSource+0x16c>
 8005644:	2b20      	cmp	r3, #32
 8005646:	d060      	beq.n	800570a <HAL_TIM_ConfigClockSource+0x15a>
 8005648:	2b20      	cmp	r3, #32
 800564a:	d867      	bhi.n	800571c <HAL_TIM_ConfigClockSource+0x16c>
 800564c:	2b00      	cmp	r3, #0
 800564e:	d05c      	beq.n	800570a <HAL_TIM_ConfigClockSource+0x15a>
 8005650:	2b10      	cmp	r3, #16
 8005652:	d05a      	beq.n	800570a <HAL_TIM_ConfigClockSource+0x15a>
 8005654:	e062      	b.n	800571c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005666:	f000 fb69 	bl	8005d3c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005678:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68ba      	ldr	r2, [r7, #8]
 8005680:	609a      	str	r2, [r3, #8]
      break;
 8005682:	e04f      	b.n	8005724 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005694:	f000 fb52 	bl	8005d3c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	689a      	ldr	r2, [r3, #8]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80056a6:	609a      	str	r2, [r3, #8]
      break;
 80056a8:	e03c      	b.n	8005724 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056b6:	461a      	mov	r2, r3
 80056b8:	f000 fac6 	bl	8005c48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2150      	movs	r1, #80	@ 0x50
 80056c2:	4618      	mov	r0, r3
 80056c4:	f000 fb1f 	bl	8005d06 <TIM_ITRx_SetConfig>
      break;
 80056c8:	e02c      	b.n	8005724 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80056d6:	461a      	mov	r2, r3
 80056d8:	f000 fae5 	bl	8005ca6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2160      	movs	r1, #96	@ 0x60
 80056e2:	4618      	mov	r0, r3
 80056e4:	f000 fb0f 	bl	8005d06 <TIM_ITRx_SetConfig>
      break;
 80056e8:	e01c      	b.n	8005724 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056f6:	461a      	mov	r2, r3
 80056f8:	f000 faa6 	bl	8005c48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2140      	movs	r1, #64	@ 0x40
 8005702:	4618      	mov	r0, r3
 8005704:	f000 faff 	bl	8005d06 <TIM_ITRx_SetConfig>
      break;
 8005708:	e00c      	b.n	8005724 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4619      	mov	r1, r3
 8005714:	4610      	mov	r0, r2
 8005716:	f000 faf6 	bl	8005d06 <TIM_ITRx_SetConfig>
      break;
 800571a:	e003      	b.n	8005724 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	73fb      	strb	r3, [r7, #15]
      break;
 8005720:	e000      	b.n	8005724 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005722:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005734:	7bfb      	ldrb	r3, [r7, #15]
}
 8005736:	4618      	mov	r0, r3
 8005738:	3710      	adds	r7, #16
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}

0800573e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800573e:	b480      	push	{r7}
 8005740:	b083      	sub	sp, #12
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005746:	bf00      	nop
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr

08005752 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005752:	b480      	push	{r7}
 8005754:	b083      	sub	sp, #12
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800575a:	bf00      	nop
 800575c:	370c      	adds	r7, #12
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr

08005766 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005766:	b480      	push	{r7}
 8005768:	b083      	sub	sp, #12
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800576e:	bf00      	nop
 8005770:	370c      	adds	r7, #12
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr

0800577a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800577a:	b480      	push	{r7}
 800577c:	b083      	sub	sp, #12
 800577e:	af00      	add	r7, sp, #0
 8005780:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005782:	bf00      	nop
 8005784:	370c      	adds	r7, #12
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr
	...

08005790 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a46      	ldr	r2, [pc, #280]	@ (80058bc <TIM_Base_SetConfig+0x12c>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d013      	beq.n	80057d0 <TIM_Base_SetConfig+0x40>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057ae:	d00f      	beq.n	80057d0 <TIM_Base_SetConfig+0x40>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4a43      	ldr	r2, [pc, #268]	@ (80058c0 <TIM_Base_SetConfig+0x130>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d00b      	beq.n	80057d0 <TIM_Base_SetConfig+0x40>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a42      	ldr	r2, [pc, #264]	@ (80058c4 <TIM_Base_SetConfig+0x134>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d007      	beq.n	80057d0 <TIM_Base_SetConfig+0x40>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a41      	ldr	r2, [pc, #260]	@ (80058c8 <TIM_Base_SetConfig+0x138>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d003      	beq.n	80057d0 <TIM_Base_SetConfig+0x40>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4a40      	ldr	r2, [pc, #256]	@ (80058cc <TIM_Base_SetConfig+0x13c>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d108      	bne.n	80057e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	4313      	orrs	r3, r2
 80057e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a35      	ldr	r2, [pc, #212]	@ (80058bc <TIM_Base_SetConfig+0x12c>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d02b      	beq.n	8005842 <TIM_Base_SetConfig+0xb2>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057f0:	d027      	beq.n	8005842 <TIM_Base_SetConfig+0xb2>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a32      	ldr	r2, [pc, #200]	@ (80058c0 <TIM_Base_SetConfig+0x130>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d023      	beq.n	8005842 <TIM_Base_SetConfig+0xb2>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a31      	ldr	r2, [pc, #196]	@ (80058c4 <TIM_Base_SetConfig+0x134>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d01f      	beq.n	8005842 <TIM_Base_SetConfig+0xb2>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a30      	ldr	r2, [pc, #192]	@ (80058c8 <TIM_Base_SetConfig+0x138>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d01b      	beq.n	8005842 <TIM_Base_SetConfig+0xb2>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a2f      	ldr	r2, [pc, #188]	@ (80058cc <TIM_Base_SetConfig+0x13c>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d017      	beq.n	8005842 <TIM_Base_SetConfig+0xb2>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a2e      	ldr	r2, [pc, #184]	@ (80058d0 <TIM_Base_SetConfig+0x140>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d013      	beq.n	8005842 <TIM_Base_SetConfig+0xb2>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a2d      	ldr	r2, [pc, #180]	@ (80058d4 <TIM_Base_SetConfig+0x144>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d00f      	beq.n	8005842 <TIM_Base_SetConfig+0xb2>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a2c      	ldr	r2, [pc, #176]	@ (80058d8 <TIM_Base_SetConfig+0x148>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d00b      	beq.n	8005842 <TIM_Base_SetConfig+0xb2>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a2b      	ldr	r2, [pc, #172]	@ (80058dc <TIM_Base_SetConfig+0x14c>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d007      	beq.n	8005842 <TIM_Base_SetConfig+0xb2>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a2a      	ldr	r2, [pc, #168]	@ (80058e0 <TIM_Base_SetConfig+0x150>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d003      	beq.n	8005842 <TIM_Base_SetConfig+0xb2>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a29      	ldr	r2, [pc, #164]	@ (80058e4 <TIM_Base_SetConfig+0x154>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d108      	bne.n	8005854 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005848:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	68fa      	ldr	r2, [r7, #12]
 8005850:	4313      	orrs	r3, r2
 8005852:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	4313      	orrs	r3, r2
 8005860:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	68fa      	ldr	r2, [r7, #12]
 8005866:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	689a      	ldr	r2, [r3, #8]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a10      	ldr	r2, [pc, #64]	@ (80058bc <TIM_Base_SetConfig+0x12c>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d003      	beq.n	8005888 <TIM_Base_SetConfig+0xf8>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a12      	ldr	r2, [pc, #72]	@ (80058cc <TIM_Base_SetConfig+0x13c>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d103      	bne.n	8005890 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	691a      	ldr	r2, [r3, #16]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	f003 0301 	and.w	r3, r3, #1
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d105      	bne.n	80058ae <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	f023 0201 	bic.w	r2, r3, #1
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	611a      	str	r2, [r3, #16]
  }
}
 80058ae:	bf00      	nop
 80058b0:	3714      	adds	r7, #20
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	40010000 	.word	0x40010000
 80058c0:	40000400 	.word	0x40000400
 80058c4:	40000800 	.word	0x40000800
 80058c8:	40000c00 	.word	0x40000c00
 80058cc:	40010400 	.word	0x40010400
 80058d0:	40014000 	.word	0x40014000
 80058d4:	40014400 	.word	0x40014400
 80058d8:	40014800 	.word	0x40014800
 80058dc:	40001800 	.word	0x40001800
 80058e0:	40001c00 	.word	0x40001c00
 80058e4:	40002000 	.word	0x40002000

080058e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b087      	sub	sp, #28
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a1b      	ldr	r3, [r3, #32]
 80058f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a1b      	ldr	r3, [r3, #32]
 80058fc:	f023 0201 	bic.w	r2, r3, #1
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005916:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f023 0303 	bic.w	r3, r3, #3
 800591e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	4313      	orrs	r3, r2
 8005928:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	f023 0302 	bic.w	r3, r3, #2
 8005930:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	697a      	ldr	r2, [r7, #20]
 8005938:	4313      	orrs	r3, r2
 800593a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a20      	ldr	r2, [pc, #128]	@ (80059c0 <TIM_OC1_SetConfig+0xd8>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d003      	beq.n	800594c <TIM_OC1_SetConfig+0x64>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	4a1f      	ldr	r2, [pc, #124]	@ (80059c4 <TIM_OC1_SetConfig+0xdc>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d10c      	bne.n	8005966 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	f023 0308 	bic.w	r3, r3, #8
 8005952:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	697a      	ldr	r2, [r7, #20]
 800595a:	4313      	orrs	r3, r2
 800595c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	f023 0304 	bic.w	r3, r3, #4
 8005964:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a15      	ldr	r2, [pc, #84]	@ (80059c0 <TIM_OC1_SetConfig+0xd8>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d003      	beq.n	8005976 <TIM_OC1_SetConfig+0x8e>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a14      	ldr	r2, [pc, #80]	@ (80059c4 <TIM_OC1_SetConfig+0xdc>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d111      	bne.n	800599a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800597c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005984:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	693a      	ldr	r2, [r7, #16]
 800598c:	4313      	orrs	r3, r2
 800598e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	4313      	orrs	r3, r2
 8005998:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	693a      	ldr	r2, [r7, #16]
 800599e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	68fa      	ldr	r2, [r7, #12]
 80059a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	685a      	ldr	r2, [r3, #4]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	697a      	ldr	r2, [r7, #20]
 80059b2:	621a      	str	r2, [r3, #32]
}
 80059b4:	bf00      	nop
 80059b6:	371c      	adds	r7, #28
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr
 80059c0:	40010000 	.word	0x40010000
 80059c4:	40010400 	.word	0x40010400

080059c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b087      	sub	sp, #28
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a1b      	ldr	r3, [r3, #32]
 80059dc:	f023 0210 	bic.w	r2, r3, #16
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	699b      	ldr	r3, [r3, #24]
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	021b      	lsls	r3, r3, #8
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	f023 0320 	bic.w	r3, r3, #32
 8005a12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	011b      	lsls	r3, r3, #4
 8005a1a:	697a      	ldr	r2, [r7, #20]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a22      	ldr	r2, [pc, #136]	@ (8005aac <TIM_OC2_SetConfig+0xe4>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d003      	beq.n	8005a30 <TIM_OC2_SetConfig+0x68>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a21      	ldr	r2, [pc, #132]	@ (8005ab0 <TIM_OC2_SetConfig+0xe8>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d10d      	bne.n	8005a4c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	011b      	lsls	r3, r3, #4
 8005a3e:	697a      	ldr	r2, [r7, #20]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a4a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a17      	ldr	r2, [pc, #92]	@ (8005aac <TIM_OC2_SetConfig+0xe4>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d003      	beq.n	8005a5c <TIM_OC2_SetConfig+0x94>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a16      	ldr	r2, [pc, #88]	@ (8005ab0 <TIM_OC2_SetConfig+0xe8>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d113      	bne.n	8005a84 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	695b      	ldr	r3, [r3, #20]
 8005a70:	009b      	lsls	r3, r3, #2
 8005a72:	693a      	ldr	r2, [r7, #16]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	699b      	ldr	r3, [r3, #24]
 8005a7c:	009b      	lsls	r3, r3, #2
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	693a      	ldr	r2, [r7, #16]
 8005a88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	697a      	ldr	r2, [r7, #20]
 8005a9c:	621a      	str	r2, [r3, #32]
}
 8005a9e:	bf00      	nop
 8005aa0:	371c      	adds	r7, #28
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	40010000 	.word	0x40010000
 8005ab0:	40010400 	.word	0x40010400

08005ab4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b087      	sub	sp, #28
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a1b      	ldr	r3, [r3, #32]
 8005ac2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6a1b      	ldr	r3, [r3, #32]
 8005ac8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	69db      	ldr	r3, [r3, #28]
 8005ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f023 0303 	bic.w	r3, r3, #3
 8005aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005afc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	021b      	lsls	r3, r3, #8
 8005b04:	697a      	ldr	r2, [r7, #20]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a21      	ldr	r2, [pc, #132]	@ (8005b94 <TIM_OC3_SetConfig+0xe0>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d003      	beq.n	8005b1a <TIM_OC3_SetConfig+0x66>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a20      	ldr	r2, [pc, #128]	@ (8005b98 <TIM_OC3_SetConfig+0xe4>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d10d      	bne.n	8005b36 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	021b      	lsls	r3, r3, #8
 8005b28:	697a      	ldr	r2, [r7, #20]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	4a16      	ldr	r2, [pc, #88]	@ (8005b94 <TIM_OC3_SetConfig+0xe0>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d003      	beq.n	8005b46 <TIM_OC3_SetConfig+0x92>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4a15      	ldr	r2, [pc, #84]	@ (8005b98 <TIM_OC3_SetConfig+0xe4>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d113      	bne.n	8005b6e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	695b      	ldr	r3, [r3, #20]
 8005b5a:	011b      	lsls	r3, r3, #4
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	011b      	lsls	r3, r3, #4
 8005b68:	693a      	ldr	r2, [r7, #16]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	685a      	ldr	r2, [r3, #4]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	697a      	ldr	r2, [r7, #20]
 8005b86:	621a      	str	r2, [r3, #32]
}
 8005b88:	bf00      	nop
 8005b8a:	371c      	adds	r7, #28
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr
 8005b94:	40010000 	.word	0x40010000
 8005b98:	40010400 	.word	0x40010400

08005b9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b087      	sub	sp, #28
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
 8005ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6a1b      	ldr	r3, [r3, #32]
 8005baa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a1b      	ldr	r3, [r3, #32]
 8005bb0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	69db      	ldr	r3, [r3, #28]
 8005bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	021b      	lsls	r3, r3, #8
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005be6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	031b      	lsls	r3, r3, #12
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a12      	ldr	r2, [pc, #72]	@ (8005c40 <TIM_OC4_SetConfig+0xa4>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d003      	beq.n	8005c04 <TIM_OC4_SetConfig+0x68>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a11      	ldr	r2, [pc, #68]	@ (8005c44 <TIM_OC4_SetConfig+0xa8>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d109      	bne.n	8005c18 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	695b      	ldr	r3, [r3, #20]
 8005c10:	019b      	lsls	r3, r3, #6
 8005c12:	697a      	ldr	r2, [r7, #20]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	697a      	ldr	r2, [r7, #20]
 8005c1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	685a      	ldr	r2, [r3, #4]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	693a      	ldr	r2, [r7, #16]
 8005c30:	621a      	str	r2, [r3, #32]
}
 8005c32:	bf00      	nop
 8005c34:	371c      	adds	r7, #28
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
 8005c3e:	bf00      	nop
 8005c40:	40010000 	.word	0x40010000
 8005c44:	40010400 	.word	0x40010400

08005c48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b087      	sub	sp, #28
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	60f8      	str	r0, [r7, #12]
 8005c50:	60b9      	str	r1, [r7, #8]
 8005c52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	6a1b      	ldr	r3, [r3, #32]
 8005c58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	f023 0201 	bic.w	r2, r3, #1
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	011b      	lsls	r3, r3, #4
 8005c78:	693a      	ldr	r2, [r7, #16]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	f023 030a 	bic.w	r3, r3, #10
 8005c84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	621a      	str	r2, [r3, #32]
}
 8005c9a:	bf00      	nop
 8005c9c:	371c      	adds	r7, #28
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr

08005ca6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ca6:	b480      	push	{r7}
 8005ca8:	b087      	sub	sp, #28
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	60f8      	str	r0, [r7, #12]
 8005cae:	60b9      	str	r1, [r7, #8]
 8005cb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6a1b      	ldr	r3, [r3, #32]
 8005cb6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6a1b      	ldr	r3, [r3, #32]
 8005cbc:	f023 0210 	bic.w	r2, r3, #16
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	699b      	ldr	r3, [r3, #24]
 8005cc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005cd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	031b      	lsls	r3, r3, #12
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005ce2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	011b      	lsls	r3, r3, #4
 8005ce8:	697a      	ldr	r2, [r7, #20]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	621a      	str	r2, [r3, #32]
}
 8005cfa:	bf00      	nop
 8005cfc:	371c      	adds	r7, #28
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr

08005d06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b085      	sub	sp, #20
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
 8005d0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	f043 0307 	orr.w	r3, r3, #7
 8005d28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	609a      	str	r2, [r3, #8]
}
 8005d30:	bf00      	nop
 8005d32:	3714      	adds	r7, #20
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b087      	sub	sp, #28
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	607a      	str	r2, [r7, #4]
 8005d48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	021a      	lsls	r2, r3, #8
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	431a      	orrs	r2, r3
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	697a      	ldr	r2, [r7, #20]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	697a      	ldr	r2, [r7, #20]
 8005d6e:	609a      	str	r2, [r3, #8]
}
 8005d70:	bf00      	nop
 8005d72:	371c      	adds	r7, #28
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b087      	sub	sp, #28
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	60b9      	str	r1, [r7, #8]
 8005d86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	f003 031f 	and.w	r3, r3, #31
 8005d8e:	2201      	movs	r2, #1
 8005d90:	fa02 f303 	lsl.w	r3, r2, r3
 8005d94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6a1a      	ldr	r2, [r3, #32]
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	43db      	mvns	r3, r3
 8005d9e:	401a      	ands	r2, r3
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6a1a      	ldr	r2, [r3, #32]
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	f003 031f 	and.w	r3, r3, #31
 8005dae:	6879      	ldr	r1, [r7, #4]
 8005db0:	fa01 f303 	lsl.w	r3, r1, r3
 8005db4:	431a      	orrs	r2, r3
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	621a      	str	r2, [r3, #32]
}
 8005dba:	bf00      	nop
 8005dbc:	371c      	adds	r7, #28
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
	...

08005dc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d101      	bne.n	8005de0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ddc:	2302      	movs	r3, #2
 8005dde:	e05a      	b.n	8005e96 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2202      	movs	r2, #2
 8005dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68fa      	ldr	r2, [r7, #12]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a21      	ldr	r2, [pc, #132]	@ (8005ea4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d022      	beq.n	8005e6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e2c:	d01d      	beq.n	8005e6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a1d      	ldr	r2, [pc, #116]	@ (8005ea8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d018      	beq.n	8005e6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8005eac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d013      	beq.n	8005e6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a1a      	ldr	r2, [pc, #104]	@ (8005eb0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d00e      	beq.n	8005e6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a18      	ldr	r2, [pc, #96]	@ (8005eb4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d009      	beq.n	8005e6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a17      	ldr	r2, [pc, #92]	@ (8005eb8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d004      	beq.n	8005e6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a15      	ldr	r2, [pc, #84]	@ (8005ebc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d10c      	bne.n	8005e84 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	68ba      	ldr	r2, [r7, #8]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68ba      	ldr	r2, [r7, #8]
 8005e82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2201      	movs	r2, #1
 8005e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3714      	adds	r7, #20
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	40010000 	.word	0x40010000
 8005ea8:	40000400 	.word	0x40000400
 8005eac:	40000800 	.word	0x40000800
 8005eb0:	40000c00 	.word	0x40000c00
 8005eb4:	40010400 	.word	0x40010400
 8005eb8:	40014000 	.word	0x40014000
 8005ebc:	40001800 	.word	0x40001800

08005ec0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005ee8:	b084      	sub	sp, #16
 8005eea:	b580      	push	{r7, lr}
 8005eec:	b084      	sub	sp, #16
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
 8005ef2:	f107 001c 	add.w	r0, r7, #28
 8005ef6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005efa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d123      	bne.n	8005f4a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f06:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005f16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005f2a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d105      	bne.n	8005f3e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f9dc 	bl	80062fc <USB_CoreReset>
 8005f44:	4603      	mov	r3, r0
 8005f46:	73fb      	strb	r3, [r7, #15]
 8005f48:	e01b      	b.n	8005f82 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f000 f9d0 	bl	80062fc <USB_CoreReset>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005f60:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d106      	bne.n	8005f76 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f6c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	639a      	str	r2, [r3, #56]	@ 0x38
 8005f74:	e005      	b.n	8005f82 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f7a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005f82:	7fbb      	ldrb	r3, [r7, #30]
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d10b      	bne.n	8005fa0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	f043 0206 	orr.w	r2, r3, #6
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	f043 0220 	orr.w	r2, r3, #32
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3710      	adds	r7, #16
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fac:	b004      	add	sp, #16
 8005fae:	4770      	bx	lr

08005fb0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f043 0201 	orr.w	r2, r3, #1
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	370c      	adds	r7, #12
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr

08005fd2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005fd2:	b480      	push	{r7}
 8005fd4:	b083      	sub	sp, #12
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	f023 0201 	bic.w	r2, r3, #1
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	370c      	adds	r7, #12
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006000:	2300      	movs	r3, #0
 8006002:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006010:	78fb      	ldrb	r3, [r7, #3]
 8006012:	2b01      	cmp	r3, #1
 8006014:	d115      	bne.n	8006042 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006022:	200a      	movs	r0, #10
 8006024:	f7fa ff70 	bl	8000f08 <HAL_Delay>
      ms += 10U;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	330a      	adds	r3, #10
 800602c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f000 f956 	bl	80062e0 <USB_GetMode>
 8006034:	4603      	mov	r3, r0
 8006036:	2b01      	cmp	r3, #1
 8006038:	d01e      	beq.n	8006078 <USB_SetCurrentMode+0x84>
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2bc7      	cmp	r3, #199	@ 0xc7
 800603e:	d9f0      	bls.n	8006022 <USB_SetCurrentMode+0x2e>
 8006040:	e01a      	b.n	8006078 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006042:	78fb      	ldrb	r3, [r7, #3]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d115      	bne.n	8006074 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006054:	200a      	movs	r0, #10
 8006056:	f7fa ff57 	bl	8000f08 <HAL_Delay>
      ms += 10U;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	330a      	adds	r3, #10
 800605e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 f93d 	bl	80062e0 <USB_GetMode>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d005      	beq.n	8006078 <USB_SetCurrentMode+0x84>
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006070:	d9f0      	bls.n	8006054 <USB_SetCurrentMode+0x60>
 8006072:	e001      	b.n	8006078 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e005      	b.n	8006084 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2bc8      	cmp	r3, #200	@ 0xc8
 800607c:	d101      	bne.n	8006082 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e000      	b.n	8006084 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006082:	2300      	movs	r3, #0
}
 8006084:	4618      	mov	r0, r3
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800608c:	b480      	push	{r7}
 800608e:	b085      	sub	sp, #20
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006096:	2300      	movs	r3, #0
 8006098:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	3301      	adds	r3, #1
 800609e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80060a6:	d901      	bls.n	80060ac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80060a8:	2303      	movs	r3, #3
 80060aa:	e01b      	b.n	80060e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	daf2      	bge.n	800609a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80060b4:	2300      	movs	r3, #0
 80060b6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	019b      	lsls	r3, r3, #6
 80060bc:	f043 0220 	orr.w	r2, r3, #32
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	3301      	adds	r3, #1
 80060c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80060d0:	d901      	bls.n	80060d6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80060d2:	2303      	movs	r3, #3
 80060d4:	e006      	b.n	80060e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	f003 0320 	and.w	r3, r3, #32
 80060de:	2b20      	cmp	r3, #32
 80060e0:	d0f0      	beq.n	80060c4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3714      	adds	r7, #20
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80060f8:	2300      	movs	r3, #0
 80060fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	3301      	adds	r3, #1
 8006100:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006108:	d901      	bls.n	800610e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800610a:	2303      	movs	r3, #3
 800610c:	e018      	b.n	8006140 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	2b00      	cmp	r3, #0
 8006114:	daf2      	bge.n	80060fc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006116:	2300      	movs	r3, #0
 8006118:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2210      	movs	r2, #16
 800611e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	3301      	adds	r3, #1
 8006124:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800612c:	d901      	bls.n	8006132 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	e006      	b.n	8006140 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	f003 0310 	and.w	r3, r3, #16
 800613a:	2b10      	cmp	r3, #16
 800613c:	d0f0      	beq.n	8006120 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3714      	adds	r7, #20
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800614c:	b480      	push	{r7}
 800614e:	b089      	sub	sp, #36	@ 0x24
 8006150:	af00      	add	r7, sp, #0
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	4611      	mov	r1, r2
 8006158:	461a      	mov	r2, r3
 800615a:	460b      	mov	r3, r1
 800615c:	71fb      	strb	r3, [r7, #7]
 800615e:	4613      	mov	r3, r2
 8006160:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800616a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800616e:	2b00      	cmp	r3, #0
 8006170:	d123      	bne.n	80061ba <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006172:	88bb      	ldrh	r3, [r7, #4]
 8006174:	3303      	adds	r3, #3
 8006176:	089b      	lsrs	r3, r3, #2
 8006178:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800617a:	2300      	movs	r3, #0
 800617c:	61bb      	str	r3, [r7, #24]
 800617e:	e018      	b.n	80061b2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006180:	79fb      	ldrb	r3, [r7, #7]
 8006182:	031a      	lsls	r2, r3, #12
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	4413      	add	r3, r2
 8006188:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800618c:	461a      	mov	r2, r3
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006194:	69fb      	ldr	r3, [r7, #28]
 8006196:	3301      	adds	r3, #1
 8006198:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	3301      	adds	r3, #1
 800619e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	3301      	adds	r3, #1
 80061a4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80061a6:	69fb      	ldr	r3, [r7, #28]
 80061a8:	3301      	adds	r3, #1
 80061aa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80061ac:	69bb      	ldr	r3, [r7, #24]
 80061ae:	3301      	adds	r3, #1
 80061b0:	61bb      	str	r3, [r7, #24]
 80061b2:	69ba      	ldr	r2, [r7, #24]
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d3e2      	bcc.n	8006180 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80061ba:	2300      	movs	r3, #0
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3724      	adds	r7, #36	@ 0x24
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr

080061c8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b08b      	sub	sp, #44	@ 0x2c
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	60f8      	str	r0, [r7, #12]
 80061d0:	60b9      	str	r1, [r7, #8]
 80061d2:	4613      	mov	r3, r2
 80061d4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80061de:	88fb      	ldrh	r3, [r7, #6]
 80061e0:	089b      	lsrs	r3, r3, #2
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80061e6:	88fb      	ldrh	r3, [r7, #6]
 80061e8:	f003 0303 	and.w	r3, r3, #3
 80061ec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80061ee:	2300      	movs	r3, #0
 80061f0:	623b      	str	r3, [r7, #32]
 80061f2:	e014      	b.n	800621e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fe:	601a      	str	r2, [r3, #0]
    pDest++;
 8006200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006202:	3301      	adds	r3, #1
 8006204:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006208:	3301      	adds	r3, #1
 800620a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800620c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620e:	3301      	adds	r3, #1
 8006210:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006214:	3301      	adds	r3, #1
 8006216:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006218:	6a3b      	ldr	r3, [r7, #32]
 800621a:	3301      	adds	r3, #1
 800621c:	623b      	str	r3, [r7, #32]
 800621e:	6a3a      	ldr	r2, [r7, #32]
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	429a      	cmp	r2, r3
 8006224:	d3e6      	bcc.n	80061f4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006226:	8bfb      	ldrh	r3, [r7, #30]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d01e      	beq.n	800626a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800622c:	2300      	movs	r3, #0
 800622e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006230:	69bb      	ldr	r3, [r7, #24]
 8006232:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006236:	461a      	mov	r2, r3
 8006238:	f107 0310 	add.w	r3, r7, #16
 800623c:	6812      	ldr	r2, [r2, #0]
 800623e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006240:	693a      	ldr	r2, [r7, #16]
 8006242:	6a3b      	ldr	r3, [r7, #32]
 8006244:	b2db      	uxtb	r3, r3
 8006246:	00db      	lsls	r3, r3, #3
 8006248:	fa22 f303 	lsr.w	r3, r2, r3
 800624c:	b2da      	uxtb	r2, r3
 800624e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006250:	701a      	strb	r2, [r3, #0]
      i++;
 8006252:	6a3b      	ldr	r3, [r7, #32]
 8006254:	3301      	adds	r3, #1
 8006256:	623b      	str	r3, [r7, #32]
      pDest++;
 8006258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625a:	3301      	adds	r3, #1
 800625c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800625e:	8bfb      	ldrh	r3, [r7, #30]
 8006260:	3b01      	subs	r3, #1
 8006262:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006264:	8bfb      	ldrh	r3, [r7, #30]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d1ea      	bne.n	8006240 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800626a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800626c:	4618      	mov	r0, r3
 800626e:	372c      	adds	r7, #44	@ 0x2c
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr

08006278 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006278:	b480      	push	{r7}
 800627a:	b085      	sub	sp, #20
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	695b      	ldr	r3, [r3, #20]
 8006284:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	68fa      	ldr	r2, [r7, #12]
 800628c:	4013      	ands	r3, r2
 800628e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006290:	68fb      	ldr	r3, [r7, #12]
}
 8006292:	4618      	mov	r0, r3
 8006294:	3714      	adds	r7, #20
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr

0800629e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800629e:	b480      	push	{r7}
 80062a0:	b085      	sub	sp, #20
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
 80062a6:	460b      	mov	r3, r1
 80062a8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80062ae:	78fb      	ldrb	r3, [r7, #3]
 80062b0:	015a      	lsls	r2, r3, #5
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	4413      	add	r3, r2
 80062b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80062be:	78fb      	ldrb	r3, [r7, #3]
 80062c0:	015a      	lsls	r2, r3, #5
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	4413      	add	r3, r2
 80062c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	68ba      	ldr	r2, [r7, #8]
 80062ce:	4013      	ands	r3, r2
 80062d0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80062d2:	68bb      	ldr	r3, [r7, #8]
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3714      	adds	r7, #20
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	695b      	ldr	r3, [r3, #20]
 80062ec:	f003 0301 	and.w	r3, r3, #1
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b085      	sub	sp, #20
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006304:	2300      	movs	r3, #0
 8006306:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	3301      	adds	r3, #1
 800630c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006314:	d901      	bls.n	800631a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	e01b      	b.n	8006352 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	2b00      	cmp	r3, #0
 8006320:	daf2      	bge.n	8006308 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006322:	2300      	movs	r3, #0
 8006324:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	691b      	ldr	r3, [r3, #16]
 800632a:	f043 0201 	orr.w	r2, r3, #1
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	3301      	adds	r3, #1
 8006336:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800633e:	d901      	bls.n	8006344 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006340:	2303      	movs	r3, #3
 8006342:	e006      	b.n	8006352 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	f003 0301 	and.w	r3, r3, #1
 800634c:	2b01      	cmp	r3, #1
 800634e:	d0f0      	beq.n	8006332 <USB_CoreReset+0x36>

  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3714      	adds	r7, #20
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
	...

08006360 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006360:	b084      	sub	sp, #16
 8006362:	b580      	push	{r7, lr}
 8006364:	b086      	sub	sp, #24
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
 800636a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800636e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006372:	2300      	movs	r3, #0
 8006374:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006380:	461a      	mov	r2, r3
 8006382:	2300      	movs	r3, #0
 8006384:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800638a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006396:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063a2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d119      	bne.n	80063ea <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80063b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d10a      	bne.n	80063d4 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	68fa      	ldr	r2, [r7, #12]
 80063c8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80063cc:	f043 0304 	orr.w	r3, r3, #4
 80063d0:	6013      	str	r3, [r2, #0]
 80063d2:	e014      	b.n	80063fe <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80063e2:	f023 0304 	bic.w	r3, r3, #4
 80063e6:	6013      	str	r3, [r2, #0]
 80063e8:	e009      	b.n	80063fe <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80063f8:	f023 0304 	bic.w	r3, r3, #4
 80063fc:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80063fe:	2110      	movs	r1, #16
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f7ff fe43 	bl	800608c <USB_FlushTxFifo>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d001      	beq.n	8006410 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f7ff fe6d 	bl	80060f0 <USB_FlushRxFifo>
 8006416:	4603      	mov	r3, r0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d001      	beq.n	8006420 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006420:	2300      	movs	r3, #0
 8006422:	613b      	str	r3, [r7, #16]
 8006424:	e015      	b.n	8006452 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	015a      	lsls	r2, r3, #5
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	4413      	add	r3, r2
 800642e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006432:	461a      	mov	r2, r3
 8006434:	f04f 33ff 	mov.w	r3, #4294967295
 8006438:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	015a      	lsls	r2, r3, #5
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	4413      	add	r3, r2
 8006442:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006446:	461a      	mov	r2, r3
 8006448:	2300      	movs	r3, #0
 800644a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	3301      	adds	r3, #1
 8006450:	613b      	str	r3, [r7, #16]
 8006452:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006456:	461a      	mov	r2, r3
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	4293      	cmp	r3, r2
 800645c:	d3e3      	bcc.n	8006426 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f04f 32ff 	mov.w	r2, #4294967295
 800646a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4a18      	ldr	r2, [pc, #96]	@ (80064d0 <USB_HostInit+0x170>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d10b      	bne.n	800648c <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800647a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4a15      	ldr	r2, [pc, #84]	@ (80064d4 <USB_HostInit+0x174>)
 8006480:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a14      	ldr	r2, [pc, #80]	@ (80064d8 <USB_HostInit+0x178>)
 8006486:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800648a:	e009      	b.n	80064a0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2280      	movs	r2, #128	@ 0x80
 8006490:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a11      	ldr	r2, [pc, #68]	@ (80064dc <USB_HostInit+0x17c>)
 8006496:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a11      	ldr	r2, [pc, #68]	@ (80064e0 <USB_HostInit+0x180>)
 800649c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80064a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d105      	bne.n	80064b4 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	699b      	ldr	r3, [r3, #24]
 80064ac:	f043 0210 	orr.w	r2, r3, #16
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	699a      	ldr	r2, [r3, #24]
 80064b8:	4b0a      	ldr	r3, [pc, #40]	@ (80064e4 <USB_HostInit+0x184>)
 80064ba:	4313      	orrs	r3, r2
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80064c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3718      	adds	r7, #24
 80064c6:	46bd      	mov	sp, r7
 80064c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064cc:	b004      	add	sp, #16
 80064ce:	4770      	bx	lr
 80064d0:	40040000 	.word	0x40040000
 80064d4:	01000200 	.word	0x01000200
 80064d8:	00e00300 	.word	0x00e00300
 80064dc:	00600080 	.word	0x00600080
 80064e0:	004000e0 	.word	0x004000e0
 80064e4:	a3200008 	.word	0xa3200008

080064e8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b085      	sub	sp, #20
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	460b      	mov	r3, r1
 80064f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68fa      	ldr	r2, [r7, #12]
 8006502:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006506:	f023 0303 	bic.w	r3, r3, #3
 800650a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	78fb      	ldrb	r3, [r7, #3]
 8006516:	f003 0303 	and.w	r3, r3, #3
 800651a:	68f9      	ldr	r1, [r7, #12]
 800651c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006520:	4313      	orrs	r3, r2
 8006522:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006524:	78fb      	ldrb	r3, [r7, #3]
 8006526:	2b01      	cmp	r3, #1
 8006528:	d107      	bne.n	800653a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006530:	461a      	mov	r2, r3
 8006532:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006536:	6053      	str	r3, [r2, #4]
 8006538:	e00c      	b.n	8006554 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800653a:	78fb      	ldrb	r3, [r7, #3]
 800653c:	2b02      	cmp	r3, #2
 800653e:	d107      	bne.n	8006550 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006546:	461a      	mov	r2, r3
 8006548:	f241 7370 	movw	r3, #6000	@ 0x1770
 800654c:	6053      	str	r3, [r2, #4]
 800654e:	e001      	b.n	8006554 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e000      	b.n	8006556 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8006554:	2300      	movs	r3, #0
}
 8006556:	4618      	mov	r0, r3
 8006558:	3714      	adds	r7, #20
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr

08006562 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b084      	sub	sp, #16
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800656e:	2300      	movs	r3, #0
 8006570:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006582:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800658c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006590:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006592:	2064      	movs	r0, #100	@ 0x64
 8006594:	f7fa fcb8 	bl	8000f08 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80065a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065a4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80065a6:	200a      	movs	r0, #10
 80065a8:	f7fa fcae 	bl	8000f08 <HAL_Delay>

  return HAL_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3710      	adds	r7, #16
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b085      	sub	sp, #20
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
 80065be:	460b      	mov	r3, r1
 80065c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80065c6:	2300      	movs	r3, #0
 80065c8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80065da:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d109      	bne.n	80065fa <USB_DriveVbus+0x44>
 80065e6:	78fb      	ldrb	r3, [r7, #3]
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d106      	bne.n	80065fa <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80065f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80065f8:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006600:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006604:	d109      	bne.n	800661a <USB_DriveVbus+0x64>
 8006606:	78fb      	ldrb	r3, [r7, #3]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d106      	bne.n	800661a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	68fa      	ldr	r2, [r7, #12]
 8006610:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006614:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006618:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800661a:	2300      	movs	r3, #0
}
 800661c:	4618      	mov	r0, r3
 800661e:	3714      	adds	r7, #20
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006634:	2300      	movs	r3, #0
 8006636:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	0c5b      	lsrs	r3, r3, #17
 8006646:	f003 0303 	and.w	r3, r3, #3
}
 800664a:	4618      	mov	r0, r3
 800664c:	3714      	adds	r7, #20
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr

08006656 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8006656:	b480      	push	{r7}
 8006658:	b085      	sub	sp, #20
 800665a:	af00      	add	r7, sp, #0
 800665c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	b29b      	uxth	r3, r3
}
 800666c:	4618      	mov	r0, r3
 800666e:	3714      	adds	r7, #20
 8006670:	46bd      	mov	sp, r7
 8006672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006676:	4770      	bx	lr

08006678 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b088      	sub	sp, #32
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	4608      	mov	r0, r1
 8006682:	4611      	mov	r1, r2
 8006684:	461a      	mov	r2, r3
 8006686:	4603      	mov	r3, r0
 8006688:	70fb      	strb	r3, [r7, #3]
 800668a:	460b      	mov	r3, r1
 800668c:	70bb      	strb	r3, [r7, #2]
 800668e:	4613      	mov	r3, r2
 8006690:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006692:	2300      	movs	r3, #0
 8006694:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800669a:	78fb      	ldrb	r3, [r7, #3]
 800669c:	015a      	lsls	r2, r3, #5
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	4413      	add	r3, r2
 80066a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066a6:	461a      	mov	r2, r3
 80066a8:	f04f 33ff 	mov.w	r3, #4294967295
 80066ac:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80066ae:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80066b2:	2b03      	cmp	r3, #3
 80066b4:	d87c      	bhi.n	80067b0 <USB_HC_Init+0x138>
 80066b6:	a201      	add	r2, pc, #4	@ (adr r2, 80066bc <USB_HC_Init+0x44>)
 80066b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066bc:	080066cd 	.word	0x080066cd
 80066c0:	08006773 	.word	0x08006773
 80066c4:	080066cd 	.word	0x080066cd
 80066c8:	08006735 	.word	0x08006735
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80066cc:	78fb      	ldrb	r3, [r7, #3]
 80066ce:	015a      	lsls	r2, r3, #5
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	4413      	add	r3, r2
 80066d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066d8:	461a      	mov	r2, r3
 80066da:	f240 439d 	movw	r3, #1181	@ 0x49d
 80066de:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80066e0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	da10      	bge.n	800670a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80066e8:	78fb      	ldrb	r3, [r7, #3]
 80066ea:	015a      	lsls	r2, r3, #5
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	4413      	add	r3, r2
 80066f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	78fa      	ldrb	r2, [r7, #3]
 80066f8:	0151      	lsls	r1, r2, #5
 80066fa:	693a      	ldr	r2, [r7, #16]
 80066fc:	440a      	add	r2, r1
 80066fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006702:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006706:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006708:	e055      	b.n	80067b6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a6f      	ldr	r2, [pc, #444]	@ (80068cc <USB_HC_Init+0x254>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d151      	bne.n	80067b6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8006712:	78fb      	ldrb	r3, [r7, #3]
 8006714:	015a      	lsls	r2, r3, #5
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	4413      	add	r3, r2
 800671a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	78fa      	ldrb	r2, [r7, #3]
 8006722:	0151      	lsls	r1, r2, #5
 8006724:	693a      	ldr	r2, [r7, #16]
 8006726:	440a      	add	r2, r1
 8006728:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800672c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006730:	60d3      	str	r3, [r2, #12]
      break;
 8006732:	e040      	b.n	80067b6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006734:	78fb      	ldrb	r3, [r7, #3]
 8006736:	015a      	lsls	r2, r3, #5
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	4413      	add	r3, r2
 800673c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006740:	461a      	mov	r2, r3
 8006742:	f240 639d 	movw	r3, #1693	@ 0x69d
 8006746:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006748:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800674c:	2b00      	cmp	r3, #0
 800674e:	da34      	bge.n	80067ba <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006750:	78fb      	ldrb	r3, [r7, #3]
 8006752:	015a      	lsls	r2, r3, #5
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	4413      	add	r3, r2
 8006758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	78fa      	ldrb	r2, [r7, #3]
 8006760:	0151      	lsls	r1, r2, #5
 8006762:	693a      	ldr	r2, [r7, #16]
 8006764:	440a      	add	r2, r1
 8006766:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800676a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800676e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006770:	e023      	b.n	80067ba <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006772:	78fb      	ldrb	r3, [r7, #3]
 8006774:	015a      	lsls	r2, r3, #5
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	4413      	add	r3, r2
 800677a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800677e:	461a      	mov	r2, r3
 8006780:	f240 2325 	movw	r3, #549	@ 0x225
 8006784:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006786:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800678a:	2b00      	cmp	r3, #0
 800678c:	da17      	bge.n	80067be <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800678e:	78fb      	ldrb	r3, [r7, #3]
 8006790:	015a      	lsls	r2, r3, #5
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	4413      	add	r3, r2
 8006796:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	78fa      	ldrb	r2, [r7, #3]
 800679e:	0151      	lsls	r1, r2, #5
 80067a0:	693a      	ldr	r2, [r7, #16]
 80067a2:	440a      	add	r2, r1
 80067a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067a8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80067ac:	60d3      	str	r3, [r2, #12]
      }
      break;
 80067ae:	e006      	b.n	80067be <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	77fb      	strb	r3, [r7, #31]
      break;
 80067b4:	e004      	b.n	80067c0 <USB_HC_Init+0x148>
      break;
 80067b6:	bf00      	nop
 80067b8:	e002      	b.n	80067c0 <USB_HC_Init+0x148>
      break;
 80067ba:	bf00      	nop
 80067bc:	e000      	b.n	80067c0 <USB_HC_Init+0x148>
      break;
 80067be:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80067c0:	78fb      	ldrb	r3, [r7, #3]
 80067c2:	015a      	lsls	r2, r3, #5
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	4413      	add	r3, r2
 80067c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067cc:	461a      	mov	r2, r3
 80067ce:	2300      	movs	r3, #0
 80067d0:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80067d2:	78fb      	ldrb	r3, [r7, #3]
 80067d4:	015a      	lsls	r2, r3, #5
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	4413      	add	r3, r2
 80067da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	78fa      	ldrb	r2, [r7, #3]
 80067e2:	0151      	lsls	r1, r2, #5
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	440a      	add	r2, r1
 80067e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067ec:	f043 0302 	orr.w	r3, r3, #2
 80067f0:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067f8:	699a      	ldr	r2, [r3, #24]
 80067fa:	78fb      	ldrb	r3, [r7, #3]
 80067fc:	f003 030f 	and.w	r3, r3, #15
 8006800:	2101      	movs	r1, #1
 8006802:	fa01 f303 	lsl.w	r3, r1, r3
 8006806:	6939      	ldr	r1, [r7, #16]
 8006808:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800680c:	4313      	orrs	r3, r2
 800680e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	699b      	ldr	r3, [r3, #24]
 8006814:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800681c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006820:	2b00      	cmp	r3, #0
 8006822:	da03      	bge.n	800682c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006824:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006828:	61bb      	str	r3, [r7, #24]
 800682a:	e001      	b.n	8006830 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800682c:	2300      	movs	r3, #0
 800682e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f7ff fef9 	bl	8006628 <USB_GetHostSpeed>
 8006836:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006838:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800683c:	2b02      	cmp	r3, #2
 800683e:	d106      	bne.n	800684e <USB_HC_Init+0x1d6>
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2b02      	cmp	r3, #2
 8006844:	d003      	beq.n	800684e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006846:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800684a:	617b      	str	r3, [r7, #20]
 800684c:	e001      	b.n	8006852 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800684e:	2300      	movs	r3, #0
 8006850:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006852:	787b      	ldrb	r3, [r7, #1]
 8006854:	059b      	lsls	r3, r3, #22
 8006856:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800685a:	78bb      	ldrb	r3, [r7, #2]
 800685c:	02db      	lsls	r3, r3, #11
 800685e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006862:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006864:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006868:	049b      	lsls	r3, r3, #18
 800686a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800686e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006870:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006872:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006876:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	431a      	orrs	r2, r3
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006880:	78fa      	ldrb	r2, [r7, #3]
 8006882:	0151      	lsls	r1, r2, #5
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	440a      	add	r2, r1
 8006888:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800688c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006890:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006892:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006896:	2b03      	cmp	r3, #3
 8006898:	d003      	beq.n	80068a2 <USB_HC_Init+0x22a>
 800689a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d10f      	bne.n	80068c2 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80068a2:	78fb      	ldrb	r3, [r7, #3]
 80068a4:	015a      	lsls	r2, r3, #5
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	4413      	add	r3, r2
 80068aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	78fa      	ldrb	r2, [r7, #3]
 80068b2:	0151      	lsls	r1, r2, #5
 80068b4:	693a      	ldr	r2, [r7, #16]
 80068b6:	440a      	add	r2, r1
 80068b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068bc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80068c0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80068c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3720      	adds	r7, #32
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	40040000 	.word	0x40040000

080068d0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b08c      	sub	sp, #48	@ 0x30
 80068d4:	af02      	add	r7, sp, #8
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	4613      	mov	r3, r2
 80068dc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	785b      	ldrb	r3, [r3, #1]
 80068e6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80068e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80068ec:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	4a5d      	ldr	r2, [pc, #372]	@ (8006a68 <USB_HC_StartXfer+0x198>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d12f      	bne.n	8006956 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80068f6:	79fb      	ldrb	r3, [r7, #7]
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d11c      	bne.n	8006936 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	7c9b      	ldrb	r3, [r3, #18]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d003      	beq.n	800690c <USB_HC_StartXfer+0x3c>
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	7c9b      	ldrb	r3, [r3, #18]
 8006908:	2b02      	cmp	r3, #2
 800690a:	d124      	bne.n	8006956 <USB_HC_StartXfer+0x86>
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	799b      	ldrb	r3, [r3, #6]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d120      	bne.n	8006956 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	015a      	lsls	r2, r3, #5
 8006918:	6a3b      	ldr	r3, [r7, #32]
 800691a:	4413      	add	r3, r2
 800691c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006920:	68db      	ldr	r3, [r3, #12]
 8006922:	69fa      	ldr	r2, [r7, #28]
 8006924:	0151      	lsls	r1, r2, #5
 8006926:	6a3a      	ldr	r2, [r7, #32]
 8006928:	440a      	add	r2, r1
 800692a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800692e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006932:	60d3      	str	r3, [r2, #12]
 8006934:	e00f      	b.n	8006956 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	791b      	ldrb	r3, [r3, #4]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d10b      	bne.n	8006956 <USB_HC_StartXfer+0x86>
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	795b      	ldrb	r3, [r3, #5]
 8006942:	2b01      	cmp	r3, #1
 8006944:	d107      	bne.n	8006956 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	785b      	ldrb	r3, [r3, #1]
 800694a:	4619      	mov	r1, r3
 800694c:	68f8      	ldr	r0, [r7, #12]
 800694e:	f000 fb6b 	bl	8007028 <USB_DoPing>
        return HAL_OK;
 8006952:	2300      	movs	r3, #0
 8006954:	e232      	b.n	8006dbc <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	799b      	ldrb	r3, [r3, #6]
 800695a:	2b01      	cmp	r3, #1
 800695c:	d158      	bne.n	8006a10 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800695e:	2301      	movs	r3, #1
 8006960:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	78db      	ldrb	r3, [r3, #3]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d007      	beq.n	800697a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800696a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800696c:	68ba      	ldr	r2, [r7, #8]
 800696e:	8a92      	ldrh	r2, [r2, #20]
 8006970:	fb03 f202 	mul.w	r2, r3, r2
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	61da      	str	r2, [r3, #28]
 8006978:	e07c      	b.n	8006a74 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	7c9b      	ldrb	r3, [r3, #18]
 800697e:	2b01      	cmp	r3, #1
 8006980:	d130      	bne.n	80069e4 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	6a1b      	ldr	r3, [r3, #32]
 8006986:	2bbc      	cmp	r3, #188	@ 0xbc
 8006988:	d918      	bls.n	80069bc <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	8a9b      	ldrh	r3, [r3, #20]
 800698e:	461a      	mov	r2, r3
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	69da      	ldr	r2, [r3, #28]
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d003      	beq.n	80069ac <USB_HC_StartXfer+0xdc>
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d103      	bne.n	80069b4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	2202      	movs	r2, #2
 80069b0:	60da      	str	r2, [r3, #12]
 80069b2:	e05f      	b.n	8006a74 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	2201      	movs	r2, #1
 80069b8:	60da      	str	r2, [r3, #12]
 80069ba:	e05b      	b.n	8006a74 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	6a1a      	ldr	r2, [r3, #32]
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d007      	beq.n	80069dc <USB_HC_StartXfer+0x10c>
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d003      	beq.n	80069dc <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	2204      	movs	r2, #4
 80069d8:	60da      	str	r2, [r3, #12]
 80069da:	e04b      	b.n	8006a74 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	2203      	movs	r2, #3
 80069e0:	60da      	str	r2, [r3, #12]
 80069e2:	e047      	b.n	8006a74 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80069e4:	79fb      	ldrb	r3, [r7, #7]
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d10d      	bne.n	8006a06 <USB_HC_StartXfer+0x136>
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	6a1b      	ldr	r3, [r3, #32]
 80069ee:	68ba      	ldr	r2, [r7, #8]
 80069f0:	8a92      	ldrh	r2, [r2, #20]
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d907      	bls.n	8006a06 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80069f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80069f8:	68ba      	ldr	r2, [r7, #8]
 80069fa:	8a92      	ldrh	r2, [r2, #20]
 80069fc:	fb03 f202 	mul.w	r2, r3, r2
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	61da      	str	r2, [r3, #28]
 8006a04:	e036      	b.n	8006a74 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	6a1a      	ldr	r2, [r3, #32]
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	61da      	str	r2, [r3, #28]
 8006a0e:	e031      	b.n	8006a74 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	6a1b      	ldr	r3, [r3, #32]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d018      	beq.n	8006a4a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	6a1b      	ldr	r3, [r3, #32]
 8006a1c:	68ba      	ldr	r2, [r7, #8]
 8006a1e:	8a92      	ldrh	r2, [r2, #20]
 8006a20:	4413      	add	r3, r2
 8006a22:	3b01      	subs	r3, #1
 8006a24:	68ba      	ldr	r2, [r7, #8]
 8006a26:	8a92      	ldrh	r2, [r2, #20]
 8006a28:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a2c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006a2e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006a30:	8b7b      	ldrh	r3, [r7, #26]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d90b      	bls.n	8006a4e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006a36:	8b7b      	ldrh	r3, [r7, #26]
 8006a38:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006a3a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a3c:	68ba      	ldr	r2, [r7, #8]
 8006a3e:	8a92      	ldrh	r2, [r2, #20]
 8006a40:	fb03 f202 	mul.w	r2, r3, r2
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	61da      	str	r2, [r3, #28]
 8006a48:	e001      	b.n	8006a4e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	78db      	ldrb	r3, [r3, #3]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00a      	beq.n	8006a6c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006a56:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a58:	68ba      	ldr	r2, [r7, #8]
 8006a5a:	8a92      	ldrh	r2, [r2, #20]
 8006a5c:	fb03 f202 	mul.w	r2, r3, r2
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	61da      	str	r2, [r3, #28]
 8006a64:	e006      	b.n	8006a74 <USB_HC_StartXfer+0x1a4>
 8006a66:	bf00      	nop
 8006a68:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	6a1a      	ldr	r2, [r3, #32]
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	69db      	ldr	r3, [r3, #28]
 8006a78:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006a7c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a7e:	04d9      	lsls	r1, r3, #19
 8006a80:	4ba3      	ldr	r3, [pc, #652]	@ (8006d10 <USB_HC_StartXfer+0x440>)
 8006a82:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006a84:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	7d9b      	ldrb	r3, [r3, #22]
 8006a8a:	075b      	lsls	r3, r3, #29
 8006a8c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006a90:	69f9      	ldr	r1, [r7, #28]
 8006a92:	0148      	lsls	r0, r1, #5
 8006a94:	6a39      	ldr	r1, [r7, #32]
 8006a96:	4401      	add	r1, r0
 8006a98:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006a9c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006a9e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006aa0:	79fb      	ldrb	r3, [r7, #7]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d009      	beq.n	8006aba <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	6999      	ldr	r1, [r3, #24]
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	015a      	lsls	r2, r3, #5
 8006aae:	6a3b      	ldr	r3, [r7, #32]
 8006ab0:	4413      	add	r3, r2
 8006ab2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ab6:	460a      	mov	r2, r1
 8006ab8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006aba:	6a3b      	ldr	r3, [r7, #32]
 8006abc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	f003 0301 	and.w	r3, r3, #1
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	bf0c      	ite	eq
 8006aca:	2301      	moveq	r3, #1
 8006acc:	2300      	movne	r3, #0
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	015a      	lsls	r2, r3, #5
 8006ad6:	6a3b      	ldr	r3, [r7, #32]
 8006ad8:	4413      	add	r3, r2
 8006ada:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	69fa      	ldr	r2, [r7, #28]
 8006ae2:	0151      	lsls	r1, r2, #5
 8006ae4:	6a3a      	ldr	r2, [r7, #32]
 8006ae6:	440a      	add	r2, r1
 8006ae8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006aec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006af0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006af2:	69fb      	ldr	r3, [r7, #28]
 8006af4:	015a      	lsls	r2, r3, #5
 8006af6:	6a3b      	ldr	r3, [r7, #32]
 8006af8:	4413      	add	r3, r2
 8006afa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	7e7b      	ldrb	r3, [r7, #25]
 8006b02:	075b      	lsls	r3, r3, #29
 8006b04:	69f9      	ldr	r1, [r7, #28]
 8006b06:	0148      	lsls	r0, r1, #5
 8006b08:	6a39      	ldr	r1, [r7, #32]
 8006b0a:	4401      	add	r1, r0
 8006b0c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006b10:	4313      	orrs	r3, r2
 8006b12:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	799b      	ldrb	r3, [r3, #6]
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	f040 80c3 	bne.w	8006ca4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	7c5b      	ldrb	r3, [r3, #17]
 8006b22:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006b24:	68ba      	ldr	r2, [r7, #8]
 8006b26:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	69fa      	ldr	r2, [r7, #28]
 8006b2c:	0151      	lsls	r1, r2, #5
 8006b2e:	6a3a      	ldr	r2, [r7, #32]
 8006b30:	440a      	add	r2, r1
 8006b32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006b3a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006b3c:	69fb      	ldr	r3, [r7, #28]
 8006b3e:	015a      	lsls	r2, r3, #5
 8006b40:	6a3b      	ldr	r3, [r7, #32]
 8006b42:	4413      	add	r3, r2
 8006b44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	69fa      	ldr	r2, [r7, #28]
 8006b4c:	0151      	lsls	r1, r2, #5
 8006b4e:	6a3a      	ldr	r2, [r7, #32]
 8006b50:	440a      	add	r2, r1
 8006b52:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b56:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006b5a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	79db      	ldrb	r3, [r3, #7]
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d123      	bne.n	8006bac <USB_HC_StartXfer+0x2dc>
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	78db      	ldrb	r3, [r3, #3]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d11f      	bne.n	8006bac <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006b6c:	69fb      	ldr	r3, [r7, #28]
 8006b6e:	015a      	lsls	r2, r3, #5
 8006b70:	6a3b      	ldr	r3, [r7, #32]
 8006b72:	4413      	add	r3, r2
 8006b74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	69fa      	ldr	r2, [r7, #28]
 8006b7c:	0151      	lsls	r1, r2, #5
 8006b7e:	6a3a      	ldr	r2, [r7, #32]
 8006b80:	440a      	add	r2, r1
 8006b82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b8a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	015a      	lsls	r2, r3, #5
 8006b90:	6a3b      	ldr	r3, [r7, #32]
 8006b92:	4413      	add	r3, r2
 8006b94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b98:	68db      	ldr	r3, [r3, #12]
 8006b9a:	69fa      	ldr	r2, [r7, #28]
 8006b9c:	0151      	lsls	r1, r2, #5
 8006b9e:	6a3a      	ldr	r2, [r7, #32]
 8006ba0:	440a      	add	r2, r1
 8006ba2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006baa:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	7c9b      	ldrb	r3, [r3, #18]
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d003      	beq.n	8006bbc <USB_HC_StartXfer+0x2ec>
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	7c9b      	ldrb	r3, [r3, #18]
 8006bb8:	2b03      	cmp	r3, #3
 8006bba:	d117      	bne.n	8006bec <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d113      	bne.n	8006bec <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	78db      	ldrb	r3, [r3, #3]
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d10f      	bne.n	8006bec <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	015a      	lsls	r2, r3, #5
 8006bd0:	6a3b      	ldr	r3, [r7, #32]
 8006bd2:	4413      	add	r3, r2
 8006bd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	69fa      	ldr	r2, [r7, #28]
 8006bdc:	0151      	lsls	r1, r2, #5
 8006bde:	6a3a      	ldr	r2, [r7, #32]
 8006be0:	440a      	add	r2, r1
 8006be2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006be6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bea:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	7c9b      	ldrb	r3, [r3, #18]
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	d162      	bne.n	8006cba <USB_HC_StartXfer+0x3ea>
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	78db      	ldrb	r3, [r3, #3]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d15e      	bne.n	8006cba <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	3b01      	subs	r3, #1
 8006c02:	2b03      	cmp	r3, #3
 8006c04:	d858      	bhi.n	8006cb8 <USB_HC_StartXfer+0x3e8>
 8006c06:	a201      	add	r2, pc, #4	@ (adr r2, 8006c0c <USB_HC_StartXfer+0x33c>)
 8006c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c0c:	08006c1d 	.word	0x08006c1d
 8006c10:	08006c3f 	.word	0x08006c3f
 8006c14:	08006c61 	.word	0x08006c61
 8006c18:	08006c83 	.word	0x08006c83
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	015a      	lsls	r2, r3, #5
 8006c20:	6a3b      	ldr	r3, [r7, #32]
 8006c22:	4413      	add	r3, r2
 8006c24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	69fa      	ldr	r2, [r7, #28]
 8006c2c:	0151      	lsls	r1, r2, #5
 8006c2e:	6a3a      	ldr	r2, [r7, #32]
 8006c30:	440a      	add	r2, r1
 8006c32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c3a:	6053      	str	r3, [r2, #4]
          break;
 8006c3c:	e03d      	b.n	8006cba <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	015a      	lsls	r2, r3, #5
 8006c42:	6a3b      	ldr	r3, [r7, #32]
 8006c44:	4413      	add	r3, r2
 8006c46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	69fa      	ldr	r2, [r7, #28]
 8006c4e:	0151      	lsls	r1, r2, #5
 8006c50:	6a3a      	ldr	r2, [r7, #32]
 8006c52:	440a      	add	r2, r1
 8006c54:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c58:	f043 030e 	orr.w	r3, r3, #14
 8006c5c:	6053      	str	r3, [r2, #4]
          break;
 8006c5e:	e02c      	b.n	8006cba <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006c60:	69fb      	ldr	r3, [r7, #28]
 8006c62:	015a      	lsls	r2, r3, #5
 8006c64:	6a3b      	ldr	r3, [r7, #32]
 8006c66:	4413      	add	r3, r2
 8006c68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	69fa      	ldr	r2, [r7, #28]
 8006c70:	0151      	lsls	r1, r2, #5
 8006c72:	6a3a      	ldr	r2, [r7, #32]
 8006c74:	440a      	add	r2, r1
 8006c76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006c7e:	6053      	str	r3, [r2, #4]
          break;
 8006c80:	e01b      	b.n	8006cba <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006c82:	69fb      	ldr	r3, [r7, #28]
 8006c84:	015a      	lsls	r2, r3, #5
 8006c86:	6a3b      	ldr	r3, [r7, #32]
 8006c88:	4413      	add	r3, r2
 8006c8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	69fa      	ldr	r2, [r7, #28]
 8006c92:	0151      	lsls	r1, r2, #5
 8006c94:	6a3a      	ldr	r2, [r7, #32]
 8006c96:	440a      	add	r2, r1
 8006c98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006ca0:	6053      	str	r3, [r2, #4]
          break;
 8006ca2:	e00a      	b.n	8006cba <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	015a      	lsls	r2, r3, #5
 8006ca8:	6a3b      	ldr	r3, [r7, #32]
 8006caa:	4413      	add	r3, r2
 8006cac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	6053      	str	r3, [r2, #4]
 8006cb6:	e000      	b.n	8006cba <USB_HC_StartXfer+0x3ea>
          break;
 8006cb8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	015a      	lsls	r2, r3, #5
 8006cbe:	6a3b      	ldr	r3, [r7, #32]
 8006cc0:	4413      	add	r3, r2
 8006cc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006cd0:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	78db      	ldrb	r3, [r3, #3]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d004      	beq.n	8006ce4 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ce0:	613b      	str	r3, [r7, #16]
 8006ce2:	e003      	b.n	8006cec <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006cea:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006cf2:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	015a      	lsls	r2, r3, #5
 8006cf8:	6a3b      	ldr	r3, [r7, #32]
 8006cfa:	4413      	add	r3, r2
 8006cfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d00:	461a      	mov	r2, r3
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006d06:	79fb      	ldrb	r3, [r7, #7]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d003      	beq.n	8006d14 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	e055      	b.n	8006dbc <USB_HC_StartXfer+0x4ec>
 8006d10:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	78db      	ldrb	r3, [r3, #3]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d14e      	bne.n	8006dba <USB_HC_StartXfer+0x4ea>
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	6a1b      	ldr	r3, [r3, #32]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d04a      	beq.n	8006dba <USB_HC_StartXfer+0x4ea>
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	79db      	ldrb	r3, [r3, #7]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d146      	bne.n	8006dba <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	7c9b      	ldrb	r3, [r3, #18]
 8006d30:	2b03      	cmp	r3, #3
 8006d32:	d831      	bhi.n	8006d98 <USB_HC_StartXfer+0x4c8>
 8006d34:	a201      	add	r2, pc, #4	@ (adr r2, 8006d3c <USB_HC_StartXfer+0x46c>)
 8006d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d3a:	bf00      	nop
 8006d3c:	08006d4d 	.word	0x08006d4d
 8006d40:	08006d71 	.word	0x08006d71
 8006d44:	08006d4d 	.word	0x08006d4d
 8006d48:	08006d71 	.word	0x08006d71
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	6a1b      	ldr	r3, [r3, #32]
 8006d50:	3303      	adds	r3, #3
 8006d52:	089b      	lsrs	r3, r3, #2
 8006d54:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006d56:	8afa      	ldrh	r2, [r7, #22]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d91c      	bls.n	8006d9c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	f043 0220 	orr.w	r2, r3, #32
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	619a      	str	r2, [r3, #24]
        }
        break;
 8006d6e:	e015      	b.n	8006d9c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	6a1b      	ldr	r3, [r3, #32]
 8006d74:	3303      	adds	r3, #3
 8006d76:	089b      	lsrs	r3, r3, #2
 8006d78:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006d7a:	8afa      	ldrh	r2, [r7, #22]
 8006d7c:	6a3b      	ldr	r3, [r7, #32]
 8006d7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006d82:	691b      	ldr	r3, [r3, #16]
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d90a      	bls.n	8006da0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	699b      	ldr	r3, [r3, #24]
 8006d8e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	619a      	str	r2, [r3, #24]
        }
        break;
 8006d96:	e003      	b.n	8006da0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006d98:	bf00      	nop
 8006d9a:	e002      	b.n	8006da2 <USB_HC_StartXfer+0x4d2>
        break;
 8006d9c:	bf00      	nop
 8006d9e:	e000      	b.n	8006da2 <USB_HC_StartXfer+0x4d2>
        break;
 8006da0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	6999      	ldr	r1, [r3, #24]
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	785a      	ldrb	r2, [r3, #1]
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	6a1b      	ldr	r3, [r3, #32]
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	2000      	movs	r0, #0
 8006db2:	9000      	str	r0, [sp, #0]
 8006db4:	68f8      	ldr	r0, [r7, #12]
 8006db6:	f7ff f9c9 	bl	800614c <USB_WritePacket>
  }

  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3728      	adds	r7, #40	@ 0x28
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b085      	sub	sp, #20
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006dd6:	695b      	ldr	r3, [r3, #20]
 8006dd8:	b29b      	uxth	r3, r3
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3714      	adds	r7, #20
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr

08006de6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b089      	sub	sp, #36	@ 0x24
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
 8006dee:	460b      	mov	r3, r1
 8006df0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006df6:	78fb      	ldrb	r3, [r7, #3]
 8006df8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006dfe:	69bb      	ldr	r3, [r7, #24]
 8006e00:	015a      	lsls	r2, r3, #5
 8006e02:	69fb      	ldr	r3, [r7, #28]
 8006e04:	4413      	add	r3, r2
 8006e06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	0c9b      	lsrs	r3, r3, #18
 8006e0e:	f003 0303 	and.w	r3, r3, #3
 8006e12:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006e14:	69bb      	ldr	r3, [r7, #24]
 8006e16:	015a      	lsls	r2, r3, #5
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	4413      	add	r3, r2
 8006e1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	0fdb      	lsrs	r3, r3, #31
 8006e24:	f003 0301 	and.w	r3, r3, #1
 8006e28:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	015a      	lsls	r2, r3, #5
 8006e2e:	69fb      	ldr	r3, [r7, #28]
 8006e30:	4413      	add	r3, r2
 8006e32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	0fdb      	lsrs	r3, r3, #31
 8006e3a:	f003 0301 	and.w	r3, r3, #1
 8006e3e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	f003 0320 	and.w	r3, r3, #32
 8006e48:	2b20      	cmp	r3, #32
 8006e4a:	d10d      	bne.n	8006e68 <USB_HC_Halt+0x82>
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d10a      	bne.n	8006e68 <USB_HC_Halt+0x82>
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d005      	beq.n	8006e64 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	2b01      	cmp	r3, #1
 8006e5c:	d002      	beq.n	8006e64 <USB_HC_Halt+0x7e>
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	2b03      	cmp	r3, #3
 8006e62:	d101      	bne.n	8006e68 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006e64:	2300      	movs	r3, #0
 8006e66:	e0d8      	b.n	800701a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d002      	beq.n	8006e74 <USB_HC_Halt+0x8e>
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	2b02      	cmp	r3, #2
 8006e72:	d173      	bne.n	8006f5c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	015a      	lsls	r2, r3, #5
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	4413      	add	r3, r2
 8006e7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	69ba      	ldr	r2, [r7, #24]
 8006e84:	0151      	lsls	r1, r2, #5
 8006e86:	69fa      	ldr	r2, [r7, #28]
 8006e88:	440a      	add	r2, r1
 8006e8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e8e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e92:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	f003 0320 	and.w	r3, r3, #32
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d14a      	bne.n	8006f36 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ea4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d133      	bne.n	8006f14 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006eac:	69bb      	ldr	r3, [r7, #24]
 8006eae:	015a      	lsls	r2, r3, #5
 8006eb0:	69fb      	ldr	r3, [r7, #28]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	69ba      	ldr	r2, [r7, #24]
 8006ebc:	0151      	lsls	r1, r2, #5
 8006ebe:	69fa      	ldr	r2, [r7, #28]
 8006ec0:	440a      	add	r2, r1
 8006ec2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ec6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006eca:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	015a      	lsls	r2, r3, #5
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	4413      	add	r3, r2
 8006ed4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	69ba      	ldr	r2, [r7, #24]
 8006edc:	0151      	lsls	r1, r2, #5
 8006ede:	69fa      	ldr	r2, [r7, #28]
 8006ee0:	440a      	add	r2, r1
 8006ee2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ee6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006eea:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	3301      	adds	r3, #1
 8006ef0:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006ef8:	d82e      	bhi.n	8006f58 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006efa:	69bb      	ldr	r3, [r7, #24]
 8006efc:	015a      	lsls	r2, r3, #5
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	4413      	add	r3, r2
 8006f02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f10:	d0ec      	beq.n	8006eec <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006f12:	e081      	b.n	8007018 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006f14:	69bb      	ldr	r3, [r7, #24]
 8006f16:	015a      	lsls	r2, r3, #5
 8006f18:	69fb      	ldr	r3, [r7, #28]
 8006f1a:	4413      	add	r3, r2
 8006f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	69ba      	ldr	r2, [r7, #24]
 8006f24:	0151      	lsls	r1, r2, #5
 8006f26:	69fa      	ldr	r2, [r7, #28]
 8006f28:	440a      	add	r2, r1
 8006f2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f32:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006f34:	e070      	b.n	8007018 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006f36:	69bb      	ldr	r3, [r7, #24]
 8006f38:	015a      	lsls	r2, r3, #5
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	69ba      	ldr	r2, [r7, #24]
 8006f46:	0151      	lsls	r1, r2, #5
 8006f48:	69fa      	ldr	r2, [r7, #28]
 8006f4a:	440a      	add	r2, r1
 8006f4c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f50:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f54:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006f56:	e05f      	b.n	8007018 <USB_HC_Halt+0x232>
            break;
 8006f58:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006f5a:	e05d      	b.n	8007018 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	015a      	lsls	r2, r3, #5
 8006f60:	69fb      	ldr	r3, [r7, #28]
 8006f62:	4413      	add	r3, r2
 8006f64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	69ba      	ldr	r2, [r7, #24]
 8006f6c:	0151      	lsls	r1, r2, #5
 8006f6e:	69fa      	ldr	r2, [r7, #28]
 8006f70:	440a      	add	r2, r1
 8006f72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f76:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006f7a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006f7c:	69fb      	ldr	r3, [r7, #28]
 8006f7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d133      	bne.n	8006ff4 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006f8c:	69bb      	ldr	r3, [r7, #24]
 8006f8e:	015a      	lsls	r2, r3, #5
 8006f90:	69fb      	ldr	r3, [r7, #28]
 8006f92:	4413      	add	r3, r2
 8006f94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	69ba      	ldr	r2, [r7, #24]
 8006f9c:	0151      	lsls	r1, r2, #5
 8006f9e:	69fa      	ldr	r2, [r7, #28]
 8006fa0:	440a      	add	r2, r1
 8006fa2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fa6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006faa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006fac:	69bb      	ldr	r3, [r7, #24]
 8006fae:	015a      	lsls	r2, r3, #5
 8006fb0:	69fb      	ldr	r3, [r7, #28]
 8006fb2:	4413      	add	r3, r2
 8006fb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	69ba      	ldr	r2, [r7, #24]
 8006fbc:	0151      	lsls	r1, r2, #5
 8006fbe:	69fa      	ldr	r2, [r7, #28]
 8006fc0:	440a      	add	r2, r1
 8006fc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fc6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006fca:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	3301      	adds	r3, #1
 8006fd0:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006fd8:	d81d      	bhi.n	8007016 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006fda:	69bb      	ldr	r3, [r7, #24]
 8006fdc:	015a      	lsls	r2, r3, #5
 8006fde:	69fb      	ldr	r3, [r7, #28]
 8006fe0:	4413      	add	r3, r2
 8006fe2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ff0:	d0ec      	beq.n	8006fcc <USB_HC_Halt+0x1e6>
 8006ff2:	e011      	b.n	8007018 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	015a      	lsls	r2, r3, #5
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	69ba      	ldr	r2, [r7, #24]
 8007004:	0151      	lsls	r1, r2, #5
 8007006:	69fa      	ldr	r2, [r7, #28]
 8007008:	440a      	add	r2, r1
 800700a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800700e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007012:	6013      	str	r3, [r2, #0]
 8007014:	e000      	b.n	8007018 <USB_HC_Halt+0x232>
          break;
 8007016:	bf00      	nop
    }
  }

  return HAL_OK;
 8007018:	2300      	movs	r3, #0
}
 800701a:	4618      	mov	r0, r3
 800701c:	3724      	adds	r7, #36	@ 0x24
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr
	...

08007028 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007028:	b480      	push	{r7}
 800702a:	b087      	sub	sp, #28
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
 8007030:	460b      	mov	r3, r1
 8007032:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007038:	78fb      	ldrb	r3, [r7, #3]
 800703a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800703c:	2301      	movs	r3, #1
 800703e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	04da      	lsls	r2, r3, #19
 8007044:	4b15      	ldr	r3, [pc, #84]	@ (800709c <USB_DoPing+0x74>)
 8007046:	4013      	ands	r3, r2
 8007048:	693a      	ldr	r2, [r7, #16]
 800704a:	0151      	lsls	r1, r2, #5
 800704c:	697a      	ldr	r2, [r7, #20]
 800704e:	440a      	add	r2, r1
 8007050:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007054:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007058:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	015a      	lsls	r2, r3, #5
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	4413      	add	r3, r2
 8007062:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007070:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007078:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	015a      	lsls	r2, r3, #5
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	4413      	add	r3, r2
 8007082:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007086:	461a      	mov	r2, r3
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800708c:	2300      	movs	r3, #0
}
 800708e:	4618      	mov	r0, r3
 8007090:	371c      	adds	r7, #28
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop
 800709c:	1ff80000 	.word	0x1ff80000

080070a0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b088      	sub	sp, #32
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80070a8:	2300      	movs	r3, #0
 80070aa:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80070b0:	2300      	movs	r3, #0
 80070b2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f7fe ff8c 	bl	8005fd2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80070ba:	2110      	movs	r1, #16
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f7fe ffe5 	bl	800608c <USB_FlushTxFifo>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d001      	beq.n	80070cc <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80070c8:	2301      	movs	r3, #1
 80070ca:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f7ff f80f 	bl	80060f0 <USB_FlushRxFifo>
 80070d2:	4603      	mov	r3, r0
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d001      	beq.n	80070dc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80070d8:	2301      	movs	r3, #1
 80070da:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80070dc:	2300      	movs	r3, #0
 80070de:	61bb      	str	r3, [r7, #24]
 80070e0:	e01f      	b.n	8007122 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80070e2:	69bb      	ldr	r3, [r7, #24]
 80070e4:	015a      	lsls	r2, r3, #5
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	4413      	add	r3, r2
 80070ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070f8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007100:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007108:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	015a      	lsls	r2, r3, #5
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	4413      	add	r3, r2
 8007112:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007116:	461a      	mov	r2, r3
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	3301      	adds	r3, #1
 8007120:	61bb      	str	r3, [r7, #24]
 8007122:	69bb      	ldr	r3, [r7, #24]
 8007124:	2b0f      	cmp	r3, #15
 8007126:	d9dc      	bls.n	80070e2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007128:	2300      	movs	r3, #0
 800712a:	61bb      	str	r3, [r7, #24]
 800712c:	e034      	b.n	8007198 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800712e:	69bb      	ldr	r3, [r7, #24]
 8007130:	015a      	lsls	r2, r3, #5
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	4413      	add	r3, r2
 8007136:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007144:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800714c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007154:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007156:	69bb      	ldr	r3, [r7, #24]
 8007158:	015a      	lsls	r2, r3, #5
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	4413      	add	r3, r2
 800715e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007162:	461a      	mov	r2, r3
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	3301      	adds	r3, #1
 800716c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007174:	d80c      	bhi.n	8007190 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	015a      	lsls	r2, r3, #5
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	4413      	add	r3, r2
 800717e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007188:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800718c:	d0ec      	beq.n	8007168 <USB_StopHost+0xc8>
 800718e:	e000      	b.n	8007192 <USB_StopHost+0xf2>
        break;
 8007190:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	3301      	adds	r3, #1
 8007196:	61bb      	str	r3, [r7, #24]
 8007198:	69bb      	ldr	r3, [r7, #24]
 800719a:	2b0f      	cmp	r3, #15
 800719c:	d9c7      	bls.n	800712e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80071a4:	461a      	mov	r2, r3
 80071a6:	f04f 33ff 	mov.w	r3, #4294967295
 80071aa:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f04f 32ff 	mov.w	r2, #4294967295
 80071b2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f7fe fefb 	bl	8005fb0 <USB_EnableGlobalInt>

  return ret;
 80071ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3720      	adds	r7, #32
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80071c4:	b590      	push	{r4, r7, lr}
 80071c6:	b089      	sub	sp, #36	@ 0x24
 80071c8:	af04      	add	r7, sp, #16
 80071ca:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80071cc:	2301      	movs	r3, #1
 80071ce:	2202      	movs	r2, #2
 80071d0:	2102      	movs	r1, #2
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 fc85 	bl	8007ae2 <USBH_FindInterface>
 80071d8:	4603      	mov	r3, r0
 80071da:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80071dc:	7bfb      	ldrb	r3, [r7, #15]
 80071de:	2bff      	cmp	r3, #255	@ 0xff
 80071e0:	d002      	beq.n	80071e8 <USBH_CDC_InterfaceInit+0x24>
 80071e2:	7bfb      	ldrb	r3, [r7, #15]
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d901      	bls.n	80071ec <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80071e8:	2302      	movs	r3, #2
 80071ea:	e13d      	b.n	8007468 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80071ec:	7bfb      	ldrb	r3, [r7, #15]
 80071ee:	4619      	mov	r1, r3
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 fc5a 	bl	8007aaa <USBH_SelectInterface>
 80071f6:	4603      	mov	r3, r0
 80071f8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80071fa:	7bbb      	ldrb	r3, [r7, #14]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d001      	beq.n	8007204 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007200:	2302      	movs	r3, #2
 8007202:	e131      	b.n	8007468 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800720a:	2050      	movs	r0, #80	@ 0x50
 800720c:	f002 fb64 	bl	80098d8 <malloc>
 8007210:	4603      	mov	r3, r0
 8007212:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800721a:	69db      	ldr	r3, [r3, #28]
 800721c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d101      	bne.n	8007228 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007224:	2302      	movs	r3, #2
 8007226:	e11f      	b.n	8007468 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007228:	2250      	movs	r2, #80	@ 0x50
 800722a:	2100      	movs	r1, #0
 800722c:	68b8      	ldr	r0, [r7, #8]
 800722e:	f002 fc11 	bl	8009a54 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007232:	7bfb      	ldrb	r3, [r7, #15]
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	211a      	movs	r1, #26
 8007238:	fb01 f303 	mul.w	r3, r1, r3
 800723c:	4413      	add	r3, r2
 800723e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007242:	781b      	ldrb	r3, [r3, #0]
 8007244:	b25b      	sxtb	r3, r3
 8007246:	2b00      	cmp	r3, #0
 8007248:	da15      	bge.n	8007276 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800724a:	7bfb      	ldrb	r3, [r7, #15]
 800724c:	687a      	ldr	r2, [r7, #4]
 800724e:	211a      	movs	r1, #26
 8007250:	fb01 f303 	mul.w	r3, r1, r3
 8007254:	4413      	add	r3, r2
 8007256:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800725a:	781a      	ldrb	r2, [r3, #0]
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007260:	7bfb      	ldrb	r3, [r7, #15]
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	211a      	movs	r1, #26
 8007266:	fb01 f303 	mul.w	r3, r1, r3
 800726a:	4413      	add	r3, r2
 800726c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007270:	881a      	ldrh	r2, [r3, #0]
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	785b      	ldrb	r3, [r3, #1]
 800727a:	4619      	mov	r1, r3
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f001 ffbe 	bl	80091fe <USBH_AllocPipe>
 8007282:	4603      	mov	r3, r0
 8007284:	461a      	mov	r2, r3
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	7819      	ldrb	r1, [r3, #0]
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	7858      	ldrb	r0, [r3, #1]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800729e:	68ba      	ldr	r2, [r7, #8]
 80072a0:	8952      	ldrh	r2, [r2, #10]
 80072a2:	9202      	str	r2, [sp, #8]
 80072a4:	2203      	movs	r2, #3
 80072a6:	9201      	str	r2, [sp, #4]
 80072a8:	9300      	str	r3, [sp, #0]
 80072aa:	4623      	mov	r3, r4
 80072ac:	4602      	mov	r2, r0
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f001 ff76 	bl	80091a0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	2200      	movs	r2, #0
 80072ba:	4619      	mov	r1, r3
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	f002 fa85 	bl	80097cc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80072c2:	2300      	movs	r3, #0
 80072c4:	2200      	movs	r2, #0
 80072c6:	210a      	movs	r1, #10
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 fc0a 	bl	8007ae2 <USBH_FindInterface>
 80072ce:	4603      	mov	r3, r0
 80072d0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80072d2:	7bfb      	ldrb	r3, [r7, #15]
 80072d4:	2bff      	cmp	r3, #255	@ 0xff
 80072d6:	d002      	beq.n	80072de <USBH_CDC_InterfaceInit+0x11a>
 80072d8:	7bfb      	ldrb	r3, [r7, #15]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d901      	bls.n	80072e2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80072de:	2302      	movs	r3, #2
 80072e0:	e0c2      	b.n	8007468 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80072e2:	7bfb      	ldrb	r3, [r7, #15]
 80072e4:	687a      	ldr	r2, [r7, #4]
 80072e6:	211a      	movs	r1, #26
 80072e8:	fb01 f303 	mul.w	r3, r1, r3
 80072ec:	4413      	add	r3, r2
 80072ee:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80072f2:	781b      	ldrb	r3, [r3, #0]
 80072f4:	b25b      	sxtb	r3, r3
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	da16      	bge.n	8007328 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80072fa:	7bfb      	ldrb	r3, [r7, #15]
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	211a      	movs	r1, #26
 8007300:	fb01 f303 	mul.w	r3, r1, r3
 8007304:	4413      	add	r3, r2
 8007306:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800730a:	781a      	ldrb	r2, [r3, #0]
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007310:	7bfb      	ldrb	r3, [r7, #15]
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	211a      	movs	r1, #26
 8007316:	fb01 f303 	mul.w	r3, r1, r3
 800731a:	4413      	add	r3, r2
 800731c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007320:	881a      	ldrh	r2, [r3, #0]
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	835a      	strh	r2, [r3, #26]
 8007326:	e015      	b.n	8007354 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007328:	7bfb      	ldrb	r3, [r7, #15]
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	211a      	movs	r1, #26
 800732e:	fb01 f303 	mul.w	r3, r1, r3
 8007332:	4413      	add	r3, r2
 8007334:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007338:	781a      	ldrb	r2, [r3, #0]
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800733e:	7bfb      	ldrb	r3, [r7, #15]
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	211a      	movs	r1, #26
 8007344:	fb01 f303 	mul.w	r3, r1, r3
 8007348:	4413      	add	r3, r2
 800734a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800734e:	881a      	ldrh	r2, [r3, #0]
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007354:	7bfb      	ldrb	r3, [r7, #15]
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	211a      	movs	r1, #26
 800735a:	fb01 f303 	mul.w	r3, r1, r3
 800735e:	4413      	add	r3, r2
 8007360:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	b25b      	sxtb	r3, r3
 8007368:	2b00      	cmp	r3, #0
 800736a:	da16      	bge.n	800739a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800736c:	7bfb      	ldrb	r3, [r7, #15]
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	211a      	movs	r1, #26
 8007372:	fb01 f303 	mul.w	r3, r1, r3
 8007376:	4413      	add	r3, r2
 8007378:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800737c:	781a      	ldrb	r2, [r3, #0]
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007382:	7bfb      	ldrb	r3, [r7, #15]
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	211a      	movs	r1, #26
 8007388:	fb01 f303 	mul.w	r3, r1, r3
 800738c:	4413      	add	r3, r2
 800738e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007392:	881a      	ldrh	r2, [r3, #0]
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	835a      	strh	r2, [r3, #26]
 8007398:	e015      	b.n	80073c6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800739a:	7bfb      	ldrb	r3, [r7, #15]
 800739c:	687a      	ldr	r2, [r7, #4]
 800739e:	211a      	movs	r1, #26
 80073a0:	fb01 f303 	mul.w	r3, r1, r3
 80073a4:	4413      	add	r3, r2
 80073a6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80073aa:	781a      	ldrb	r2, [r3, #0]
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80073b0:	7bfb      	ldrb	r3, [r7, #15]
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	211a      	movs	r1, #26
 80073b6:	fb01 f303 	mul.w	r3, r1, r3
 80073ba:	4413      	add	r3, r2
 80073bc:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80073c0:	881a      	ldrh	r2, [r3, #0]
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	7b9b      	ldrb	r3, [r3, #14]
 80073ca:	4619      	mov	r1, r3
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f001 ff16 	bl	80091fe <USBH_AllocPipe>
 80073d2:	4603      	mov	r3, r0
 80073d4:	461a      	mov	r2, r3
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	7bdb      	ldrb	r3, [r3, #15]
 80073de:	4619      	mov	r1, r3
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f001 ff0c 	bl	80091fe <USBH_AllocPipe>
 80073e6:	4603      	mov	r3, r0
 80073e8:	461a      	mov	r2, r3
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	7b59      	ldrb	r1, [r3, #13]
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	7b98      	ldrb	r0, [r3, #14]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007402:	68ba      	ldr	r2, [r7, #8]
 8007404:	8b12      	ldrh	r2, [r2, #24]
 8007406:	9202      	str	r2, [sp, #8]
 8007408:	2202      	movs	r2, #2
 800740a:	9201      	str	r2, [sp, #4]
 800740c:	9300      	str	r3, [sp, #0]
 800740e:	4623      	mov	r3, r4
 8007410:	4602      	mov	r2, r0
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f001 fec4 	bl	80091a0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	7b19      	ldrb	r1, [r3, #12]
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	7bd8      	ldrb	r0, [r3, #15]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800742c:	68ba      	ldr	r2, [r7, #8]
 800742e:	8b52      	ldrh	r2, [r2, #26]
 8007430:	9202      	str	r2, [sp, #8]
 8007432:	2202      	movs	r2, #2
 8007434:	9201      	str	r2, [sp, #4]
 8007436:	9300      	str	r3, [sp, #0]
 8007438:	4623      	mov	r3, r4
 800743a:	4602      	mov	r2, r0
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f001 feaf 	bl	80091a0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	2200      	movs	r2, #0
 8007446:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	7b5b      	ldrb	r3, [r3, #13]
 800744e:	2200      	movs	r2, #0
 8007450:	4619      	mov	r1, r3
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f002 f9ba 	bl	80097cc <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	7b1b      	ldrb	r3, [r3, #12]
 800745c:	2200      	movs	r2, #0
 800745e:	4619      	mov	r1, r3
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f002 f9b3 	bl	80097cc <USBH_LL_SetToggle>

  return USBH_OK;
 8007466:	2300      	movs	r3, #0
}
 8007468:	4618      	mov	r0, r3
 800746a:	3714      	adds	r7, #20
 800746c:	46bd      	mov	sp, r7
 800746e:	bd90      	pop	{r4, r7, pc}

08007470 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800747e:	69db      	ldr	r3, [r3, #28]
 8007480:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d00e      	beq.n	80074a8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	781b      	ldrb	r3, [r3, #0]
 800748e:	4619      	mov	r1, r3
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f001 fea4 	bl	80091de <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	781b      	ldrb	r3, [r3, #0]
 800749a:	4619      	mov	r1, r3
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f001 fecf 	bl	8009240 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2200      	movs	r2, #0
 80074a6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	7b1b      	ldrb	r3, [r3, #12]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00e      	beq.n	80074ce <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	7b1b      	ldrb	r3, [r3, #12]
 80074b4:	4619      	mov	r1, r3
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f001 fe91 	bl	80091de <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	7b1b      	ldrb	r3, [r3, #12]
 80074c0:	4619      	mov	r1, r3
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f001 febc 	bl	8009240 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2200      	movs	r2, #0
 80074cc:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	7b5b      	ldrb	r3, [r3, #13]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00e      	beq.n	80074f4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	7b5b      	ldrb	r3, [r3, #13]
 80074da:	4619      	mov	r1, r3
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f001 fe7e 	bl	80091de <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	7b5b      	ldrb	r3, [r3, #13]
 80074e6:	4619      	mov	r1, r3
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f001 fea9 	bl	8009240 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2200      	movs	r2, #0
 80074f2:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80074fa:	69db      	ldr	r3, [r3, #28]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d00b      	beq.n	8007518 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007506:	69db      	ldr	r3, [r3, #28]
 8007508:	4618      	mov	r0, r3
 800750a:	f002 f9ed 	bl	80098e8 <free>
    phost->pActiveClass->pData = 0U;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007514:	2200      	movs	r2, #0
 8007516:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007518:	2300      	movs	r3, #0
}
 800751a:	4618      	mov	r0, r3
 800751c:	3710      	adds	r7, #16
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}

08007522 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8007522:	b580      	push	{r7, lr}
 8007524:	b084      	sub	sp, #16
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007530:	69db      	ldr	r3, [r3, #28]
 8007532:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	3340      	adds	r3, #64	@ 0x40
 8007538:	4619      	mov	r1, r3
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 f8b1 	bl	80076a2 <GetLineCoding>
 8007540:	4603      	mov	r3, r0
 8007542:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8007544:	7afb      	ldrb	r3, [r7, #11]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d105      	bne.n	8007556 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007550:	2102      	movs	r1, #2
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007556:	7afb      	ldrb	r3, [r7, #11]
}
 8007558:	4618      	mov	r0, r3
 800755a:	3710      	adds	r7, #16
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007568:	2301      	movs	r3, #1
 800756a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800756c:	2300      	movs	r3, #0
 800756e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007576:	69db      	ldr	r3, [r3, #28]
 8007578:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007580:	2b04      	cmp	r3, #4
 8007582:	d877      	bhi.n	8007674 <USBH_CDC_Process+0x114>
 8007584:	a201      	add	r2, pc, #4	@ (adr r2, 800758c <USBH_CDC_Process+0x2c>)
 8007586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800758a:	bf00      	nop
 800758c:	080075a1 	.word	0x080075a1
 8007590:	080075a7 	.word	0x080075a7
 8007594:	080075d7 	.word	0x080075d7
 8007598:	0800764b 	.word	0x0800764b
 800759c:	08007659 	.word	0x08007659
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80075a0:	2300      	movs	r3, #0
 80075a2:	73fb      	strb	r3, [r7, #15]
      break;
 80075a4:	e06d      	b.n	8007682 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075aa:	4619      	mov	r1, r3
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f000 f897 	bl	80076e0 <SetLineCoding>
 80075b2:	4603      	mov	r3, r0
 80075b4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80075b6:	7bbb      	ldrb	r3, [r7, #14]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d104      	bne.n	80075c6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	2202      	movs	r2, #2
 80075c0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80075c4:	e058      	b.n	8007678 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80075c6:	7bbb      	ldrb	r3, [r7, #14]
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d055      	beq.n	8007678 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	2204      	movs	r2, #4
 80075d0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80075d4:	e050      	b.n	8007678 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	3340      	adds	r3, #64	@ 0x40
 80075da:	4619      	mov	r1, r3
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f000 f860 	bl	80076a2 <GetLineCoding>
 80075e2:	4603      	mov	r3, r0
 80075e4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80075e6:	7bbb      	ldrb	r3, [r7, #14]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d126      	bne.n	800763a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	2200      	movs	r2, #0
 80075f0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075fe:	791b      	ldrb	r3, [r3, #4]
 8007600:	429a      	cmp	r2, r3
 8007602:	d13b      	bne.n	800767c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800760e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007610:	429a      	cmp	r2, r3
 8007612:	d133      	bne.n	800767c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800761e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007620:	429a      	cmp	r2, r3
 8007622:	d12b      	bne.n	800767c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800762c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800762e:	429a      	cmp	r2, r3
 8007630:	d124      	bne.n	800767c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 f958 	bl	80078e8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007638:	e020      	b.n	800767c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800763a:	7bbb      	ldrb	r3, [r7, #14]
 800763c:	2b01      	cmp	r3, #1
 800763e:	d01d      	beq.n	800767c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	2204      	movs	r2, #4
 8007644:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007648:	e018      	b.n	800767c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 f867 	bl	800771e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 f8da 	bl	800780a <CDC_ProcessReception>
      break;
 8007656:	e014      	b.n	8007682 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007658:	2100      	movs	r1, #0
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f001 f81a 	bl	8008694 <USBH_ClrFeature>
 8007660:	4603      	mov	r3, r0
 8007662:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007664:	7bbb      	ldrb	r3, [r7, #14]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d10a      	bne.n	8007680 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	2200      	movs	r2, #0
 800766e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8007672:	e005      	b.n	8007680 <USBH_CDC_Process+0x120>

    default:
      break;
 8007674:	bf00      	nop
 8007676:	e004      	b.n	8007682 <USBH_CDC_Process+0x122>
      break;
 8007678:	bf00      	nop
 800767a:	e002      	b.n	8007682 <USBH_CDC_Process+0x122>
      break;
 800767c:	bf00      	nop
 800767e:	e000      	b.n	8007682 <USBH_CDC_Process+0x122>
      break;
 8007680:	bf00      	nop

  }

  return status;
 8007682:	7bfb      	ldrb	r3, [r7, #15]
}
 8007684:	4618      	mov	r0, r3
 8007686:	3710      	adds	r7, #16
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}

0800768c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	370c      	adds	r7, #12
 800769a:	46bd      	mov	sp, r7
 800769c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a0:	4770      	bx	lr

080076a2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80076a2:	b580      	push	{r7, lr}
 80076a4:	b082      	sub	sp, #8
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
 80076aa:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	22a1      	movs	r2, #161	@ 0xa1
 80076b0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2221      	movs	r2, #33	@ 0x21
 80076b6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2200      	movs	r2, #0
 80076c2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2207      	movs	r2, #7
 80076c8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	2207      	movs	r2, #7
 80076ce:	4619      	mov	r1, r3
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f001 fb14 	bl	8008cfe <USBH_CtlReq>
 80076d6:	4603      	mov	r3, r0
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3708      	adds	r7, #8
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2221      	movs	r2, #33	@ 0x21
 80076ee:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2220      	movs	r2, #32
 80076f4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2207      	movs	r2, #7
 8007706:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	2207      	movs	r2, #7
 800770c:	4619      	mov	r1, r3
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f001 faf5 	bl	8008cfe <USBH_CtlReq>
 8007714:	4603      	mov	r3, r0
}
 8007716:	4618      	mov	r0, r3
 8007718:	3708      	adds	r7, #8
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}

0800771e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800771e:	b580      	push	{r7, lr}
 8007720:	b086      	sub	sp, #24
 8007722:	af02      	add	r7, sp, #8
 8007724:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800772c:	69db      	ldr	r3, [r3, #28]
 800772e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007730:	2300      	movs	r3, #0
 8007732:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800773a:	2b01      	cmp	r3, #1
 800773c:	d002      	beq.n	8007744 <CDC_ProcessTransmission+0x26>
 800773e:	2b02      	cmp	r3, #2
 8007740:	d023      	beq.n	800778a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8007742:	e05e      	b.n	8007802 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007748:	68fa      	ldr	r2, [r7, #12]
 800774a:	8b12      	ldrh	r2, [r2, #24]
 800774c:	4293      	cmp	r3, r2
 800774e:	d90b      	bls.n	8007768 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	69d9      	ldr	r1, [r3, #28]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	8b1a      	ldrh	r2, [r3, #24]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	7b5b      	ldrb	r3, [r3, #13]
 800775c:	2001      	movs	r0, #1
 800775e:	9000      	str	r0, [sp, #0]
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f001 fcda 	bl	800911a <USBH_BulkSendData>
 8007766:	e00b      	b.n	8007780 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8007770:	b29a      	uxth	r2, r3
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	7b5b      	ldrb	r3, [r3, #13]
 8007776:	2001      	movs	r0, #1
 8007778:	9000      	str	r0, [sp, #0]
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f001 fccd 	bl	800911a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2202      	movs	r2, #2
 8007784:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007788:	e03b      	b.n	8007802 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	7b5b      	ldrb	r3, [r3, #13]
 800778e:	4619      	mov	r1, r3
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f001 fff1 	bl	8009778 <USBH_LL_GetURBState>
 8007796:	4603      	mov	r3, r0
 8007798:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800779a:	7afb      	ldrb	r3, [r7, #11]
 800779c:	2b01      	cmp	r3, #1
 800779e:	d128      	bne.n	80077f2 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	8b12      	ldrh	r2, [r2, #24]
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d90e      	bls.n	80077ca <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077b0:	68fa      	ldr	r2, [r7, #12]
 80077b2:	8b12      	ldrh	r2, [r2, #24]
 80077b4:	1a9a      	subs	r2, r3, r2
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	69db      	ldr	r3, [r3, #28]
 80077be:	68fa      	ldr	r2, [r7, #12]
 80077c0:	8b12      	ldrh	r2, [r2, #24]
 80077c2:	441a      	add	r2, r3
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	61da      	str	r2, [r3, #28]
 80077c8:	e002      	b.n	80077d0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d004      	beq.n	80077e2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2201      	movs	r2, #1
 80077dc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80077e0:	e00e      	b.n	8007800 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2200      	movs	r2, #0
 80077e6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 f868 	bl	80078c0 <USBH_CDC_TransmitCallback>
      break;
 80077f0:	e006      	b.n	8007800 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80077f2:	7afb      	ldrb	r3, [r7, #11]
 80077f4:	2b02      	cmp	r3, #2
 80077f6:	d103      	bne.n	8007800 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007800:	bf00      	nop
  }
}
 8007802:	bf00      	nop
 8007804:	3710      	adds	r7, #16
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}

0800780a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800780a:	b580      	push	{r7, lr}
 800780c:	b086      	sub	sp, #24
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007818:	69db      	ldr	r3, [r3, #28]
 800781a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800781c:	2300      	movs	r3, #0
 800781e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8007826:	2b03      	cmp	r3, #3
 8007828:	d002      	beq.n	8007830 <CDC_ProcessReception+0x26>
 800782a:	2b04      	cmp	r3, #4
 800782c:	d00e      	beq.n	800784c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800782e:	e043      	b.n	80078b8 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	6a19      	ldr	r1, [r3, #32]
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	8b5a      	ldrh	r2, [r3, #26]
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	7b1b      	ldrb	r3, [r3, #12]
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f001 fc91 	bl	8009164 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	2204      	movs	r2, #4
 8007846:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800784a:	e035      	b.n	80078b8 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	7b1b      	ldrb	r3, [r3, #12]
 8007850:	4619      	mov	r1, r3
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f001 ff90 	bl	8009778 <USBH_LL_GetURBState>
 8007858:	4603      	mov	r3, r0
 800785a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800785c:	7cfb      	ldrb	r3, [r7, #19]
 800785e:	2b01      	cmp	r3, #1
 8007860:	d129      	bne.n	80078b6 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	7b1b      	ldrb	r3, [r3, #12]
 8007866:	4619      	mov	r1, r3
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f001 fef3 	bl	8009654 <USBH_LL_GetLastXferSize>
 800786e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007874:	68fa      	ldr	r2, [r7, #12]
 8007876:	429a      	cmp	r2, r3
 8007878:	d016      	beq.n	80078a8 <CDC_ProcessReception+0x9e>
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	8b5b      	ldrh	r3, [r3, #26]
 800787e:	461a      	mov	r2, r3
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	4293      	cmp	r3, r2
 8007884:	d110      	bne.n	80078a8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	1ad2      	subs	r2, r2, r3
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	6a1a      	ldr	r2, [r3, #32]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	441a      	add	r2, r3
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	2203      	movs	r2, #3
 80078a2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80078a6:	e006      	b.n	80078b6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	2200      	movs	r2, #0
 80078ac:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 f80f 	bl	80078d4 <USBH_CDC_ReceiveCallback>
      break;
 80078b6:	bf00      	nop
  }
}
 80078b8:	bf00      	nop
 80078ba:	3718      	adds	r7, #24
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b083      	sub	sp, #12
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80078c8:	bf00      	nop
 80078ca:	370c      	adds	r7, #12
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr

080078d4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80078dc:	bf00      	nop
 80078de:	370c      	adds	r7, #12
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr

080078e8 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	4613      	mov	r3, r2
 8007908:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d101      	bne.n	8007914 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007910:	2302      	movs	r3, #2
 8007912:	e029      	b.n	8007968 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	79fa      	ldrb	r2, [r7, #7]
 8007918:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2200      	movs	r2, #0
 8007920:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2200      	movs	r2, #0
 8007928:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800792c:	68f8      	ldr	r0, [r7, #12]
 800792e:	f000 f81f 	bl	8007970 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2200      	movs	r2, #0
 800793e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2200      	movs	r2, #0
 800794e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d003      	beq.n	8007960 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	68ba      	ldr	r2, [r7, #8]
 800795c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007960:	68f8      	ldr	r0, [r7, #12]
 8007962:	f001 fdc3 	bl	80094ec <USBH_LL_Init>

  return USBH_OK;
 8007966:	2300      	movs	r3, #0
}
 8007968:	4618      	mov	r0, r3
 800796a:	3710      	adds	r7, #16
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}

08007970 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007978:	2300      	movs	r3, #0
 800797a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800797c:	2300      	movs	r3, #0
 800797e:	60fb      	str	r3, [r7, #12]
 8007980:	e009      	b.n	8007996 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	33e0      	adds	r3, #224	@ 0xe0
 8007988:	009b      	lsls	r3, r3, #2
 800798a:	4413      	add	r3, r2
 800798c:	2200      	movs	r2, #0
 800798e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	3301      	adds	r3, #1
 8007994:	60fb      	str	r3, [r7, #12]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2b0f      	cmp	r3, #15
 800799a:	d9f2      	bls.n	8007982 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800799c:	2300      	movs	r3, #0
 800799e:	60fb      	str	r3, [r7, #12]
 80079a0:	e009      	b.n	80079b6 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80079a2:	687a      	ldr	r2, [r7, #4]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	4413      	add	r3, r2
 80079a8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80079ac:	2200      	movs	r2, #0
 80079ae:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	3301      	adds	r3, #1
 80079b4:	60fb      	str	r3, [r7, #12]
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079bc:	d3f1      	bcc.n	80079a2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2200      	movs	r2, #0
 80079c8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2201      	movs	r2, #1
 80079ce:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2240      	movs	r2, #64	@ 0x40
 80079e2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2201      	movs	r2, #1
 80079f6:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2200      	movs	r2, #0
 8007a06:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	331c      	adds	r3, #28
 8007a0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007a12:	2100      	movs	r1, #0
 8007a14:	4618      	mov	r0, r3
 8007a16:	f002 f81d 	bl	8009a54 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007a20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a24:	2100      	movs	r1, #0
 8007a26:	4618      	mov	r0, r3
 8007a28:	f002 f814 	bl	8009a54 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007a32:	2212      	movs	r2, #18
 8007a34:	2100      	movs	r1, #0
 8007a36:	4618      	mov	r0, r3
 8007a38:	f002 f80c 	bl	8009a54 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007a42:	223e      	movs	r2, #62	@ 0x3e
 8007a44:	2100      	movs	r1, #0
 8007a46:	4618      	mov	r0, r3
 8007a48:	f002 f804 	bl	8009a54 <memset>

  return USBH_OK;
 8007a4c:	2300      	movs	r3, #0
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3710      	adds	r7, #16
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}

08007a56 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007a56:	b480      	push	{r7}
 8007a58:	b085      	sub	sp, #20
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	6078      	str	r0, [r7, #4]
 8007a5e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007a60:	2300      	movs	r3, #0
 8007a62:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d016      	beq.n	8007a98 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d10e      	bne.n	8007a92 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007a7a:	1c59      	adds	r1, r3, #1
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	33de      	adds	r3, #222	@ 0xde
 8007a86:	6839      	ldr	r1, [r7, #0]
 8007a88:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	73fb      	strb	r3, [r7, #15]
 8007a90:	e004      	b.n	8007a9c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007a92:	2302      	movs	r3, #2
 8007a94:	73fb      	strb	r3, [r7, #15]
 8007a96:	e001      	b.n	8007a9c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007a98:	2302      	movs	r3, #2
 8007a9a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3714      	adds	r7, #20
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr

08007aaa <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007aaa:	b480      	push	{r7}
 8007aac:	b085      	sub	sp, #20
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007ac0:	78fa      	ldrb	r2, [r7, #3]
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d204      	bcs.n	8007ad0 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	78fa      	ldrb	r2, [r7, #3]
 8007aca:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8007ace:	e001      	b.n	8007ad4 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007ad0:	2302      	movs	r3, #2
 8007ad2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3714      	adds	r7, #20
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr

08007ae2 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007ae2:	b480      	push	{r7}
 8007ae4:	b087      	sub	sp, #28
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]
 8007aea:	4608      	mov	r0, r1
 8007aec:	4611      	mov	r1, r2
 8007aee:	461a      	mov	r2, r3
 8007af0:	4603      	mov	r3, r0
 8007af2:	70fb      	strb	r3, [r7, #3]
 8007af4:	460b      	mov	r3, r1
 8007af6:	70bb      	strb	r3, [r7, #2]
 8007af8:	4613      	mov	r3, r2
 8007afa:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007afc:	2300      	movs	r3, #0
 8007afe:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007b00:	2300      	movs	r3, #0
 8007b02:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007b0a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007b0c:	e025      	b.n	8007b5a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007b0e:	7dfb      	ldrb	r3, [r7, #23]
 8007b10:	221a      	movs	r2, #26
 8007b12:	fb02 f303 	mul.w	r3, r2, r3
 8007b16:	3308      	adds	r3, #8
 8007b18:	68fa      	ldr	r2, [r7, #12]
 8007b1a:	4413      	add	r3, r2
 8007b1c:	3302      	adds	r3, #2
 8007b1e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	795b      	ldrb	r3, [r3, #5]
 8007b24:	78fa      	ldrb	r2, [r7, #3]
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d002      	beq.n	8007b30 <USBH_FindInterface+0x4e>
 8007b2a:	78fb      	ldrb	r3, [r7, #3]
 8007b2c:	2bff      	cmp	r3, #255	@ 0xff
 8007b2e:	d111      	bne.n	8007b54 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007b34:	78ba      	ldrb	r2, [r7, #2]
 8007b36:	429a      	cmp	r2, r3
 8007b38:	d002      	beq.n	8007b40 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007b3a:	78bb      	ldrb	r3, [r7, #2]
 8007b3c:	2bff      	cmp	r3, #255	@ 0xff
 8007b3e:	d109      	bne.n	8007b54 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007b44:	787a      	ldrb	r2, [r7, #1]
 8007b46:	429a      	cmp	r2, r3
 8007b48:	d002      	beq.n	8007b50 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007b4a:	787b      	ldrb	r3, [r7, #1]
 8007b4c:	2bff      	cmp	r3, #255	@ 0xff
 8007b4e:	d101      	bne.n	8007b54 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007b50:	7dfb      	ldrb	r3, [r7, #23]
 8007b52:	e006      	b.n	8007b62 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007b54:	7dfb      	ldrb	r3, [r7, #23]
 8007b56:	3301      	adds	r3, #1
 8007b58:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007b5a:	7dfb      	ldrb	r3, [r7, #23]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d9d6      	bls.n	8007b0e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007b60:	23ff      	movs	r3, #255	@ 0xff
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	371c      	adds	r7, #28
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr

08007b6e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007b6e:	b580      	push	{r7, lr}
 8007b70:	b082      	sub	sp, #8
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f001 fcf4 	bl	8009564 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007b7c:	2101      	movs	r1, #1
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f001 fe0d 	bl	800979e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007b84:	2300      	movs	r3, #0
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3708      	adds	r7, #8
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
	...

08007b90 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b088      	sub	sp, #32
 8007b94:	af04      	add	r7, sp, #16
 8007b96:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007b98:	2302      	movs	r3, #2
 8007b9a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007ba6:	b2db      	uxtb	r3, r3
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d102      	bne.n	8007bb2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2203      	movs	r2, #3
 8007bb0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	2b0b      	cmp	r3, #11
 8007bba:	f200 81bb 	bhi.w	8007f34 <USBH_Process+0x3a4>
 8007bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8007bc4 <USBH_Process+0x34>)
 8007bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bc4:	08007bf5 	.word	0x08007bf5
 8007bc8:	08007c27 	.word	0x08007c27
 8007bcc:	08007c8f 	.word	0x08007c8f
 8007bd0:	08007ecf 	.word	0x08007ecf
 8007bd4:	08007f35 	.word	0x08007f35
 8007bd8:	08007d2f 	.word	0x08007d2f
 8007bdc:	08007e75 	.word	0x08007e75
 8007be0:	08007d65 	.word	0x08007d65
 8007be4:	08007d85 	.word	0x08007d85
 8007be8:	08007da3 	.word	0x08007da3
 8007bec:	08007de7 	.word	0x08007de7
 8007bf0:	08007eb7 	.word	0x08007eb7
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	f000 819b 	beq.w	8007f38 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2201      	movs	r2, #1
 8007c06:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007c08:	20c8      	movs	r0, #200	@ 0xc8
 8007c0a:	f001 fe12 	bl	8009832 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f001 fd05 	bl	800961e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007c24:	e188      	b.n	8007f38 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	d107      	bne.n	8007c40 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2200      	movs	r2, #0
 8007c34:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2202      	movs	r2, #2
 8007c3c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007c3e:	e18a      	b.n	8007f56 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007c46:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c4a:	d914      	bls.n	8007c76 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007c52:	3301      	adds	r3, #1
 8007c54:	b2da      	uxtb	r2, r3
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007c62:	2b03      	cmp	r3, #3
 8007c64:	d903      	bls.n	8007c6e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	220d      	movs	r2, #13
 8007c6a:	701a      	strb	r2, [r3, #0]
      break;
 8007c6c:	e173      	b.n	8007f56 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2200      	movs	r2, #0
 8007c72:	701a      	strb	r2, [r3, #0]
      break;
 8007c74:	e16f      	b.n	8007f56 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007c7c:	f103 020a 	add.w	r2, r3, #10
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007c86:	200a      	movs	r0, #10
 8007c88:	f001 fdd3 	bl	8009832 <USBH_Delay>
      break;
 8007c8c:	e163      	b.n	8007f56 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d005      	beq.n	8007ca4 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007c9e:	2104      	movs	r1, #4
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007ca4:	2064      	movs	r0, #100	@ 0x64
 8007ca6:	f001 fdc4 	bl	8009832 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f001 fc90 	bl	80095d0 <USBH_LL_GetSpeed>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2205      	movs	r2, #5
 8007cbe:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007cc0:	2100      	movs	r1, #0
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	f001 fa9b 	bl	80091fe <USBH_AllocPipe>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	461a      	mov	r2, r3
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007cd0:	2180      	movs	r1, #128	@ 0x80
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f001 fa93 	bl	80091fe <USBH_AllocPipe>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	461a      	mov	r2, r3
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	7919      	ldrb	r1, [r3, #4]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007cf0:	687a      	ldr	r2, [r7, #4]
 8007cf2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007cf4:	9202      	str	r2, [sp, #8]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	9201      	str	r2, [sp, #4]
 8007cfa:	9300      	str	r3, [sp, #0]
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2280      	movs	r2, #128	@ 0x80
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f001 fa4d 	bl	80091a0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	7959      	ldrb	r1, [r3, #5]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007d16:	687a      	ldr	r2, [r7, #4]
 8007d18:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007d1a:	9202      	str	r2, [sp, #8]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	9201      	str	r2, [sp, #4]
 8007d20:	9300      	str	r3, [sp, #0]
 8007d22:	4603      	mov	r3, r0
 8007d24:	2200      	movs	r2, #0
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f001 fa3a 	bl	80091a0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007d2c:	e113      	b.n	8007f56 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 f916 	bl	8007f60 <USBH_HandleEnum>
 8007d34:	4603      	mov	r3, r0
 8007d36:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007d38:	7bbb      	ldrb	r3, [r7, #14]
 8007d3a:	b2db      	uxtb	r3, r3
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	f040 80fd 	bne.w	8007f3c <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d103      	bne.n	8007d5c <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2208      	movs	r2, #8
 8007d58:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007d5a:	e0ef      	b.n	8007f3c <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2207      	movs	r2, #7
 8007d60:	701a      	strb	r2, [r3, #0]
      break;
 8007d62:	e0eb      	b.n	8007f3c <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f000 80e8 	beq.w	8007f40 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d76:	2101      	movs	r1, #1
 8007d78:	6878      	ldr	r0, [r7, #4]
 8007d7a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2208      	movs	r2, #8
 8007d80:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8007d82:	e0dd      	b.n	8007f40 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8007d8a:	4619      	mov	r1, r3
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f000 fc3a 	bl	8008606 <USBH_SetCfg>
 8007d92:	4603      	mov	r3, r0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	f040 80d5 	bne.w	8007f44 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2209      	movs	r2, #9
 8007d9e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007da0:	e0d0      	b.n	8007f44 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8007da8:	f003 0320 	and.w	r3, r3, #32
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d016      	beq.n	8007dde <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007db0:	2101      	movs	r1, #1
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f000 fc4a 	bl	800864c <USBH_SetFeature>
 8007db8:	4603      	mov	r3, r0
 8007dba:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007dbc:	7bbb      	ldrb	r3, [r7, #14]
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d103      	bne.n	8007dcc <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	220a      	movs	r2, #10
 8007dc8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007dca:	e0bd      	b.n	8007f48 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8007dcc:	7bbb      	ldrb	r3, [r7, #14]
 8007dce:	b2db      	uxtb	r3, r3
 8007dd0:	2b03      	cmp	r3, #3
 8007dd2:	f040 80b9 	bne.w	8007f48 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	220a      	movs	r2, #10
 8007dda:	701a      	strb	r2, [r3, #0]
      break;
 8007ddc:	e0b4      	b.n	8007f48 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	220a      	movs	r2, #10
 8007de2:	701a      	strb	r2, [r3, #0]
      break;
 8007de4:	e0b0      	b.n	8007f48 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f000 80ad 	beq.w	8007f4c <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	73fb      	strb	r3, [r7, #15]
 8007dfe:	e016      	b.n	8007e2e <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007e00:	7bfa      	ldrb	r2, [r7, #15]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	32de      	adds	r2, #222	@ 0xde
 8007e06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e0a:	791a      	ldrb	r2, [r3, #4]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8007e12:	429a      	cmp	r2, r3
 8007e14:	d108      	bne.n	8007e28 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007e16:	7bfa      	ldrb	r2, [r7, #15]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	32de      	adds	r2, #222	@ 0xde
 8007e1c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8007e26:	e005      	b.n	8007e34 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007e28:	7bfb      	ldrb	r3, [r7, #15]
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	73fb      	strb	r3, [r7, #15]
 8007e2e:	7bfb      	ldrb	r3, [r7, #15]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d0e5      	beq.n	8007e00 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d016      	beq.n	8007e6c <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	4798      	blx	r3
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d109      	bne.n	8007e64 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2206      	movs	r2, #6
 8007e54:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007e5c:	2103      	movs	r1, #3
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007e62:	e073      	b.n	8007f4c <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	220d      	movs	r2, #13
 8007e68:	701a      	strb	r2, [r3, #0]
      break;
 8007e6a:	e06f      	b.n	8007f4c <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	220d      	movs	r2, #13
 8007e70:	701a      	strb	r2, [r3, #0]
      break;
 8007e72:	e06b      	b.n	8007f4c <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d017      	beq.n	8007eae <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e84:	691b      	ldr	r3, [r3, #16]
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	4798      	blx	r3
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007e8e:	7bbb      	ldrb	r3, [r7, #14]
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d103      	bne.n	8007e9e <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	220b      	movs	r2, #11
 8007e9a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007e9c:	e058      	b.n	8007f50 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8007e9e:	7bbb      	ldrb	r3, [r7, #14]
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d154      	bne.n	8007f50 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	220d      	movs	r2, #13
 8007eaa:	701a      	strb	r2, [r3, #0]
      break;
 8007eac:	e050      	b.n	8007f50 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	220d      	movs	r2, #13
 8007eb2:	701a      	strb	r2, [r3, #0]
      break;
 8007eb4:	e04c      	b.n	8007f50 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d049      	beq.n	8007f54 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ec6:	695b      	ldr	r3, [r3, #20]
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	4798      	blx	r3
      }
      break;
 8007ecc:	e042      	b.n	8007f54 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f7ff fd4a 	bl	8007970 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d009      	beq.n	8007efa <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007eec:	68db      	ldr	r3, [r3, #12]
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d005      	beq.n	8007f10 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007f0a:	2105      	movs	r1, #5
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007f16:	b2db      	uxtb	r3, r3
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d107      	bne.n	8007f2c <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f7ff fe22 	bl	8007b6e <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007f2a:	e014      	b.n	8007f56 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f001 fb19 	bl	8009564 <USBH_LL_Start>
      break;
 8007f32:	e010      	b.n	8007f56 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8007f34:	bf00      	nop
 8007f36:	e00e      	b.n	8007f56 <USBH_Process+0x3c6>
      break;
 8007f38:	bf00      	nop
 8007f3a:	e00c      	b.n	8007f56 <USBH_Process+0x3c6>
      break;
 8007f3c:	bf00      	nop
 8007f3e:	e00a      	b.n	8007f56 <USBH_Process+0x3c6>
    break;
 8007f40:	bf00      	nop
 8007f42:	e008      	b.n	8007f56 <USBH_Process+0x3c6>
      break;
 8007f44:	bf00      	nop
 8007f46:	e006      	b.n	8007f56 <USBH_Process+0x3c6>
      break;
 8007f48:	bf00      	nop
 8007f4a:	e004      	b.n	8007f56 <USBH_Process+0x3c6>
      break;
 8007f4c:	bf00      	nop
 8007f4e:	e002      	b.n	8007f56 <USBH_Process+0x3c6>
      break;
 8007f50:	bf00      	nop
 8007f52:	e000      	b.n	8007f56 <USBH_Process+0x3c6>
      break;
 8007f54:	bf00      	nop
  }
  return USBH_OK;
 8007f56:	2300      	movs	r3, #0
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3710      	adds	r7, #16
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}

08007f60 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b088      	sub	sp, #32
 8007f64:	af04      	add	r7, sp, #16
 8007f66:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	785b      	ldrb	r3, [r3, #1]
 8007f74:	2b07      	cmp	r3, #7
 8007f76:	f200 81bd 	bhi.w	80082f4 <USBH_HandleEnum+0x394>
 8007f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f80 <USBH_HandleEnum+0x20>)
 8007f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f80:	08007fa1 	.word	0x08007fa1
 8007f84:	0800805b 	.word	0x0800805b
 8007f88:	080080c5 	.word	0x080080c5
 8007f8c:	0800814f 	.word	0x0800814f
 8007f90:	080081b9 	.word	0x080081b9
 8007f94:	08008229 	.word	0x08008229
 8007f98:	0800826f 	.word	0x0800826f
 8007f9c:	080082b5 	.word	0x080082b5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007fa0:	2108      	movs	r1, #8
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f000 fa4c 	bl	8008440 <USBH_Get_DevDesc>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007fac:	7bbb      	ldrb	r3, [r7, #14]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d12e      	bne.n	8008010 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	7919      	ldrb	r1, [r3, #4]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007fd6:	9202      	str	r2, [sp, #8]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	9201      	str	r2, [sp, #4]
 8007fdc:	9300      	str	r3, [sp, #0]
 8007fde:	4603      	mov	r3, r0
 8007fe0:	2280      	movs	r2, #128	@ 0x80
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f001 f8dc 	bl	80091a0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	7959      	ldrb	r1, [r3, #5]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007ffc:	9202      	str	r2, [sp, #8]
 8007ffe:	2200      	movs	r2, #0
 8008000:	9201      	str	r2, [sp, #4]
 8008002:	9300      	str	r3, [sp, #0]
 8008004:	4603      	mov	r3, r0
 8008006:	2200      	movs	r2, #0
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f001 f8c9 	bl	80091a0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800800e:	e173      	b.n	80082f8 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008010:	7bbb      	ldrb	r3, [r7, #14]
 8008012:	2b03      	cmp	r3, #3
 8008014:	f040 8170 	bne.w	80082f8 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800801e:	3301      	adds	r3, #1
 8008020:	b2da      	uxtb	r2, r3
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800802e:	2b03      	cmp	r3, #3
 8008030:	d903      	bls.n	800803a <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	220d      	movs	r2, #13
 8008036:	701a      	strb	r2, [r3, #0]
      break;
 8008038:	e15e      	b.n	80082f8 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	795b      	ldrb	r3, [r3, #5]
 800803e:	4619      	mov	r1, r3
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f001 f8fd 	bl	8009240 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	791b      	ldrb	r3, [r3, #4]
 800804a:	4619      	mov	r1, r3
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f001 f8f7 	bl	8009240 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	701a      	strb	r2, [r3, #0]
      break;
 8008058:	e14e      	b.n	80082f8 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800805a:	2112      	movs	r1, #18
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f000 f9ef 	bl	8008440 <USBH_Get_DevDesc>
 8008062:	4603      	mov	r3, r0
 8008064:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008066:	7bbb      	ldrb	r3, [r7, #14]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d103      	bne.n	8008074 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2202      	movs	r2, #2
 8008070:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008072:	e143      	b.n	80082fc <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008074:	7bbb      	ldrb	r3, [r7, #14]
 8008076:	2b03      	cmp	r3, #3
 8008078:	f040 8140 	bne.w	80082fc <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008082:	3301      	adds	r3, #1
 8008084:	b2da      	uxtb	r2, r3
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008092:	2b03      	cmp	r3, #3
 8008094:	d903      	bls.n	800809e <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	220d      	movs	r2, #13
 800809a:	701a      	strb	r2, [r3, #0]
      break;
 800809c:	e12e      	b.n	80082fc <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	795b      	ldrb	r3, [r3, #5]
 80080a2:	4619      	mov	r1, r3
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f001 f8cb 	bl	8009240 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	791b      	ldrb	r3, [r3, #4]
 80080ae:	4619      	mov	r1, r3
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f001 f8c5 	bl	8009240 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2200      	movs	r2, #0
 80080ba:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2200      	movs	r2, #0
 80080c0:	701a      	strb	r2, [r3, #0]
      break;
 80080c2:	e11b      	b.n	80082fc <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80080c4:	2101      	movs	r1, #1
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 fa79 	bl	80085be <USBH_SetAddress>
 80080cc:	4603      	mov	r3, r0
 80080ce:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80080d0:	7bbb      	ldrb	r3, [r7, #14]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d130      	bne.n	8008138 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80080d6:	2002      	movs	r0, #2
 80080d8:	f001 fbab 	bl	8009832 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2201      	movs	r2, #1
 80080e0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2203      	movs	r2, #3
 80080e8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	7919      	ldrb	r1, [r3, #4]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80080fe:	9202      	str	r2, [sp, #8]
 8008100:	2200      	movs	r2, #0
 8008102:	9201      	str	r2, [sp, #4]
 8008104:	9300      	str	r3, [sp, #0]
 8008106:	4603      	mov	r3, r0
 8008108:	2280      	movs	r2, #128	@ 0x80
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f001 f848 	bl	80091a0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	7959      	ldrb	r1, [r3, #5]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008124:	9202      	str	r2, [sp, #8]
 8008126:	2200      	movs	r2, #0
 8008128:	9201      	str	r2, [sp, #4]
 800812a:	9300      	str	r3, [sp, #0]
 800812c:	4603      	mov	r3, r0
 800812e:	2200      	movs	r2, #0
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f001 f835 	bl	80091a0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008136:	e0e3      	b.n	8008300 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008138:	7bbb      	ldrb	r3, [r7, #14]
 800813a:	2b03      	cmp	r3, #3
 800813c:	f040 80e0 	bne.w	8008300 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	220d      	movs	r2, #13
 8008144:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2200      	movs	r2, #0
 800814a:	705a      	strb	r2, [r3, #1]
      break;
 800814c:	e0d8      	b.n	8008300 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800814e:	2109      	movs	r1, #9
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f000 f9a1 	bl	8008498 <USBH_Get_CfgDesc>
 8008156:	4603      	mov	r3, r0
 8008158:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800815a:	7bbb      	ldrb	r3, [r7, #14]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d103      	bne.n	8008168 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2204      	movs	r2, #4
 8008164:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008166:	e0cd      	b.n	8008304 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008168:	7bbb      	ldrb	r3, [r7, #14]
 800816a:	2b03      	cmp	r3, #3
 800816c:	f040 80ca 	bne.w	8008304 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008176:	3301      	adds	r3, #1
 8008178:	b2da      	uxtb	r2, r3
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008186:	2b03      	cmp	r3, #3
 8008188:	d903      	bls.n	8008192 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	220d      	movs	r2, #13
 800818e:	701a      	strb	r2, [r3, #0]
      break;
 8008190:	e0b8      	b.n	8008304 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	795b      	ldrb	r3, [r3, #5]
 8008196:	4619      	mov	r1, r3
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f001 f851 	bl	8009240 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	791b      	ldrb	r3, [r3, #4]
 80081a2:	4619      	mov	r1, r3
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f001 f84b 	bl	8009240 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2200      	movs	r2, #0
 80081ae:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2200      	movs	r2, #0
 80081b4:	701a      	strb	r2, [r3, #0]
      break;
 80081b6:	e0a5      	b.n	8008304 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80081be:	4619      	mov	r1, r3
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f000 f969 	bl	8008498 <USBH_Get_CfgDesc>
 80081c6:	4603      	mov	r3, r0
 80081c8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80081ca:	7bbb      	ldrb	r3, [r7, #14]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d103      	bne.n	80081d8 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2205      	movs	r2, #5
 80081d4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80081d6:	e097      	b.n	8008308 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80081d8:	7bbb      	ldrb	r3, [r7, #14]
 80081da:	2b03      	cmp	r3, #3
 80081dc:	f040 8094 	bne.w	8008308 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80081e6:	3301      	adds	r3, #1
 80081e8:	b2da      	uxtb	r2, r3
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80081f6:	2b03      	cmp	r3, #3
 80081f8:	d903      	bls.n	8008202 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	220d      	movs	r2, #13
 80081fe:	701a      	strb	r2, [r3, #0]
      break;
 8008200:	e082      	b.n	8008308 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	795b      	ldrb	r3, [r3, #5]
 8008206:	4619      	mov	r1, r3
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f001 f819 	bl	8009240 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	791b      	ldrb	r3, [r3, #4]
 8008212:	4619      	mov	r1, r3
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f001 f813 	bl	8009240 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2200      	movs	r2, #0
 800821e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	701a      	strb	r2, [r3, #0]
      break;
 8008226:	e06f      	b.n	8008308 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800822e:	2b00      	cmp	r3, #0
 8008230:	d019      	beq.n	8008266 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800823e:	23ff      	movs	r3, #255	@ 0xff
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f000 f953 	bl	80084ec <USBH_Get_StringDesc>
 8008246:	4603      	mov	r3, r0
 8008248:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800824a:	7bbb      	ldrb	r3, [r7, #14]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d103      	bne.n	8008258 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2206      	movs	r2, #6
 8008254:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008256:	e059      	b.n	800830c <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008258:	7bbb      	ldrb	r3, [r7, #14]
 800825a:	2b03      	cmp	r3, #3
 800825c:	d156      	bne.n	800830c <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2206      	movs	r2, #6
 8008262:	705a      	strb	r2, [r3, #1]
      break;
 8008264:	e052      	b.n	800830c <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2206      	movs	r2, #6
 800826a:	705a      	strb	r2, [r3, #1]
      break;
 800826c:	e04e      	b.n	800830c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008274:	2b00      	cmp	r3, #0
 8008276:	d019      	beq.n	80082ac <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008284:	23ff      	movs	r3, #255	@ 0xff
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f930 	bl	80084ec <USBH_Get_StringDesc>
 800828c:	4603      	mov	r3, r0
 800828e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008290:	7bbb      	ldrb	r3, [r7, #14]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d103      	bne.n	800829e <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2207      	movs	r2, #7
 800829a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800829c:	e038      	b.n	8008310 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800829e:	7bbb      	ldrb	r3, [r7, #14]
 80082a0:	2b03      	cmp	r3, #3
 80082a2:	d135      	bne.n	8008310 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2207      	movs	r2, #7
 80082a8:	705a      	strb	r2, [r3, #1]
      break;
 80082aa:	e031      	b.n	8008310 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2207      	movs	r2, #7
 80082b0:	705a      	strb	r2, [r3, #1]
      break;
 80082b2:	e02d      	b.n	8008310 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d017      	beq.n	80082ee <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80082ca:	23ff      	movs	r3, #255	@ 0xff
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 f90d 	bl	80084ec <USBH_Get_StringDesc>
 80082d2:	4603      	mov	r3, r0
 80082d4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80082d6:	7bbb      	ldrb	r3, [r7, #14]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d102      	bne.n	80082e2 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80082dc:	2300      	movs	r3, #0
 80082de:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80082e0:	e018      	b.n	8008314 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80082e2:	7bbb      	ldrb	r3, [r7, #14]
 80082e4:	2b03      	cmp	r3, #3
 80082e6:	d115      	bne.n	8008314 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80082e8:	2300      	movs	r3, #0
 80082ea:	73fb      	strb	r3, [r7, #15]
      break;
 80082ec:	e012      	b.n	8008314 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80082ee:	2300      	movs	r3, #0
 80082f0:	73fb      	strb	r3, [r7, #15]
      break;
 80082f2:	e00f      	b.n	8008314 <USBH_HandleEnum+0x3b4>

    default:
      break;
 80082f4:	bf00      	nop
 80082f6:	e00e      	b.n	8008316 <USBH_HandleEnum+0x3b6>
      break;
 80082f8:	bf00      	nop
 80082fa:	e00c      	b.n	8008316 <USBH_HandleEnum+0x3b6>
      break;
 80082fc:	bf00      	nop
 80082fe:	e00a      	b.n	8008316 <USBH_HandleEnum+0x3b6>
      break;
 8008300:	bf00      	nop
 8008302:	e008      	b.n	8008316 <USBH_HandleEnum+0x3b6>
      break;
 8008304:	bf00      	nop
 8008306:	e006      	b.n	8008316 <USBH_HandleEnum+0x3b6>
      break;
 8008308:	bf00      	nop
 800830a:	e004      	b.n	8008316 <USBH_HandleEnum+0x3b6>
      break;
 800830c:	bf00      	nop
 800830e:	e002      	b.n	8008316 <USBH_HandleEnum+0x3b6>
      break;
 8008310:	bf00      	nop
 8008312:	e000      	b.n	8008316 <USBH_HandleEnum+0x3b6>
      break;
 8008314:	bf00      	nop
  }
  return Status;
 8008316:	7bfb      	ldrb	r3, [r7, #15]
}
 8008318:	4618      	mov	r0, r3
 800831a:	3710      	adds	r7, #16
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}

08008320 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	683a      	ldr	r2, [r7, #0]
 800832e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008332:	bf00      	nop
 8008334:	370c      	adds	r7, #12
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr

0800833e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800833e:	b580      	push	{r7, lr}
 8008340:	b082      	sub	sp, #8
 8008342:	af00      	add	r7, sp, #0
 8008344:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800834c:	1c5a      	adds	r2, r3, #1
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f000 f804 	bl	8008362 <USBH_HandleSof>
}
 800835a:	bf00      	nop
 800835c:	3708      	adds	r7, #8
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}

08008362 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008362:	b580      	push	{r7, lr}
 8008364:	b082      	sub	sp, #8
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	781b      	ldrb	r3, [r3, #0]
 800836e:	b2db      	uxtb	r3, r3
 8008370:	2b0b      	cmp	r3, #11
 8008372:	d10a      	bne.n	800838a <USBH_HandleSof+0x28>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800837a:	2b00      	cmp	r3, #0
 800837c:	d005      	beq.n	800838a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008384:	699b      	ldr	r3, [r3, #24]
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	4798      	blx	r3
  }
}
 800838a:	bf00      	nop
 800838c:	3708      	adds	r7, #8
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}

08008392 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008392:	b480      	push	{r7}
 8008394:	b083      	sub	sp, #12
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2201      	movs	r2, #1
 800839e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80083a2:	bf00      	nop
}
 80083a4:	370c      	adds	r7, #12
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr

080083ae <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80083ae:	b480      	push	{r7}
 80083b0:	b083      	sub	sp, #12
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 80083be:	bf00      	nop
}
 80083c0:	370c      	adds	r7, #12
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr

080083ca <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80083ca:	b480      	push	{r7}
 80083cc:	b083      	sub	sp, #12
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2201      	movs	r2, #1
 80083d6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2200      	movs	r2, #0
 80083de:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80083ea:	2300      	movs	r3, #0
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	370c      	adds	r7, #12
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr

080083f8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b082      	sub	sp, #8
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2201      	movs	r2, #1
 8008404:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2200      	movs	r2, #0
 8008414:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f001 f8be 	bl	800959a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	791b      	ldrb	r3, [r3, #4]
 8008422:	4619      	mov	r1, r3
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 ff0b 	bl	8009240 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	795b      	ldrb	r3, [r3, #5]
 800842e:	4619      	mov	r1, r3
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 ff05 	bl	8009240 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008436:	2300      	movs	r3, #0
}
 8008438:	4618      	mov	r0, r3
 800843a:	3708      	adds	r7, #8
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}

08008440 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b086      	sub	sp, #24
 8008444:	af02      	add	r7, sp, #8
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	460b      	mov	r3, r1
 800844a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800844c:	887b      	ldrh	r3, [r7, #2]
 800844e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008452:	d901      	bls.n	8008458 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008454:	2303      	movs	r3, #3
 8008456:	e01b      	b.n	8008490 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800845e:	887b      	ldrh	r3, [r7, #2]
 8008460:	9300      	str	r3, [sp, #0]
 8008462:	4613      	mov	r3, r2
 8008464:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008468:	2100      	movs	r1, #0
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 f872 	bl	8008554 <USBH_GetDescriptor>
 8008470:	4603      	mov	r3, r0
 8008472:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008474:	7bfb      	ldrb	r3, [r7, #15]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d109      	bne.n	800848e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008480:	887a      	ldrh	r2, [r7, #2]
 8008482:	4619      	mov	r1, r3
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f000 f929 	bl	80086dc <USBH_ParseDevDesc>
 800848a:	4603      	mov	r3, r0
 800848c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800848e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008490:	4618      	mov	r0, r3
 8008492:	3710      	adds	r7, #16
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}

08008498 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b086      	sub	sp, #24
 800849c:	af02      	add	r7, sp, #8
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	460b      	mov	r3, r1
 80084a2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	331c      	adds	r3, #28
 80084a8:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80084aa:	887b      	ldrh	r3, [r7, #2]
 80084ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084b0:	d901      	bls.n	80084b6 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80084b2:	2303      	movs	r3, #3
 80084b4:	e016      	b.n	80084e4 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80084b6:	887b      	ldrh	r3, [r7, #2]
 80084b8:	9300      	str	r3, [sp, #0]
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084c0:	2100      	movs	r1, #0
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f846 	bl	8008554 <USBH_GetDescriptor>
 80084c8:	4603      	mov	r3, r0
 80084ca:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80084cc:	7bfb      	ldrb	r3, [r7, #15]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d107      	bne.n	80084e2 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80084d2:	887b      	ldrh	r3, [r7, #2]
 80084d4:	461a      	mov	r2, r3
 80084d6:	68b9      	ldr	r1, [r7, #8]
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	f000 f9af 	bl	800883c <USBH_ParseCfgDesc>
 80084de:	4603      	mov	r3, r0
 80084e0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80084e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3710      	adds	r7, #16
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}

080084ec <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b088      	sub	sp, #32
 80084f0:	af02      	add	r7, sp, #8
 80084f2:	60f8      	str	r0, [r7, #12]
 80084f4:	607a      	str	r2, [r7, #4]
 80084f6:	461a      	mov	r2, r3
 80084f8:	460b      	mov	r3, r1
 80084fa:	72fb      	strb	r3, [r7, #11]
 80084fc:	4613      	mov	r3, r2
 80084fe:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8008500:	893b      	ldrh	r3, [r7, #8]
 8008502:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008506:	d802      	bhi.n	800850e <USBH_Get_StringDesc+0x22>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d101      	bne.n	8008512 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800850e:	2303      	movs	r3, #3
 8008510:	e01c      	b.n	800854c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8008512:	7afb      	ldrb	r3, [r7, #11]
 8008514:	b29b      	uxth	r3, r3
 8008516:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800851a:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008522:	893b      	ldrh	r3, [r7, #8]
 8008524:	9300      	str	r3, [sp, #0]
 8008526:	460b      	mov	r3, r1
 8008528:	2100      	movs	r1, #0
 800852a:	68f8      	ldr	r0, [r7, #12]
 800852c:	f000 f812 	bl	8008554 <USBH_GetDescriptor>
 8008530:	4603      	mov	r3, r0
 8008532:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8008534:	7dfb      	ldrb	r3, [r7, #23]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d107      	bne.n	800854a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008540:	893a      	ldrh	r2, [r7, #8]
 8008542:	6879      	ldr	r1, [r7, #4]
 8008544:	4618      	mov	r0, r3
 8008546:	f000 fb8d 	bl	8008c64 <USBH_ParseStringDesc>
  }

  return status;
 800854a:	7dfb      	ldrb	r3, [r7, #23]
}
 800854c:	4618      	mov	r0, r3
 800854e:	3718      	adds	r7, #24
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}

08008554 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
 800855a:	60f8      	str	r0, [r7, #12]
 800855c:	607b      	str	r3, [r7, #4]
 800855e:	460b      	mov	r3, r1
 8008560:	72fb      	strb	r3, [r7, #11]
 8008562:	4613      	mov	r3, r2
 8008564:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	789b      	ldrb	r3, [r3, #2]
 800856a:	2b01      	cmp	r3, #1
 800856c:	d11c      	bne.n	80085a8 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800856e:	7afb      	ldrb	r3, [r7, #11]
 8008570:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008574:	b2da      	uxtb	r2, r3
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2206      	movs	r2, #6
 800857e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	893a      	ldrh	r2, [r7, #8]
 8008584:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008586:	893b      	ldrh	r3, [r7, #8]
 8008588:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800858c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008590:	d104      	bne.n	800859c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f240 4209 	movw	r2, #1033	@ 0x409
 8008598:	829a      	strh	r2, [r3, #20]
 800859a:	e002      	b.n	80085a2 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2200      	movs	r2, #0
 80085a0:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	8b3a      	ldrh	r2, [r7, #24]
 80085a6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80085a8:	8b3b      	ldrh	r3, [r7, #24]
 80085aa:	461a      	mov	r2, r3
 80085ac:	6879      	ldr	r1, [r7, #4]
 80085ae:	68f8      	ldr	r0, [r7, #12]
 80085b0:	f000 fba5 	bl	8008cfe <USBH_CtlReq>
 80085b4:	4603      	mov	r3, r0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3710      	adds	r7, #16
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b082      	sub	sp, #8
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
 80085c6:	460b      	mov	r3, r1
 80085c8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	789b      	ldrb	r3, [r3, #2]
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d10f      	bne.n	80085f2 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2200      	movs	r2, #0
 80085d6:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2205      	movs	r2, #5
 80085dc:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80085de:	78fb      	ldrb	r3, [r7, #3]
 80085e0:	b29a      	uxth	r2, r3
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2200      	movs	r2, #0
 80085f0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80085f2:	2200      	movs	r2, #0
 80085f4:	2100      	movs	r1, #0
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f000 fb81 	bl	8008cfe <USBH_CtlReq>
 80085fc:	4603      	mov	r3, r0
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3708      	adds	r7, #8
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}

08008606 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008606:	b580      	push	{r7, lr}
 8008608:	b082      	sub	sp, #8
 800860a:	af00      	add	r7, sp, #0
 800860c:	6078      	str	r0, [r7, #4]
 800860e:	460b      	mov	r3, r1
 8008610:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	789b      	ldrb	r3, [r3, #2]
 8008616:	2b01      	cmp	r3, #1
 8008618:	d10e      	bne.n	8008638 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2200      	movs	r2, #0
 800861e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2209      	movs	r2, #9
 8008624:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	887a      	ldrh	r2, [r7, #2]
 800862a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2200      	movs	r2, #0
 8008630:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008638:	2200      	movs	r2, #0
 800863a:	2100      	movs	r1, #0
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 fb5e 	bl	8008cfe <USBH_CtlReq>
 8008642:	4603      	mov	r3, r0
}
 8008644:	4618      	mov	r0, r3
 8008646:	3708      	adds	r7, #8
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}

0800864c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b082      	sub	sp, #8
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	460b      	mov	r3, r1
 8008656:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	789b      	ldrb	r3, [r3, #2]
 800865c:	2b01      	cmp	r3, #1
 800865e:	d10f      	bne.n	8008680 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2200      	movs	r2, #0
 8008664:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2203      	movs	r2, #3
 800866a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800866c:	78fb      	ldrb	r3, [r7, #3]
 800866e:	b29a      	uxth	r2, r3
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2200      	movs	r2, #0
 8008678:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2200      	movs	r2, #0
 800867e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008680:	2200      	movs	r2, #0
 8008682:	2100      	movs	r1, #0
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 fb3a 	bl	8008cfe <USBH_CtlReq>
 800868a:	4603      	mov	r3, r0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3708      	adds	r7, #8
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b082      	sub	sp, #8
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	460b      	mov	r3, r1
 800869e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	789b      	ldrb	r3, [r3, #2]
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	d10f      	bne.n	80086c8 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2202      	movs	r2, #2
 80086ac:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2201      	movs	r2, #1
 80086b2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80086ba:	78fb      	ldrb	r3, [r7, #3]
 80086bc:	b29a      	uxth	r2, r3
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2200      	movs	r2, #0
 80086c6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80086c8:	2200      	movs	r2, #0
 80086ca:	2100      	movs	r1, #0
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f000 fb16 	bl	8008cfe <USBH_CtlReq>
 80086d2:	4603      	mov	r3, r0
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3708      	adds	r7, #8
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}

080086dc <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80086dc:	b480      	push	{r7}
 80086de:	b087      	sub	sp, #28
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	60f8      	str	r0, [r7, #12]
 80086e4:	60b9      	str	r1, [r7, #8]
 80086e6:	4613      	mov	r3, r2
 80086e8:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80086f0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80086f2:	2300      	movs	r3, #0
 80086f4:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d101      	bne.n	8008700 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80086fc:	2302      	movs	r3, #2
 80086fe:	e094      	b.n	800882a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	781a      	ldrb	r2, [r3, #0]
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	785a      	ldrb	r2, [r3, #1]
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	3302      	adds	r3, #2
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	461a      	mov	r2, r3
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	3303      	adds	r3, #3
 800871c:	781b      	ldrb	r3, [r3, #0]
 800871e:	021b      	lsls	r3, r3, #8
 8008720:	b29b      	uxth	r3, r3
 8008722:	4313      	orrs	r3, r2
 8008724:	b29a      	uxth	r2, r3
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	791a      	ldrb	r2, [r3, #4]
 800872e:	693b      	ldr	r3, [r7, #16]
 8008730:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	795a      	ldrb	r2, [r3, #5]
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	799a      	ldrb	r2, [r3, #6]
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	79da      	ldrb	r2, [r3, #7]
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008750:	2b00      	cmp	r3, #0
 8008752:	d004      	beq.n	800875e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800875a:	2b01      	cmp	r3, #1
 800875c:	d11b      	bne.n	8008796 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	79db      	ldrb	r3, [r3, #7]
 8008762:	2b20      	cmp	r3, #32
 8008764:	dc0f      	bgt.n	8008786 <USBH_ParseDevDesc+0xaa>
 8008766:	2b08      	cmp	r3, #8
 8008768:	db0f      	blt.n	800878a <USBH_ParseDevDesc+0xae>
 800876a:	3b08      	subs	r3, #8
 800876c:	4a32      	ldr	r2, [pc, #200]	@ (8008838 <USBH_ParseDevDesc+0x15c>)
 800876e:	fa22 f303 	lsr.w	r3, r2, r3
 8008772:	f003 0301 	and.w	r3, r3, #1
 8008776:	2b00      	cmp	r3, #0
 8008778:	bf14      	ite	ne
 800877a:	2301      	movne	r3, #1
 800877c:	2300      	moveq	r3, #0
 800877e:	b2db      	uxtb	r3, r3
 8008780:	2b00      	cmp	r3, #0
 8008782:	d106      	bne.n	8008792 <USBH_ParseDevDesc+0xb6>
 8008784:	e001      	b.n	800878a <USBH_ParseDevDesc+0xae>
 8008786:	2b40      	cmp	r3, #64	@ 0x40
 8008788:	d003      	beq.n	8008792 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	2208      	movs	r2, #8
 800878e:	71da      	strb	r2, [r3, #7]
        break;
 8008790:	e000      	b.n	8008794 <USBH_ParseDevDesc+0xb8>
        break;
 8008792:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008794:	e00e      	b.n	80087b4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800879c:	2b02      	cmp	r3, #2
 800879e:	d107      	bne.n	80087b0 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	79db      	ldrb	r3, [r3, #7]
 80087a4:	2b08      	cmp	r3, #8
 80087a6:	d005      	beq.n	80087b4 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	2208      	movs	r2, #8
 80087ac:	71da      	strb	r2, [r3, #7]
 80087ae:	e001      	b.n	80087b4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80087b0:	2303      	movs	r3, #3
 80087b2:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80087b4:	88fb      	ldrh	r3, [r7, #6]
 80087b6:	2b08      	cmp	r3, #8
 80087b8:	d936      	bls.n	8008828 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	3308      	adds	r3, #8
 80087be:	781b      	ldrb	r3, [r3, #0]
 80087c0:	461a      	mov	r2, r3
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	3309      	adds	r3, #9
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	021b      	lsls	r3, r3, #8
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	4313      	orrs	r3, r2
 80087ce:	b29a      	uxth	r2, r3
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	330a      	adds	r3, #10
 80087d8:	781b      	ldrb	r3, [r3, #0]
 80087da:	461a      	mov	r2, r3
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	330b      	adds	r3, #11
 80087e0:	781b      	ldrb	r3, [r3, #0]
 80087e2:	021b      	lsls	r3, r3, #8
 80087e4:	b29b      	uxth	r3, r3
 80087e6:	4313      	orrs	r3, r2
 80087e8:	b29a      	uxth	r2, r3
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	330c      	adds	r3, #12
 80087f2:	781b      	ldrb	r3, [r3, #0]
 80087f4:	461a      	mov	r2, r3
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	330d      	adds	r3, #13
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	021b      	lsls	r3, r3, #8
 80087fe:	b29b      	uxth	r3, r3
 8008800:	4313      	orrs	r3, r2
 8008802:	b29a      	uxth	r2, r3
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	7b9a      	ldrb	r2, [r3, #14]
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	7bda      	ldrb	r2, [r3, #15]
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	7c1a      	ldrb	r2, [r3, #16]
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	7c5a      	ldrb	r2, [r3, #17]
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8008828:	7dfb      	ldrb	r3, [r7, #23]
}
 800882a:	4618      	mov	r0, r3
 800882c:	371c      	adds	r7, #28
 800882e:	46bd      	mov	sp, r7
 8008830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008834:	4770      	bx	lr
 8008836:	bf00      	nop
 8008838:	01000101 	.word	0x01000101

0800883c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b08c      	sub	sp, #48	@ 0x30
 8008840:	af00      	add	r7, sp, #0
 8008842:	60f8      	str	r0, [r7, #12]
 8008844:	60b9      	str	r1, [r7, #8]
 8008846:	4613      	mov	r3, r2
 8008848:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008850:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8008852:	2300      	movs	r3, #0
 8008854:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008858:	2300      	movs	r3, #0
 800885a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800885e:	2300      	movs	r3, #0
 8008860:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d101      	bne.n	800886e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800886a:	2302      	movs	r3, #2
 800886c:	e0da      	b.n	8008a24 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8008872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008874:	781b      	ldrb	r3, [r3, #0]
 8008876:	2b09      	cmp	r3, #9
 8008878:	d002      	beq.n	8008880 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800887a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800887c:	2209      	movs	r2, #9
 800887e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	781a      	ldrb	r2, [r3, #0]
 8008884:	6a3b      	ldr	r3, [r7, #32]
 8008886:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	785a      	ldrb	r2, [r3, #1]
 800888c:	6a3b      	ldr	r3, [r7, #32]
 800888e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	3302      	adds	r3, #2
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	461a      	mov	r2, r3
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	3303      	adds	r3, #3
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	021b      	lsls	r3, r3, #8
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	4313      	orrs	r3, r2
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088aa:	bf28      	it	cs
 80088ac:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80088b0:	b29a      	uxth	r2, r3
 80088b2:	6a3b      	ldr	r3, [r7, #32]
 80088b4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	791a      	ldrb	r2, [r3, #4]
 80088ba:	6a3b      	ldr	r3, [r7, #32]
 80088bc:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	795a      	ldrb	r2, [r3, #5]
 80088c2:	6a3b      	ldr	r3, [r7, #32]
 80088c4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	799a      	ldrb	r2, [r3, #6]
 80088ca:	6a3b      	ldr	r3, [r7, #32]
 80088cc:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	79da      	ldrb	r2, [r3, #7]
 80088d2:	6a3b      	ldr	r3, [r7, #32]
 80088d4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	7a1a      	ldrb	r2, [r3, #8]
 80088da:	6a3b      	ldr	r3, [r7, #32]
 80088dc:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80088de:	88fb      	ldrh	r3, [r7, #6]
 80088e0:	2b09      	cmp	r3, #9
 80088e2:	f240 809d 	bls.w	8008a20 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 80088e6:	2309      	movs	r3, #9
 80088e8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80088ea:	2300      	movs	r3, #0
 80088ec:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80088ee:	e081      	b.n	80089f4 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80088f0:	f107 0316 	add.w	r3, r7, #22
 80088f4:	4619      	mov	r1, r3
 80088f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088f8:	f000 f9e7 	bl	8008cca <USBH_GetNextDesc>
 80088fc:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80088fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008900:	785b      	ldrb	r3, [r3, #1]
 8008902:	2b04      	cmp	r3, #4
 8008904:	d176      	bne.n	80089f4 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008908:	781b      	ldrb	r3, [r3, #0]
 800890a:	2b09      	cmp	r3, #9
 800890c:	d002      	beq.n	8008914 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800890e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008910:	2209      	movs	r2, #9
 8008912:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008914:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008918:	221a      	movs	r2, #26
 800891a:	fb02 f303 	mul.w	r3, r2, r3
 800891e:	3308      	adds	r3, #8
 8008920:	6a3a      	ldr	r2, [r7, #32]
 8008922:	4413      	add	r3, r2
 8008924:	3302      	adds	r3, #2
 8008926:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008928:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800892a:	69f8      	ldr	r0, [r7, #28]
 800892c:	f000 f87e 	bl	8008a2c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008930:	2300      	movs	r3, #0
 8008932:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8008936:	2300      	movs	r3, #0
 8008938:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800893a:	e043      	b.n	80089c4 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800893c:	f107 0316 	add.w	r3, r7, #22
 8008940:	4619      	mov	r1, r3
 8008942:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008944:	f000 f9c1 	bl	8008cca <USBH_GetNextDesc>
 8008948:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800894a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800894c:	785b      	ldrb	r3, [r3, #1]
 800894e:	2b05      	cmp	r3, #5
 8008950:	d138      	bne.n	80089c4 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8008952:	69fb      	ldr	r3, [r7, #28]
 8008954:	795b      	ldrb	r3, [r3, #5]
 8008956:	2b01      	cmp	r3, #1
 8008958:	d113      	bne.n	8008982 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800895a:	69fb      	ldr	r3, [r7, #28]
 800895c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800895e:	2b02      	cmp	r3, #2
 8008960:	d003      	beq.n	800896a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008962:	69fb      	ldr	r3, [r7, #28]
 8008964:	799b      	ldrb	r3, [r3, #6]
 8008966:	2b03      	cmp	r3, #3
 8008968:	d10b      	bne.n	8008982 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800896a:	69fb      	ldr	r3, [r7, #28]
 800896c:	79db      	ldrb	r3, [r3, #7]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d10b      	bne.n	800898a <USBH_ParseCfgDesc+0x14e>
 8008972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008974:	781b      	ldrb	r3, [r3, #0]
 8008976:	2b09      	cmp	r3, #9
 8008978:	d007      	beq.n	800898a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800897a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800897c:	2209      	movs	r2, #9
 800897e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008980:	e003      	b.n	800898a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8008982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008984:	2207      	movs	r2, #7
 8008986:	701a      	strb	r2, [r3, #0]
 8008988:	e000      	b.n	800898c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800898a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800898c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008990:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008994:	3201      	adds	r2, #1
 8008996:	00d2      	lsls	r2, r2, #3
 8008998:	211a      	movs	r1, #26
 800899a:	fb01 f303 	mul.w	r3, r1, r3
 800899e:	4413      	add	r3, r2
 80089a0:	3308      	adds	r3, #8
 80089a2:	6a3a      	ldr	r2, [r7, #32]
 80089a4:	4413      	add	r3, r2
 80089a6:	3304      	adds	r3, #4
 80089a8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80089aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80089ac:	69b9      	ldr	r1, [r7, #24]
 80089ae:	68f8      	ldr	r0, [r7, #12]
 80089b0:	f000 f870 	bl	8008a94 <USBH_ParseEPDesc>
 80089b4:	4603      	mov	r3, r0
 80089b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80089ba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80089be:	3301      	adds	r3, #1
 80089c0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80089c4:	69fb      	ldr	r3, [r7, #28]
 80089c6:	791b      	ldrb	r3, [r3, #4]
 80089c8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d204      	bcs.n	80089da <USBH_ParseCfgDesc+0x19e>
 80089d0:	6a3b      	ldr	r3, [r7, #32]
 80089d2:	885a      	ldrh	r2, [r3, #2]
 80089d4:	8afb      	ldrh	r3, [r7, #22]
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d8b0      	bhi.n	800893c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80089da:	69fb      	ldr	r3, [r7, #28]
 80089dc:	791b      	ldrb	r3, [r3, #4]
 80089de:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d201      	bcs.n	80089ea <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 80089e6:	2303      	movs	r3, #3
 80089e8:	e01c      	b.n	8008a24 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 80089ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80089ee:	3301      	adds	r3, #1
 80089f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80089f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d805      	bhi.n	8008a08 <USBH_ParseCfgDesc+0x1cc>
 80089fc:	6a3b      	ldr	r3, [r7, #32]
 80089fe:	885a      	ldrh	r2, [r3, #2]
 8008a00:	8afb      	ldrh	r3, [r7, #22]
 8008a02:	429a      	cmp	r2, r3
 8008a04:	f63f af74 	bhi.w	80088f0 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008a08:	6a3b      	ldr	r3, [r7, #32]
 8008a0a:	791b      	ldrb	r3, [r3, #4]
 8008a0c:	2b02      	cmp	r3, #2
 8008a0e:	bf28      	it	cs
 8008a10:	2302      	movcs	r3, #2
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d201      	bcs.n	8008a20 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8008a1c:	2303      	movs	r3, #3
 8008a1e:	e001      	b.n	8008a24 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8008a20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3730      	adds	r7, #48	@ 0x30
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}

08008a2c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b083      	sub	sp, #12
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
 8008a34:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	781a      	ldrb	r2, [r3, #0]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	785a      	ldrb	r2, [r3, #1]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	789a      	ldrb	r2, [r3, #2]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	78da      	ldrb	r2, [r3, #3]
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	3304      	adds	r3, #4
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	bf28      	it	cs
 8008a60:	2302      	movcs	r3, #2
 8008a62:	b2da      	uxtb	r2, r3
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	795a      	ldrb	r2, [r3, #5]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	799a      	ldrb	r2, [r3, #6]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	79da      	ldrb	r2, [r3, #7]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	7a1a      	ldrb	r2, [r3, #8]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	721a      	strb	r2, [r3, #8]
}
 8008a88:	bf00      	nop
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b087      	sub	sp, #28
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	60f8      	str	r0, [r7, #12]
 8008a9c:	60b9      	str	r1, [r7, #8]
 8008a9e:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	781a      	ldrb	r2, [r3, #0]
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	785a      	ldrb	r2, [r3, #1]
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	789a      	ldrb	r2, [r3, #2]
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	78da      	ldrb	r2, [r3, #3]
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	3304      	adds	r3, #4
 8008ac8:	781b      	ldrb	r3, [r3, #0]
 8008aca:	461a      	mov	r2, r3
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	3305      	adds	r3, #5
 8008ad0:	781b      	ldrb	r3, [r3, #0]
 8008ad2:	021b      	lsls	r3, r3, #8
 8008ad4:	b29b      	uxth	r3, r3
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	b29a      	uxth	r2, r3
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	799a      	ldrb	r2, [r3, #6]
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	889b      	ldrh	r3, [r3, #4]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d009      	beq.n	8008b02 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008af6:	d804      	bhi.n	8008b02 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008afc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b00:	d901      	bls.n	8008b06 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8008b02:	2303      	movs	r3, #3
 8008b04:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d136      	bne.n	8008b7e <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	78db      	ldrb	r3, [r3, #3]
 8008b14:	f003 0303 	and.w	r3, r3, #3
 8008b18:	2b02      	cmp	r3, #2
 8008b1a:	d108      	bne.n	8008b2e <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	889b      	ldrh	r3, [r3, #4]
 8008b20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b24:	f240 8097 	bls.w	8008c56 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008b28:	2303      	movs	r3, #3
 8008b2a:	75fb      	strb	r3, [r7, #23]
 8008b2c:	e093      	b.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	78db      	ldrb	r3, [r3, #3]
 8008b32:	f003 0303 	and.w	r3, r3, #3
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d107      	bne.n	8008b4a <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	889b      	ldrh	r3, [r3, #4]
 8008b3e:	2b40      	cmp	r3, #64	@ 0x40
 8008b40:	f240 8089 	bls.w	8008c56 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008b44:	2303      	movs	r3, #3
 8008b46:	75fb      	strb	r3, [r7, #23]
 8008b48:	e085      	b.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	78db      	ldrb	r3, [r3, #3]
 8008b4e:	f003 0303 	and.w	r3, r3, #3
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d005      	beq.n	8008b62 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	78db      	ldrb	r3, [r3, #3]
 8008b5a:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008b5e:	2b03      	cmp	r3, #3
 8008b60:	d10a      	bne.n	8008b78 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	799b      	ldrb	r3, [r3, #6]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d003      	beq.n	8008b72 <USBH_ParseEPDesc+0xde>
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	799b      	ldrb	r3, [r3, #6]
 8008b6e:	2b10      	cmp	r3, #16
 8008b70:	d970      	bls.n	8008c54 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8008b72:	2303      	movs	r3, #3
 8008b74:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008b76:	e06d      	b.n	8008c54 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008b78:	2303      	movs	r3, #3
 8008b7a:	75fb      	strb	r3, [r7, #23]
 8008b7c:	e06b      	b.n	8008c56 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d13c      	bne.n	8008c02 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	78db      	ldrb	r3, [r3, #3]
 8008b8c:	f003 0303 	and.w	r3, r3, #3
 8008b90:	2b02      	cmp	r3, #2
 8008b92:	d005      	beq.n	8008ba0 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	78db      	ldrb	r3, [r3, #3]
 8008b98:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d106      	bne.n	8008bae <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	889b      	ldrh	r3, [r3, #4]
 8008ba4:	2b40      	cmp	r3, #64	@ 0x40
 8008ba6:	d956      	bls.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008ba8:	2303      	movs	r3, #3
 8008baa:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008bac:	e053      	b.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	78db      	ldrb	r3, [r3, #3]
 8008bb2:	f003 0303 	and.w	r3, r3, #3
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	d10e      	bne.n	8008bd8 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	799b      	ldrb	r3, [r3, #6]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d007      	beq.n	8008bd2 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008bc6:	2b10      	cmp	r3, #16
 8008bc8:	d803      	bhi.n	8008bd2 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008bce:	2b40      	cmp	r3, #64	@ 0x40
 8008bd0:	d941      	bls.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008bd2:	2303      	movs	r3, #3
 8008bd4:	75fb      	strb	r3, [r7, #23]
 8008bd6:	e03e      	b.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	78db      	ldrb	r3, [r3, #3]
 8008bdc:	f003 0303 	and.w	r3, r3, #3
 8008be0:	2b03      	cmp	r3, #3
 8008be2:	d10b      	bne.n	8008bfc <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	799b      	ldrb	r3, [r3, #6]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d004      	beq.n	8008bf6 <USBH_ParseEPDesc+0x162>
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	889b      	ldrh	r3, [r3, #4]
 8008bf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bf4:	d32f      	bcc.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008bf6:	2303      	movs	r3, #3
 8008bf8:	75fb      	strb	r3, [r7, #23]
 8008bfa:	e02c      	b.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008bfc:	2303      	movs	r3, #3
 8008bfe:	75fb      	strb	r3, [r7, #23]
 8008c00:	e029      	b.n	8008c56 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008c08:	2b02      	cmp	r3, #2
 8008c0a:	d120      	bne.n	8008c4e <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	78db      	ldrb	r3, [r3, #3]
 8008c10:	f003 0303 	and.w	r3, r3, #3
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d106      	bne.n	8008c26 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	889b      	ldrh	r3, [r3, #4]
 8008c1c:	2b08      	cmp	r3, #8
 8008c1e:	d01a      	beq.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008c20:	2303      	movs	r3, #3
 8008c22:	75fb      	strb	r3, [r7, #23]
 8008c24:	e017      	b.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	78db      	ldrb	r3, [r3, #3]
 8008c2a:	f003 0303 	and.w	r3, r3, #3
 8008c2e:	2b03      	cmp	r3, #3
 8008c30:	d10a      	bne.n	8008c48 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	799b      	ldrb	r3, [r3, #6]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d003      	beq.n	8008c42 <USBH_ParseEPDesc+0x1ae>
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	889b      	ldrh	r3, [r3, #4]
 8008c3e:	2b08      	cmp	r3, #8
 8008c40:	d909      	bls.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008c42:	2303      	movs	r3, #3
 8008c44:	75fb      	strb	r3, [r7, #23]
 8008c46:	e006      	b.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008c48:	2303      	movs	r3, #3
 8008c4a:	75fb      	strb	r3, [r7, #23]
 8008c4c:	e003      	b.n	8008c56 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008c4e:	2303      	movs	r3, #3
 8008c50:	75fb      	strb	r3, [r7, #23]
 8008c52:	e000      	b.n	8008c56 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008c54:	bf00      	nop
  }

  return status;
 8008c56:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	371c      	adds	r7, #28
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c62:	4770      	bx	lr

08008c64 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b087      	sub	sp, #28
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	60f8      	str	r0, [r7, #12]
 8008c6c:	60b9      	str	r1, [r7, #8]
 8008c6e:	4613      	mov	r3, r2
 8008c70:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	3301      	adds	r3, #1
 8008c76:	781b      	ldrb	r3, [r3, #0]
 8008c78:	2b03      	cmp	r3, #3
 8008c7a:	d120      	bne.n	8008cbe <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	781b      	ldrb	r3, [r3, #0]
 8008c80:	1e9a      	subs	r2, r3, #2
 8008c82:	88fb      	ldrh	r3, [r7, #6]
 8008c84:	4293      	cmp	r3, r2
 8008c86:	bf28      	it	cs
 8008c88:	4613      	movcs	r3, r2
 8008c8a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	3302      	adds	r3, #2
 8008c90:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008c92:	2300      	movs	r3, #0
 8008c94:	82fb      	strh	r3, [r7, #22]
 8008c96:	e00b      	b.n	8008cb0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008c98:	8afb      	ldrh	r3, [r7, #22]
 8008c9a:	68fa      	ldr	r2, [r7, #12]
 8008c9c:	4413      	add	r3, r2
 8008c9e:	781a      	ldrb	r2, [r3, #0]
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	3301      	adds	r3, #1
 8008ca8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008caa:	8afb      	ldrh	r3, [r7, #22]
 8008cac:	3302      	adds	r3, #2
 8008cae:	82fb      	strh	r3, [r7, #22]
 8008cb0:	8afa      	ldrh	r2, [r7, #22]
 8008cb2:	8abb      	ldrh	r3, [r7, #20]
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	d3ef      	bcc.n	8008c98 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	701a      	strb	r2, [r3, #0]
  }
}
 8008cbe:	bf00      	nop
 8008cc0:	371c      	adds	r7, #28
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc8:	4770      	bx	lr

08008cca <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008cca:	b480      	push	{r7}
 8008ccc:	b085      	sub	sp, #20
 8008cce:	af00      	add	r7, sp, #0
 8008cd0:	6078      	str	r0, [r7, #4]
 8008cd2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	881b      	ldrh	r3, [r3, #0]
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	7812      	ldrb	r2, [r2, #0]
 8008cdc:	4413      	add	r3, r2
 8008cde:	b29a      	uxth	r2, r3
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	781b      	ldrb	r3, [r3, #0]
 8008ce8:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4413      	add	r3, r2
 8008cee:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3714      	adds	r7, #20
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfc:	4770      	bx	lr

08008cfe <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008cfe:	b580      	push	{r7, lr}
 8008d00:	b086      	sub	sp, #24
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	60f8      	str	r0, [r7, #12]
 8008d06:	60b9      	str	r1, [r7, #8]
 8008d08:	4613      	mov	r3, r2
 8008d0a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	789b      	ldrb	r3, [r3, #2]
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	d002      	beq.n	8008d1e <USBH_CtlReq+0x20>
 8008d18:	2b02      	cmp	r3, #2
 8008d1a:	d00f      	beq.n	8008d3c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8008d1c:	e027      	b.n	8008d6e <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	68ba      	ldr	r2, [r7, #8]
 8008d22:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	88fa      	ldrh	r2, [r7, #6]
 8008d28:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2202      	movs	r2, #2
 8008d34:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008d36:	2301      	movs	r3, #1
 8008d38:	75fb      	strb	r3, [r7, #23]
      break;
 8008d3a:	e018      	b.n	8008d6e <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8008d3c:	68f8      	ldr	r0, [r7, #12]
 8008d3e:	f000 f81b 	bl	8008d78 <USBH_HandleControl>
 8008d42:	4603      	mov	r3, r0
 8008d44:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008d46:	7dfb      	ldrb	r3, [r7, #23]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d002      	beq.n	8008d52 <USBH_CtlReq+0x54>
 8008d4c:	7dfb      	ldrb	r3, [r7, #23]
 8008d4e:	2b03      	cmp	r3, #3
 8008d50:	d106      	bne.n	8008d60 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	2201      	movs	r2, #1
 8008d56:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	761a      	strb	r2, [r3, #24]
      break;
 8008d5e:	e005      	b.n	8008d6c <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008d60:	7dfb      	ldrb	r3, [r7, #23]
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d102      	bne.n	8008d6c <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2201      	movs	r2, #1
 8008d6a:	709a      	strb	r2, [r3, #2]
      break;
 8008d6c:	bf00      	nop
  }
  return status;
 8008d6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3718      	adds	r7, #24
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b086      	sub	sp, #24
 8008d7c:	af02      	add	r7, sp, #8
 8008d7e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008d80:	2301      	movs	r3, #1
 8008d82:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008d84:	2300      	movs	r3, #0
 8008d86:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	7e1b      	ldrb	r3, [r3, #24]
 8008d8c:	3b01      	subs	r3, #1
 8008d8e:	2b0a      	cmp	r3, #10
 8008d90:	f200 8156 	bhi.w	8009040 <USBH_HandleControl+0x2c8>
 8008d94:	a201      	add	r2, pc, #4	@ (adr r2, 8008d9c <USBH_HandleControl+0x24>)
 8008d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d9a:	bf00      	nop
 8008d9c:	08008dc9 	.word	0x08008dc9
 8008da0:	08008de3 	.word	0x08008de3
 8008da4:	08008e4d 	.word	0x08008e4d
 8008da8:	08008e73 	.word	0x08008e73
 8008dac:	08008eab 	.word	0x08008eab
 8008db0:	08008ed5 	.word	0x08008ed5
 8008db4:	08008f27 	.word	0x08008f27
 8008db8:	08008f49 	.word	0x08008f49
 8008dbc:	08008f85 	.word	0x08008f85
 8008dc0:	08008fab 	.word	0x08008fab
 8008dc4:	08008fe9 	.word	0x08008fe9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f103 0110 	add.w	r1, r3, #16
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	795b      	ldrb	r3, [r3, #5]
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f000 f943 	bl	8009060 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2202      	movs	r2, #2
 8008dde:	761a      	strb	r2, [r3, #24]
      break;
 8008de0:	e139      	b.n	8009056 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	795b      	ldrb	r3, [r3, #5]
 8008de6:	4619      	mov	r1, r3
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f000 fcc5 	bl	8009778 <USBH_LL_GetURBState>
 8008dee:	4603      	mov	r3, r0
 8008df0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008df2:	7bbb      	ldrb	r3, [r7, #14]
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d11e      	bne.n	8008e36 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	7c1b      	ldrb	r3, [r3, #16]
 8008dfc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008e00:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	8adb      	ldrh	r3, [r3, #22]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d00a      	beq.n	8008e20 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008e0a:	7b7b      	ldrb	r3, [r7, #13]
 8008e0c:	2b80      	cmp	r3, #128	@ 0x80
 8008e0e:	d103      	bne.n	8008e18 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2203      	movs	r2, #3
 8008e14:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008e16:	e115      	b.n	8009044 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2205      	movs	r2, #5
 8008e1c:	761a      	strb	r2, [r3, #24]
      break;
 8008e1e:	e111      	b.n	8009044 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8008e20:	7b7b      	ldrb	r3, [r7, #13]
 8008e22:	2b80      	cmp	r3, #128	@ 0x80
 8008e24:	d103      	bne.n	8008e2e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2209      	movs	r2, #9
 8008e2a:	761a      	strb	r2, [r3, #24]
      break;
 8008e2c:	e10a      	b.n	8009044 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2207      	movs	r2, #7
 8008e32:	761a      	strb	r2, [r3, #24]
      break;
 8008e34:	e106      	b.n	8009044 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008e36:	7bbb      	ldrb	r3, [r7, #14]
 8008e38:	2b04      	cmp	r3, #4
 8008e3a:	d003      	beq.n	8008e44 <USBH_HandleControl+0xcc>
 8008e3c:	7bbb      	ldrb	r3, [r7, #14]
 8008e3e:	2b02      	cmp	r3, #2
 8008e40:	f040 8100 	bne.w	8009044 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	220b      	movs	r2, #11
 8008e48:	761a      	strb	r2, [r3, #24]
      break;
 8008e4a:	e0fb      	b.n	8009044 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e52:	b29a      	uxth	r2, r3
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6899      	ldr	r1, [r3, #8]
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	899a      	ldrh	r2, [r3, #12]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	791b      	ldrb	r3, [r3, #4]
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f000 f93a 	bl	80090de <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2204      	movs	r2, #4
 8008e6e:	761a      	strb	r2, [r3, #24]
      break;
 8008e70:	e0f1      	b.n	8009056 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	791b      	ldrb	r3, [r3, #4]
 8008e76:	4619      	mov	r1, r3
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f000 fc7d 	bl	8009778 <USBH_LL_GetURBState>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008e82:	7bbb      	ldrb	r3, [r7, #14]
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	d102      	bne.n	8008e8e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2209      	movs	r2, #9
 8008e8c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8008e8e:	7bbb      	ldrb	r3, [r7, #14]
 8008e90:	2b05      	cmp	r3, #5
 8008e92:	d102      	bne.n	8008e9a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8008e94:	2303      	movs	r3, #3
 8008e96:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008e98:	e0d6      	b.n	8009048 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8008e9a:	7bbb      	ldrb	r3, [r7, #14]
 8008e9c:	2b04      	cmp	r3, #4
 8008e9e:	f040 80d3 	bne.w	8009048 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	220b      	movs	r2, #11
 8008ea6:	761a      	strb	r2, [r3, #24]
      break;
 8008ea8:	e0ce      	b.n	8009048 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6899      	ldr	r1, [r3, #8]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	899a      	ldrh	r2, [r3, #12]
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	795b      	ldrb	r3, [r3, #5]
 8008eb6:	2001      	movs	r0, #1
 8008eb8:	9000      	str	r0, [sp, #0]
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f000 f8ea 	bl	8009094 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008ec6:	b29a      	uxth	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2206      	movs	r2, #6
 8008ed0:	761a      	strb	r2, [r3, #24]
      break;
 8008ed2:	e0c0      	b.n	8009056 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	795b      	ldrb	r3, [r3, #5]
 8008ed8:	4619      	mov	r1, r3
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 fc4c 	bl	8009778 <USBH_LL_GetURBState>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008ee4:	7bbb      	ldrb	r3, [r7, #14]
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	d103      	bne.n	8008ef2 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2207      	movs	r2, #7
 8008eee:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008ef0:	e0ac      	b.n	800904c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8008ef2:	7bbb      	ldrb	r3, [r7, #14]
 8008ef4:	2b05      	cmp	r3, #5
 8008ef6:	d105      	bne.n	8008f04 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	220c      	movs	r2, #12
 8008efc:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008efe:	2303      	movs	r3, #3
 8008f00:	73fb      	strb	r3, [r7, #15]
      break;
 8008f02:	e0a3      	b.n	800904c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008f04:	7bbb      	ldrb	r3, [r7, #14]
 8008f06:	2b02      	cmp	r3, #2
 8008f08:	d103      	bne.n	8008f12 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2205      	movs	r2, #5
 8008f0e:	761a      	strb	r2, [r3, #24]
      break;
 8008f10:	e09c      	b.n	800904c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8008f12:	7bbb      	ldrb	r3, [r7, #14]
 8008f14:	2b04      	cmp	r3, #4
 8008f16:	f040 8099 	bne.w	800904c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	220b      	movs	r2, #11
 8008f1e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008f20:	2302      	movs	r3, #2
 8008f22:	73fb      	strb	r3, [r7, #15]
      break;
 8008f24:	e092      	b.n	800904c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	791b      	ldrb	r3, [r3, #4]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f000 f8d5 	bl	80090de <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008f3a:	b29a      	uxth	r2, r3
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2208      	movs	r2, #8
 8008f44:	761a      	strb	r2, [r3, #24]

      break;
 8008f46:	e086      	b.n	8009056 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	791b      	ldrb	r3, [r3, #4]
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f000 fc12 	bl	8009778 <USBH_LL_GetURBState>
 8008f54:	4603      	mov	r3, r0
 8008f56:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008f58:	7bbb      	ldrb	r3, [r7, #14]
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d105      	bne.n	8008f6a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	220d      	movs	r2, #13
 8008f62:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008f64:	2300      	movs	r3, #0
 8008f66:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008f68:	e072      	b.n	8009050 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8008f6a:	7bbb      	ldrb	r3, [r7, #14]
 8008f6c:	2b04      	cmp	r3, #4
 8008f6e:	d103      	bne.n	8008f78 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	220b      	movs	r2, #11
 8008f74:	761a      	strb	r2, [r3, #24]
      break;
 8008f76:	e06b      	b.n	8009050 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8008f78:	7bbb      	ldrb	r3, [r7, #14]
 8008f7a:	2b05      	cmp	r3, #5
 8008f7c:	d168      	bne.n	8009050 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8008f7e:	2303      	movs	r3, #3
 8008f80:	73fb      	strb	r3, [r7, #15]
      break;
 8008f82:	e065      	b.n	8009050 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	795b      	ldrb	r3, [r3, #5]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	9200      	str	r2, [sp, #0]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	2100      	movs	r1, #0
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f000 f87f 	bl	8009094 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008f9c:	b29a      	uxth	r2, r3
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	220a      	movs	r2, #10
 8008fa6:	761a      	strb	r2, [r3, #24]
      break;
 8008fa8:	e055      	b.n	8009056 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	795b      	ldrb	r3, [r3, #5]
 8008fae:	4619      	mov	r1, r3
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 fbe1 	bl	8009778 <USBH_LL_GetURBState>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008fba:	7bbb      	ldrb	r3, [r7, #14]
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	d105      	bne.n	8008fcc <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	220d      	movs	r2, #13
 8008fc8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008fca:	e043      	b.n	8009054 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008fcc:	7bbb      	ldrb	r3, [r7, #14]
 8008fce:	2b02      	cmp	r3, #2
 8008fd0:	d103      	bne.n	8008fda <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2209      	movs	r2, #9
 8008fd6:	761a      	strb	r2, [r3, #24]
      break;
 8008fd8:	e03c      	b.n	8009054 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8008fda:	7bbb      	ldrb	r3, [r7, #14]
 8008fdc:	2b04      	cmp	r3, #4
 8008fde:	d139      	bne.n	8009054 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	220b      	movs	r2, #11
 8008fe4:	761a      	strb	r2, [r3, #24]
      break;
 8008fe6:	e035      	b.n	8009054 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	7e5b      	ldrb	r3, [r3, #25]
 8008fec:	3301      	adds	r3, #1
 8008fee:	b2da      	uxtb	r2, r3
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	765a      	strb	r2, [r3, #25]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	7e5b      	ldrb	r3, [r3, #25]
 8008ff8:	2b02      	cmp	r3, #2
 8008ffa:	d806      	bhi.n	800900a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2201      	movs	r2, #1
 8009000:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2201      	movs	r2, #1
 8009006:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009008:	e025      	b.n	8009056 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009010:	2106      	movs	r1, #6
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	795b      	ldrb	r3, [r3, #5]
 8009020:	4619      	mov	r1, r3
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f000 f90c 	bl	8009240 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	791b      	ldrb	r3, [r3, #4]
 800902c:	4619      	mov	r1, r3
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f000 f906 	bl	8009240 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2200      	movs	r2, #0
 8009038:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800903a:	2302      	movs	r3, #2
 800903c:	73fb      	strb	r3, [r7, #15]
      break;
 800903e:	e00a      	b.n	8009056 <USBH_HandleControl+0x2de>

    default:
      break;
 8009040:	bf00      	nop
 8009042:	e008      	b.n	8009056 <USBH_HandleControl+0x2de>
      break;
 8009044:	bf00      	nop
 8009046:	e006      	b.n	8009056 <USBH_HandleControl+0x2de>
      break;
 8009048:	bf00      	nop
 800904a:	e004      	b.n	8009056 <USBH_HandleControl+0x2de>
      break;
 800904c:	bf00      	nop
 800904e:	e002      	b.n	8009056 <USBH_HandleControl+0x2de>
      break;
 8009050:	bf00      	nop
 8009052:	e000      	b.n	8009056 <USBH_HandleControl+0x2de>
      break;
 8009054:	bf00      	nop
  }

  return status;
 8009056:	7bfb      	ldrb	r3, [r7, #15]
}
 8009058:	4618      	mov	r0, r3
 800905a:	3710      	adds	r7, #16
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}

08009060 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b088      	sub	sp, #32
 8009064:	af04      	add	r7, sp, #16
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	60b9      	str	r1, [r7, #8]
 800906a:	4613      	mov	r3, r2
 800906c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800906e:	79f9      	ldrb	r1, [r7, #7]
 8009070:	2300      	movs	r3, #0
 8009072:	9303      	str	r3, [sp, #12]
 8009074:	2308      	movs	r3, #8
 8009076:	9302      	str	r3, [sp, #8]
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	9301      	str	r3, [sp, #4]
 800907c:	2300      	movs	r3, #0
 800907e:	9300      	str	r3, [sp, #0]
 8009080:	2300      	movs	r3, #0
 8009082:	2200      	movs	r2, #0
 8009084:	68f8      	ldr	r0, [r7, #12]
 8009086:	f000 fb46 	bl	8009716 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800908a:	2300      	movs	r3, #0
}
 800908c:	4618      	mov	r0, r3
 800908e:	3710      	adds	r7, #16
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b088      	sub	sp, #32
 8009098:	af04      	add	r7, sp, #16
 800909a:	60f8      	str	r0, [r7, #12]
 800909c:	60b9      	str	r1, [r7, #8]
 800909e:	4611      	mov	r1, r2
 80090a0:	461a      	mov	r2, r3
 80090a2:	460b      	mov	r3, r1
 80090a4:	80fb      	strh	r3, [r7, #6]
 80090a6:	4613      	mov	r3, r2
 80090a8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d001      	beq.n	80090b8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80090b4:	2300      	movs	r3, #0
 80090b6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80090b8:	7979      	ldrb	r1, [r7, #5]
 80090ba:	7e3b      	ldrb	r3, [r7, #24]
 80090bc:	9303      	str	r3, [sp, #12]
 80090be:	88fb      	ldrh	r3, [r7, #6]
 80090c0:	9302      	str	r3, [sp, #8]
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	9301      	str	r3, [sp, #4]
 80090c6:	2301      	movs	r3, #1
 80090c8:	9300      	str	r3, [sp, #0]
 80090ca:	2300      	movs	r3, #0
 80090cc:	2200      	movs	r2, #0
 80090ce:	68f8      	ldr	r0, [r7, #12]
 80090d0:	f000 fb21 	bl	8009716 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80090d4:	2300      	movs	r3, #0
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3710      	adds	r7, #16
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}

080090de <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80090de:	b580      	push	{r7, lr}
 80090e0:	b088      	sub	sp, #32
 80090e2:	af04      	add	r7, sp, #16
 80090e4:	60f8      	str	r0, [r7, #12]
 80090e6:	60b9      	str	r1, [r7, #8]
 80090e8:	4611      	mov	r1, r2
 80090ea:	461a      	mov	r2, r3
 80090ec:	460b      	mov	r3, r1
 80090ee:	80fb      	strh	r3, [r7, #6]
 80090f0:	4613      	mov	r3, r2
 80090f2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80090f4:	7979      	ldrb	r1, [r7, #5]
 80090f6:	2300      	movs	r3, #0
 80090f8:	9303      	str	r3, [sp, #12]
 80090fa:	88fb      	ldrh	r3, [r7, #6]
 80090fc:	9302      	str	r3, [sp, #8]
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	9301      	str	r3, [sp, #4]
 8009102:	2301      	movs	r3, #1
 8009104:	9300      	str	r3, [sp, #0]
 8009106:	2300      	movs	r3, #0
 8009108:	2201      	movs	r2, #1
 800910a:	68f8      	ldr	r0, [r7, #12]
 800910c:	f000 fb03 	bl	8009716 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009110:	2300      	movs	r3, #0

}
 8009112:	4618      	mov	r0, r3
 8009114:	3710      	adds	r7, #16
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}

0800911a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800911a:	b580      	push	{r7, lr}
 800911c:	b088      	sub	sp, #32
 800911e:	af04      	add	r7, sp, #16
 8009120:	60f8      	str	r0, [r7, #12]
 8009122:	60b9      	str	r1, [r7, #8]
 8009124:	4611      	mov	r1, r2
 8009126:	461a      	mov	r2, r3
 8009128:	460b      	mov	r3, r1
 800912a:	80fb      	strh	r3, [r7, #6]
 800912c:	4613      	mov	r3, r2
 800912e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009136:	2b00      	cmp	r3, #0
 8009138:	d001      	beq.n	800913e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800913a:	2300      	movs	r3, #0
 800913c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800913e:	7979      	ldrb	r1, [r7, #5]
 8009140:	7e3b      	ldrb	r3, [r7, #24]
 8009142:	9303      	str	r3, [sp, #12]
 8009144:	88fb      	ldrh	r3, [r7, #6]
 8009146:	9302      	str	r3, [sp, #8]
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	9301      	str	r3, [sp, #4]
 800914c:	2301      	movs	r3, #1
 800914e:	9300      	str	r3, [sp, #0]
 8009150:	2302      	movs	r3, #2
 8009152:	2200      	movs	r2, #0
 8009154:	68f8      	ldr	r0, [r7, #12]
 8009156:	f000 fade 	bl	8009716 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800915a:	2300      	movs	r3, #0
}
 800915c:	4618      	mov	r0, r3
 800915e:	3710      	adds	r7, #16
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b088      	sub	sp, #32
 8009168:	af04      	add	r7, sp, #16
 800916a:	60f8      	str	r0, [r7, #12]
 800916c:	60b9      	str	r1, [r7, #8]
 800916e:	4611      	mov	r1, r2
 8009170:	461a      	mov	r2, r3
 8009172:	460b      	mov	r3, r1
 8009174:	80fb      	strh	r3, [r7, #6]
 8009176:	4613      	mov	r3, r2
 8009178:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800917a:	7979      	ldrb	r1, [r7, #5]
 800917c:	2300      	movs	r3, #0
 800917e:	9303      	str	r3, [sp, #12]
 8009180:	88fb      	ldrh	r3, [r7, #6]
 8009182:	9302      	str	r3, [sp, #8]
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	9301      	str	r3, [sp, #4]
 8009188:	2301      	movs	r3, #1
 800918a:	9300      	str	r3, [sp, #0]
 800918c:	2302      	movs	r3, #2
 800918e:	2201      	movs	r2, #1
 8009190:	68f8      	ldr	r0, [r7, #12]
 8009192:	f000 fac0 	bl	8009716 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009196:	2300      	movs	r3, #0
}
 8009198:	4618      	mov	r0, r3
 800919a:	3710      	adds	r7, #16
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b086      	sub	sp, #24
 80091a4:	af04      	add	r7, sp, #16
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	4608      	mov	r0, r1
 80091aa:	4611      	mov	r1, r2
 80091ac:	461a      	mov	r2, r3
 80091ae:	4603      	mov	r3, r0
 80091b0:	70fb      	strb	r3, [r7, #3]
 80091b2:	460b      	mov	r3, r1
 80091b4:	70bb      	strb	r3, [r7, #2]
 80091b6:	4613      	mov	r3, r2
 80091b8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80091ba:	7878      	ldrb	r0, [r7, #1]
 80091bc:	78ba      	ldrb	r2, [r7, #2]
 80091be:	78f9      	ldrb	r1, [r7, #3]
 80091c0:	8b3b      	ldrh	r3, [r7, #24]
 80091c2:	9302      	str	r3, [sp, #8]
 80091c4:	7d3b      	ldrb	r3, [r7, #20]
 80091c6:	9301      	str	r3, [sp, #4]
 80091c8:	7c3b      	ldrb	r3, [r7, #16]
 80091ca:	9300      	str	r3, [sp, #0]
 80091cc:	4603      	mov	r3, r0
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f000 fa53 	bl	800967a <USBH_LL_OpenPipe>

  return USBH_OK;
 80091d4:	2300      	movs	r3, #0
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	3708      	adds	r7, #8
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}

080091de <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80091de:	b580      	push	{r7, lr}
 80091e0:	b082      	sub	sp, #8
 80091e2:	af00      	add	r7, sp, #0
 80091e4:	6078      	str	r0, [r7, #4]
 80091e6:	460b      	mov	r3, r1
 80091e8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80091ea:	78fb      	ldrb	r3, [r7, #3]
 80091ec:	4619      	mov	r1, r3
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 fa72 	bl	80096d8 <USBH_LL_ClosePipe>

  return USBH_OK;
 80091f4:	2300      	movs	r3, #0
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3708      	adds	r7, #8
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}

080091fe <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80091fe:	b580      	push	{r7, lr}
 8009200:	b084      	sub	sp, #16
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
 8009206:	460b      	mov	r3, r1
 8009208:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f000 f836 	bl	800927c <USBH_GetFreePipe>
 8009210:	4603      	mov	r3, r0
 8009212:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009214:	89fb      	ldrh	r3, [r7, #14]
 8009216:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800921a:	4293      	cmp	r3, r2
 800921c:	d00a      	beq.n	8009234 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800921e:	78fa      	ldrb	r2, [r7, #3]
 8009220:	89fb      	ldrh	r3, [r7, #14]
 8009222:	f003 030f 	and.w	r3, r3, #15
 8009226:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800922a:	6879      	ldr	r1, [r7, #4]
 800922c:	33e0      	adds	r3, #224	@ 0xe0
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	440b      	add	r3, r1
 8009232:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009234:	89fb      	ldrh	r3, [r7, #14]
 8009236:	b2db      	uxtb	r3, r3
}
 8009238:	4618      	mov	r0, r3
 800923a:	3710      	adds	r7, #16
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}

08009240 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009240:	b480      	push	{r7}
 8009242:	b083      	sub	sp, #12
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	460b      	mov	r3, r1
 800924a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800924c:	78fb      	ldrb	r3, [r7, #3]
 800924e:	2b0f      	cmp	r3, #15
 8009250:	d80d      	bhi.n	800926e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009252:	78fb      	ldrb	r3, [r7, #3]
 8009254:	687a      	ldr	r2, [r7, #4]
 8009256:	33e0      	adds	r3, #224	@ 0xe0
 8009258:	009b      	lsls	r3, r3, #2
 800925a:	4413      	add	r3, r2
 800925c:	685a      	ldr	r2, [r3, #4]
 800925e:	78fb      	ldrb	r3, [r7, #3]
 8009260:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009264:	6879      	ldr	r1, [r7, #4]
 8009266:	33e0      	adds	r3, #224	@ 0xe0
 8009268:	009b      	lsls	r3, r3, #2
 800926a:	440b      	add	r3, r1
 800926c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	370c      	adds	r7, #12
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr

0800927c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800927c:	b480      	push	{r7}
 800927e:	b085      	sub	sp, #20
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009284:	2300      	movs	r3, #0
 8009286:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009288:	2300      	movs	r3, #0
 800928a:	73fb      	strb	r3, [r7, #15]
 800928c:	e00f      	b.n	80092ae <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800928e:	7bfb      	ldrb	r3, [r7, #15]
 8009290:	687a      	ldr	r2, [r7, #4]
 8009292:	33e0      	adds	r3, #224	@ 0xe0
 8009294:	009b      	lsls	r3, r3, #2
 8009296:	4413      	add	r3, r2
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d102      	bne.n	80092a8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80092a2:	7bfb      	ldrb	r3, [r7, #15]
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	e007      	b.n	80092b8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80092a8:	7bfb      	ldrb	r3, [r7, #15]
 80092aa:	3301      	adds	r3, #1
 80092ac:	73fb      	strb	r3, [r7, #15]
 80092ae:	7bfb      	ldrb	r3, [r7, #15]
 80092b0:	2b0f      	cmp	r3, #15
 80092b2:	d9ec      	bls.n	800928e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80092b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3714      	adds	r7, #20
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80092c8:	2201      	movs	r2, #1
 80092ca:	490e      	ldr	r1, [pc, #56]	@ (8009304 <MX_USB_HOST_Init+0x40>)
 80092cc:	480e      	ldr	r0, [pc, #56]	@ (8009308 <MX_USB_HOST_Init+0x44>)
 80092ce:	f7fe fb15 	bl	80078fc <USBH_Init>
 80092d2:	4603      	mov	r3, r0
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d001      	beq.n	80092dc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80092d8:	f7f7 fb9a 	bl	8000a10 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80092dc:	490b      	ldr	r1, [pc, #44]	@ (800930c <MX_USB_HOST_Init+0x48>)
 80092de:	480a      	ldr	r0, [pc, #40]	@ (8009308 <MX_USB_HOST_Init+0x44>)
 80092e0:	f7fe fbb9 	bl	8007a56 <USBH_RegisterClass>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d001      	beq.n	80092ee <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80092ea:	f7f7 fb91 	bl	8000a10 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80092ee:	4806      	ldr	r0, [pc, #24]	@ (8009308 <MX_USB_HOST_Init+0x44>)
 80092f0:	f7fe fc3d 	bl	8007b6e <USBH_Start>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d001      	beq.n	80092fe <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80092fa:	f7f7 fb89 	bl	8000a10 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80092fe:	bf00      	nop
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop
 8009304:	08009325 	.word	0x08009325
 8009308:	20000188 	.word	0x20000188
 800930c:	2000000c 	.word	0x2000000c

08009310 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009314:	4802      	ldr	r0, [pc, #8]	@ (8009320 <MX_USB_HOST_Process+0x10>)
 8009316:	f7fe fc3b 	bl	8007b90 <USBH_Process>
}
 800931a:	bf00      	nop
 800931c:	bd80      	pop	{r7, pc}
 800931e:	bf00      	nop
 8009320:	20000188 	.word	0x20000188

08009324 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009324:	b480      	push	{r7}
 8009326:	b083      	sub	sp, #12
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	460b      	mov	r3, r1
 800932e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009330:	78fb      	ldrb	r3, [r7, #3]
 8009332:	3b01      	subs	r3, #1
 8009334:	2b04      	cmp	r3, #4
 8009336:	d819      	bhi.n	800936c <USBH_UserProcess+0x48>
 8009338:	a201      	add	r2, pc, #4	@ (adr r2, 8009340 <USBH_UserProcess+0x1c>)
 800933a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800933e:	bf00      	nop
 8009340:	0800936d 	.word	0x0800936d
 8009344:	0800935d 	.word	0x0800935d
 8009348:	0800936d 	.word	0x0800936d
 800934c:	08009365 	.word	0x08009365
 8009350:	08009355 	.word	0x08009355
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009354:	4b09      	ldr	r3, [pc, #36]	@ (800937c <USBH_UserProcess+0x58>)
 8009356:	2203      	movs	r2, #3
 8009358:	701a      	strb	r2, [r3, #0]
  break;
 800935a:	e008      	b.n	800936e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800935c:	4b07      	ldr	r3, [pc, #28]	@ (800937c <USBH_UserProcess+0x58>)
 800935e:	2202      	movs	r2, #2
 8009360:	701a      	strb	r2, [r3, #0]
  break;
 8009362:	e004      	b.n	800936e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009364:	4b05      	ldr	r3, [pc, #20]	@ (800937c <USBH_UserProcess+0x58>)
 8009366:	2201      	movs	r2, #1
 8009368:	701a      	strb	r2, [r3, #0]
  break;
 800936a:	e000      	b.n	800936e <USBH_UserProcess+0x4a>

  default:
  break;
 800936c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800936e:	bf00      	nop
 8009370:	370c      	adds	r7, #12
 8009372:	46bd      	mov	sp, r7
 8009374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009378:	4770      	bx	lr
 800937a:	bf00      	nop
 800937c:	20000560 	.word	0x20000560

08009380 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b08a      	sub	sp, #40	@ 0x28
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009388:	f107 0314 	add.w	r3, r7, #20
 800938c:	2200      	movs	r2, #0
 800938e:	601a      	str	r2, [r3, #0]
 8009390:	605a      	str	r2, [r3, #4]
 8009392:	609a      	str	r2, [r3, #8]
 8009394:	60da      	str	r2, [r3, #12]
 8009396:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80093a0:	d147      	bne.n	8009432 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80093a2:	2300      	movs	r3, #0
 80093a4:	613b      	str	r3, [r7, #16]
 80093a6:	4b25      	ldr	r3, [pc, #148]	@ (800943c <HAL_HCD_MspInit+0xbc>)
 80093a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093aa:	4a24      	ldr	r2, [pc, #144]	@ (800943c <HAL_HCD_MspInit+0xbc>)
 80093ac:	f043 0301 	orr.w	r3, r3, #1
 80093b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80093b2:	4b22      	ldr	r3, [pc, #136]	@ (800943c <HAL_HCD_MspInit+0xbc>)
 80093b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093b6:	f003 0301 	and.w	r3, r3, #1
 80093ba:	613b      	str	r3, [r7, #16]
 80093bc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80093be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80093c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80093c4:	2300      	movs	r3, #0
 80093c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093c8:	2300      	movs	r3, #0
 80093ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80093cc:	f107 0314 	add.w	r3, r7, #20
 80093d0:	4619      	mov	r1, r3
 80093d2:	481b      	ldr	r0, [pc, #108]	@ (8009440 <HAL_HCD_MspInit+0xc0>)
 80093d4:	f7f7 fece 	bl	8001174 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80093d8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80093dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093de:	2302      	movs	r3, #2
 80093e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093e2:	2300      	movs	r3, #0
 80093e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80093e6:	2300      	movs	r3, #0
 80093e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80093ea:	230a      	movs	r3, #10
 80093ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80093ee:	f107 0314 	add.w	r3, r7, #20
 80093f2:	4619      	mov	r1, r3
 80093f4:	4812      	ldr	r0, [pc, #72]	@ (8009440 <HAL_HCD_MspInit+0xc0>)
 80093f6:	f7f7 febd 	bl	8001174 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80093fa:	4b10      	ldr	r3, [pc, #64]	@ (800943c <HAL_HCD_MspInit+0xbc>)
 80093fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093fe:	4a0f      	ldr	r2, [pc, #60]	@ (800943c <HAL_HCD_MspInit+0xbc>)
 8009400:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009404:	6353      	str	r3, [r2, #52]	@ 0x34
 8009406:	2300      	movs	r3, #0
 8009408:	60fb      	str	r3, [r7, #12]
 800940a:	4b0c      	ldr	r3, [pc, #48]	@ (800943c <HAL_HCD_MspInit+0xbc>)
 800940c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800940e:	4a0b      	ldr	r2, [pc, #44]	@ (800943c <HAL_HCD_MspInit+0xbc>)
 8009410:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009414:	6453      	str	r3, [r2, #68]	@ 0x44
 8009416:	4b09      	ldr	r3, [pc, #36]	@ (800943c <HAL_HCD_MspInit+0xbc>)
 8009418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800941a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800941e:	60fb      	str	r3, [r7, #12]
 8009420:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009422:	2200      	movs	r2, #0
 8009424:	2100      	movs	r1, #0
 8009426:	2043      	movs	r0, #67	@ 0x43
 8009428:	f7f7 fe6d 	bl	8001106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800942c:	2043      	movs	r0, #67	@ 0x43
 800942e:	f7f7 fe86 	bl	800113e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009432:	bf00      	nop
 8009434:	3728      	adds	r7, #40	@ 0x28
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
 800943a:	bf00      	nop
 800943c:	40023800 	.word	0x40023800
 8009440:	40020000 	.word	0x40020000

08009444 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b082      	sub	sp, #8
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009452:	4618      	mov	r0, r3
 8009454:	f7fe ff73 	bl	800833e <USBH_LL_IncTimer>
}
 8009458:	bf00      	nop
 800945a:	3708      	adds	r7, #8
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b082      	sub	sp, #8
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800946e:	4618      	mov	r0, r3
 8009470:	f7fe ffab 	bl	80083ca <USBH_LL_Connect>
}
 8009474:	bf00      	nop
 8009476:	3708      	adds	r7, #8
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b082      	sub	sp, #8
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800948a:	4618      	mov	r0, r3
 800948c:	f7fe ffb4 	bl	80083f8 <USBH_LL_Disconnect>
}
 8009490:	bf00      	nop
 8009492:	3708      	adds	r7, #8
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}

08009498 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009498:	b480      	push	{r7}
 800949a:	b083      	sub	sp, #12
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
 80094a0:	460b      	mov	r3, r1
 80094a2:	70fb      	strb	r3, [r7, #3]
 80094a4:	4613      	mov	r3, r2
 80094a6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80094a8:	bf00      	nop
 80094aa:	370c      	adds	r7, #12
 80094ac:	46bd      	mov	sp, r7
 80094ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b2:	4770      	bx	lr

080094b4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b082      	sub	sp, #8
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80094c2:	4618      	mov	r0, r3
 80094c4:	f7fe ff65 	bl	8008392 <USBH_LL_PortEnabled>
}
 80094c8:	bf00      	nop
 80094ca:	3708      	adds	r7, #8
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b082      	sub	sp, #8
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80094de:	4618      	mov	r0, r3
 80094e0:	f7fe ff65 	bl	80083ae <USBH_LL_PortDisabled>
}
 80094e4:	bf00      	nop
 80094e6:	3708      	adds	r7, #8
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}

080094ec <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b082      	sub	sp, #8
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d12a      	bne.n	8009554 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80094fe:	4a18      	ldr	r2, [pc, #96]	@ (8009560 <USBH_LL_Init+0x74>)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	4a15      	ldr	r2, [pc, #84]	@ (8009560 <USBH_LL_Init+0x74>)
 800950a:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800950e:	4b14      	ldr	r3, [pc, #80]	@ (8009560 <USBH_LL_Init+0x74>)
 8009510:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009514:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8009516:	4b12      	ldr	r3, [pc, #72]	@ (8009560 <USBH_LL_Init+0x74>)
 8009518:	2208      	movs	r2, #8
 800951a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800951c:	4b10      	ldr	r3, [pc, #64]	@ (8009560 <USBH_LL_Init+0x74>)
 800951e:	2201      	movs	r2, #1
 8009520:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009522:	4b0f      	ldr	r3, [pc, #60]	@ (8009560 <USBH_LL_Init+0x74>)
 8009524:	2200      	movs	r2, #0
 8009526:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8009528:	4b0d      	ldr	r3, [pc, #52]	@ (8009560 <USBH_LL_Init+0x74>)
 800952a:	2202      	movs	r2, #2
 800952c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800952e:	4b0c      	ldr	r3, [pc, #48]	@ (8009560 <USBH_LL_Init+0x74>)
 8009530:	2200      	movs	r2, #0
 8009532:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8009534:	480a      	ldr	r0, [pc, #40]	@ (8009560 <USBH_LL_Init+0x74>)
 8009536:	f7f7 ffec 	bl	8001512 <HAL_HCD_Init>
 800953a:	4603      	mov	r3, r0
 800953c:	2b00      	cmp	r3, #0
 800953e:	d001      	beq.n	8009544 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8009540:	f7f7 fa66 	bl	8000a10 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8009544:	4806      	ldr	r0, [pc, #24]	@ (8009560 <USBH_LL_Init+0x74>)
 8009546:	f7f8 fc4d 	bl	8001de4 <HAL_HCD_GetCurrentFrame>
 800954a:	4603      	mov	r3, r0
 800954c:	4619      	mov	r1, r3
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f7fe fee6 	bl	8008320 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009554:	2300      	movs	r3, #0
}
 8009556:	4618      	mov	r0, r3
 8009558:	3708      	adds	r7, #8
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	20000564 	.word	0x20000564

08009564 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b084      	sub	sp, #16
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800956c:	2300      	movs	r3, #0
 800956e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009570:	2300      	movs	r3, #0
 8009572:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800957a:	4618      	mov	r0, r3
 800957c:	f7f8 fbba 	bl	8001cf4 <HAL_HCD_Start>
 8009580:	4603      	mov	r3, r0
 8009582:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009584:	7bfb      	ldrb	r3, [r7, #15]
 8009586:	4618      	mov	r0, r3
 8009588:	f000 f95e 	bl	8009848 <USBH_Get_USB_Status>
 800958c:	4603      	mov	r3, r0
 800958e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009590:	7bbb      	ldrb	r3, [r7, #14]
}
 8009592:	4618      	mov	r0, r3
 8009594:	3710      	adds	r7, #16
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}

0800959a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800959a:	b580      	push	{r7, lr}
 800959c:	b084      	sub	sp, #16
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095a2:	2300      	movs	r3, #0
 80095a4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80095a6:	2300      	movs	r3, #0
 80095a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80095b0:	4618      	mov	r0, r3
 80095b2:	f7f8 fbc2 	bl	8001d3a <HAL_HCD_Stop>
 80095b6:	4603      	mov	r3, r0
 80095b8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80095ba:	7bfb      	ldrb	r3, [r7, #15]
 80095bc:	4618      	mov	r0, r3
 80095be:	f000 f943 	bl	8009848 <USBH_Get_USB_Status>
 80095c2:	4603      	mov	r3, r0
 80095c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80095c8:	4618      	mov	r0, r3
 80095ca:	3710      	adds	r7, #16
 80095cc:	46bd      	mov	sp, r7
 80095ce:	bd80      	pop	{r7, pc}

080095d0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b084      	sub	sp, #16
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80095d8:	2301      	movs	r3, #1
 80095da:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80095e2:	4618      	mov	r0, r3
 80095e4:	f7f8 fc0c 	bl	8001e00 <HAL_HCD_GetCurrentSpeed>
 80095e8:	4603      	mov	r3, r0
 80095ea:	2b02      	cmp	r3, #2
 80095ec:	d00c      	beq.n	8009608 <USBH_LL_GetSpeed+0x38>
 80095ee:	2b02      	cmp	r3, #2
 80095f0:	d80d      	bhi.n	800960e <USBH_LL_GetSpeed+0x3e>
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d002      	beq.n	80095fc <USBH_LL_GetSpeed+0x2c>
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d003      	beq.n	8009602 <USBH_LL_GetSpeed+0x32>
 80095fa:	e008      	b.n	800960e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80095fc:	2300      	movs	r3, #0
 80095fe:	73fb      	strb	r3, [r7, #15]
    break;
 8009600:	e008      	b.n	8009614 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8009602:	2301      	movs	r3, #1
 8009604:	73fb      	strb	r3, [r7, #15]
    break;
 8009606:	e005      	b.n	8009614 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8009608:	2302      	movs	r3, #2
 800960a:	73fb      	strb	r3, [r7, #15]
    break;
 800960c:	e002      	b.n	8009614 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800960e:	2301      	movs	r3, #1
 8009610:	73fb      	strb	r3, [r7, #15]
    break;
 8009612:	bf00      	nop
  }
  return  speed;
 8009614:	7bfb      	ldrb	r3, [r7, #15]
}
 8009616:	4618      	mov	r0, r3
 8009618:	3710      	adds	r7, #16
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}

0800961e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800961e:	b580      	push	{r7, lr}
 8009620:	b084      	sub	sp, #16
 8009622:	af00      	add	r7, sp, #0
 8009624:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009626:	2300      	movs	r3, #0
 8009628:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800962a:	2300      	movs	r3, #0
 800962c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009634:	4618      	mov	r0, r3
 8009636:	f7f8 fb9d 	bl	8001d74 <HAL_HCD_ResetPort>
 800963a:	4603      	mov	r3, r0
 800963c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800963e:	7bfb      	ldrb	r3, [r7, #15]
 8009640:	4618      	mov	r0, r3
 8009642:	f000 f901 	bl	8009848 <USBH_Get_USB_Status>
 8009646:	4603      	mov	r3, r0
 8009648:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800964a:	7bbb      	ldrb	r3, [r7, #14]
}
 800964c:	4618      	mov	r0, r3
 800964e:	3710      	adds	r7, #16
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}

08009654 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b082      	sub	sp, #8
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	460b      	mov	r3, r1
 800965e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009666:	78fa      	ldrb	r2, [r7, #3]
 8009668:	4611      	mov	r1, r2
 800966a:	4618      	mov	r0, r3
 800966c:	f7f8 fba5 	bl	8001dba <HAL_HCD_HC_GetXferCount>
 8009670:	4603      	mov	r3, r0
}
 8009672:	4618      	mov	r0, r3
 8009674:	3708      	adds	r7, #8
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}

0800967a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800967a:	b590      	push	{r4, r7, lr}
 800967c:	b089      	sub	sp, #36	@ 0x24
 800967e:	af04      	add	r7, sp, #16
 8009680:	6078      	str	r0, [r7, #4]
 8009682:	4608      	mov	r0, r1
 8009684:	4611      	mov	r1, r2
 8009686:	461a      	mov	r2, r3
 8009688:	4603      	mov	r3, r0
 800968a:	70fb      	strb	r3, [r7, #3]
 800968c:	460b      	mov	r3, r1
 800968e:	70bb      	strb	r3, [r7, #2]
 8009690:	4613      	mov	r3, r2
 8009692:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009694:	2300      	movs	r3, #0
 8009696:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009698:	2300      	movs	r3, #0
 800969a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80096a2:	787c      	ldrb	r4, [r7, #1]
 80096a4:	78ba      	ldrb	r2, [r7, #2]
 80096a6:	78f9      	ldrb	r1, [r7, #3]
 80096a8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80096aa:	9302      	str	r3, [sp, #8]
 80096ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80096b0:	9301      	str	r3, [sp, #4]
 80096b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80096b6:	9300      	str	r3, [sp, #0]
 80096b8:	4623      	mov	r3, r4
 80096ba:	f7f7 ff91 	bl	80015e0 <HAL_HCD_HC_Init>
 80096be:	4603      	mov	r3, r0
 80096c0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80096c2:	7bfb      	ldrb	r3, [r7, #15]
 80096c4:	4618      	mov	r0, r3
 80096c6:	f000 f8bf 	bl	8009848 <USBH_Get_USB_Status>
 80096ca:	4603      	mov	r3, r0
 80096cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3714      	adds	r7, #20
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd90      	pop	{r4, r7, pc}

080096d8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b084      	sub	sp, #16
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
 80096e0:	460b      	mov	r3, r1
 80096e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096e4:	2300      	movs	r3, #0
 80096e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80096e8:	2300      	movs	r3, #0
 80096ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80096f2:	78fa      	ldrb	r2, [r7, #3]
 80096f4:	4611      	mov	r1, r2
 80096f6:	4618      	mov	r0, r3
 80096f8:	f7f8 f82a 	bl	8001750 <HAL_HCD_HC_Halt>
 80096fc:	4603      	mov	r3, r0
 80096fe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009700:	7bfb      	ldrb	r3, [r7, #15]
 8009702:	4618      	mov	r0, r3
 8009704:	f000 f8a0 	bl	8009848 <USBH_Get_USB_Status>
 8009708:	4603      	mov	r3, r0
 800970a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800970c:	7bbb      	ldrb	r3, [r7, #14]
}
 800970e:	4618      	mov	r0, r3
 8009710:	3710      	adds	r7, #16
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}

08009716 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8009716:	b590      	push	{r4, r7, lr}
 8009718:	b089      	sub	sp, #36	@ 0x24
 800971a:	af04      	add	r7, sp, #16
 800971c:	6078      	str	r0, [r7, #4]
 800971e:	4608      	mov	r0, r1
 8009720:	4611      	mov	r1, r2
 8009722:	461a      	mov	r2, r3
 8009724:	4603      	mov	r3, r0
 8009726:	70fb      	strb	r3, [r7, #3]
 8009728:	460b      	mov	r3, r1
 800972a:	70bb      	strb	r3, [r7, #2]
 800972c:	4613      	mov	r3, r2
 800972e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009730:	2300      	movs	r3, #0
 8009732:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009734:	2300      	movs	r3, #0
 8009736:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800973e:	787c      	ldrb	r4, [r7, #1]
 8009740:	78ba      	ldrb	r2, [r7, #2]
 8009742:	78f9      	ldrb	r1, [r7, #3]
 8009744:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009748:	9303      	str	r3, [sp, #12]
 800974a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800974c:	9302      	str	r3, [sp, #8]
 800974e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009750:	9301      	str	r3, [sp, #4]
 8009752:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009756:	9300      	str	r3, [sp, #0]
 8009758:	4623      	mov	r3, r4
 800975a:	f7f8 f81d 	bl	8001798 <HAL_HCD_HC_SubmitRequest>
 800975e:	4603      	mov	r3, r0
 8009760:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8009762:	7bfb      	ldrb	r3, [r7, #15]
 8009764:	4618      	mov	r0, r3
 8009766:	f000 f86f 	bl	8009848 <USBH_Get_USB_Status>
 800976a:	4603      	mov	r3, r0
 800976c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800976e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009770:	4618      	mov	r0, r3
 8009772:	3714      	adds	r7, #20
 8009774:	46bd      	mov	sp, r7
 8009776:	bd90      	pop	{r4, r7, pc}

08009778 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b082      	sub	sp, #8
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
 8009780:	460b      	mov	r3, r1
 8009782:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800978a:	78fa      	ldrb	r2, [r7, #3]
 800978c:	4611      	mov	r1, r2
 800978e:	4618      	mov	r0, r3
 8009790:	f7f8 fafe 	bl	8001d90 <HAL_HCD_HC_GetURBState>
 8009794:	4603      	mov	r3, r0
}
 8009796:	4618      	mov	r0, r3
 8009798:	3708      	adds	r7, #8
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}

0800979e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800979e:	b580      	push	{r7, lr}
 80097a0:	b082      	sub	sp, #8
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
 80097a6:	460b      	mov	r3, r1
 80097a8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d103      	bne.n	80097bc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80097b4:	78fb      	ldrb	r3, [r7, #3]
 80097b6:	4618      	mov	r0, r3
 80097b8:	f000 f872 	bl	80098a0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80097bc:	20c8      	movs	r0, #200	@ 0xc8
 80097be:	f7f7 fba3 	bl	8000f08 <HAL_Delay>
  return USBH_OK;
 80097c2:	2300      	movs	r3, #0
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3708      	adds	r7, #8
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}

080097cc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b085      	sub	sp, #20
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
 80097d4:	460b      	mov	r3, r1
 80097d6:	70fb      	strb	r3, [r7, #3]
 80097d8:	4613      	mov	r3, r2
 80097da:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80097e2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80097e4:	78fa      	ldrb	r2, [r7, #3]
 80097e6:	68f9      	ldr	r1, [r7, #12]
 80097e8:	4613      	mov	r3, r2
 80097ea:	011b      	lsls	r3, r3, #4
 80097ec:	1a9b      	subs	r3, r3, r2
 80097ee:	009b      	lsls	r3, r3, #2
 80097f0:	440b      	add	r3, r1
 80097f2:	3317      	adds	r3, #23
 80097f4:	781b      	ldrb	r3, [r3, #0]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d00a      	beq.n	8009810 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80097fa:	78fa      	ldrb	r2, [r7, #3]
 80097fc:	68f9      	ldr	r1, [r7, #12]
 80097fe:	4613      	mov	r3, r2
 8009800:	011b      	lsls	r3, r3, #4
 8009802:	1a9b      	subs	r3, r3, r2
 8009804:	009b      	lsls	r3, r3, #2
 8009806:	440b      	add	r3, r1
 8009808:	333c      	adds	r3, #60	@ 0x3c
 800980a:	78ba      	ldrb	r2, [r7, #2]
 800980c:	701a      	strb	r2, [r3, #0]
 800980e:	e009      	b.n	8009824 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8009810:	78fa      	ldrb	r2, [r7, #3]
 8009812:	68f9      	ldr	r1, [r7, #12]
 8009814:	4613      	mov	r3, r2
 8009816:	011b      	lsls	r3, r3, #4
 8009818:	1a9b      	subs	r3, r3, r2
 800981a:	009b      	lsls	r3, r3, #2
 800981c:	440b      	add	r3, r1
 800981e:	333d      	adds	r3, #61	@ 0x3d
 8009820:	78ba      	ldrb	r2, [r7, #2]
 8009822:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8009824:	2300      	movs	r3, #0
}
 8009826:	4618      	mov	r0, r3
 8009828:	3714      	adds	r7, #20
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr

08009832 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8009832:	b580      	push	{r7, lr}
 8009834:	b082      	sub	sp, #8
 8009836:	af00      	add	r7, sp, #0
 8009838:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f7f7 fb64 	bl	8000f08 <HAL_Delay>
}
 8009840:	bf00      	nop
 8009842:	3708      	adds	r7, #8
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}

08009848 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009848:	b480      	push	{r7}
 800984a:	b085      	sub	sp, #20
 800984c:	af00      	add	r7, sp, #0
 800984e:	4603      	mov	r3, r0
 8009850:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009852:	2300      	movs	r3, #0
 8009854:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009856:	79fb      	ldrb	r3, [r7, #7]
 8009858:	2b03      	cmp	r3, #3
 800985a:	d817      	bhi.n	800988c <USBH_Get_USB_Status+0x44>
 800985c:	a201      	add	r2, pc, #4	@ (adr r2, 8009864 <USBH_Get_USB_Status+0x1c>)
 800985e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009862:	bf00      	nop
 8009864:	08009875 	.word	0x08009875
 8009868:	0800987b 	.word	0x0800987b
 800986c:	08009881 	.word	0x08009881
 8009870:	08009887 	.word	0x08009887
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009874:	2300      	movs	r3, #0
 8009876:	73fb      	strb	r3, [r7, #15]
    break;
 8009878:	e00b      	b.n	8009892 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800987a:	2302      	movs	r3, #2
 800987c:	73fb      	strb	r3, [r7, #15]
    break;
 800987e:	e008      	b.n	8009892 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009880:	2301      	movs	r3, #1
 8009882:	73fb      	strb	r3, [r7, #15]
    break;
 8009884:	e005      	b.n	8009892 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009886:	2302      	movs	r3, #2
 8009888:	73fb      	strb	r3, [r7, #15]
    break;
 800988a:	e002      	b.n	8009892 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800988c:	2302      	movs	r3, #2
 800988e:	73fb      	strb	r3, [r7, #15]
    break;
 8009890:	bf00      	nop
  }
  return usb_status;
 8009892:	7bfb      	ldrb	r3, [r7, #15]
}
 8009894:	4618      	mov	r0, r3
 8009896:	3714      	adds	r7, #20
 8009898:	46bd      	mov	sp, r7
 800989a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989e:	4770      	bx	lr

080098a0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	4603      	mov	r3, r0
 80098a8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80098aa:	79fb      	ldrb	r3, [r7, #7]
 80098ac:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80098ae:	79fb      	ldrb	r3, [r7, #7]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d102      	bne.n	80098ba <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80098b4:	2300      	movs	r3, #0
 80098b6:	73fb      	strb	r3, [r7, #15]
 80098b8:	e001      	b.n	80098be <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80098ba:	2301      	movs	r3, #1
 80098bc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80098be:	7bfb      	ldrb	r3, [r7, #15]
 80098c0:	461a      	mov	r2, r3
 80098c2:	2101      	movs	r1, #1
 80098c4:	4803      	ldr	r0, [pc, #12]	@ (80098d4 <MX_DriverVbusFS+0x34>)
 80098c6:	f7f7 fdf1 	bl	80014ac <HAL_GPIO_WritePin>
}
 80098ca:	bf00      	nop
 80098cc:	3710      	adds	r7, #16
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}
 80098d2:	bf00      	nop
 80098d4:	40020800 	.word	0x40020800

080098d8 <malloc>:
 80098d8:	4b02      	ldr	r3, [pc, #8]	@ (80098e4 <malloc+0xc>)
 80098da:	4601      	mov	r1, r0
 80098dc:	6818      	ldr	r0, [r3, #0]
 80098de:	f000 b82d 	b.w	800993c <_malloc_r>
 80098e2:	bf00      	nop
 80098e4:	2000002c 	.word	0x2000002c

080098e8 <free>:
 80098e8:	4b02      	ldr	r3, [pc, #8]	@ (80098f4 <free+0xc>)
 80098ea:	4601      	mov	r1, r0
 80098ec:	6818      	ldr	r0, [r3, #0]
 80098ee:	f000 b8f5 	b.w	8009adc <_free_r>
 80098f2:	bf00      	nop
 80098f4:	2000002c 	.word	0x2000002c

080098f8 <sbrk_aligned>:
 80098f8:	b570      	push	{r4, r5, r6, lr}
 80098fa:	4e0f      	ldr	r6, [pc, #60]	@ (8009938 <sbrk_aligned+0x40>)
 80098fc:	460c      	mov	r4, r1
 80098fe:	6831      	ldr	r1, [r6, #0]
 8009900:	4605      	mov	r5, r0
 8009902:	b911      	cbnz	r1, 800990a <sbrk_aligned+0x12>
 8009904:	f000 f8ae 	bl	8009a64 <_sbrk_r>
 8009908:	6030      	str	r0, [r6, #0]
 800990a:	4621      	mov	r1, r4
 800990c:	4628      	mov	r0, r5
 800990e:	f000 f8a9 	bl	8009a64 <_sbrk_r>
 8009912:	1c43      	adds	r3, r0, #1
 8009914:	d103      	bne.n	800991e <sbrk_aligned+0x26>
 8009916:	f04f 34ff 	mov.w	r4, #4294967295
 800991a:	4620      	mov	r0, r4
 800991c:	bd70      	pop	{r4, r5, r6, pc}
 800991e:	1cc4      	adds	r4, r0, #3
 8009920:	f024 0403 	bic.w	r4, r4, #3
 8009924:	42a0      	cmp	r0, r4
 8009926:	d0f8      	beq.n	800991a <sbrk_aligned+0x22>
 8009928:	1a21      	subs	r1, r4, r0
 800992a:	4628      	mov	r0, r5
 800992c:	f000 f89a 	bl	8009a64 <_sbrk_r>
 8009930:	3001      	adds	r0, #1
 8009932:	d1f2      	bne.n	800991a <sbrk_aligned+0x22>
 8009934:	e7ef      	b.n	8009916 <sbrk_aligned+0x1e>
 8009936:	bf00      	nop
 8009938:	20000944 	.word	0x20000944

0800993c <_malloc_r>:
 800993c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009940:	1ccd      	adds	r5, r1, #3
 8009942:	f025 0503 	bic.w	r5, r5, #3
 8009946:	3508      	adds	r5, #8
 8009948:	2d0c      	cmp	r5, #12
 800994a:	bf38      	it	cc
 800994c:	250c      	movcc	r5, #12
 800994e:	2d00      	cmp	r5, #0
 8009950:	4606      	mov	r6, r0
 8009952:	db01      	blt.n	8009958 <_malloc_r+0x1c>
 8009954:	42a9      	cmp	r1, r5
 8009956:	d904      	bls.n	8009962 <_malloc_r+0x26>
 8009958:	230c      	movs	r3, #12
 800995a:	6033      	str	r3, [r6, #0]
 800995c:	2000      	movs	r0, #0
 800995e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009962:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a38 <_malloc_r+0xfc>
 8009966:	f000 f869 	bl	8009a3c <__malloc_lock>
 800996a:	f8d8 3000 	ldr.w	r3, [r8]
 800996e:	461c      	mov	r4, r3
 8009970:	bb44      	cbnz	r4, 80099c4 <_malloc_r+0x88>
 8009972:	4629      	mov	r1, r5
 8009974:	4630      	mov	r0, r6
 8009976:	f7ff ffbf 	bl	80098f8 <sbrk_aligned>
 800997a:	1c43      	adds	r3, r0, #1
 800997c:	4604      	mov	r4, r0
 800997e:	d158      	bne.n	8009a32 <_malloc_r+0xf6>
 8009980:	f8d8 4000 	ldr.w	r4, [r8]
 8009984:	4627      	mov	r7, r4
 8009986:	2f00      	cmp	r7, #0
 8009988:	d143      	bne.n	8009a12 <_malloc_r+0xd6>
 800998a:	2c00      	cmp	r4, #0
 800998c:	d04b      	beq.n	8009a26 <_malloc_r+0xea>
 800998e:	6823      	ldr	r3, [r4, #0]
 8009990:	4639      	mov	r1, r7
 8009992:	4630      	mov	r0, r6
 8009994:	eb04 0903 	add.w	r9, r4, r3
 8009998:	f000 f864 	bl	8009a64 <_sbrk_r>
 800999c:	4581      	cmp	r9, r0
 800999e:	d142      	bne.n	8009a26 <_malloc_r+0xea>
 80099a0:	6821      	ldr	r1, [r4, #0]
 80099a2:	1a6d      	subs	r5, r5, r1
 80099a4:	4629      	mov	r1, r5
 80099a6:	4630      	mov	r0, r6
 80099a8:	f7ff ffa6 	bl	80098f8 <sbrk_aligned>
 80099ac:	3001      	adds	r0, #1
 80099ae:	d03a      	beq.n	8009a26 <_malloc_r+0xea>
 80099b0:	6823      	ldr	r3, [r4, #0]
 80099b2:	442b      	add	r3, r5
 80099b4:	6023      	str	r3, [r4, #0]
 80099b6:	f8d8 3000 	ldr.w	r3, [r8]
 80099ba:	685a      	ldr	r2, [r3, #4]
 80099bc:	bb62      	cbnz	r2, 8009a18 <_malloc_r+0xdc>
 80099be:	f8c8 7000 	str.w	r7, [r8]
 80099c2:	e00f      	b.n	80099e4 <_malloc_r+0xa8>
 80099c4:	6822      	ldr	r2, [r4, #0]
 80099c6:	1b52      	subs	r2, r2, r5
 80099c8:	d420      	bmi.n	8009a0c <_malloc_r+0xd0>
 80099ca:	2a0b      	cmp	r2, #11
 80099cc:	d917      	bls.n	80099fe <_malloc_r+0xc2>
 80099ce:	1961      	adds	r1, r4, r5
 80099d0:	42a3      	cmp	r3, r4
 80099d2:	6025      	str	r5, [r4, #0]
 80099d4:	bf18      	it	ne
 80099d6:	6059      	strne	r1, [r3, #4]
 80099d8:	6863      	ldr	r3, [r4, #4]
 80099da:	bf08      	it	eq
 80099dc:	f8c8 1000 	streq.w	r1, [r8]
 80099e0:	5162      	str	r2, [r4, r5]
 80099e2:	604b      	str	r3, [r1, #4]
 80099e4:	4630      	mov	r0, r6
 80099e6:	f000 f82f 	bl	8009a48 <__malloc_unlock>
 80099ea:	f104 000b 	add.w	r0, r4, #11
 80099ee:	1d23      	adds	r3, r4, #4
 80099f0:	f020 0007 	bic.w	r0, r0, #7
 80099f4:	1ac2      	subs	r2, r0, r3
 80099f6:	bf1c      	itt	ne
 80099f8:	1a1b      	subne	r3, r3, r0
 80099fa:	50a3      	strne	r3, [r4, r2]
 80099fc:	e7af      	b.n	800995e <_malloc_r+0x22>
 80099fe:	6862      	ldr	r2, [r4, #4]
 8009a00:	42a3      	cmp	r3, r4
 8009a02:	bf0c      	ite	eq
 8009a04:	f8c8 2000 	streq.w	r2, [r8]
 8009a08:	605a      	strne	r2, [r3, #4]
 8009a0a:	e7eb      	b.n	80099e4 <_malloc_r+0xa8>
 8009a0c:	4623      	mov	r3, r4
 8009a0e:	6864      	ldr	r4, [r4, #4]
 8009a10:	e7ae      	b.n	8009970 <_malloc_r+0x34>
 8009a12:	463c      	mov	r4, r7
 8009a14:	687f      	ldr	r7, [r7, #4]
 8009a16:	e7b6      	b.n	8009986 <_malloc_r+0x4a>
 8009a18:	461a      	mov	r2, r3
 8009a1a:	685b      	ldr	r3, [r3, #4]
 8009a1c:	42a3      	cmp	r3, r4
 8009a1e:	d1fb      	bne.n	8009a18 <_malloc_r+0xdc>
 8009a20:	2300      	movs	r3, #0
 8009a22:	6053      	str	r3, [r2, #4]
 8009a24:	e7de      	b.n	80099e4 <_malloc_r+0xa8>
 8009a26:	230c      	movs	r3, #12
 8009a28:	6033      	str	r3, [r6, #0]
 8009a2a:	4630      	mov	r0, r6
 8009a2c:	f000 f80c 	bl	8009a48 <__malloc_unlock>
 8009a30:	e794      	b.n	800995c <_malloc_r+0x20>
 8009a32:	6005      	str	r5, [r0, #0]
 8009a34:	e7d6      	b.n	80099e4 <_malloc_r+0xa8>
 8009a36:	bf00      	nop
 8009a38:	20000948 	.word	0x20000948

08009a3c <__malloc_lock>:
 8009a3c:	4801      	ldr	r0, [pc, #4]	@ (8009a44 <__malloc_lock+0x8>)
 8009a3e:	f000 b84b 	b.w	8009ad8 <__retarget_lock_acquire_recursive>
 8009a42:	bf00      	nop
 8009a44:	20000a88 	.word	0x20000a88

08009a48 <__malloc_unlock>:
 8009a48:	4801      	ldr	r0, [pc, #4]	@ (8009a50 <__malloc_unlock+0x8>)
 8009a4a:	f000 b846 	b.w	8009ada <__retarget_lock_release_recursive>
 8009a4e:	bf00      	nop
 8009a50:	20000a88 	.word	0x20000a88

08009a54 <memset>:
 8009a54:	4402      	add	r2, r0
 8009a56:	4603      	mov	r3, r0
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d100      	bne.n	8009a5e <memset+0xa>
 8009a5c:	4770      	bx	lr
 8009a5e:	f803 1b01 	strb.w	r1, [r3], #1
 8009a62:	e7f9      	b.n	8009a58 <memset+0x4>

08009a64 <_sbrk_r>:
 8009a64:	b538      	push	{r3, r4, r5, lr}
 8009a66:	4d06      	ldr	r5, [pc, #24]	@ (8009a80 <_sbrk_r+0x1c>)
 8009a68:	2300      	movs	r3, #0
 8009a6a:	4604      	mov	r4, r0
 8009a6c:	4608      	mov	r0, r1
 8009a6e:	602b      	str	r3, [r5, #0]
 8009a70:	f7f7 f966 	bl	8000d40 <_sbrk>
 8009a74:	1c43      	adds	r3, r0, #1
 8009a76:	d102      	bne.n	8009a7e <_sbrk_r+0x1a>
 8009a78:	682b      	ldr	r3, [r5, #0]
 8009a7a:	b103      	cbz	r3, 8009a7e <_sbrk_r+0x1a>
 8009a7c:	6023      	str	r3, [r4, #0]
 8009a7e:	bd38      	pop	{r3, r4, r5, pc}
 8009a80:	20000a84 	.word	0x20000a84

08009a84 <__errno>:
 8009a84:	4b01      	ldr	r3, [pc, #4]	@ (8009a8c <__errno+0x8>)
 8009a86:	6818      	ldr	r0, [r3, #0]
 8009a88:	4770      	bx	lr
 8009a8a:	bf00      	nop
 8009a8c:	2000002c 	.word	0x2000002c

08009a90 <__libc_init_array>:
 8009a90:	b570      	push	{r4, r5, r6, lr}
 8009a92:	4d0d      	ldr	r5, [pc, #52]	@ (8009ac8 <__libc_init_array+0x38>)
 8009a94:	4c0d      	ldr	r4, [pc, #52]	@ (8009acc <__libc_init_array+0x3c>)
 8009a96:	1b64      	subs	r4, r4, r5
 8009a98:	10a4      	asrs	r4, r4, #2
 8009a9a:	2600      	movs	r6, #0
 8009a9c:	42a6      	cmp	r6, r4
 8009a9e:	d109      	bne.n	8009ab4 <__libc_init_array+0x24>
 8009aa0:	4d0b      	ldr	r5, [pc, #44]	@ (8009ad0 <__libc_init_array+0x40>)
 8009aa2:	4c0c      	ldr	r4, [pc, #48]	@ (8009ad4 <__libc_init_array+0x44>)
 8009aa4:	f000 f864 	bl	8009b70 <_init>
 8009aa8:	1b64      	subs	r4, r4, r5
 8009aaa:	10a4      	asrs	r4, r4, #2
 8009aac:	2600      	movs	r6, #0
 8009aae:	42a6      	cmp	r6, r4
 8009ab0:	d105      	bne.n	8009abe <__libc_init_array+0x2e>
 8009ab2:	bd70      	pop	{r4, r5, r6, pc}
 8009ab4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ab8:	4798      	blx	r3
 8009aba:	3601      	adds	r6, #1
 8009abc:	e7ee      	b.n	8009a9c <__libc_init_array+0xc>
 8009abe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ac2:	4798      	blx	r3
 8009ac4:	3601      	adds	r6, #1
 8009ac6:	e7f2      	b.n	8009aae <__libc_init_array+0x1e>
 8009ac8:	08009bac 	.word	0x08009bac
 8009acc:	08009bac 	.word	0x08009bac
 8009ad0:	08009bac 	.word	0x08009bac
 8009ad4:	08009bb0 	.word	0x08009bb0

08009ad8 <__retarget_lock_acquire_recursive>:
 8009ad8:	4770      	bx	lr

08009ada <__retarget_lock_release_recursive>:
 8009ada:	4770      	bx	lr

08009adc <_free_r>:
 8009adc:	b538      	push	{r3, r4, r5, lr}
 8009ade:	4605      	mov	r5, r0
 8009ae0:	2900      	cmp	r1, #0
 8009ae2:	d041      	beq.n	8009b68 <_free_r+0x8c>
 8009ae4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ae8:	1f0c      	subs	r4, r1, #4
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	bfb8      	it	lt
 8009aee:	18e4      	addlt	r4, r4, r3
 8009af0:	f7ff ffa4 	bl	8009a3c <__malloc_lock>
 8009af4:	4a1d      	ldr	r2, [pc, #116]	@ (8009b6c <_free_r+0x90>)
 8009af6:	6813      	ldr	r3, [r2, #0]
 8009af8:	b933      	cbnz	r3, 8009b08 <_free_r+0x2c>
 8009afa:	6063      	str	r3, [r4, #4]
 8009afc:	6014      	str	r4, [r2, #0]
 8009afe:	4628      	mov	r0, r5
 8009b00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b04:	f7ff bfa0 	b.w	8009a48 <__malloc_unlock>
 8009b08:	42a3      	cmp	r3, r4
 8009b0a:	d908      	bls.n	8009b1e <_free_r+0x42>
 8009b0c:	6820      	ldr	r0, [r4, #0]
 8009b0e:	1821      	adds	r1, r4, r0
 8009b10:	428b      	cmp	r3, r1
 8009b12:	bf01      	itttt	eq
 8009b14:	6819      	ldreq	r1, [r3, #0]
 8009b16:	685b      	ldreq	r3, [r3, #4]
 8009b18:	1809      	addeq	r1, r1, r0
 8009b1a:	6021      	streq	r1, [r4, #0]
 8009b1c:	e7ed      	b.n	8009afa <_free_r+0x1e>
 8009b1e:	461a      	mov	r2, r3
 8009b20:	685b      	ldr	r3, [r3, #4]
 8009b22:	b10b      	cbz	r3, 8009b28 <_free_r+0x4c>
 8009b24:	42a3      	cmp	r3, r4
 8009b26:	d9fa      	bls.n	8009b1e <_free_r+0x42>
 8009b28:	6811      	ldr	r1, [r2, #0]
 8009b2a:	1850      	adds	r0, r2, r1
 8009b2c:	42a0      	cmp	r0, r4
 8009b2e:	d10b      	bne.n	8009b48 <_free_r+0x6c>
 8009b30:	6820      	ldr	r0, [r4, #0]
 8009b32:	4401      	add	r1, r0
 8009b34:	1850      	adds	r0, r2, r1
 8009b36:	4283      	cmp	r3, r0
 8009b38:	6011      	str	r1, [r2, #0]
 8009b3a:	d1e0      	bne.n	8009afe <_free_r+0x22>
 8009b3c:	6818      	ldr	r0, [r3, #0]
 8009b3e:	685b      	ldr	r3, [r3, #4]
 8009b40:	6053      	str	r3, [r2, #4]
 8009b42:	4408      	add	r0, r1
 8009b44:	6010      	str	r0, [r2, #0]
 8009b46:	e7da      	b.n	8009afe <_free_r+0x22>
 8009b48:	d902      	bls.n	8009b50 <_free_r+0x74>
 8009b4a:	230c      	movs	r3, #12
 8009b4c:	602b      	str	r3, [r5, #0]
 8009b4e:	e7d6      	b.n	8009afe <_free_r+0x22>
 8009b50:	6820      	ldr	r0, [r4, #0]
 8009b52:	1821      	adds	r1, r4, r0
 8009b54:	428b      	cmp	r3, r1
 8009b56:	bf04      	itt	eq
 8009b58:	6819      	ldreq	r1, [r3, #0]
 8009b5a:	685b      	ldreq	r3, [r3, #4]
 8009b5c:	6063      	str	r3, [r4, #4]
 8009b5e:	bf04      	itt	eq
 8009b60:	1809      	addeq	r1, r1, r0
 8009b62:	6021      	streq	r1, [r4, #0]
 8009b64:	6054      	str	r4, [r2, #4]
 8009b66:	e7ca      	b.n	8009afe <_free_r+0x22>
 8009b68:	bd38      	pop	{r3, r4, r5, pc}
 8009b6a:	bf00      	nop
 8009b6c:	20000948 	.word	0x20000948

08009b70 <_init>:
 8009b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b72:	bf00      	nop
 8009b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b76:	bc08      	pop	{r3}
 8009b78:	469e      	mov	lr, r3
 8009b7a:	4770      	bx	lr

08009b7c <_fini>:
 8009b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b7e:	bf00      	nop
 8009b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b82:	bc08      	pop	{r3}
 8009b84:	469e      	mov	lr, r3
 8009b86:	4770      	bx	lr
