{:input (genetic.crossover/dumb-crossover 341854819 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")) (genetic.representation/genetic-representation "examples/57913.FED53366.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_10_:missing , wire1_18, \\wire25_:missing_35 , wire26_18);\n  wire \\:missing_edge ;\n  input \\wire0_10_:missing ;\n  wire \\wire0_10_:missing ;\n  wire \\wire10_:missing ;\n  wire wire11_12_13_14;\n  wire wire11_12_13_19;\n  wire \\wire11_:missing ;\n  wire \\wire13_:missing ;\n  wire wire16;\n  output wire1_18;\n  wire wire1_18;\n  wire wire20_24;\n  wire wire22;\n  wire wire23;\n  input \\wire25_:missing_35 ;\n  wire \\wire25_:missing_35 ;\n  output wire26_18;\n  wire wire26_18;\n  wire wire28_34;\n  wire \\wire28_:missing ;\n  wire wire29_18;\n  wire \\wire29_:missing ;\n  wire \\wire2_15_18_:missing ;\n  wire wire30_18_47;\n  wire wire30_41;\n  wire \\wire32_39_:missing ;\n  wire \\wire32_:missing ;\n  wire wire37_39_17;\n  wire wire38_39;\n  wire wire3_16_19_21_22;\n  wire wire42;\n  wire wire45;\n  wire wire5_18;\n  wire wire6_18;\n  wire \\wire6_:missing ;\n  wire wire7_18;\n  wire \\wire7_:missing ;\n  wire \\wire8_10_:missing ;\n  wire wire8_18_24;\n  wire wire8_23;\n  wire wire8_33_34_35;\n  wire \\wire8_33_34_:missing ;\n  wire wire8_37;\n  wire wire8_40;\n  wire \\wire8_42_44_:missing_46 ;\n  wire \\wire8_:missing ;\n  wire \\wire8_:missing_43_45 ;\n  wire wire9_12;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_36_38_19 ;\n  wire \\wire:missing_36_38_40 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire5_18;\n  assign \\wire6_:missing  = 2'h1 >> wire6_18;\n  assign \\wire28_:missing  = 2'h1 >> wire28_34;\n  assign \\wire29_:missing  = 2'h1 >> wire29_18;\n  assign wire30_41 = 2'h1 >> wire30_18_47;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire32_:missing  = 2'h1 >> \\wire32_39_:missing ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire8_33_34_:missing , wire8_33_34_35 };\n  assign wire28_34 = 4'h8 >> { \\wire8_33_34_:missing , wire8_33_34_35 };\n  assign \\wire:missing_35  = 4'h8 >> { \\wire25_:missing_35 , wire8_33_34_35 };\n  assign \\wire:missing_36  = 4'h8 >> { \\wire:missing_36_38_40 , \\wire:missing_36_38_19  };\n  assign \\wire7_:missing  = 2'h1 >> wire7_18;\n  assign \\wire:missing_37  = 4'h6 >> { wire8_37, wire37_39_17 };\n  assign wire38_39 = 4'h8 >> { \\wire:missing_36_38_40 , \\wire:missing_36_38_19  };\n  assign \\wire32_39_:missing  = 4'h8 >> { wire37_39_17, wire38_39 };\n  assign \\wire8_:missing  = 2'h1 >> wire8_18_24;\n  assign \\wire9_:missing  = 2'h1 >> wire9_12;\n  assign \\wire10_:missing  = 4'h6 >> { \\wire8_10_:missing , \\wire0_10_:missing  };\n  assign \\wire11_:missing  = 4'h6 >> { wire11_12_13_14, wire11_12_13_19 };\n  assign wire9_12 = 4'h8 >> { wire11_12_13_14, wire11_12_13_19 };\n  assign \\wire13_:missing  = 4'h8 >> { wire11_12_13_14, wire11_12_13_19 };\n  assign \\wire2_15_18_:missing  = 1'h0;\n  assign wire3_16_19_21_22 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_47  = wire30_18_47;\n  assign \\wire:missing_edge  = \\wire8_42_44_:missing_46 ;\n  assign wire45 = \\wire8_:missing_43_45 ;\n  assign \\wire:missing_edge  = \\wire8_42_44_:missing_46 ;\n  assign \\wire:missing_edge  = \\wire8_:missing_43_45 ;\n  assign wire42 = \\wire8_42_44_:missing_46 ;\n  assign \\wire:missing_edge  = wire30_41;\n  assign \\wire:missing_36_38_40  = wire8_40;\n  assign wire20_24 = wire8_18_24;\n  assign wire23 = wire8_23;\n  assign wire22 = wire3_16_19_21_22;\n  assign \\wire:missing_edge  = wire3_16_19_21_22;\n  assign \\wire:missing_edge  = wire20_24;\n  assign wire11_12_13_19 = wire3_16_19_21_22;\n  assign wire5_18 = \\wire2_15_18_:missing ;\n  assign \\wire:missing_17  = \\wire:missing_edge ;\n  assign wire16 = wire3_16_19_21_22;\n  assign \\wire:missing_edge  = \\wire2_15_18_:missing ;\n  assign wire11_12_13_14 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:3.1-106.10\" *)\nmodule postsynth(\\wire0_10_:missing , wire1_18, \\wire25_:missing_35 , wire26_18);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:5.9-5.27\" *)\n  input \\wire0_10_:missing ;\n  wire \\wire0_10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:8.8-8.23\" *)\n  wire wire11_12_13_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:9.8-9.23\" *)\n  wire wire11_12_13_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:10.8-10.24\" *)\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:11.8-11.24\" *)\n  wire \\wire13_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:12.8-12.14\" *)\n  wire wire16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:13.10-13.18\" *)\n  output wire1_18;\n  wire wire1_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:15.8-15.17\" *)\n  wire wire20_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:16.8-16.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:18.9-18.28\" *)\n  input \\wire25_:missing_35 ;\n  wire \\wire25_:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:20.10-20.19\" *)\n  output wire26_18;\n  wire wire26_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:26.8-26.29\" *)\n  wire \\wire2_15_18_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:28.8-28.17\" *)\n  wire wire30_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:33.8-33.25\" *)\n  wire wire3_16_19_21_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:34.8-34.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:35.8-35.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:36.8-36.16\" *)\n  wire wire5_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:42.8-42.19\" *)\n  wire wire8_18_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:48.8-48.32\" *)\n  wire \\wire8_42_44_:missing_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:49.8-49.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:50.8-50.29\" *)\n  wire \\wire8_:missing_43_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:51.8-51.16\" *)\n  wire wire9_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:52.8-52.23\" *)\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:53.8-53.24\" *)\n  wire \\wire:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v:60.8-60.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_12_13_14 = 1'h0;\n  assign wire11_12_13_19 = 1'h1;\n  assign \\wire11_:missing  = 1'h1;\n  assign \\wire13_:missing  = 1'h0;\n  assign wire16 = 1'h1;\n  assign wire1_18 = 1'hx;\n  assign wire20_24 = 1'h0;\n  assign wire22 = 1'h1;\n  assign wire26_18 = 1'hx;\n  assign \\wire2_15_18_:missing  = 1'h0;\n  assign wire30_41 = 1'h0;\n  assign wire3_16_19_21_22 = 1'h1;\n  assign wire42 = 1'h0;\n  assign wire45 = 1'h0;\n  assign wire5_18 = 1'h0;\n  assign wire8_18_24 = 1'h0;\n  assign \\wire8_42_44_:missing_46  = 1'h0;\n  assign \\wire8_:missing  = 1'h1;\n  assign \\wire8_:missing_43_45  = 1'h0;\n  assign wire9_12 = 1'h0;\n  assign \\wire9_:missing  = 1'h1;\n  assign \\wire:missing_17  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:18:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn/src/top.v'.\nSBY  1:18:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] Copy '/tmp/fuzzmount2DDF5D8C/5FC9DEA6.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn/src/5FC9DEA6.v'.\nSBY  1:18:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] Copy '/tmp/fuzzmount2DDF5D8C/5FC9DEA6.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn/src/5FC9DEA6.post.v'.\nSBY  1:18:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] engine_0: abc pdr\nSBY  1:18:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:18:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] base: Warning: Wire presynth.\\wire26_18 is used but has no driver.\nSBY  1:18:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] base: Warning: Wire presynth.\\wire1_18 is used but has no driver.\nSBY  1:18:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] base: finished (returncode=0)\nSBY  1:18:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:19:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] aig: Warning: Wire presynth.\\wire26_18 is used but has no driver.\nSBY  1:19:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] aig: Warning: Wire presynth.\\wire1_18 is used but has no driver.\nSBY  1:19:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] aig: finished (returncode=0)\nSBY  1:19:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:19:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:19:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] engine_0: Warning: The network has no constraints.\nSBY  1:19:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:19:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] engine_0: finished (returncode=0)\nSBY  1:19:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] engine_0: Status returned by engine: FAIL\nSBY  1:19:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:19:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:19:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:19:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn'.\nSBY  1:19:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0ekt1svn] DONE (FAIL, rc=2)\n", :err ""}}}