
ESE680A_ApplicationCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00011adc  00008000  00008000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000080  20000000  00019adc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000d18  20000080  00019b5c  00020080  2**2
                  ALLOC
  3 .stack        00002000  20000d98  0001a874  00020080  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
  6 .debug_info   0004b6d4  00000000  00000000  00020101  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005ee6  00000000  00000000  0006b7d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007c1a  00000000  00000000  000716bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000015e0  00000000  00000000  000792d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001420  00000000  00000000  0007a8b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00023371  00000000  00000000  0007bcd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00020a3b  00000000  00000000  0009f046  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00094d71  00000000  00000000  000bfa81  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000562c  00000000  00000000  001547f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00008000 <_sfixed>:
    8000:	20002d98 	.word	0x20002d98
    8004:	00010ab9 	.word	0x00010ab9
    8008:	00010bb1 	.word	0x00010bb1
    800c:	00010bb1 	.word	0x00010bb1
	...
    802c:	00010bb1 	.word	0x00010bb1
	...
    8038:	00010bb1 	.word	0x00010bb1
    803c:	00010bb1 	.word	0x00010bb1
    8040:	00010bb1 	.word	0x00010bb1
    8044:	00010bb1 	.word	0x00010bb1
    8048:	00010bb1 	.word	0x00010bb1
    804c:	0000e111 	.word	0x0000e111
    8050:	0000dc25 	.word	0x0000dc25
    8054:	00010bb1 	.word	0x00010bb1
    8058:	00010bb1 	.word	0x00010bb1
    805c:	00010bb1 	.word	0x00010bb1
    8060:	00010bb1 	.word	0x00010bb1
    8064:	0001274d 	.word	0x0001274d
    8068:	00012765 	.word	0x00012765
    806c:	0001277d 	.word	0x0001277d
    8070:	00012795 	.word	0x00012795
    8074:	000127ad 	.word	0x000127ad
    8078:	000127c5 	.word	0x000127c5
    807c:	0000ed15 	.word	0x0000ed15
    8080:	0000ed29 	.word	0x0000ed29
    8084:	0000ed3d 	.word	0x0000ed3d
    8088:	00010bb1 	.word	0x00010bb1
    808c:	00010bb1 	.word	0x00010bb1
    8090:	00010bb1 	.word	0x00010bb1
	...
    809c:	00010bb1 	.word	0x00010bb1
    80a0:	00010bb1 	.word	0x00010bb1
    80a4:	00010bb1 	.word	0x00010bb1
    80a8:	00010bb1 	.word	0x00010bb1
    80ac:	00010bb1 	.word	0x00010bb1
    80b0:	00000000 	.word	0x00000000

000080b4 <__do_global_dtors_aux>:
    80b4:	b510      	push	{r4, lr}
    80b6:	4c06      	ldr	r4, [pc, #24]	; (80d0 <__do_global_dtors_aux+0x1c>)
    80b8:	7823      	ldrb	r3, [r4, #0]
    80ba:	2b00      	cmp	r3, #0
    80bc:	d107      	bne.n	80ce <__do_global_dtors_aux+0x1a>
    80be:	4b05      	ldr	r3, [pc, #20]	; (80d4 <__do_global_dtors_aux+0x20>)
    80c0:	2b00      	cmp	r3, #0
    80c2:	d002      	beq.n	80ca <__do_global_dtors_aux+0x16>
    80c4:	4804      	ldr	r0, [pc, #16]	; (80d8 <__do_global_dtors_aux+0x24>)
    80c6:	e000      	b.n	80ca <__do_global_dtors_aux+0x16>
    80c8:	bf00      	nop
    80ca:	2301      	movs	r3, #1
    80cc:	7023      	strb	r3, [r4, #0]
    80ce:	bd10      	pop	{r4, pc}
    80d0:	20000080 	.word	0x20000080
    80d4:	00000000 	.word	0x00000000
    80d8:	00019adc 	.word	0x00019adc

000080dc <frame_dummy>:
    80dc:	4b08      	ldr	r3, [pc, #32]	; (8100 <frame_dummy+0x24>)
    80de:	b510      	push	{r4, lr}
    80e0:	2b00      	cmp	r3, #0
    80e2:	d003      	beq.n	80ec <frame_dummy+0x10>
    80e4:	4907      	ldr	r1, [pc, #28]	; (8104 <frame_dummy+0x28>)
    80e6:	4808      	ldr	r0, [pc, #32]	; (8108 <frame_dummy+0x2c>)
    80e8:	e000      	b.n	80ec <frame_dummy+0x10>
    80ea:	bf00      	nop
    80ec:	4807      	ldr	r0, [pc, #28]	; (810c <frame_dummy+0x30>)
    80ee:	6803      	ldr	r3, [r0, #0]
    80f0:	2b00      	cmp	r3, #0
    80f2:	d100      	bne.n	80f6 <frame_dummy+0x1a>
    80f4:	bd10      	pop	{r4, pc}
    80f6:	4b06      	ldr	r3, [pc, #24]	; (8110 <frame_dummy+0x34>)
    80f8:	2b00      	cmp	r3, #0
    80fa:	d0fb      	beq.n	80f4 <frame_dummy+0x18>
    80fc:	4798      	blx	r3
    80fe:	e7f9      	b.n	80f4 <frame_dummy+0x18>
    8100:	00000000 	.word	0x00000000
    8104:	20000084 	.word	0x20000084
    8108:	00019adc 	.word	0x00019adc
    810c:	00019adc 	.word	0x00019adc
    8110:	00000000 	.word	0x00000000

00008114 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    8114:	b580      	push	{r7, lr}
    8116:	b084      	sub	sp, #16
    8118:	af00      	add	r7, sp, #0
    811a:	0002      	movs	r2, r0
    811c:	1dfb      	adds	r3, r7, #7
    811e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    8120:	230f      	movs	r3, #15
    8122:	18fb      	adds	r3, r7, r3
    8124:	1dfa      	adds	r2, r7, #7
    8126:	7812      	ldrb	r2, [r2, #0]
    8128:	09d2      	lsrs	r2, r2, #7
    812a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    812c:	230e      	movs	r3, #14
    812e:	18fb      	adds	r3, r7, r3
    8130:	1dfa      	adds	r2, r7, #7
    8132:	7812      	ldrb	r2, [r2, #0]
    8134:	0952      	lsrs	r2, r2, #5
    8136:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    8138:	4b0d      	ldr	r3, [pc, #52]	; (8170 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    813a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    813c:	230f      	movs	r3, #15
    813e:	18fb      	adds	r3, r7, r3
    8140:	781b      	ldrb	r3, [r3, #0]
    8142:	2b00      	cmp	r3, #0
    8144:	d10f      	bne.n	8166 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    8146:	230f      	movs	r3, #15
    8148:	18fb      	adds	r3, r7, r3
    814a:	781b      	ldrb	r3, [r3, #0]
    814c:	009b      	lsls	r3, r3, #2
    814e:	2210      	movs	r2, #16
    8150:	4694      	mov	ip, r2
    8152:	44bc      	add	ip, r7
    8154:	4463      	add	r3, ip
    8156:	3b08      	subs	r3, #8
    8158:	681a      	ldr	r2, [r3, #0]
    815a:	230e      	movs	r3, #14
    815c:	18fb      	adds	r3, r7, r3
    815e:	781b      	ldrb	r3, [r3, #0]
    8160:	01db      	lsls	r3, r3, #7
    8162:	18d3      	adds	r3, r2, r3
    8164:	e000      	b.n	8168 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    8166:	2300      	movs	r3, #0
	}
}
    8168:	0018      	movs	r0, r3
    816a:	46bd      	mov	sp, r7
    816c:	b004      	add	sp, #16
    816e:	bd80      	pop	{r7, pc}
    8170:	41004400 	.word	0x41004400

00008174 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    8174:	b580      	push	{r7, lr}
    8176:	b082      	sub	sp, #8
    8178:	af00      	add	r7, sp, #0
    817a:	0002      	movs	r2, r0
    817c:	1dfb      	adds	r3, r7, #7
    817e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    8180:	1dfb      	adds	r3, r7, #7
    8182:	781b      	ldrb	r3, [r3, #0]
    8184:	0018      	movs	r0, r3
    8186:	4b03      	ldr	r3, [pc, #12]	; (8194 <port_get_group_from_gpio_pin+0x20>)
    8188:	4798      	blx	r3
    818a:	0003      	movs	r3, r0
}
    818c:	0018      	movs	r0, r3
    818e:	46bd      	mov	sp, r7
    8190:	b002      	add	sp, #8
    8192:	bd80      	pop	{r7, pc}
    8194:	00008115 	.word	0x00008115

00008198 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    8198:	b580      	push	{r7, lr}
    819a:	b082      	sub	sp, #8
    819c:	af00      	add	r7, sp, #0
    819e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    81a0:	687b      	ldr	r3, [r7, #4]
    81a2:	2200      	movs	r2, #0
    81a4:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    81a6:	687b      	ldr	r3, [r7, #4]
    81a8:	2201      	movs	r2, #1
    81aa:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    81ac:	687b      	ldr	r3, [r7, #4]
    81ae:	2200      	movs	r2, #0
    81b0:	709a      	strb	r2, [r3, #2]
}
    81b2:	46c0      	nop			; (mov r8, r8)
    81b4:	46bd      	mov	sp, r7
    81b6:	b002      	add	sp, #8
    81b8:	bd80      	pop	{r7, pc}
    81ba:	46c0      	nop			; (mov r8, r8)

000081bc <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    81bc:	b580      	push	{r7, lr}
    81be:	b084      	sub	sp, #16
    81c0:	af00      	add	r7, sp, #0
    81c2:	0002      	movs	r2, r0
    81c4:	1dfb      	adds	r3, r7, #7
    81c6:	701a      	strb	r2, [r3, #0]
    81c8:	1dbb      	adds	r3, r7, #6
    81ca:	1c0a      	adds	r2, r1, #0
    81cc:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    81ce:	1dfb      	adds	r3, r7, #7
    81d0:	781b      	ldrb	r3, [r3, #0]
    81d2:	0018      	movs	r0, r3
    81d4:	4b0d      	ldr	r3, [pc, #52]	; (820c <port_pin_set_output_level+0x50>)
    81d6:	4798      	blx	r3
    81d8:	0003      	movs	r3, r0
    81da:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    81dc:	1dfb      	adds	r3, r7, #7
    81de:	781b      	ldrb	r3, [r3, #0]
    81e0:	221f      	movs	r2, #31
    81e2:	4013      	ands	r3, r2
    81e4:	2201      	movs	r2, #1
    81e6:	409a      	lsls	r2, r3
    81e8:	0013      	movs	r3, r2
    81ea:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    81ec:	1dbb      	adds	r3, r7, #6
    81ee:	781b      	ldrb	r3, [r3, #0]
    81f0:	2b00      	cmp	r3, #0
    81f2:	d003      	beq.n	81fc <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    81f4:	68fb      	ldr	r3, [r7, #12]
    81f6:	68ba      	ldr	r2, [r7, #8]
    81f8:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    81fa:	e002      	b.n	8202 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    81fc:	68fb      	ldr	r3, [r7, #12]
    81fe:	68ba      	ldr	r2, [r7, #8]
    8200:	615a      	str	r2, [r3, #20]
	}
}
    8202:	46c0      	nop			; (mov r8, r8)
    8204:	46bd      	mov	sp, r7
    8206:	b004      	add	sp, #16
    8208:	bd80      	pop	{r7, pc}
    820a:	46c0      	nop			; (mov r8, r8)
    820c:	00008175 	.word	0x00008175

00008210 <system_interrupt_enable_global>:
 * \brief Enables global interrupts.
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
    8210:	b580      	push	{r7, lr}
    8212:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    8214:	4b04      	ldr	r3, [pc, #16]	; (8228 <system_interrupt_enable_global+0x18>)
    8216:	2201      	movs	r2, #1
    8218:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    821a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    821e:	b662      	cpsie	i
}
    8220:	46c0      	nop			; (mov r8, r8)
    8222:	46bd      	mov	sp, r7
    8224:	bd80      	pop	{r7, pc}
    8226:	46c0      	nop			; (mov r8, r8)
    8228:	2000000c 	.word	0x2000000c

0000822c <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
    822c:	b580      	push	{r7, lr}
    822e:	af00      	add	r7, sp, #0
	if (gpfIsr) {
    8230:	4b04      	ldr	r3, [pc, #16]	; (8244 <chip_isr+0x18>)
    8232:	681b      	ldr	r3, [r3, #0]
    8234:	2b00      	cmp	r3, #0
    8236:	d002      	beq.n	823e <chip_isr+0x12>
		gpfIsr();
    8238:	4b02      	ldr	r3, [pc, #8]	; (8244 <chip_isr+0x18>)
    823a:	681b      	ldr	r3, [r3, #0]
    823c:	4798      	blx	r3
	}
}
    823e:	46c0      	nop			; (mov r8, r8)
    8240:	46bd      	mov	sp, r7
    8242:	bd80      	pop	{r7, pc}
    8244:	2000009c 	.word	0x2000009c

00008248 <init_chip_pins>:
/*
 *	@fn		init_chip_pins
 *	@brief	Initialize reset, chip enable and wake pin
 */
static void init_chip_pins(void)
{
    8248:	b580      	push	{r7, lr}
    824a:	b082      	sub	sp, #8
    824c:	af00      	add	r7, sp, #0
	struct port_config pin_conf;

	port_get_config_defaults(&pin_conf);
    824e:	1d3b      	adds	r3, r7, #4
    8250:	0018      	movs	r0, r3
    8252:	4b10      	ldr	r3, [pc, #64]	; (8294 <init_chip_pins+0x4c>)
    8254:	4798      	blx	r3

	/* Configure control pins as output. */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8256:	1d3b      	adds	r3, r7, #4
    8258:	2201      	movs	r2, #1
    825a:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
    825c:	1d3b      	adds	r3, r7, #4
    825e:	0019      	movs	r1, r3
    8260:	201b      	movs	r0, #27
    8262:	4b0d      	ldr	r3, [pc, #52]	; (8298 <init_chip_pins+0x50>)
    8264:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
    8266:	1d3b      	adds	r3, r7, #4
    8268:	0019      	movs	r1, r3
    826a:	201c      	movs	r0, #28
    826c:	4b0a      	ldr	r3, [pc, #40]	; (8298 <init_chip_pins+0x50>)
    826e:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
    8270:	1d3b      	adds	r3, r7, #4
    8272:	0019      	movs	r1, r3
    8274:	2028      	movs	r0, #40	; 0x28
    8276:	4b08      	ldr	r3, [pc, #32]	; (8298 <init_chip_pins+0x50>)
    8278:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, false);
    827a:	2100      	movs	r1, #0
    827c:	201c      	movs	r0, #28
    827e:	4b07      	ldr	r3, [pc, #28]	; (829c <init_chip_pins+0x54>)
    8280:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, false);
    8282:	2100      	movs	r1, #0
    8284:	201b      	movs	r0, #27
    8286:	4b05      	ldr	r3, [pc, #20]	; (829c <init_chip_pins+0x54>)
    8288:	4798      	blx	r3
}
    828a:	46c0      	nop			; (mov r8, r8)
    828c:	46bd      	mov	sp, r7
    828e:	b002      	add	sp, #8
    8290:	bd80      	pop	{r7, pc}
    8292:	46c0      	nop			; (mov r8, r8)
    8294:	00008199 	.word	0x00008199
    8298:	00012055 	.word	0x00012055
    829c:	000081bd 	.word	0x000081bd

000082a0 <nm_bsp_init>:
 *	@fn		nm_bsp_init
 *	@brief	Initialize BSP
 *	@return	0 in case of success and -1 in case of failure
 */
sint8 nm_bsp_init(void)
{
    82a0:	b580      	push	{r7, lr}
    82a2:	af00      	add	r7, sp, #0
	gpfIsr = NULL;
    82a4:	4b0c      	ldr	r3, [pc, #48]	; (82d8 <nm_bsp_init+0x38>)
    82a6:	2200      	movs	r2, #0
    82a8:	601a      	str	r2, [r3, #0]

	/* Initialize chip IOs. */
	init_chip_pins();
    82aa:	4b0c      	ldr	r3, [pc, #48]	; (82dc <nm_bsp_init+0x3c>)
    82ac:	4798      	blx	r3

    /* Make sure a 1ms Systick is configured. */
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
    82ae:	4b0c      	ldr	r3, [pc, #48]	; (82e0 <nm_bsp_init+0x40>)
    82b0:	681b      	ldr	r3, [r3, #0]
    82b2:	2201      	movs	r2, #1
    82b4:	4013      	ands	r3, r2
    82b6:	d004      	beq.n	82c2 <nm_bsp_init+0x22>
    82b8:	4b09      	ldr	r3, [pc, #36]	; (82e0 <nm_bsp_init+0x40>)
    82ba:	681b      	ldr	r3, [r3, #0]
    82bc:	2202      	movs	r2, #2
    82be:	4013      	ands	r3, r2
    82c0:	d101      	bne.n	82c6 <nm_bsp_init+0x26>
	    delay_init();
    82c2:	4b08      	ldr	r3, [pc, #32]	; (82e4 <nm_bsp_init+0x44>)
    82c4:	4798      	blx	r3
    }

	/* Perform chip reset. */
	nm_bsp_reset();
    82c6:	4b08      	ldr	r3, [pc, #32]	; (82e8 <nm_bsp_init+0x48>)
    82c8:	4798      	blx	r3

	system_interrupt_enable_global();
    82ca:	4b08      	ldr	r3, [pc, #32]	; (82ec <nm_bsp_init+0x4c>)
    82cc:	4798      	blx	r3

	return M2M_SUCCESS;
    82ce:	2300      	movs	r3, #0
}
    82d0:	0018      	movs	r0, r3
    82d2:	46bd      	mov	sp, r7
    82d4:	bd80      	pop	{r7, pc}
    82d6:	46c0      	nop			; (mov r8, r8)
    82d8:	2000009c 	.word	0x2000009c
    82dc:	00008249 	.word	0x00008249
    82e0:	e000e010 	.word	0xe000e010
    82e4:	00011a41 	.word	0x00011a41
    82e8:	000082f1 	.word	0x000082f1
    82ec:	00008211 	.word	0x00008211

000082f0 <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset NMC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
    82f0:	b580      	push	{r7, lr}
    82f2:	af00      	add	r7, sp, #0
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, false);
    82f4:	2100      	movs	r1, #0
    82f6:	201c      	movs	r0, #28
    82f8:	4b0c      	ldr	r3, [pc, #48]	; (832c <nm_bsp_reset+0x3c>)
    82fa:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, false);
    82fc:	2100      	movs	r1, #0
    82fe:	201b      	movs	r0, #27
    8300:	4b0a      	ldr	r3, [pc, #40]	; (832c <nm_bsp_reset+0x3c>)
    8302:	4798      	blx	r3
	nm_bsp_sleep(100);
    8304:	2064      	movs	r0, #100	; 0x64
    8306:	4b0a      	ldr	r3, [pc, #40]	; (8330 <nm_bsp_reset+0x40>)
    8308:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, true);
    830a:	2101      	movs	r1, #1
    830c:	201c      	movs	r0, #28
    830e:	4b07      	ldr	r3, [pc, #28]	; (832c <nm_bsp_reset+0x3c>)
    8310:	4798      	blx	r3
	nm_bsp_sleep(100);
    8312:	2064      	movs	r0, #100	; 0x64
    8314:	4b06      	ldr	r3, [pc, #24]	; (8330 <nm_bsp_reset+0x40>)
    8316:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, true);
    8318:	2101      	movs	r1, #1
    831a:	201b      	movs	r0, #27
    831c:	4b03      	ldr	r3, [pc, #12]	; (832c <nm_bsp_reset+0x3c>)
    831e:	4798      	blx	r3
	nm_bsp_sleep(100);
    8320:	2064      	movs	r0, #100	; 0x64
    8322:	4b03      	ldr	r3, [pc, #12]	; (8330 <nm_bsp_reset+0x40>)
    8324:	4798      	blx	r3
}
    8326:	46c0      	nop			; (mov r8, r8)
    8328:	46bd      	mov	sp, r7
    832a:	bd80      	pop	{r7, pc}
    832c:	000081bd 	.word	0x000081bd
    8330:	00008335 	.word	0x00008335

00008334 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
    8334:	b580      	push	{r7, lr}
    8336:	b082      	sub	sp, #8
    8338:	af00      	add	r7, sp, #0
    833a:	6078      	str	r0, [r7, #4]
	while (u32TimeMsec--) {
    833c:	e002      	b.n	8344 <nm_bsp_sleep+0x10>
		delay_ms(1);
    833e:	2001      	movs	r0, #1
    8340:	4b05      	ldr	r3, [pc, #20]	; (8358 <nm_bsp_sleep+0x24>)
    8342:	4798      	blx	r3
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while (u32TimeMsec--) {
    8344:	687b      	ldr	r3, [r7, #4]
    8346:	1e5a      	subs	r2, r3, #1
    8348:	607a      	str	r2, [r7, #4]
    834a:	2b00      	cmp	r3, #0
    834c:	d1f7      	bne.n	833e <nm_bsp_sleep+0xa>
		delay_ms(1);
	}
}
    834e:	46c0      	nop			; (mov r8, r8)
    8350:	46bd      	mov	sp, r7
    8352:	b002      	add	sp, #8
    8354:	bd80      	pop	{r7, pc}
    8356:	46c0      	nop			; (mov r8, r8)
    8358:	00011a99 	.word	0x00011a99

0000835c <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
    835c:	b580      	push	{r7, lr}
    835e:	b086      	sub	sp, #24
    8360:	af00      	add	r7, sp, #0
    8362:	6078      	str	r0, [r7, #4]
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
    8364:	4b15      	ldr	r3, [pc, #84]	; (83bc <nm_bsp_register_isr+0x60>)
    8366:	687a      	ldr	r2, [r7, #4]
    8368:	601a      	str	r2, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
    836a:	230c      	movs	r3, #12
    836c:	18fb      	adds	r3, r7, r3
    836e:	0018      	movs	r0, r3
    8370:	4b13      	ldr	r3, [pc, #76]	; (83c0 <nm_bsp_register_isr+0x64>)
    8372:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
    8374:	230c      	movs	r3, #12
    8376:	18fb      	adds	r3, r7, r3
    8378:	2229      	movs	r2, #41	; 0x29
    837a:	601a      	str	r2, [r3, #0]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
    837c:	230c      	movs	r3, #12
    837e:	18fb      	adds	r3, r7, r3
    8380:	2200      	movs	r2, #0
    8382:	605a      	str	r2, [r3, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
    8384:	230c      	movs	r3, #12
    8386:	18fb      	adds	r3, r7, r3
    8388:	2201      	movs	r2, #1
    838a:	721a      	strb	r2, [r3, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
    838c:	230c      	movs	r3, #12
    838e:	18fb      	adds	r3, r7, r3
    8390:	2202      	movs	r2, #2
    8392:	72da      	strb	r2, [r3, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
    8394:	230c      	movs	r3, #12
    8396:	18fb      	adds	r3, r7, r3
    8398:	0019      	movs	r1, r3
    839a:	2009      	movs	r0, #9
    839c:	4b09      	ldr	r3, [pc, #36]	; (83c4 <nm_bsp_register_isr+0x68>)
    839e:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
    83a0:	4b09      	ldr	r3, [pc, #36]	; (83c8 <nm_bsp_register_isr+0x6c>)
    83a2:	2200      	movs	r2, #0
    83a4:	2109      	movs	r1, #9
    83a6:	0018      	movs	r0, r3
    83a8:	4b08      	ldr	r3, [pc, #32]	; (83cc <nm_bsp_register_isr+0x70>)
    83aa:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    83ac:	2100      	movs	r1, #0
    83ae:	2009      	movs	r0, #9
    83b0:	4b07      	ldr	r3, [pc, #28]	; (83d0 <nm_bsp_register_isr+0x74>)
    83b2:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
    83b4:	46c0      	nop			; (mov r8, r8)
    83b6:	46bd      	mov	sp, r7
    83b8:	b006      	add	sp, #24
    83ba:	bd80      	pop	{r7, pc}
    83bc:	2000009c 	.word	0x2000009c
    83c0:	0000df31 	.word	0x0000df31
    83c4:	0000df65 	.word	0x0000df65
    83c8:	0000822d 	.word	0x0000822d
    83cc:	0000db31 	.word	0x0000db31
    83d0:	0000db95 	.word	0x0000db95

000083d4 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
    83d4:	b580      	push	{r7, lr}
    83d6:	b082      	sub	sp, #8
    83d8:	af00      	add	r7, sp, #0
    83da:	0002      	movs	r2, r0
    83dc:	1dfb      	adds	r3, r7, #7
    83de:	701a      	strb	r2, [r3, #0]
	if (u8Enable) {
    83e0:	1dfb      	adds	r3, r7, #7
    83e2:	781b      	ldrb	r3, [r3, #0]
    83e4:	2b00      	cmp	r3, #0
    83e6:	d004      	beq.n	83f2 <nm_bsp_interrupt_ctrl+0x1e>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    83e8:	2100      	movs	r1, #0
    83ea:	2009      	movs	r0, #9
    83ec:	4b05      	ldr	r3, [pc, #20]	; (8404 <nm_bsp_interrupt_ctrl+0x30>)
    83ee:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
    83f0:	e003      	b.n	83fa <nm_bsp_interrupt_ctrl+0x26>
{
	if (u8Enable) {
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
    83f2:	2100      	movs	r1, #0
    83f4:	2009      	movs	r0, #9
    83f6:	4b04      	ldr	r3, [pc, #16]	; (8408 <nm_bsp_interrupt_ctrl+0x34>)
    83f8:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
    83fa:	46c0      	nop			; (mov r8, r8)
    83fc:	46bd      	mov	sp, r7
    83fe:	b002      	add	sp, #8
    8400:	bd80      	pop	{r7, pc}
    8402:	46c0      	nop			; (mov r8, r8)
    8404:	0000db95 	.word	0x0000db95
    8408:	0000dbdd 	.word	0x0000dbdd

0000840c <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    840c:	b580      	push	{r7, lr}
    840e:	b084      	sub	sp, #16
    8410:	af00      	add	r7, sp, #0
    8412:	0002      	movs	r2, r0
    8414:	1dfb      	adds	r3, r7, #7
    8416:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    8418:	230f      	movs	r3, #15
    841a:	18fb      	adds	r3, r7, r3
    841c:	1dfa      	adds	r2, r7, #7
    841e:	7812      	ldrb	r2, [r2, #0]
    8420:	09d2      	lsrs	r2, r2, #7
    8422:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    8424:	230e      	movs	r3, #14
    8426:	18fb      	adds	r3, r7, r3
    8428:	1dfa      	adds	r2, r7, #7
    842a:	7812      	ldrb	r2, [r2, #0]
    842c:	0952      	lsrs	r2, r2, #5
    842e:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    8430:	4b0d      	ldr	r3, [pc, #52]	; (8468 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    8432:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    8434:	230f      	movs	r3, #15
    8436:	18fb      	adds	r3, r7, r3
    8438:	781b      	ldrb	r3, [r3, #0]
    843a:	2b00      	cmp	r3, #0
    843c:	d10f      	bne.n	845e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    843e:	230f      	movs	r3, #15
    8440:	18fb      	adds	r3, r7, r3
    8442:	781b      	ldrb	r3, [r3, #0]
    8444:	009b      	lsls	r3, r3, #2
    8446:	2210      	movs	r2, #16
    8448:	4694      	mov	ip, r2
    844a:	44bc      	add	ip, r7
    844c:	4463      	add	r3, ip
    844e:	3b08      	subs	r3, #8
    8450:	681a      	ldr	r2, [r3, #0]
    8452:	230e      	movs	r3, #14
    8454:	18fb      	adds	r3, r7, r3
    8456:	781b      	ldrb	r3, [r3, #0]
    8458:	01db      	lsls	r3, r3, #7
    845a:	18d3      	adds	r3, r2, r3
    845c:	e000      	b.n	8460 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    845e:	2300      	movs	r3, #0
	}
}
    8460:	0018      	movs	r0, r3
    8462:	46bd      	mov	sp, r7
    8464:	b004      	add	sp, #16
    8466:	bd80      	pop	{r7, pc}
    8468:	41004400 	.word	0x41004400

0000846c <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    846c:	b580      	push	{r7, lr}
    846e:	b082      	sub	sp, #8
    8470:	af00      	add	r7, sp, #0
    8472:	0002      	movs	r2, r0
    8474:	1dfb      	adds	r3, r7, #7
    8476:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    8478:	1dfb      	adds	r3, r7, #7
    847a:	781b      	ldrb	r3, [r3, #0]
    847c:	0018      	movs	r0, r3
    847e:	4b03      	ldr	r3, [pc, #12]	; (848c <port_get_group_from_gpio_pin+0x20>)
    8480:	4798      	blx	r3
    8482:	0003      	movs	r3, r0
}
    8484:	0018      	movs	r0, r3
    8486:	46bd      	mov	sp, r7
    8488:	b002      	add	sp, #8
    848a:	bd80      	pop	{r7, pc}
    848c:	0000840d 	.word	0x0000840d

00008490 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    8490:	b580      	push	{r7, lr}
    8492:	b082      	sub	sp, #8
    8494:	af00      	add	r7, sp, #0
    8496:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    8498:	687b      	ldr	r3, [r7, #4]
    849a:	2200      	movs	r2, #0
    849c:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    849e:	687b      	ldr	r3, [r7, #4]
    84a0:	2201      	movs	r2, #1
    84a2:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    84a4:	687b      	ldr	r3, [r7, #4]
    84a6:	2200      	movs	r2, #0
    84a8:	709a      	strb	r2, [r3, #2]
}
    84aa:	46c0      	nop			; (mov r8, r8)
    84ac:	46bd      	mov	sp, r7
    84ae:	b002      	add	sp, #8
    84b0:	bd80      	pop	{r7, pc}
    84b2:	46c0      	nop			; (mov r8, r8)

000084b4 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    84b4:	b580      	push	{r7, lr}
    84b6:	b084      	sub	sp, #16
    84b8:	af00      	add	r7, sp, #0
    84ba:	0002      	movs	r2, r0
    84bc:	1dfb      	adds	r3, r7, #7
    84be:	701a      	strb	r2, [r3, #0]
    84c0:	1dbb      	adds	r3, r7, #6
    84c2:	1c0a      	adds	r2, r1, #0
    84c4:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    84c6:	1dfb      	adds	r3, r7, #7
    84c8:	781b      	ldrb	r3, [r3, #0]
    84ca:	0018      	movs	r0, r3
    84cc:	4b0d      	ldr	r3, [pc, #52]	; (8504 <port_pin_set_output_level+0x50>)
    84ce:	4798      	blx	r3
    84d0:	0003      	movs	r3, r0
    84d2:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    84d4:	1dfb      	adds	r3, r7, #7
    84d6:	781b      	ldrb	r3, [r3, #0]
    84d8:	221f      	movs	r2, #31
    84da:	4013      	ands	r3, r2
    84dc:	2201      	movs	r2, #1
    84de:	409a      	lsls	r2, r3
    84e0:	0013      	movs	r3, r2
    84e2:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    84e4:	1dbb      	adds	r3, r7, #6
    84e6:	781b      	ldrb	r3, [r3, #0]
    84e8:	2b00      	cmp	r3, #0
    84ea:	d003      	beq.n	84f4 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    84ec:	68fb      	ldr	r3, [r7, #12]
    84ee:	68ba      	ldr	r2, [r7, #8]
    84f0:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    84f2:	e002      	b.n	84fa <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    84f4:	68fb      	ldr	r3, [r7, #12]
    84f6:	68ba      	ldr	r2, [r7, #8]
    84f8:	615a      	str	r2, [r3, #20]
	}
}
    84fa:	46c0      	nop			; (mov r8, r8)
    84fc:	46bd      	mov	sp, r7
    84fe:	b004      	add	sp, #16
    8500:	bd80      	pop	{r7, pc}
    8502:	46c0      	nop			; (mov r8, r8)
    8504:	0000846d 	.word	0x0000846d

00008508 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    8508:	b580      	push	{r7, lr}
    850a:	b082      	sub	sp, #8
    850c:	af00      	add	r7, sp, #0
    850e:	0002      	movs	r2, r0
    8510:	1dfb      	adds	r3, r7, #7
    8512:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8514:	4b06      	ldr	r3, [pc, #24]	; (8530 <system_interrupt_enable+0x28>)
    8516:	1dfa      	adds	r2, r7, #7
    8518:	7812      	ldrb	r2, [r2, #0]
    851a:	0011      	movs	r1, r2
    851c:	221f      	movs	r2, #31
    851e:	400a      	ands	r2, r1
    8520:	2101      	movs	r1, #1
    8522:	4091      	lsls	r1, r2
    8524:	000a      	movs	r2, r1
    8526:	601a      	str	r2, [r3, #0]
}
    8528:	46c0      	nop			; (mov r8, r8)
    852a:	46bd      	mov	sp, r7
    852c:	b002      	add	sp, #8
    852e:	bd80      	pop	{r7, pc}
    8530:	e000e100 	.word	0xe000e100

00008534 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
    8534:	b580      	push	{r7, lr}
    8536:	b082      	sub	sp, #8
    8538:	af00      	add	r7, sp, #0
    853a:	0002      	movs	r2, r0
    853c:	1dfb      	adds	r3, r7, #7
    853e:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8540:	4a07      	ldr	r2, [pc, #28]	; (8560 <system_interrupt_disable+0x2c>)
    8542:	1dfb      	adds	r3, r7, #7
    8544:	781b      	ldrb	r3, [r3, #0]
    8546:	0019      	movs	r1, r3
    8548:	231f      	movs	r3, #31
    854a:	400b      	ands	r3, r1
    854c:	2101      	movs	r1, #1
    854e:	4099      	lsls	r1, r3
    8550:	000b      	movs	r3, r1
    8552:	0019      	movs	r1, r3
    8554:	2380      	movs	r3, #128	; 0x80
    8556:	50d1      	str	r1, [r2, r3]
}
    8558:	46c0      	nop			; (mov r8, r8)
    855a:	46bd      	mov	sp, r7
    855c:	b002      	add	sp, #8
    855e:	bd80      	pop	{r7, pc}
    8560:	e000e100 	.word	0xe000e100

00008564 <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
    8564:	b580      	push	{r7, lr}
    8566:	b084      	sub	sp, #16
    8568:	af00      	add	r7, sp, #0
    856a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    856c:	687b      	ldr	r3, [r7, #4]
    856e:	681b      	ldr	r3, [r3, #0]
    8570:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    8572:	68fb      	ldr	r3, [r7, #12]
    8574:	69db      	ldr	r3, [r3, #28]
    8576:	1e5a      	subs	r2, r3, #1
    8578:	4193      	sbcs	r3, r2
    857a:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
    857c:	0018      	movs	r0, r3
    857e:	46bd      	mov	sp, r7
    8580:	b004      	add	sp, #16
    8582:	bd80      	pop	{r7, pc}

00008584 <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
    8584:	b580      	push	{r7, lr}
    8586:	b082      	sub	sp, #8
    8588:	af00      	add	r7, sp, #0
    858a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    858c:	687b      	ldr	r3, [r7, #4]
    858e:	2201      	movs	r2, #1
    8590:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    8592:	687b      	ldr	r3, [r7, #4]
    8594:	2200      	movs	r2, #0
    8596:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    8598:	687b      	ldr	r3, [r7, #4]
    859a:	2200      	movs	r2, #0
    859c:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    859e:	687b      	ldr	r3, [r7, #4]
    85a0:	22c0      	movs	r2, #192	; 0xc0
    85a2:	0392      	lsls	r2, r2, #14
    85a4:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    85a6:	687b      	ldr	r3, [r7, #4]
    85a8:	2200      	movs	r2, #0
    85aa:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    85ac:	687b      	ldr	r3, [r7, #4]
    85ae:	2200      	movs	r2, #0
    85b0:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    85b2:	687b      	ldr	r3, [r7, #4]
    85b4:	2201      	movs	r2, #1
    85b6:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    85b8:	687b      	ldr	r3, [r7, #4]
    85ba:	2201      	movs	r2, #1
    85bc:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    85be:	687b      	ldr	r3, [r7, #4]
    85c0:	2200      	movs	r2, #0
    85c2:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    85c4:	687b      	ldr	r3, [r7, #4]
    85c6:	2224      	movs	r2, #36	; 0x24
    85c8:	2100      	movs	r1, #0
    85ca:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    85cc:	687b      	ldr	r3, [r7, #4]
    85ce:	3318      	adds	r3, #24
    85d0:	220c      	movs	r2, #12
    85d2:	2100      	movs	r1, #0
    85d4:	0018      	movs	r0, r3
    85d6:	4b0a      	ldr	r3, [pc, #40]	; (8600 <spi_get_config_defaults+0x7c>)
    85d8:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    85da:	687b      	ldr	r3, [r7, #4]
    85dc:	4a09      	ldr	r2, [pc, #36]	; (8604 <spi_get_config_defaults+0x80>)
    85de:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
    85e0:	687b      	ldr	r3, [r7, #4]
    85e2:	2200      	movs	r2, #0
    85e4:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    85e6:	687b      	ldr	r3, [r7, #4]
    85e8:	2200      	movs	r2, #0
    85ea:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    85ec:	687b      	ldr	r3, [r7, #4]
    85ee:	2200      	movs	r2, #0
    85f0:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    85f2:	687b      	ldr	r3, [r7, #4]
    85f4:	2200      	movs	r2, #0
    85f6:	635a      	str	r2, [r3, #52]	; 0x34

};
    85f8:	46c0      	nop			; (mov r8, r8)
    85fa:	46bd      	mov	sp, r7
    85fc:	b002      	add	sp, #8
    85fe:	bd80      	pop	{r7, pc}
    8600:	00016a35 	.word	0x00016a35
    8604:	000186a0 	.word	0x000186a0

00008608 <spi_slave_inst_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
    8608:	b580      	push	{r7, lr}
    860a:	b082      	sub	sp, #8
    860c:	af00      	add	r7, sp, #0
    860e:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->ss_pin          = 10;
    8610:	687b      	ldr	r3, [r7, #4]
    8612:	220a      	movs	r2, #10
    8614:	701a      	strb	r2, [r3, #0]
	config->address_enabled = false;
    8616:	687b      	ldr	r3, [r7, #4]
    8618:	2200      	movs	r2, #0
    861a:	705a      	strb	r2, [r3, #1]
	config->address         = 0;
    861c:	687b      	ldr	r3, [r7, #4]
    861e:	2200      	movs	r2, #0
    8620:	709a      	strb	r2, [r3, #2]
}
    8622:	46c0      	nop			; (mov r8, r8)
    8624:	46bd      	mov	sp, r7
    8626:	b002      	add	sp, #8
    8628:	bd80      	pop	{r7, pc}
    862a:	46c0      	nop			; (mov r8, r8)

0000862c <spi_attach_slave>:
 *
 */
static inline void spi_attach_slave(
		struct spi_slave_inst *const slave,
		const struct spi_slave_inst_config *const config)
{
    862c:	b580      	push	{r7, lr}
    862e:	b084      	sub	sp, #16
    8630:	af00      	add	r7, sp, #0
    8632:	6078      	str	r0, [r7, #4]
    8634:	6039      	str	r1, [r7, #0]
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    8636:	683b      	ldr	r3, [r7, #0]
    8638:	781a      	ldrb	r2, [r3, #0]
    863a:	687b      	ldr	r3, [r7, #4]
    863c:	701a      	strb	r2, [r3, #0]
	slave->address_enabled = config->address_enabled;
    863e:	683b      	ldr	r3, [r7, #0]
    8640:	785a      	ldrb	r2, [r3, #1]
    8642:	687b      	ldr	r3, [r7, #4]
    8644:	705a      	strb	r2, [r3, #1]
	slave->address         = config->address;
    8646:	683b      	ldr	r3, [r7, #0]
    8648:	789a      	ldrb	r2, [r3, #2]
    864a:	687b      	ldr	r3, [r7, #4]
    864c:	709a      	strb	r2, [r3, #2]

	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    864e:	230c      	movs	r3, #12
    8650:	18fb      	adds	r3, r7, r3
    8652:	0018      	movs	r0, r3
    8654:	4b0b      	ldr	r3, [pc, #44]	; (8684 <spi_attach_slave+0x58>)
    8656:	4798      	blx	r3

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    8658:	230c      	movs	r3, #12
    865a:	18fb      	adds	r3, r7, r3
    865c:	2201      	movs	r2, #1
    865e:	701a      	strb	r2, [r3, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    8660:	687b      	ldr	r3, [r7, #4]
    8662:	781b      	ldrb	r3, [r3, #0]
    8664:	220c      	movs	r2, #12
    8666:	18ba      	adds	r2, r7, r2
    8668:	0011      	movs	r1, r2
    866a:	0018      	movs	r0, r3
    866c:	4b06      	ldr	r3, [pc, #24]	; (8688 <spi_attach_slave+0x5c>)
    866e:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    8670:	687b      	ldr	r3, [r7, #4]
    8672:	781b      	ldrb	r3, [r3, #0]
    8674:	2101      	movs	r1, #1
    8676:	0018      	movs	r0, r3
    8678:	4b04      	ldr	r3, [pc, #16]	; (868c <spi_attach_slave+0x60>)
    867a:	4798      	blx	r3
}
    867c:	46c0      	nop			; (mov r8, r8)
    867e:	46bd      	mov	sp, r7
    8680:	b004      	add	sp, #16
    8682:	bd80      	pop	{r7, pc}
    8684:	00008491 	.word	0x00008491
    8688:	00012055 	.word	0x00012055
    868c:	000084b5 	.word	0x000084b5

00008690 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
    8690:	b580      	push	{r7, lr}
    8692:	b084      	sub	sp, #16
    8694:	af00      	add	r7, sp, #0
    8696:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8698:	687b      	ldr	r3, [r7, #4]
    869a:	681b      	ldr	r3, [r3, #0]
    869c:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    869e:	687b      	ldr	r3, [r7, #4]
    86a0:	681b      	ldr	r3, [r3, #0]
    86a2:	0018      	movs	r0, r3
    86a4:	4b0b      	ldr	r3, [pc, #44]	; (86d4 <spi_enable+0x44>)
    86a6:	4798      	blx	r3
    86a8:	0003      	movs	r3, r0
    86aa:	0018      	movs	r0, r3
    86ac:	4b0a      	ldr	r3, [pc, #40]	; (86d8 <spi_enable+0x48>)
    86ae:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    86b0:	46c0      	nop			; (mov r8, r8)
    86b2:	687b      	ldr	r3, [r7, #4]
    86b4:	0018      	movs	r0, r3
    86b6:	4b09      	ldr	r3, [pc, #36]	; (86dc <spi_enable+0x4c>)
    86b8:	4798      	blx	r3
    86ba:	1e03      	subs	r3, r0, #0
    86bc:	d1f9      	bne.n	86b2 <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    86be:	68fb      	ldr	r3, [r7, #12]
    86c0:	681b      	ldr	r3, [r3, #0]
    86c2:	2202      	movs	r2, #2
    86c4:	431a      	orrs	r2, r3
    86c6:	68fb      	ldr	r3, [r7, #12]
    86c8:	601a      	str	r2, [r3, #0]
}
    86ca:	46c0      	nop			; (mov r8, r8)
    86cc:	46bd      	mov	sp, r7
    86ce:	b004      	add	sp, #16
    86d0:	bd80      	pop	{r7, pc}
    86d2:	46c0      	nop			; (mov r8, r8)
    86d4:	00012701 	.word	0x00012701
    86d8:	00008509 	.word	0x00008509
    86dc:	00008565 	.word	0x00008565

000086e0 <spi_disable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_disable(
		struct spi_module *const module)
{
    86e0:	b580      	push	{r7, lr}
    86e2:	b084      	sub	sp, #16
    86e4:	af00      	add	r7, sp, #0
    86e6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    86e8:	687b      	ldr	r3, [r7, #4]
    86ea:	681b      	ldr	r3, [r3, #0]
    86ec:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    86ee:	687b      	ldr	r3, [r7, #4]
    86f0:	681b      	ldr	r3, [r3, #0]
    86f2:	0018      	movs	r0, r3
    86f4:	4b0e      	ldr	r3, [pc, #56]	; (8730 <spi_disable+0x50>)
    86f6:	4798      	blx	r3
    86f8:	0003      	movs	r3, r0
    86fa:	0018      	movs	r0, r3
    86fc:	4b0d      	ldr	r3, [pc, #52]	; (8734 <spi_disable+0x54>)
    86fe:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    8700:	46c0      	nop			; (mov r8, r8)
    8702:	687b      	ldr	r3, [r7, #4]
    8704:	0018      	movs	r0, r3
    8706:	4b0c      	ldr	r3, [pc, #48]	; (8738 <spi_disable+0x58>)
    8708:	4798      	blx	r3
    870a:	1e03      	subs	r3, r0, #0
    870c:	d1f9      	bne.n	8702 <spi_disable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Disbale interrupt */
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    870e:	68fb      	ldr	r3, [r7, #12]
    8710:	228f      	movs	r2, #143	; 0x8f
    8712:	751a      	strb	r2, [r3, #20]
	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    8714:	68fb      	ldr	r3, [r7, #12]
    8716:	228f      	movs	r2, #143	; 0x8f
    8718:	761a      	strb	r2, [r3, #24]

	/* Disable SPI */
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    871a:	68fb      	ldr	r3, [r7, #12]
    871c:	681b      	ldr	r3, [r3, #0]
    871e:	2202      	movs	r2, #2
    8720:	4393      	bics	r3, r2
    8722:	001a      	movs	r2, r3
    8724:	68fb      	ldr	r3, [r7, #12]
    8726:	601a      	str	r2, [r3, #0]
}
    8728:	46c0      	nop			; (mov r8, r8)
    872a:	46bd      	mov	sp, r7
    872c:	b004      	add	sp, #16
    872e:	bd80      	pop	{r7, pc}
    8730:	00012701 	.word	0x00012701
    8734:	00008535 	.word	0x00008535
    8738:	00008565 	.word	0x00008565

0000873c <spi_is_write_complete>:
 *                has been drawn high for SPI slave
 * \retval false  If the SPI master module has not shifted out data
 */
static inline bool spi_is_write_complete(
		struct spi_module *const module)
{
    873c:	b580      	push	{r7, lr}
    873e:	b084      	sub	sp, #16
    8740:	af00      	add	r7, sp, #0
    8742:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8744:	687b      	ldr	r3, [r7, #4]
    8746:	681b      	ldr	r3, [r3, #0]
    8748:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    874a:	68fb      	ldr	r3, [r7, #12]
    874c:	7e1b      	ldrb	r3, [r3, #24]
    874e:	b2db      	uxtb	r3, r3
    8750:	001a      	movs	r2, r3
    8752:	2302      	movs	r3, #2
    8754:	4013      	ands	r3, r2
    8756:	1e5a      	subs	r2, r3, #1
    8758:	4193      	sbcs	r3, r2
    875a:	b2db      	uxtb	r3, r3
}
    875c:	0018      	movs	r0, r3
    875e:	46bd      	mov	sp, r7
    8760:	b004      	add	sp, #16
    8762:	bd80      	pop	{r7, pc}

00008764 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
    8764:	b580      	push	{r7, lr}
    8766:	b084      	sub	sp, #16
    8768:	af00      	add	r7, sp, #0
    876a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    876c:	687b      	ldr	r3, [r7, #4]
    876e:	681b      	ldr	r3, [r3, #0]
    8770:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8772:	68fb      	ldr	r3, [r7, #12]
    8774:	7e1b      	ldrb	r3, [r3, #24]
    8776:	b2db      	uxtb	r3, r3
    8778:	001a      	movs	r2, r3
    877a:	2301      	movs	r3, #1
    877c:	4013      	ands	r3, r2
    877e:	1e5a      	subs	r2, r3, #1
    8780:	4193      	sbcs	r3, r2
    8782:	b2db      	uxtb	r3, r3
}
    8784:	0018      	movs	r0, r3
    8786:	46bd      	mov	sp, r7
    8788:	b004      	add	sp, #16
    878a:	bd80      	pop	{r7, pc}

0000878c <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
    878c:	b580      	push	{r7, lr}
    878e:	b084      	sub	sp, #16
    8790:	af00      	add	r7, sp, #0
    8792:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8794:	687b      	ldr	r3, [r7, #4]
    8796:	681b      	ldr	r3, [r3, #0]
    8798:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    879a:	68fb      	ldr	r3, [r7, #12]
    879c:	7e1b      	ldrb	r3, [r3, #24]
    879e:	b2db      	uxtb	r3, r3
    87a0:	001a      	movs	r2, r3
    87a2:	2304      	movs	r3, #4
    87a4:	4013      	ands	r3, r2
    87a6:	1e5a      	subs	r2, r3, #1
    87a8:	4193      	sbcs	r3, r2
    87aa:	b2db      	uxtb	r3, r3
}
    87ac:	0018      	movs	r0, r3
    87ae:	46bd      	mov	sp, r7
    87b0:	b004      	add	sp, #16
    87b2:	bd80      	pop	{r7, pc}

000087b4 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
    87b4:	b580      	push	{r7, lr}
    87b6:	b084      	sub	sp, #16
    87b8:	af00      	add	r7, sp, #0
    87ba:	6078      	str	r0, [r7, #4]
    87bc:	000a      	movs	r2, r1
    87be:	1cbb      	adds	r3, r7, #2
    87c0:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    87c2:	687b      	ldr	r3, [r7, #4]
    87c4:	681b      	ldr	r3, [r3, #0]
    87c6:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    87c8:	687b      	ldr	r3, [r7, #4]
    87ca:	0018      	movs	r0, r3
    87cc:	4b0a      	ldr	r3, [pc, #40]	; (87f8 <spi_write+0x44>)
    87ce:	4798      	blx	r3
    87d0:	0003      	movs	r3, r0
    87d2:	001a      	movs	r2, r3
    87d4:	2301      	movs	r3, #1
    87d6:	4053      	eors	r3, r2
    87d8:	b2db      	uxtb	r3, r3
    87da:	2b00      	cmp	r3, #0
    87dc:	d001      	beq.n	87e2 <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
    87de:	2305      	movs	r3, #5
    87e0:	e006      	b.n	87f0 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    87e2:	1cbb      	adds	r3, r7, #2
    87e4:	881b      	ldrh	r3, [r3, #0]
    87e6:	05db      	lsls	r3, r3, #23
    87e8:	0dda      	lsrs	r2, r3, #23
    87ea:	68fb      	ldr	r3, [r7, #12]
    87ec:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
    87ee:	2300      	movs	r3, #0
}
    87f0:	0018      	movs	r0, r3
    87f2:	46bd      	mov	sp, r7
    87f4:	b004      	add	sp, #16
    87f6:	bd80      	pop	{r7, pc}
    87f8:	00008765 	.word	0x00008765

000087fc <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
    87fc:	b580      	push	{r7, lr}
    87fe:	b084      	sub	sp, #16
    8800:	af00      	add	r7, sp, #0
    8802:	6078      	str	r0, [r7, #4]
    8804:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8806:	687b      	ldr	r3, [r7, #4]
    8808:	681b      	ldr	r3, [r3, #0]
    880a:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    880c:	687b      	ldr	r3, [r7, #4]
    880e:	0018      	movs	r0, r3
    8810:	4b1b      	ldr	r3, [pc, #108]	; (8880 <spi_read+0x84>)
    8812:	4798      	blx	r3
    8814:	0003      	movs	r3, r0
    8816:	001a      	movs	r2, r3
    8818:	2301      	movs	r3, #1
    881a:	4053      	eors	r3, r2
    881c:	b2db      	uxtb	r3, r3
    881e:	2b00      	cmp	r3, #0
    8820:	d001      	beq.n	8826 <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
    8822:	2310      	movs	r3, #16
    8824:	e027      	b.n	8876 <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    8826:	230f      	movs	r3, #15
    8828:	18fb      	adds	r3, r7, r3
    882a:	2200      	movs	r2, #0
    882c:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    882e:	68bb      	ldr	r3, [r7, #8]
    8830:	8b5b      	ldrh	r3, [r3, #26]
    8832:	b29b      	uxth	r3, r3
    8834:	001a      	movs	r2, r3
    8836:	2304      	movs	r3, #4
    8838:	4013      	ands	r3, r2
    883a:	d006      	beq.n	884a <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    883c:	230f      	movs	r3, #15
    883e:	18fb      	adds	r3, r7, r3
    8840:	221e      	movs	r2, #30
    8842:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8844:	68bb      	ldr	r3, [r7, #8]
    8846:	2204      	movs	r2, #4
    8848:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    884a:	687b      	ldr	r3, [r7, #4]
    884c:	799b      	ldrb	r3, [r3, #6]
    884e:	2b01      	cmp	r3, #1
    8850:	d108      	bne.n	8864 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8852:	68bb      	ldr	r3, [r7, #8]
    8854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8856:	b29b      	uxth	r3, r3
    8858:	05db      	lsls	r3, r3, #23
    885a:	0ddb      	lsrs	r3, r3, #23
    885c:	b29a      	uxth	r2, r3
    885e:	683b      	ldr	r3, [r7, #0]
    8860:	801a      	strh	r2, [r3, #0]
    8862:	e005      	b.n	8870 <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8864:	68bb      	ldr	r3, [r7, #8]
    8866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8868:	b2db      	uxtb	r3, r3
    886a:	b29a      	uxth	r2, r3
    886c:	683b      	ldr	r3, [r7, #0]
    886e:	801a      	strh	r2, [r3, #0]
	}

	return retval;
    8870:	230f      	movs	r3, #15
    8872:	18fb      	adds	r3, r7, r3
    8874:	781b      	ldrb	r3, [r3, #0]
}
    8876:	0018      	movs	r0, r3
    8878:	46bd      	mov	sp, r7
    887a:	b004      	add	sp, #16
    887c:	bd80      	pop	{r7, pc}
    887e:	46c0      	nop			; (mov r8, r8)
    8880:	0000878d 	.word	0x0000878d

00008884 <spi_rw>:

struct spi_module master;
struct spi_slave_inst slave_inst;

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
    8884:	b580      	push	{r7, lr}
    8886:	b086      	sub	sp, #24
    8888:	af00      	add	r7, sp, #0
    888a:	60f8      	str	r0, [r7, #12]
    888c:	60b9      	str	r1, [r7, #8]
    888e:	1dbb      	adds	r3, r7, #6
    8890:	801a      	strh	r2, [r3, #0]
	uint8 u8Dummy = 0;
    8892:	2313      	movs	r3, #19
    8894:	18fb      	adds	r3, r7, r3
    8896:	2200      	movs	r2, #0
    8898:	701a      	strb	r2, [r3, #0]
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
    889a:	2317      	movs	r3, #23
    889c:	18fb      	adds	r3, r7, r3
    889e:	2200      	movs	r2, #0
    88a0:	701a      	strb	r2, [r3, #0]
    88a2:	2316      	movs	r3, #22
    88a4:	18fb      	adds	r3, r7, r3
    88a6:	2200      	movs	r2, #0
    88a8:	701a      	strb	r2, [r3, #0]
	uint16_t txd_data = 0;
    88aa:	2314      	movs	r3, #20
    88ac:	18fb      	adds	r3, r7, r3
    88ae:	2200      	movs	r2, #0
    88b0:	801a      	strh	r2, [r3, #0]
	uint16_t rxd_data = 0;
    88b2:	2310      	movs	r3, #16
    88b4:	18fb      	adds	r3, r7, r3
    88b6:	2200      	movs	r2, #0
    88b8:	801a      	strh	r2, [r3, #0]

	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
    88ba:	68bb      	ldr	r3, [r7, #8]
    88bc:	2b00      	cmp	r3, #0
    88be:	d102      	bne.n	88c6 <spi_rw+0x42>
    88c0:	68fb      	ldr	r3, [r7, #12]
    88c2:	2b00      	cmp	r3, #0
    88c4:	d003      	beq.n	88ce <spi_rw+0x4a>
    88c6:	1dbb      	adds	r3, r7, #6
    88c8:	881b      	ldrh	r3, [r3, #0]
    88ca:	2b00      	cmp	r3, #0
    88cc:	d102      	bne.n	88d4 <spi_rw+0x50>
		return M2M_ERR_INVALID_ARG;
    88ce:	230f      	movs	r3, #15
    88d0:	425b      	negs	r3, r3
    88d2:	e07e      	b.n	89d2 <spi_rw+0x14e>
	}

	if (pu8Mosi == NULL) {
    88d4:	68fb      	ldr	r3, [r7, #12]
    88d6:	2b00      	cmp	r3, #0
    88d8:	d106      	bne.n	88e8 <spi_rw+0x64>
		pu8Mosi = &u8Dummy;
    88da:	2313      	movs	r3, #19
    88dc:	18fb      	adds	r3, r7, r3
    88de:	60fb      	str	r3, [r7, #12]
		u8SkipMosi = 1;
    88e0:	2317      	movs	r3, #23
    88e2:	18fb      	adds	r3, r7, r3
    88e4:	2201      	movs	r2, #1
    88e6:	701a      	strb	r2, [r3, #0]
	}
	if(pu8Miso == NULL) {
    88e8:	68bb      	ldr	r3, [r7, #8]
    88ea:	2b00      	cmp	r3, #0
    88ec:	d106      	bne.n	88fc <spi_rw+0x78>
		pu8Miso = &u8Dummy;
    88ee:	2313      	movs	r3, #19
    88f0:	18fb      	adds	r3, r7, r3
    88f2:	60bb      	str	r3, [r7, #8]
		u8SkipMiso = 1;
    88f4:	2316      	movs	r3, #22
    88f6:	18fb      	adds	r3, r7, r3
    88f8:	2201      	movs	r2, #1
    88fa:	701a      	strb	r2, [r3, #0]
	}

	spi_select_slave(&master, &slave_inst, true);
    88fc:	4937      	ldr	r1, [pc, #220]	; (89dc <spi_rw+0x158>)
    88fe:	4b38      	ldr	r3, [pc, #224]	; (89e0 <spi_rw+0x15c>)
    8900:	2201      	movs	r2, #1
    8902:	0018      	movs	r0, r3
    8904:	4b37      	ldr	r3, [pc, #220]	; (89e4 <spi_rw+0x160>)
    8906:	4798      	blx	r3

	while (u16Sz) {
    8908:	e04c      	b.n	89a4 <spi_rw+0x120>
		txd_data = *pu8Mosi;
    890a:	68fb      	ldr	r3, [r7, #12]
    890c:	781a      	ldrb	r2, [r3, #0]
    890e:	2314      	movs	r3, #20
    8910:	18fb      	adds	r3, r7, r3
    8912:	801a      	strh	r2, [r3, #0]
		while (!spi_is_ready_to_write(&master))
    8914:	46c0      	nop			; (mov r8, r8)
    8916:	4b32      	ldr	r3, [pc, #200]	; (89e0 <spi_rw+0x15c>)
    8918:	0018      	movs	r0, r3
    891a:	4b33      	ldr	r3, [pc, #204]	; (89e8 <spi_rw+0x164>)
    891c:	4798      	blx	r3
    891e:	0003      	movs	r3, r0
    8920:	001a      	movs	r2, r3
    8922:	2301      	movs	r3, #1
    8924:	4053      	eors	r3, r2
    8926:	b2db      	uxtb	r3, r3
    8928:	2b00      	cmp	r3, #0
    892a:	d1f4      	bne.n	8916 <spi_rw+0x92>
			;
		while(spi_write(&master, txd_data) != STATUS_OK)
    892c:	46c0      	nop			; (mov r8, r8)
    892e:	2314      	movs	r3, #20
    8930:	18fb      	adds	r3, r7, r3
    8932:	881a      	ldrh	r2, [r3, #0]
    8934:	4b2a      	ldr	r3, [pc, #168]	; (89e0 <spi_rw+0x15c>)
    8936:	0011      	movs	r1, r2
    8938:	0018      	movs	r0, r3
    893a:	4b2c      	ldr	r3, [pc, #176]	; (89ec <spi_rw+0x168>)
    893c:	4798      	blx	r3
    893e:	1e03      	subs	r3, r0, #0
    8940:	d1f5      	bne.n	892e <spi_rw+0xaa>
			;

		/* Read SPI master data register. */
		while (!spi_is_ready_to_read(&master))
    8942:	46c0      	nop			; (mov r8, r8)
    8944:	4b26      	ldr	r3, [pc, #152]	; (89e0 <spi_rw+0x15c>)
    8946:	0018      	movs	r0, r3
    8948:	4b29      	ldr	r3, [pc, #164]	; (89f0 <spi_rw+0x16c>)
    894a:	4798      	blx	r3
    894c:	0003      	movs	r3, r0
    894e:	001a      	movs	r2, r3
    8950:	2301      	movs	r3, #1
    8952:	4053      	eors	r3, r2
    8954:	b2db      	uxtb	r3, r3
    8956:	2b00      	cmp	r3, #0
    8958:	d1f4      	bne.n	8944 <spi_rw+0xc0>
			;
		while (spi_read(&master, &rxd_data) != STATUS_OK)
    895a:	46c0      	nop			; (mov r8, r8)
    895c:	2310      	movs	r3, #16
    895e:	18fa      	adds	r2, r7, r3
    8960:	4b1f      	ldr	r3, [pc, #124]	; (89e0 <spi_rw+0x15c>)
    8962:	0011      	movs	r1, r2
    8964:	0018      	movs	r0, r3
    8966:	4b23      	ldr	r3, [pc, #140]	; (89f4 <spi_rw+0x170>)
    8968:	4798      	blx	r3
    896a:	1e03      	subs	r3, r0, #0
    896c:	d1f6      	bne.n	895c <spi_rw+0xd8>
			;
		*pu8Miso = rxd_data;
    896e:	2310      	movs	r3, #16
    8970:	18fb      	adds	r3, r7, r3
    8972:	881b      	ldrh	r3, [r3, #0]
    8974:	b2da      	uxtb	r2, r3
    8976:	68bb      	ldr	r3, [r7, #8]
    8978:	701a      	strb	r2, [r3, #0]
			
		u16Sz--;
    897a:	1dbb      	adds	r3, r7, #6
    897c:	881a      	ldrh	r2, [r3, #0]
    897e:	1dbb      	adds	r3, r7, #6
    8980:	3a01      	subs	r2, #1
    8982:	801a      	strh	r2, [r3, #0]
		if (!u8SkipMiso)
    8984:	2316      	movs	r3, #22
    8986:	18fb      	adds	r3, r7, r3
    8988:	781b      	ldrb	r3, [r3, #0]
    898a:	2b00      	cmp	r3, #0
    898c:	d102      	bne.n	8994 <spi_rw+0x110>
			pu8Miso++;
    898e:	68bb      	ldr	r3, [r7, #8]
    8990:	3301      	adds	r3, #1
    8992:	60bb      	str	r3, [r7, #8]
		if (!u8SkipMosi)
    8994:	2317      	movs	r3, #23
    8996:	18fb      	adds	r3, r7, r3
    8998:	781b      	ldrb	r3, [r3, #0]
    899a:	2b00      	cmp	r3, #0
    899c:	d102      	bne.n	89a4 <spi_rw+0x120>
			pu8Mosi++;
    899e:	68fb      	ldr	r3, [r7, #12]
    89a0:	3301      	adds	r3, #1
    89a2:	60fb      	str	r3, [r7, #12]
		u8SkipMiso = 1;
	}

	spi_select_slave(&master, &slave_inst, true);

	while (u16Sz) {
    89a4:	1dbb      	adds	r3, r7, #6
    89a6:	881b      	ldrh	r3, [r3, #0]
    89a8:	2b00      	cmp	r3, #0
    89aa:	d1ae      	bne.n	890a <spi_rw+0x86>
			pu8Miso++;
		if (!u8SkipMosi)
			pu8Mosi++;
	}

	while (!spi_is_write_complete(&master))
    89ac:	46c0      	nop			; (mov r8, r8)
    89ae:	4b0c      	ldr	r3, [pc, #48]	; (89e0 <spi_rw+0x15c>)
    89b0:	0018      	movs	r0, r3
    89b2:	4b11      	ldr	r3, [pc, #68]	; (89f8 <spi_rw+0x174>)
    89b4:	4798      	blx	r3
    89b6:	0003      	movs	r3, r0
    89b8:	001a      	movs	r2, r3
    89ba:	2301      	movs	r3, #1
    89bc:	4053      	eors	r3, r2
    89be:	b2db      	uxtb	r3, r3
    89c0:	2b00      	cmp	r3, #0
    89c2:	d1f4      	bne.n	89ae <spi_rw+0x12a>
		;

	spi_select_slave(&master, &slave_inst, false);
    89c4:	4905      	ldr	r1, [pc, #20]	; (89dc <spi_rw+0x158>)
    89c6:	4b06      	ldr	r3, [pc, #24]	; (89e0 <spi_rw+0x15c>)
    89c8:	2200      	movs	r2, #0
    89ca:	0018      	movs	r0, r3
    89cc:	4b05      	ldr	r3, [pc, #20]	; (89e4 <spi_rw+0x160>)
    89ce:	4798      	blx	r3

	return M2M_SUCCESS;
    89d0:	2300      	movs	r3, #0
}
    89d2:	0018      	movs	r0, r3
    89d4:	46bd      	mov	sp, r7
    89d6:	b006      	add	sp, #24
    89d8:	bd80      	pop	{r7, pc}
    89da:	46c0      	nop			; (mov r8, r8)
    89dc:	20000238 	.word	0x20000238
    89e0:	2000023c 	.word	0x2000023c
    89e4:	00013085 	.word	0x00013085
    89e8:	00008765 	.word	0x00008765
    89ec:	000087b5 	.word	0x000087b5
    89f0:	0000878d 	.word	0x0000878d
    89f4:	000087fd 	.word	0x000087fd
    89f8:	0000873d 	.word	0x0000873d

000089fc <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
    89fc:	b580      	push	{r7, lr}
    89fe:	b092      	sub	sp, #72	; 0x48
    8a00:	af00      	add	r7, sp, #0
    8a02:	6078      	str	r0, [r7, #4]
	sint8 result = M2M_SUCCESS;
    8a04:	2347      	movs	r3, #71	; 0x47
    8a06:	18fb      	adds	r3, r7, r3
    8a08:	2200      	movs	r2, #0
    8a0a:	701a      	strb	r2, [r3, #0]
	struct spi_config config;
	struct spi_slave_inst_config slave_config;

	/* Select SPI slave CS pin. */
	/* This step will set the CS high */
	spi_slave_inst_get_config_defaults(&slave_config);
    8a0c:	2308      	movs	r3, #8
    8a0e:	18fb      	adds	r3, r7, r3
    8a10:	0018      	movs	r0, r3
    8a12:	4b26      	ldr	r3, [pc, #152]	; (8aac <nm_bus_init+0xb0>)
    8a14:	4798      	blx	r3
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
    8a16:	2308      	movs	r3, #8
    8a18:	18fb      	adds	r3, r7, r3
    8a1a:	220e      	movs	r2, #14
    8a1c:	701a      	strb	r2, [r3, #0]
	spi_attach_slave(&slave_inst, &slave_config);
    8a1e:	2308      	movs	r3, #8
    8a20:	18fa      	adds	r2, r7, r3
    8a22:	4b23      	ldr	r3, [pc, #140]	; (8ab0 <nm_bus_init+0xb4>)
    8a24:	0011      	movs	r1, r2
    8a26:	0018      	movs	r0, r3
    8a28:	4b22      	ldr	r3, [pc, #136]	; (8ab4 <nm_bus_init+0xb8>)
    8a2a:	4798      	blx	r3

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
    8a2c:	230c      	movs	r3, #12
    8a2e:	18fb      	adds	r3, r7, r3
    8a30:	0018      	movs	r0, r3
    8a32:	4b21      	ldr	r3, [pc, #132]	; (8ab8 <nm_bus_init+0xbc>)
    8a34:	4798      	blx	r3
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
    8a36:	230c      	movs	r3, #12
    8a38:	18fb      	adds	r3, r7, r3
    8a3a:	22c0      	movs	r2, #192	; 0xc0
    8a3c:	0392      	lsls	r2, r2, #14
    8a3e:	60da      	str	r2, [r3, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
    8a40:	230c      	movs	r3, #12
    8a42:	18fb      	adds	r3, r7, r3
    8a44:	4a1d      	ldr	r2, [pc, #116]	; (8abc <nm_bus_init+0xc0>)
    8a46:	629a      	str	r2, [r3, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
    8a48:	230c      	movs	r3, #12
    8a4a:	18fb      	adds	r3, r7, r3
    8a4c:	4a1c      	ldr	r2, [pc, #112]	; (8ac0 <nm_bus_init+0xc4>)
    8a4e:	62da      	str	r2, [r3, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
    8a50:	230c      	movs	r3, #12
    8a52:	18fb      	adds	r3, r7, r3
    8a54:	2201      	movs	r2, #1
    8a56:	4252      	negs	r2, r2
    8a58:	631a      	str	r2, [r3, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
    8a5a:	230c      	movs	r3, #12
    8a5c:	18fb      	adds	r3, r7, r3
    8a5e:	4a19      	ldr	r2, [pc, #100]	; (8ac4 <nm_bus_init+0xc8>)
    8a60:	635a      	str	r2, [r3, #52]	; 0x34
	config.master_slave_select_enable = false;
    8a62:	230c      	movs	r3, #12
    8a64:	18fb      	adds	r3, r7, r3
    8a66:	2200      	movs	r2, #0
    8a68:	751a      	strb	r2, [r3, #20]
	
	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
    8a6a:	230c      	movs	r3, #12
    8a6c:	18fb      	adds	r3, r7, r3
    8a6e:	4a16      	ldr	r2, [pc, #88]	; (8ac8 <nm_bus_init+0xcc>)
    8a70:	619a      	str	r2, [r3, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
    8a72:	230c      	movs	r3, #12
    8a74:	18fa      	adds	r2, r7, r3
    8a76:	4915      	ldr	r1, [pc, #84]	; (8acc <nm_bus_init+0xd0>)
    8a78:	4b15      	ldr	r3, [pc, #84]	; (8ad0 <nm_bus_init+0xd4>)
    8a7a:	0018      	movs	r0, r3
    8a7c:	4b15      	ldr	r3, [pc, #84]	; (8ad4 <nm_bus_init+0xd8>)
    8a7e:	4798      	blx	r3
    8a80:	1e03      	subs	r3, r0, #0
    8a82:	d002      	beq.n	8a8a <nm_bus_init+0x8e>
		return M2M_ERR_BUS_FAIL;
    8a84:	2306      	movs	r3, #6
    8a86:	425b      	negs	r3, r3
    8a88:	e00c      	b.n	8aa4 <nm_bus_init+0xa8>
	}

	/* Enable the SPI master. */
	spi_enable(&master);
    8a8a:	4b11      	ldr	r3, [pc, #68]	; (8ad0 <nm_bus_init+0xd4>)
    8a8c:	0018      	movs	r0, r3
    8a8e:	4b12      	ldr	r3, [pc, #72]	; (8ad8 <nm_bus_init+0xdc>)
    8a90:	4798      	blx	r3

	nm_bsp_reset();
    8a92:	4b12      	ldr	r3, [pc, #72]	; (8adc <nm_bus_init+0xe0>)
    8a94:	4798      	blx	r3
	nm_bsp_sleep(1);
    8a96:	2001      	movs	r0, #1
    8a98:	4b11      	ldr	r3, [pc, #68]	; (8ae0 <nm_bus_init+0xe4>)
    8a9a:	4798      	blx	r3
#endif
	return result;
    8a9c:	2347      	movs	r3, #71	; 0x47
    8a9e:	18fb      	adds	r3, r7, r3
    8aa0:	781b      	ldrb	r3, [r3, #0]
    8aa2:	b25b      	sxtb	r3, r3
}
    8aa4:	0018      	movs	r0, r3
    8aa6:	46bd      	mov	sp, r7
    8aa8:	b012      	add	sp, #72	; 0x48
    8aaa:	bd80      	pop	{r7, pc}
    8aac:	00008609 	.word	0x00008609
    8ab0:	20000238 	.word	0x20000238
    8ab4:	0000862d 	.word	0x0000862d
    8ab8:	00008585 	.word	0x00008585
    8abc:	000c0002 	.word	0x000c0002
    8ac0:	000d0002 	.word	0x000d0002
    8ac4:	000f0002 	.word	0x000f0002
    8ac8:	00b71b00 	.word	0x00b71b00
    8acc:	42001000 	.word	0x42001000
    8ad0:	2000023c 	.word	0x2000023c
    8ad4:	00012d25 	.word	0x00012d25
    8ad8:	00008691 	.word	0x00008691
    8adc:	000082f1 	.word	0x000082f1
    8ae0:	00008335 	.word	0x00008335

00008ae4 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
    8ae4:	b590      	push	{r4, r7, lr}
    8ae6:	b085      	sub	sp, #20
    8ae8:	af00      	add	r7, sp, #0
    8aea:	0002      	movs	r2, r0
    8aec:	6039      	str	r1, [r7, #0]
    8aee:	1dfb      	adds	r3, r7, #7
    8af0:	701a      	strb	r2, [r3, #0]
	sint8 s8Ret = 0;
    8af2:	230f      	movs	r3, #15
    8af4:	18fb      	adds	r3, r7, r3
    8af6:	2200      	movs	r2, #0
    8af8:	701a      	strb	r2, [r3, #0]
	switch(u8Cmd)
    8afa:	1dfb      	adds	r3, r7, #7
    8afc:	781b      	ldrb	r3, [r3, #0]
    8afe:	2b03      	cmp	r3, #3
    8b00:	d10f      	bne.n	8b22 <nm_bus_ioctl+0x3e>
			s8Ret = nm_i2c_write_special(pstrParam->pu8Buf1, pstrParam->u16Sz1, pstrParam->pu8Buf2, pstrParam->u16Sz2);
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
    8b02:	683b      	ldr	r3, [r7, #0]
    8b04:	60bb      	str	r3, [r7, #8]
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
    8b06:	68bb      	ldr	r3, [r7, #8]
    8b08:	6818      	ldr	r0, [r3, #0]
    8b0a:	68bb      	ldr	r3, [r7, #8]
    8b0c:	6859      	ldr	r1, [r3, #4]
    8b0e:	68bb      	ldr	r3, [r7, #8]
    8b10:	891b      	ldrh	r3, [r3, #8]
    8b12:	220f      	movs	r2, #15
    8b14:	18bc      	adds	r4, r7, r2
    8b16:	001a      	movs	r2, r3
    8b18:	4b10      	ldr	r3, [pc, #64]	; (8b5c <nm_bus_ioctl+0x78>)
    8b1a:	4798      	blx	r3
    8b1c:	0003      	movs	r3, r0
    8b1e:	7023      	strb	r3, [r4, #0]
		}
		break;
    8b20:	e013      	b.n	8b4a <nm_bus_ioctl+0x66>
#endif
		default:
			s8Ret = -1;
    8b22:	230f      	movs	r3, #15
    8b24:	18fb      	adds	r3, r7, r3
    8b26:	22ff      	movs	r2, #255	; 0xff
    8b28:	701a      	strb	r2, [r3, #0]
			M2M_ERR("invalide ioclt cmd\n");
    8b2a:	230e      	movs	r3, #14
    8b2c:	33ff      	adds	r3, #255	; 0xff
    8b2e:	001a      	movs	r2, r3
    8b30:	490b      	ldr	r1, [pc, #44]	; (8b60 <nm_bus_ioctl+0x7c>)
    8b32:	4b0c      	ldr	r3, [pc, #48]	; (8b64 <nm_bus_ioctl+0x80>)
    8b34:	0018      	movs	r0, r3
    8b36:	4b0c      	ldr	r3, [pc, #48]	; (8b68 <nm_bus_ioctl+0x84>)
    8b38:	4798      	blx	r3
    8b3a:	4b0c      	ldr	r3, [pc, #48]	; (8b6c <nm_bus_ioctl+0x88>)
    8b3c:	0018      	movs	r0, r3
    8b3e:	4b0c      	ldr	r3, [pc, #48]	; (8b70 <nm_bus_ioctl+0x8c>)
    8b40:	4798      	blx	r3
    8b42:	200d      	movs	r0, #13
    8b44:	4b0b      	ldr	r3, [pc, #44]	; (8b74 <nm_bus_ioctl+0x90>)
    8b46:	4798      	blx	r3
			break;
    8b48:	46c0      	nop			; (mov r8, r8)
	}

	return s8Ret;
    8b4a:	230f      	movs	r3, #15
    8b4c:	18fb      	adds	r3, r7, r3
    8b4e:	781b      	ldrb	r3, [r3, #0]
    8b50:	b25b      	sxtb	r3, r3
}
    8b52:	0018      	movs	r0, r3
    8b54:	46bd      	mov	sp, r7
    8b56:	b005      	add	sp, #20
    8b58:	bd90      	pop	{r4, r7, pc}
    8b5a:	46c0      	nop			; (mov r8, r8)
    8b5c:	00008885 	.word	0x00008885
    8b60:	000180f8 	.word	0x000180f8
    8b64:	000180d0 	.word	0x000180d0
    8b68:	00016b7d 	.word	0x00016b7d
    8b6c:	000180e4 	.word	0x000180e4
    8b70:	00016c9d 	.word	0x00016c9d
    8b74:	00016bb1 	.word	0x00016bb1

00008b78 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
    8b78:	b580      	push	{r7, lr}
    8b7a:	b082      	sub	sp, #8
    8b7c:	af00      	add	r7, sp, #0
	sint8 result = M2M_SUCCESS;
    8b7e:	1dfb      	adds	r3, r7, #7
    8b80:	2200      	movs	r2, #0
    8b82:	701a      	strb	r2, [r3, #0]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
    8b84:	1d3b      	adds	r3, r7, #4
    8b86:	0018      	movs	r0, r3
    8b88:	4b13      	ldr	r3, [pc, #76]	; (8bd8 <nm_bus_deinit+0x60>)
    8b8a:	4798      	blx	r3
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    8b8c:	1d3b      	adds	r3, r7, #4
    8b8e:	2200      	movs	r2, #0
    8b90:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    8b92:	1d3b      	adds	r3, r7, #4
    8b94:	2200      	movs	r2, #0
    8b96:	705a      	strb	r2, [r3, #1]
	i2c_master_disable(&i2c_master_instance);
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);
    8b98:	4b10      	ldr	r3, [pc, #64]	; (8bdc <nm_bus_deinit+0x64>)
    8b9a:	0018      	movs	r0, r3
    8b9c:	4b10      	ldr	r3, [pc, #64]	; (8be0 <nm_bus_deinit+0x68>)
    8b9e:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
    8ba0:	1d3b      	adds	r3, r7, #4
    8ba2:	0019      	movs	r1, r3
    8ba4:	200c      	movs	r0, #12
    8ba6:	4b0f      	ldr	r3, [pc, #60]	; (8be4 <nm_bus_deinit+0x6c>)
    8ba8:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
    8baa:	1d3b      	adds	r3, r7, #4
    8bac:	0019      	movs	r1, r3
    8bae:	200f      	movs	r0, #15
    8bb0:	4b0c      	ldr	r3, [pc, #48]	; (8be4 <nm_bus_deinit+0x6c>)
    8bb2:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
    8bb4:	1d3b      	adds	r3, r7, #4
    8bb6:	0019      	movs	r1, r3
    8bb8:	200d      	movs	r0, #13
    8bba:	4b0a      	ldr	r3, [pc, #40]	; (8be4 <nm_bus_deinit+0x6c>)
    8bbc:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
    8bbe:	1d3b      	adds	r3, r7, #4
    8bc0:	0019      	movs	r1, r3
    8bc2:	200e      	movs	r0, #14
    8bc4:	4b07      	ldr	r3, [pc, #28]	; (8be4 <nm_bus_deinit+0x6c>)
    8bc6:	4798      	blx	r3
	//port_pin_set_output_level(CONF_WINC_SPI_MOSI, false);
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
    8bc8:	1dfb      	adds	r3, r7, #7
    8bca:	781b      	ldrb	r3, [r3, #0]
    8bcc:	b25b      	sxtb	r3, r3
}
    8bce:	0018      	movs	r0, r3
    8bd0:	46bd      	mov	sp, r7
    8bd2:	b002      	add	sp, #8
    8bd4:	bd80      	pop	{r7, pc}
    8bd6:	46c0      	nop			; (mov r8, r8)
    8bd8:	00008491 	.word	0x00008491
    8bdc:	2000023c 	.word	0x2000023c
    8be0:	000086e1 	.word	0x000086e1
    8be4:	00012055 	.word	0x00012055

00008be8 <m2m_memcpy>:
 *
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
    8be8:	b580      	push	{r7, lr}
    8bea:	b084      	sub	sp, #16
    8bec:	af00      	add	r7, sp, #0
    8bee:	60f8      	str	r0, [r7, #12]
    8bf0:	60b9      	str	r1, [r7, #8]
    8bf2:	607a      	str	r2, [r7, #4]
	if(sz == 0) return;
    8bf4:	687b      	ldr	r3, [r7, #4]
    8bf6:	2b00      	cmp	r3, #0
    8bf8:	d010      	beq.n	8c1c <m2m_memcpy+0x34>
	do
	{
		*pDst = *pSrc;
    8bfa:	68bb      	ldr	r3, [r7, #8]
    8bfc:	781a      	ldrb	r2, [r3, #0]
    8bfe:	68fb      	ldr	r3, [r7, #12]
    8c00:	701a      	strb	r2, [r3, #0]
		pDst++;
    8c02:	68fb      	ldr	r3, [r7, #12]
    8c04:	3301      	adds	r3, #1
    8c06:	60fb      	str	r3, [r7, #12]
		pSrc++;
    8c08:	68bb      	ldr	r3, [r7, #8]
    8c0a:	3301      	adds	r3, #1
    8c0c:	60bb      	str	r3, [r7, #8]
	}while(--sz);
    8c0e:	687b      	ldr	r3, [r7, #4]
    8c10:	3b01      	subs	r3, #1
    8c12:	607b      	str	r3, [r7, #4]
    8c14:	687b      	ldr	r3, [r7, #4]
    8c16:	2b00      	cmp	r3, #0
    8c18:	d1ef      	bne.n	8bfa <m2m_memcpy+0x12>
    8c1a:	e000      	b.n	8c1e <m2m_memcpy+0x36>
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
    8c1c:	46c0      	nop			; (mov r8, r8)
	{
		*pDst = *pSrc;
		pDst++;
		pSrc++;
	}while(--sz);
}
    8c1e:	46bd      	mov	sp, r7
    8c20:	b004      	add	sp, #16
    8c22:	bd80      	pop	{r7, pc}

00008c24 <m2m_memset>:

	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
    8c24:	b580      	push	{r7, lr}
    8c26:	b084      	sub	sp, #16
    8c28:	af00      	add	r7, sp, #0
    8c2a:	60f8      	str	r0, [r7, #12]
    8c2c:	607a      	str	r2, [r7, #4]
    8c2e:	230b      	movs	r3, #11
    8c30:	18fb      	adds	r3, r7, r3
    8c32:	1c0a      	adds	r2, r1, #0
    8c34:	701a      	strb	r2, [r3, #0]
	if(sz == 0) return;
    8c36:	687b      	ldr	r3, [r7, #4]
    8c38:	2b00      	cmp	r3, #0
    8c3a:	d00e      	beq.n	8c5a <m2m_memset+0x36>
	do
	{
		*pBuf = val;
    8c3c:	68fb      	ldr	r3, [r7, #12]
    8c3e:	220b      	movs	r2, #11
    8c40:	18ba      	adds	r2, r7, r2
    8c42:	7812      	ldrb	r2, [r2, #0]
    8c44:	701a      	strb	r2, [r3, #0]
		pBuf++;
    8c46:	68fb      	ldr	r3, [r7, #12]
    8c48:	3301      	adds	r3, #1
    8c4a:	60fb      	str	r3, [r7, #12]
	}while(--sz);
    8c4c:	687b      	ldr	r3, [r7, #4]
    8c4e:	3b01      	subs	r3, #1
    8c50:	607b      	str	r3, [r7, #4]
    8c52:	687b      	ldr	r3, [r7, #4]
    8c54:	2b00      	cmp	r3, #0
    8c56:	d1f1      	bne.n	8c3c <m2m_memset+0x18>
    8c58:	e000      	b.n	8c5c <m2m_memset+0x38>
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
    8c5a:	46c0      	nop			; (mov r8, r8)
	do
	{
		*pBuf = val;
		pBuf++;
	}while(--sz);
}
    8c5c:	46bd      	mov	sp, r7
    8c5e:	b004      	add	sp, #16
    8c60:	bd80      	pop	{r7, pc}
    8c62:	46c0      	nop			; (mov r8, r8)

00008c64 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
    8c64:	b580      	push	{r7, lr}
    8c66:	b084      	sub	sp, #16
    8c68:	af00      	add	r7, sp, #0
    8c6a:	6078      	str	r0, [r7, #4]
	uint16	u16StrLen = 0;
    8c6c:	230e      	movs	r3, #14
    8c6e:	18fb      	adds	r3, r7, r3
    8c70:	2200      	movs	r2, #0
    8c72:	801a      	strh	r2, [r3, #0]
	while(*pcStr)
    8c74:	e009      	b.n	8c8a <m2m_strlen+0x26>
	{
		u16StrLen ++;
    8c76:	230e      	movs	r3, #14
    8c78:	18fb      	adds	r3, r7, r3
    8c7a:	881a      	ldrh	r2, [r3, #0]
    8c7c:	230e      	movs	r3, #14
    8c7e:	18fb      	adds	r3, r7, r3
    8c80:	3201      	adds	r2, #1
    8c82:	801a      	strh	r2, [r3, #0]
		pcStr++;
    8c84:	687b      	ldr	r3, [r7, #4]
    8c86:	3301      	adds	r3, #1
    8c88:	607b      	str	r3, [r7, #4]
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
	while(*pcStr)
    8c8a:	687b      	ldr	r3, [r7, #4]
    8c8c:	781b      	ldrb	r3, [r3, #0]
    8c8e:	2b00      	cmp	r3, #0
    8c90:	d1f1      	bne.n	8c76 <m2m_strlen+0x12>
	{
		u16StrLen ++;
		pcStr++;
	}
	return u16StrLen;
    8c92:	230e      	movs	r3, #14
    8c94:	18fb      	adds	r3, r7, r3
    8c96:	881b      	ldrh	r3, [r3, #0]
}
    8c98:	0018      	movs	r0, r3
    8c9a:	46bd      	mov	sp, r7
    8c9c:	b004      	add	sp, #16
    8c9e:	bd80      	pop	{r7, pc}

00008ca0 <isr>:
}tstrHifContext;

volatile tstrHifContext gstrHifCxt;

static void isr(void)
{
    8ca0:	b580      	push	{r7, lr}
    8ca2:	af00      	add	r7, sp, #0
	gstrHifCxt.u8Interrupt++;
    8ca4:	4b04      	ldr	r3, [pc, #16]	; (8cb8 <isr+0x18>)
    8ca6:	78db      	ldrb	r3, [r3, #3]
    8ca8:	b2db      	uxtb	r3, r3
    8caa:	3301      	adds	r3, #1
    8cac:	b2da      	uxtb	r2, r3
    8cae:	4b02      	ldr	r3, [pc, #8]	; (8cb8 <isr+0x18>)
    8cb0:	70da      	strb	r2, [r3, #3]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
    8cb2:	46c0      	nop			; (mov r8, r8)
    8cb4:	46bd      	mov	sp, r7
    8cb6:	bd80      	pop	{r7, pc}
    8cb8:	20000278 	.word	0x20000278

00008cbc <hif_set_rx_done>:
static sint8 hif_set_rx_done(void)
{
    8cbc:	b590      	push	{r4, r7, lr}
    8cbe:	b083      	sub	sp, #12
    8cc0:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
    8cc2:	1dfb      	adds	r3, r7, #7
    8cc4:	2200      	movs	r2, #0
    8cc6:	701a      	strb	r2, [r3, #0]

	gstrHifCxt.u8HifRXDone = 0;
    8cc8:	4b14      	ldr	r3, [pc, #80]	; (8d1c <hif_set_rx_done+0x60>)
    8cca:	2200      	movs	r2, #0
    8ccc:	709a      	strb	r2, [r3, #2]
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
    8cce:	2001      	movs	r0, #1
    8cd0:	4b13      	ldr	r3, [pc, #76]	; (8d20 <hif_set_rx_done+0x64>)
    8cd2:	4798      	blx	r3
#endif
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
    8cd4:	1dfc      	adds	r4, r7, #7
    8cd6:	003b      	movs	r3, r7
    8cd8:	4a12      	ldr	r2, [pc, #72]	; (8d24 <hif_set_rx_done+0x68>)
    8cda:	0019      	movs	r1, r3
    8cdc:	0010      	movs	r0, r2
    8cde:	4b12      	ldr	r3, [pc, #72]	; (8d28 <hif_set_rx_done+0x6c>)
    8ce0:	4798      	blx	r3
    8ce2:	0003      	movs	r3, r0
    8ce4:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    8ce6:	1dfb      	adds	r3, r7, #7
    8ce8:	781b      	ldrb	r3, [r3, #0]
    8cea:	b25b      	sxtb	r3, r3
    8cec:	2b00      	cmp	r3, #0
    8cee:	d10d      	bne.n	8d0c <hif_set_rx_done+0x50>
	/* Set RX Done */
	reg |= NBIT1;
    8cf0:	683b      	ldr	r3, [r7, #0]
    8cf2:	2202      	movs	r2, #2
    8cf4:	4313      	orrs	r3, r2
    8cf6:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    8cf8:	683b      	ldr	r3, [r7, #0]
    8cfa:	1dfc      	adds	r4, r7, #7
    8cfc:	4a09      	ldr	r2, [pc, #36]	; (8d24 <hif_set_rx_done+0x68>)
    8cfe:	0019      	movs	r1, r3
    8d00:	0010      	movs	r0, r2
    8d02:	4b0a      	ldr	r3, [pc, #40]	; (8d2c <hif_set_rx_done+0x70>)
    8d04:	4798      	blx	r3
    8d06:	0003      	movs	r3, r0
    8d08:	7023      	strb	r3, [r4, #0]
    8d0a:	e000      	b.n	8d0e <hif_set_rx_done+0x52>
	gstrHifCxt.u8HifRXDone = 0;
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
	if(ret != M2M_SUCCESS)goto ERR1;
    8d0c:	46c0      	nop			; (mov r8, r8)
	if(ret != M2M_SUCCESS)goto ERR1;
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
	return ret;
    8d0e:	1dfb      	adds	r3, r7, #7
    8d10:	781b      	ldrb	r3, [r3, #0]
    8d12:	b25b      	sxtb	r3, r3

}
    8d14:	0018      	movs	r0, r3
    8d16:	46bd      	mov	sp, r7
    8d18:	b003      	add	sp, #12
    8d1a:	bd90      	pop	{r4, r7, pc}
    8d1c:	20000278 	.word	0x20000278
    8d20:	000083d5 	.word	0x000083d5
    8d24:	00001070 	.word	0x00001070
    8d28:	0000ac69 	.word	0x0000ac69
    8d2c:	0000ac8d 	.word	0x0000ac8d

00008d30 <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
    8d30:	b580      	push	{r7, lr}
    8d32:	b082      	sub	sp, #8
    8d34:	af00      	add	r7, sp, #0
    8d36:	603a      	str	r2, [r7, #0]
    8d38:	1dfb      	adds	r3, r7, #7
    8d3a:	1c02      	adds	r2, r0, #0
    8d3c:	701a      	strb	r2, [r3, #0]
    8d3e:	1d3b      	adds	r3, r7, #4
    8d40:	1c0a      	adds	r2, r1, #0
    8d42:	801a      	strh	r2, [r3, #0]


}
    8d44:	46c0      	nop			; (mov r8, r8)
    8d46:	46bd      	mov	sp, r7
    8d48:	b002      	add	sp, #8
    8d4a:	bd80      	pop	{r7, pc}

00008d4c <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
    8d4c:	b590      	push	{r4, r7, lr}
    8d4e:	b083      	sub	sp, #12
    8d50:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    8d52:	1dfb      	adds	r3, r7, #7
    8d54:	2200      	movs	r2, #0
    8d56:	701a      	strb	r2, [r3, #0]
	if(gstrHifCxt.u8HifRXDone)
    8d58:	4b16      	ldr	r3, [pc, #88]	; (8db4 <hif_chip_wake+0x68>)
    8d5a:	789b      	ldrb	r3, [r3, #2]
    8d5c:	b2db      	uxtb	r3, r3
    8d5e:	2b00      	cmp	r3, #0
    8d60:	d003      	beq.n	8d6a <hif_chip_wake+0x1e>
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
    8d62:	1dfb      	adds	r3, r7, #7
    8d64:	781b      	ldrb	r3, [r3, #0]
    8d66:	b25b      	sxtb	r3, r3
    8d68:	e01f      	b.n	8daa <hif_chip_wake+0x5e>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
    8d6a:	4b12      	ldr	r3, [pc, #72]	; (8db4 <hif_chip_wake+0x68>)
    8d6c:	785b      	ldrb	r3, [r3, #1]
    8d6e:	b2db      	uxtb	r3, r3
    8d70:	2b00      	cmp	r3, #0
    8d72:	d10e      	bne.n	8d92 <hif_chip_wake+0x46>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
    8d74:	4b0f      	ldr	r3, [pc, #60]	; (8db4 <hif_chip_wake+0x68>)
    8d76:	781b      	ldrb	r3, [r3, #0]
    8d78:	b2db      	uxtb	r3, r3
    8d7a:	2b00      	cmp	r3, #0
    8d7c:	d009      	beq.n	8d92 <hif_chip_wake+0x46>
		{
			ret = chip_wake();
    8d7e:	1dfc      	adds	r4, r7, #7
    8d80:	4b0d      	ldr	r3, [pc, #52]	; (8db8 <hif_chip_wake+0x6c>)
    8d82:	4798      	blx	r3
    8d84:	0003      	movs	r3, r0
    8d86:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    8d88:	1dfb      	adds	r3, r7, #7
    8d8a:	781b      	ldrb	r3, [r3, #0]
    8d8c:	b25b      	sxtb	r3, r3
    8d8e:	2b00      	cmp	r3, #0
    8d90:	d107      	bne.n	8da2 <hif_chip_wake+0x56>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
    8d92:	4b08      	ldr	r3, [pc, #32]	; (8db4 <hif_chip_wake+0x68>)
    8d94:	785b      	ldrb	r3, [r3, #1]
    8d96:	b2db      	uxtb	r3, r3
    8d98:	3301      	adds	r3, #1
    8d9a:	b2da      	uxtb	r2, r3
    8d9c:	4b05      	ldr	r3, [pc, #20]	; (8db4 <hif_chip_wake+0x68>)
    8d9e:	705a      	strb	r2, [r3, #1]
    8da0:	e000      	b.n	8da4 <hif_chip_wake+0x58>
	if(gstrHifCxt.u8ChipSleep == 0)
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
		{
			ret = chip_wake();
			if(ret != M2M_SUCCESS)goto ERR1;
    8da2:	46c0      	nop			; (mov r8, r8)
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
ERR1:
	return ret;
    8da4:	1dfb      	adds	r3, r7, #7
    8da6:	781b      	ldrb	r3, [r3, #0]
    8da8:	b25b      	sxtb	r3, r3
}
    8daa:	0018      	movs	r0, r3
    8dac:	46bd      	mov	sp, r7
    8dae:	b003      	add	sp, #12
    8db0:	bd90      	pop	{r4, r7, pc}
    8db2:	46c0      	nop			; (mov r8, r8)
    8db4:	20000278 	.word	0x20000278
    8db8:	0000a73d 	.word	0x0000a73d

00008dbc <hif_chip_sleep_sc>:
*	@brief	To clear the chip sleep but keep the chip sleep
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
    8dbc:	b580      	push	{r7, lr}
    8dbe:	af00      	add	r7, sp, #0
	if(gstrHifCxt.u8ChipSleep >= 1)
    8dc0:	4b07      	ldr	r3, [pc, #28]	; (8de0 <hif_chip_sleep_sc+0x24>)
    8dc2:	785b      	ldrb	r3, [r3, #1]
    8dc4:	b2db      	uxtb	r3, r3
    8dc6:	2b00      	cmp	r3, #0
    8dc8:	d006      	beq.n	8dd8 <hif_chip_sleep_sc+0x1c>
	{
		gstrHifCxt.u8ChipSleep--;
    8dca:	4b05      	ldr	r3, [pc, #20]	; (8de0 <hif_chip_sleep_sc+0x24>)
    8dcc:	785b      	ldrb	r3, [r3, #1]
    8dce:	b2db      	uxtb	r3, r3
    8dd0:	3b01      	subs	r3, #1
    8dd2:	b2da      	uxtb	r2, r3
    8dd4:	4b02      	ldr	r3, [pc, #8]	; (8de0 <hif_chip_sleep_sc+0x24>)
    8dd6:	705a      	strb	r2, [r3, #1]
	}
	return M2M_SUCCESS;
    8dd8:	2300      	movs	r3, #0
}
    8dda:	0018      	movs	r0, r3
    8ddc:	46bd      	mov	sp, r7
    8dde:	bd80      	pop	{r7, pc}
    8de0:	20000278 	.word	0x20000278

00008de4 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
    8de4:	b590      	push	{r4, r7, lr}
    8de6:	b083      	sub	sp, #12
    8de8:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    8dea:	1dfb      	adds	r3, r7, #7
    8dec:	2200      	movs	r2, #0
    8dee:	701a      	strb	r2, [r3, #0]

	if(gstrHifCxt.u8ChipSleep >= 1)
    8df0:	4b10      	ldr	r3, [pc, #64]	; (8e34 <hif_chip_sleep+0x50>)
    8df2:	785b      	ldrb	r3, [r3, #1]
    8df4:	b2db      	uxtb	r3, r3
    8df6:	2b00      	cmp	r3, #0
    8df8:	d006      	beq.n	8e08 <hif_chip_sleep+0x24>
	{
		gstrHifCxt.u8ChipSleep--;
    8dfa:	4b0e      	ldr	r3, [pc, #56]	; (8e34 <hif_chip_sleep+0x50>)
    8dfc:	785b      	ldrb	r3, [r3, #1]
    8dfe:	b2db      	uxtb	r3, r3
    8e00:	3b01      	subs	r3, #1
    8e02:	b2da      	uxtb	r2, r3
    8e04:	4b0b      	ldr	r3, [pc, #44]	; (8e34 <hif_chip_sleep+0x50>)
    8e06:	705a      	strb	r2, [r3, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
    8e08:	4b0a      	ldr	r3, [pc, #40]	; (8e34 <hif_chip_sleep+0x50>)
    8e0a:	785b      	ldrb	r3, [r3, #1]
    8e0c:	b2db      	uxtb	r3, r3
    8e0e:	2b00      	cmp	r3, #0
    8e10:	d109      	bne.n	8e26 <hif_chip_sleep+0x42>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
    8e12:	4b08      	ldr	r3, [pc, #32]	; (8e34 <hif_chip_sleep+0x50>)
    8e14:	781b      	ldrb	r3, [r3, #0]
    8e16:	b2db      	uxtb	r3, r3
    8e18:	2b00      	cmp	r3, #0
    8e1a:	d004      	beq.n	8e26 <hif_chip_sleep+0x42>
		{
			ret = chip_sleep();
    8e1c:	1dfc      	adds	r4, r7, #7
    8e1e:	4b06      	ldr	r3, [pc, #24]	; (8e38 <hif_chip_sleep+0x54>)
    8e20:	4798      	blx	r3
    8e22:	0003      	movs	r3, r0
    8e24:	7023      	strb	r3, [r4, #0]
		else
		{
		}
	}
ERR1:
	return ret;
    8e26:	1dfb      	adds	r3, r7, #7
    8e28:	781b      	ldrb	r3, [r3, #0]
    8e2a:	b25b      	sxtb	r3, r3
}
    8e2c:	0018      	movs	r0, r3
    8e2e:	46bd      	mov	sp, r7
    8e30:	b003      	add	sp, #12
    8e32:	bd90      	pop	{r4, r7, pc}
    8e34:	20000278 	.word	0x20000278
    8e38:	0000a665 	.word	0x0000a665

00008e3c <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
    8e3c:	b580      	push	{r7, lr}
    8e3e:	b082      	sub	sp, #8
    8e40:	af00      	add	r7, sp, #0
    8e42:	6078      	str	r0, [r7, #4]
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
    8e44:	4b09      	ldr	r3, [pc, #36]	; (8e6c <hif_init+0x30>)
    8e46:	2228      	movs	r2, #40	; 0x28
    8e48:	2100      	movs	r1, #0
    8e4a:	0018      	movs	r0, r3
    8e4c:	4b08      	ldr	r3, [pc, #32]	; (8e70 <hif_init+0x34>)
    8e4e:	4798      	blx	r3
	nm_bsp_register_isr(isr);
    8e50:	4b08      	ldr	r3, [pc, #32]	; (8e74 <hif_init+0x38>)
    8e52:	0018      	movs	r0, r3
    8e54:	4b08      	ldr	r3, [pc, #32]	; (8e78 <hif_init+0x3c>)
    8e56:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
    8e58:	4b08      	ldr	r3, [pc, #32]	; (8e7c <hif_init+0x40>)
    8e5a:	0019      	movs	r1, r3
    8e5c:	2003      	movs	r0, #3
    8e5e:	4b08      	ldr	r3, [pc, #32]	; (8e80 <hif_init+0x44>)
    8e60:	4798      	blx	r3
	return M2M_SUCCESS;
    8e62:	2300      	movs	r3, #0
}
    8e64:	0018      	movs	r0, r3
    8e66:	46bd      	mov	sp, r7
    8e68:	b002      	add	sp, #8
    8e6a:	bd80      	pop	{r7, pc}
    8e6c:	20000278 	.word	0x20000278
    8e70:	00008c25 	.word	0x00008c25
    8e74:	00008ca1 	.word	0x00008ca1
    8e78:	0000835d 	.word	0x0000835d
    8e7c:	00008d31 	.word	0x00008d31
    8e80:	000098f9 	.word	0x000098f9

00008e84 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
    8e84:	b590      	push	{r4, r7, lr}
    8e86:	b089      	sub	sp, #36	; 0x24
    8e88:	af00      	add	r7, sp, #0
    8e8a:	0004      	movs	r4, r0
    8e8c:	0008      	movs	r0, r1
    8e8e:	603a      	str	r2, [r7, #0]
    8e90:	0019      	movs	r1, r3
    8e92:	1dfb      	adds	r3, r7, #7
    8e94:	1c22      	adds	r2, r4, #0
    8e96:	701a      	strb	r2, [r3, #0]
    8e98:	1dbb      	adds	r3, r7, #6
    8e9a:	1c02      	adds	r2, r0, #0
    8e9c:	701a      	strb	r2, [r3, #0]
    8e9e:	1d3b      	adds	r3, r7, #4
    8ea0:	1c0a      	adds	r2, r1, #0
    8ea2:	801a      	strh	r2, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
    8ea4:	231f      	movs	r3, #31
    8ea6:	18fb      	adds	r3, r7, r3
    8ea8:	22ff      	movs	r2, #255	; 0xff
    8eaa:	701a      	strb	r2, [r3, #0]
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
    8eac:	1dbb      	adds	r3, r7, #6
    8eae:	781b      	ldrb	r3, [r3, #0]
    8eb0:	227f      	movs	r2, #127	; 0x7f
    8eb2:	4013      	ands	r3, r2
    8eb4:	b2da      	uxtb	r2, r3
    8eb6:	2318      	movs	r3, #24
    8eb8:	18fb      	adds	r3, r7, r3
    8eba:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
    8ebc:	2318      	movs	r3, #24
    8ebe:	18fb      	adds	r3, r7, r3
    8ec0:	1dfa      	adds	r2, r7, #7
    8ec2:	7812      	ldrb	r2, [r2, #0]
    8ec4:	701a      	strb	r2, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
    8ec6:	2318      	movs	r3, #24
    8ec8:	18fb      	adds	r3, r7, r3
    8eca:	2208      	movs	r2, #8
    8ecc:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
    8ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    8ed0:	2b00      	cmp	r3, #0
    8ed2:	d011      	beq.n	8ef8 <hif_send+0x74>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
    8ed4:	2318      	movs	r3, #24
    8ed6:	18fb      	adds	r3, r7, r3
    8ed8:	885b      	ldrh	r3, [r3, #2]
    8eda:	b29a      	uxth	r2, r3
    8edc:	2338      	movs	r3, #56	; 0x38
    8ede:	18f9      	adds	r1, r7, r3
    8ee0:	2334      	movs	r3, #52	; 0x34
    8ee2:	18fb      	adds	r3, r7, r3
    8ee4:	8809      	ldrh	r1, [r1, #0]
    8ee6:	881b      	ldrh	r3, [r3, #0]
    8ee8:	18cb      	adds	r3, r1, r3
    8eea:	b29b      	uxth	r3, r3
    8eec:	18d3      	adds	r3, r2, r3
    8eee:	b29a      	uxth	r2, r3
    8ef0:	2318      	movs	r3, #24
    8ef2:	18fb      	adds	r3, r7, r3
    8ef4:	805a      	strh	r2, [r3, #2]
    8ef6:	e00a      	b.n	8f0e <hif_send+0x8a>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
    8ef8:	2318      	movs	r3, #24
    8efa:	18fb      	adds	r3, r7, r3
    8efc:	885b      	ldrh	r3, [r3, #2]
    8efe:	b29a      	uxth	r2, r3
    8f00:	1d3b      	adds	r3, r7, #4
    8f02:	881b      	ldrh	r3, [r3, #0]
    8f04:	18d3      	adds	r3, r2, r3
    8f06:	b29a      	uxth	r2, r3
    8f08:	2318      	movs	r3, #24
    8f0a:	18fb      	adds	r3, r7, r3
    8f0c:	805a      	strh	r2, [r3, #2]
	}
	ret = hif_chip_wake();
    8f0e:	231f      	movs	r3, #31
    8f10:	18fc      	adds	r4, r7, r3
    8f12:	4bb0      	ldr	r3, [pc, #704]	; (91d4 <hif_send+0x350>)
    8f14:	4798      	blx	r3
    8f16:	0003      	movs	r3, r0
    8f18:	7023      	strb	r3, [r4, #0]
	if(ret == M2M_SUCCESS)
    8f1a:	231f      	movs	r3, #31
    8f1c:	18fb      	adds	r3, r7, r3
    8f1e:	781b      	ldrb	r3, [r3, #0]
    8f20:	b25b      	sxtb	r3, r3
    8f22:	2b00      	cmp	r3, #0
    8f24:	d000      	beq.n	8f28 <hif_send+0xa4>
    8f26:	e127      	b.n	9178 <hif_send+0x2f4>
	{
		volatile uint32 reg, dma_addr = 0;
    8f28:	2300      	movs	r3, #0
    8f2a:	613b      	str	r3, [r7, #16]
		volatile uint16 cnt = 0;
    8f2c:	230e      	movs	r3, #14
    8f2e:	18fb      	adds	r3, r7, r3
    8f30:	2200      	movs	r2, #0
    8f32:	801a      	strh	r2, [r3, #0]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
    8f34:	2300      	movs	r3, #0
    8f36:	617b      	str	r3, [r7, #20]
		reg |= (uint32)u8Gid;
    8f38:	1dfb      	adds	r3, r7, #7
    8f3a:	781a      	ldrb	r2, [r3, #0]
    8f3c:	697b      	ldr	r3, [r7, #20]
    8f3e:	4313      	orrs	r3, r2
    8f40:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)u8Opcode<<8);
    8f42:	1dbb      	adds	r3, r7, #6
    8f44:	781b      	ldrb	r3, [r3, #0]
    8f46:	021a      	lsls	r2, r3, #8
    8f48:	697b      	ldr	r3, [r7, #20]
    8f4a:	4313      	orrs	r3, r2
    8f4c:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)strHif.u16Length<<16);
    8f4e:	2318      	movs	r3, #24
    8f50:	18fb      	adds	r3, r7, r3
    8f52:	885b      	ldrh	r3, [r3, #2]
    8f54:	b29b      	uxth	r3, r3
    8f56:	041a      	lsls	r2, r3, #16
    8f58:	697b      	ldr	r3, [r7, #20]
    8f5a:	4313      	orrs	r3, r2
    8f5c:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(NMI_STATE_REG,reg);
    8f5e:	697b      	ldr	r3, [r7, #20]
    8f60:	221f      	movs	r2, #31
    8f62:	18bc      	adds	r4, r7, r2
    8f64:	4a9c      	ldr	r2, [pc, #624]	; (91d8 <hif_send+0x354>)
    8f66:	0019      	movs	r1, r3
    8f68:	0010      	movs	r0, r2
    8f6a:	4b9c      	ldr	r3, [pc, #624]	; (91dc <hif_send+0x358>)
    8f6c:	4798      	blx	r3
    8f6e:	0003      	movs	r3, r0
    8f70:	7023      	strb	r3, [r4, #0]
		if(M2M_SUCCESS != ret) goto ERR1;
    8f72:	231f      	movs	r3, #31
    8f74:	18fb      	adds	r3, r7, r3
    8f76:	781b      	ldrb	r3, [r3, #0]
    8f78:	b25b      	sxtb	r3, r3
    8f7a:	2b00      	cmp	r3, #0
    8f7c:	d000      	beq.n	8f80 <hif_send+0xfc>
    8f7e:	e115      	b.n	91ac <hif_send+0x328>

		reg = 0UL;
    8f80:	2300      	movs	r3, #0
    8f82:	617b      	str	r3, [r7, #20]
		reg |= NBIT1;
    8f84:	697b      	ldr	r3, [r7, #20]
    8f86:	2202      	movs	r2, #2
    8f88:	4313      	orrs	r3, r2
    8f8a:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
    8f8c:	697b      	ldr	r3, [r7, #20]
    8f8e:	221f      	movs	r2, #31
    8f90:	18bc      	adds	r4, r7, r2
    8f92:	4a93      	ldr	r2, [pc, #588]	; (91e0 <hif_send+0x35c>)
    8f94:	0019      	movs	r1, r3
    8f96:	0010      	movs	r0, r2
    8f98:	4b90      	ldr	r3, [pc, #576]	; (91dc <hif_send+0x358>)
    8f9a:	4798      	blx	r3
    8f9c:	0003      	movs	r3, r0
    8f9e:	7023      	strb	r3, [r4, #0]
		if(M2M_SUCCESS != ret) goto ERR1;
    8fa0:	231f      	movs	r3, #31
    8fa2:	18fb      	adds	r3, r7, r3
    8fa4:	781b      	ldrb	r3, [r3, #0]
    8fa6:	b25b      	sxtb	r3, r3
    8fa8:	2b00      	cmp	r3, #0
    8faa:	d000      	beq.n	8fae <hif_send+0x12a>
    8fac:	e100      	b.n	91b0 <hif_send+0x32c>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
    8fae:	2300      	movs	r3, #0
    8fb0:	613b      	str	r3, [r7, #16]
		
		for(cnt = 0; cnt < 1000; cnt ++)
    8fb2:	230e      	movs	r3, #14
    8fb4:	18fb      	adds	r3, r7, r3
    8fb6:	2200      	movs	r2, #0
    8fb8:	801a      	strh	r2, [r3, #0]
    8fba:	e04f      	b.n	905c <hif_send+0x1d8>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
    8fbc:	231f      	movs	r3, #31
    8fbe:	18fc      	adds	r4, r7, r3
    8fc0:	2314      	movs	r3, #20
    8fc2:	18fb      	adds	r3, r7, r3
    8fc4:	4a86      	ldr	r2, [pc, #536]	; (91e0 <hif_send+0x35c>)
    8fc6:	0019      	movs	r1, r3
    8fc8:	0010      	movs	r0, r2
    8fca:	4b86      	ldr	r3, [pc, #536]	; (91e4 <hif_send+0x360>)
    8fcc:	4798      	blx	r3
    8fce:	0003      	movs	r3, r0
    8fd0:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS) break;
    8fd2:	231f      	movs	r3, #31
    8fd4:	18fb      	adds	r3, r7, r3
    8fd6:	781b      	ldrb	r3, [r3, #0]
    8fd8:	b25b      	sxtb	r3, r3
    8fda:	2b00      	cmp	r3, #0
    8fdc:	d146      	bne.n	906c <hif_send+0x1e8>
			/*
			 * If it takes too long to get a response, the slow down to 
			 * avoid back-to-back register read operations.
			 */
			if(cnt >= 500) {
    8fde:	230e      	movs	r3, #14
    8fe0:	18fb      	adds	r3, r7, r3
    8fe2:	881b      	ldrh	r3, [r3, #0]
    8fe4:	b29a      	uxth	r2, r3
    8fe6:	23f4      	movs	r3, #244	; 0xf4
    8fe8:	33ff      	adds	r3, #255	; 0xff
    8fea:	429a      	cmp	r2, r3
    8fec:	d915      	bls.n	901a <hif_send+0x196>
				if(cnt < 501) {
    8fee:	230e      	movs	r3, #14
    8ff0:	18fb      	adds	r3, r7, r3
    8ff2:	881b      	ldrh	r3, [r3, #0]
    8ff4:	b29a      	uxth	r2, r3
    8ff6:	23fa      	movs	r3, #250	; 0xfa
    8ff8:	005b      	lsls	r3, r3, #1
    8ffa:	429a      	cmp	r2, r3
    8ffc:	d80a      	bhi.n	9014 <hif_send+0x190>
					M2M_INFO("Slowing down...\n");
    8ffe:	4b7a      	ldr	r3, [pc, #488]	; (91e8 <hif_send+0x364>)
    9000:	0018      	movs	r0, r3
    9002:	4b7a      	ldr	r3, [pc, #488]	; (91ec <hif_send+0x368>)
    9004:	4798      	blx	r3
    9006:	4b7a      	ldr	r3, [pc, #488]	; (91f0 <hif_send+0x36c>)
    9008:	0018      	movs	r0, r3
    900a:	4b7a      	ldr	r3, [pc, #488]	; (91f4 <hif_send+0x370>)
    900c:	4798      	blx	r3
    900e:	200d      	movs	r0, #13
    9010:	4b79      	ldr	r3, [pc, #484]	; (91f8 <hif_send+0x374>)
    9012:	4798      	blx	r3
				}
				nm_bsp_sleep(1);
    9014:	2001      	movs	r0, #1
    9016:	4b79      	ldr	r3, [pc, #484]	; (91fc <hif_send+0x378>)
    9018:	4798      	blx	r3
			}
			if (!(reg & NBIT1))
    901a:	697b      	ldr	r3, [r7, #20]
    901c:	2202      	movs	r2, #2
    901e:	4013      	ands	r3, r2
    9020:	d113      	bne.n	904a <hif_send+0x1c6>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
    9022:	231f      	movs	r3, #31
    9024:	18fc      	adds	r4, r7, r3
    9026:	2310      	movs	r3, #16
    9028:	18fb      	adds	r3, r7, r3
    902a:	4a75      	ldr	r2, [pc, #468]	; (9200 <hif_send+0x37c>)
    902c:	0019      	movs	r1, r3
    902e:	0010      	movs	r0, r2
    9030:	4b6c      	ldr	r3, [pc, #432]	; (91e4 <hif_send+0x360>)
    9032:	4798      	blx	r3
    9034:	0003      	movs	r3, r0
    9036:	7023      	strb	r3, [r4, #0]
				if(ret != M2M_SUCCESS) {
    9038:	231f      	movs	r3, #31
    903a:	18fb      	adds	r3, r7, r3
    903c:	781b      	ldrb	r3, [r3, #0]
    903e:	b25b      	sxtb	r3, r3
    9040:	2b00      	cmp	r3, #0
    9042:	d015      	beq.n	9070 <hif_send+0x1ec>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
    9044:	2300      	movs	r3, #0
    9046:	613b      	str	r3, [r7, #16]
					goto ERR1;
    9048:	e0b9      	b.n	91be <hif_send+0x33a>
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
		
		for(cnt = 0; cnt < 1000; cnt ++)
    904a:	230e      	movs	r3, #14
    904c:	18fb      	adds	r3, r7, r3
    904e:	881b      	ldrh	r3, [r3, #0]
    9050:	b29b      	uxth	r3, r3
    9052:	3301      	adds	r3, #1
    9054:	b29a      	uxth	r2, r3
    9056:	230e      	movs	r3, #14
    9058:	18fb      	adds	r3, r7, r3
    905a:	801a      	strh	r2, [r3, #0]
    905c:	230e      	movs	r3, #14
    905e:	18fb      	adds	r3, r7, r3
    9060:	881b      	ldrh	r3, [r3, #0]
    9062:	b29b      	uxth	r3, r3
    9064:	4a67      	ldr	r2, [pc, #412]	; (9204 <hif_send+0x380>)
    9066:	4293      	cmp	r3, r2
    9068:	d9a8      	bls.n	8fbc <hif_send+0x138>
    906a:	e002      	b.n	9072 <hif_send+0x1ee>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
			if(ret != M2M_SUCCESS) break;
    906c:	46c0      	nop			; (mov r8, r8)
    906e:	e000      	b.n	9072 <hif_send+0x1ee>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
					goto ERR1;
				}
				/*in case of success break */
				break;
    9070:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (dma_addr != 0)
    9072:	693b      	ldr	r3, [r7, #16]
    9074:	2b00      	cmp	r3, #0
    9076:	d100      	bne.n	907a <hif_send+0x1f6>
    9078:	e073      	b.n	9162 <hif_send+0x2de>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
    907a:	693b      	ldr	r3, [r7, #16]
    907c:	60bb      	str	r3, [r7, #8]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
    907e:	2318      	movs	r3, #24
    9080:	18fb      	adds	r3, r7, r3
    9082:	885b      	ldrh	r3, [r3, #2]
    9084:	b29a      	uxth	r2, r3
    9086:	2318      	movs	r3, #24
    9088:	18fb      	adds	r3, r7, r3
    908a:	805a      	strh	r2, [r3, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
    908c:	68bb      	ldr	r3, [r7, #8]
    908e:	221f      	movs	r2, #31
    9090:	18bc      	adds	r4, r7, r2
    9092:	2218      	movs	r2, #24
    9094:	18b9      	adds	r1, r7, r2
    9096:	2208      	movs	r2, #8
    9098:	0018      	movs	r0, r3
    909a:	4b5b      	ldr	r3, [pc, #364]	; (9208 <hif_send+0x384>)
    909c:	4798      	blx	r3
    909e:	0003      	movs	r3, r0
    90a0:	7023      	strb	r3, [r4, #0]
			if(M2M_SUCCESS != ret) goto ERR1;
    90a2:	231f      	movs	r3, #31
    90a4:	18fb      	adds	r3, r7, r3
    90a6:	781b      	ldrb	r3, [r3, #0]
    90a8:	b25b      	sxtb	r3, r3
    90aa:	2b00      	cmp	r3, #0
    90ac:	d000      	beq.n	90b0 <hif_send+0x22c>
    90ae:	e081      	b.n	91b4 <hif_send+0x330>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
    90b0:	68bb      	ldr	r3, [r7, #8]
    90b2:	3308      	adds	r3, #8
    90b4:	60bb      	str	r3, [r7, #8]
			if(pu8CtrlBuf != NULL)
    90b6:	683b      	ldr	r3, [r7, #0]
    90b8:	2b00      	cmp	r3, #0
    90ba:	d015      	beq.n	90e8 <hif_send+0x264>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
    90bc:	68b8      	ldr	r0, [r7, #8]
    90be:	1d3b      	adds	r3, r7, #4
    90c0:	881a      	ldrh	r2, [r3, #0]
    90c2:	231f      	movs	r3, #31
    90c4:	18fc      	adds	r4, r7, r3
    90c6:	683b      	ldr	r3, [r7, #0]
    90c8:	0019      	movs	r1, r3
    90ca:	4b4f      	ldr	r3, [pc, #316]	; (9208 <hif_send+0x384>)
    90cc:	4798      	blx	r3
    90ce:	0003      	movs	r3, r0
    90d0:	7023      	strb	r3, [r4, #0]
				if(M2M_SUCCESS != ret) goto ERR1;
    90d2:	231f      	movs	r3, #31
    90d4:	18fb      	adds	r3, r7, r3
    90d6:	781b      	ldrb	r3, [r3, #0]
    90d8:	b25b      	sxtb	r3, r3
    90da:	2b00      	cmp	r3, #0
    90dc:	d16c      	bne.n	91b8 <hif_send+0x334>
				u32CurrAddr += u16CtrlBufSize;
    90de:	1d3b      	adds	r3, r7, #4
    90e0:	881a      	ldrh	r2, [r3, #0]
    90e2:	68bb      	ldr	r3, [r7, #8]
    90e4:	18d3      	adds	r3, r2, r3
    90e6:	60bb      	str	r3, [r7, #8]
			}
			if(pu8DataBuf != NULL)
    90e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    90ea:	2b00      	cmp	r3, #0
    90ec:	d021      	beq.n	9132 <hif_send+0x2ae>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
    90ee:	2338      	movs	r3, #56	; 0x38
    90f0:	18fb      	adds	r3, r7, r3
    90f2:	881a      	ldrh	r2, [r3, #0]
    90f4:	1d3b      	adds	r3, r7, #4
    90f6:	881b      	ldrh	r3, [r3, #0]
    90f8:	1ad3      	subs	r3, r2, r3
    90fa:	001a      	movs	r2, r3
    90fc:	68bb      	ldr	r3, [r7, #8]
    90fe:	18d3      	adds	r3, r2, r3
    9100:	60bb      	str	r3, [r7, #8]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
    9102:	68b8      	ldr	r0, [r7, #8]
    9104:	2334      	movs	r3, #52	; 0x34
    9106:	18fb      	adds	r3, r7, r3
    9108:	881a      	ldrh	r2, [r3, #0]
    910a:	231f      	movs	r3, #31
    910c:	18fc      	adds	r4, r7, r3
    910e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    9110:	0019      	movs	r1, r3
    9112:	4b3d      	ldr	r3, [pc, #244]	; (9208 <hif_send+0x384>)
    9114:	4798      	blx	r3
    9116:	0003      	movs	r3, r0
    9118:	7023      	strb	r3, [r4, #0]
				if(M2M_SUCCESS != ret) goto ERR1;
    911a:	231f      	movs	r3, #31
    911c:	18fb      	adds	r3, r7, r3
    911e:	781b      	ldrb	r3, [r3, #0]
    9120:	b25b      	sxtb	r3, r3
    9122:	2b00      	cmp	r3, #0
    9124:	d14a      	bne.n	91bc <hif_send+0x338>
				u32CurrAddr += u16DataSize;
    9126:	2334      	movs	r3, #52	; 0x34
    9128:	18fb      	adds	r3, r7, r3
    912a:	881a      	ldrh	r2, [r3, #0]
    912c:	68bb      	ldr	r3, [r7, #8]
    912e:	18d3      	adds	r3, r2, r3
    9130:	60bb      	str	r3, [r7, #8]
			}

			reg = dma_addr << 2;
    9132:	693b      	ldr	r3, [r7, #16]
    9134:	009b      	lsls	r3, r3, #2
    9136:	617b      	str	r3, [r7, #20]
			reg |= NBIT1;
    9138:	697b      	ldr	r3, [r7, #20]
    913a:	2202      	movs	r2, #2
    913c:	4313      	orrs	r3, r2
    913e:	617b      	str	r3, [r7, #20]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
    9140:	697b      	ldr	r3, [r7, #20]
    9142:	221f      	movs	r2, #31
    9144:	18bc      	adds	r4, r7, r2
    9146:	4a31      	ldr	r2, [pc, #196]	; (920c <hif_send+0x388>)
    9148:	0019      	movs	r1, r3
    914a:	0010      	movs	r0, r2
    914c:	4b23      	ldr	r3, [pc, #140]	; (91dc <hif_send+0x358>)
    914e:	4798      	blx	r3
    9150:	0003      	movs	r3, r0
    9152:	7023      	strb	r3, [r4, #0]
			if(M2M_SUCCESS != ret) goto ERR1;
    9154:	231f      	movs	r3, #31
    9156:	18fb      	adds	r3, r7, r3
    9158:	781b      	ldrb	r3, [r3, #0]
    915a:	b25b      	sxtb	r3, r3
    915c:	2b00      	cmp	r3, #0
    915e:	d01a      	beq.n	9196 <hif_send+0x312>
    9160:	e02d      	b.n	91be <hif_send+0x33a>
		}
		else
		{
			ret = hif_chip_sleep();
    9162:	231f      	movs	r3, #31
    9164:	18fc      	adds	r4, r7, r3
    9166:	4b2a      	ldr	r3, [pc, #168]	; (9210 <hif_send+0x38c>)
    9168:	4798      	blx	r3
    916a:	0003      	movs	r3, r0
    916c:	7023      	strb	r3, [r4, #0]
			M2M_DBG("Failed to alloc rx size %d\r",ret);
			ret = M2M_ERR_MEM_ALLOC;
    916e:	231f      	movs	r3, #31
    9170:	18fb      	adds	r3, r7, r3
    9172:	22fd      	movs	r2, #253	; 0xfd
    9174:	701a      	strb	r2, [r3, #0]
			goto ERR2;
    9176:	e024      	b.n	91c2 <hif_send+0x33e>
		}

	}
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
    9178:	23cb      	movs	r3, #203	; 0xcb
    917a:	005a      	lsls	r2, r3, #1
    917c:	4925      	ldr	r1, [pc, #148]	; (9214 <hif_send+0x390>)
    917e:	4b26      	ldr	r3, [pc, #152]	; (9218 <hif_send+0x394>)
    9180:	0018      	movs	r0, r3
    9182:	4b1a      	ldr	r3, [pc, #104]	; (91ec <hif_send+0x368>)
    9184:	4798      	blx	r3
    9186:	4b25      	ldr	r3, [pc, #148]	; (921c <hif_send+0x398>)
    9188:	0018      	movs	r0, r3
    918a:	4b1a      	ldr	r3, [pc, #104]	; (91f4 <hif_send+0x370>)
    918c:	4798      	blx	r3
    918e:	200d      	movs	r0, #13
    9190:	4b19      	ldr	r3, [pc, #100]	; (91f8 <hif_send+0x374>)
    9192:	4798      	blx	r3
		goto ERR2;
    9194:	e015      	b.n	91c2 <hif_send+0x33e>
	}
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
    9196:	231f      	movs	r3, #31
    9198:	18fc      	adds	r4, r7, r3
    919a:	4b1d      	ldr	r3, [pc, #116]	; (9210 <hif_send+0x38c>)
    919c:	4798      	blx	r3
    919e:	0003      	movs	r3, r0
    91a0:	7023      	strb	r3, [r4, #0]
	return ret;
    91a2:	231f      	movs	r3, #31
    91a4:	18fb      	adds	r3, r7, r3
    91a6:	781b      	ldrb	r3, [r3, #0]
    91a8:	b25b      	sxtb	r3, r3
    91aa:	e00e      	b.n	91ca <hif_send+0x346>
		reg = 0UL;
		reg |= (uint32)u8Gid;
		reg |= ((uint32)u8Opcode<<8);
		reg |= ((uint32)strHif.u16Length<<16);
		ret = nm_write_reg(NMI_STATE_REG,reg);
		if(M2M_SUCCESS != ret) goto ERR1;
    91ac:	46c0      	nop			; (mov r8, r8)
    91ae:	e006      	b.n	91be <hif_send+0x33a>

		reg = 0UL;
		reg |= NBIT1;
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
    91b0:	46c0      	nop			; (mov r8, r8)
    91b2:	e004      	b.n	91be <hif_send+0x33a>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
			if(M2M_SUCCESS != ret) goto ERR1;
    91b4:	46c0      	nop			; (mov r8, r8)
    91b6:	e002      	b.n	91be <hif_send+0x33a>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
			if(pu8CtrlBuf != NULL)
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
				if(M2M_SUCCESS != ret) goto ERR1;
    91b8:	46c0      	nop			; (mov r8, r8)
    91ba:	e000      	b.n	91be <hif_send+0x33a>
			}
			if(pu8DataBuf != NULL)
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
				if(M2M_SUCCESS != ret) goto ERR1;
    91bc:	46c0      	nop			; (mov r8, r8)
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
	return ret;
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
    91be:	4b18      	ldr	r3, [pc, #96]	; (9220 <hif_send+0x39c>)
    91c0:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
    91c2:	231f      	movs	r3, #31
    91c4:	18fb      	adds	r3, r7, r3
    91c6:	781b      	ldrb	r3, [r3, #0]
    91c8:	b25b      	sxtb	r3, r3
}
    91ca:	0018      	movs	r0, r3
    91cc:	46bd      	mov	sp, r7
    91ce:	b009      	add	sp, #36	; 0x24
    91d0:	bd90      	pop	{r4, r7, pc}
    91d2:	46c0      	nop			; (mov r8, r8)
    91d4:	00008d4d 	.word	0x00008d4d
    91d8:	0000108c 	.word	0x0000108c
    91dc:	0000ac8d 	.word	0x0000ac8d
    91e0:	00001078 	.word	0x00001078
    91e4:	0000ac69 	.word	0x0000ac69
    91e8:	00018108 	.word	0x00018108
    91ec:	00016b7d 	.word	0x00016b7d
    91f0:	00018114 	.word	0x00018114
    91f4:	00016c9d 	.word	0x00016c9d
    91f8:	00016bb1 	.word	0x00016bb1
    91fc:	00008335 	.word	0x00008335
    9200:	00150400 	.word	0x00150400
    9204:	000003e7 	.word	0x000003e7
    9208:	0000add5 	.word	0x0000add5
    920c:	0000106c 	.word	0x0000106c
    9210:	00008de5 	.word	0x00008de5
    9214:	0001841c 	.word	0x0001841c
    9218:	00018124 	.word	0x00018124
    921c:	00018138 	.word	0x00018138
    9220:	00008dbd 	.word	0x00008dbd

00009224 <hif_isr>:
*	@date	15 July 2012
*	@return	1 in case of interrupt received else 0 will be returned
*	@version	1.0
*/
static sint8 hif_isr(void)
{
    9224:	b590      	push	{r4, r7, lr}
    9226:	b087      	sub	sp, #28
    9228:	af02      	add	r7, sp, #8
	sint8 ret = M2M_SUCCESS;
    922a:	230f      	movs	r3, #15
    922c:	18fb      	adds	r3, r7, r3
    922e:	2200      	movs	r2, #0
    9230:	701a      	strb	r2, [r3, #0]
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
    9232:	230f      	movs	r3, #15
    9234:	18fc      	adds	r4, r7, r3
    9236:	2308      	movs	r3, #8
    9238:	18fb      	adds	r3, r7, r3
    923a:	4ad6      	ldr	r2, [pc, #856]	; (9594 <hif_isr+0x370>)
    923c:	0019      	movs	r1, r3
    923e:	0010      	movs	r0, r2
    9240:	4bd5      	ldr	r3, [pc, #852]	; (9598 <hif_isr+0x374>)
    9242:	4798      	blx	r3
    9244:	0003      	movs	r3, r0
    9246:	7023      	strb	r3, [r4, #0]
	if(M2M_SUCCESS == ret)
    9248:	230f      	movs	r3, #15
    924a:	18fb      	adds	r3, r7, r3
    924c:	781b      	ldrb	r3, [r3, #0]
    924e:	b25b      	sxtb	r3, r3
    9250:	2b00      	cmp	r3, #0
    9252:	d000      	beq.n	9256 <hif_isr+0x32>
    9254:	e217      	b.n	9686 <hif_isr+0x462>
	{
		if(reg & 0x1)	/* New interrupt has been received */
    9256:	68bb      	ldr	r3, [r7, #8]
    9258:	2201      	movs	r2, #1
    925a:	4013      	ands	r3, r2
    925c:	d100      	bne.n	9260 <hif_isr+0x3c>
    925e:	e1fd      	b.n	965c <hif_isr+0x438>
		{
			uint16 size;

			nm_bsp_interrupt_ctrl(0);
    9260:	2000      	movs	r0, #0
    9262:	4bce      	ldr	r3, [pc, #824]	; (959c <hif_isr+0x378>)
    9264:	4798      	blx	r3
			/*Clearing RX interrupt*/
			reg &= ~NBIT0;
    9266:	68bb      	ldr	r3, [r7, #8]
    9268:	2201      	movs	r2, #1
    926a:	4393      	bics	r3, r2
    926c:	60bb      	str	r3, [r7, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    926e:	68bb      	ldr	r3, [r7, #8]
    9270:	220f      	movs	r2, #15
    9272:	18bc      	adds	r4, r7, r2
    9274:	4ac7      	ldr	r2, [pc, #796]	; (9594 <hif_isr+0x370>)
    9276:	0019      	movs	r1, r3
    9278:	0010      	movs	r0, r2
    927a:	4bc9      	ldr	r3, [pc, #804]	; (95a0 <hif_isr+0x37c>)
    927c:	4798      	blx	r3
    927e:	0003      	movs	r3, r0
    9280:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    9282:	230f      	movs	r3, #15
    9284:	18fb      	adds	r3, r7, r3
    9286:	781b      	ldrb	r3, [r3, #0]
    9288:	b25b      	sxtb	r3, r3
    928a:	2b00      	cmp	r3, #0
    928c:	d000      	beq.n	9290 <hif_isr+0x6c>
    928e:	e208      	b.n	96a2 <hif_isr+0x47e>
			gstrHifCxt.u8HifRXDone = 1;
    9290:	4bc4      	ldr	r3, [pc, #784]	; (95a4 <hif_isr+0x380>)
    9292:	2201      	movs	r2, #1
    9294:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
    9296:	68bb      	ldr	r3, [r7, #8]
    9298:	089b      	lsrs	r3, r3, #2
    929a:	b29a      	uxth	r2, r3
    929c:	230c      	movs	r3, #12
    929e:	18fb      	adds	r3, r7, r3
    92a0:	0512      	lsls	r2, r2, #20
    92a2:	0d12      	lsrs	r2, r2, #20
    92a4:	801a      	strh	r2, [r3, #0]
			if (size > 0) {
    92a6:	230c      	movs	r3, #12
    92a8:	18fb      	adds	r3, r7, r3
    92aa:	881b      	ldrh	r3, [r3, #0]
    92ac:	2b00      	cmp	r3, #0
    92ae:	d100      	bne.n	92b2 <hif_isr+0x8e>
    92b0:	e1c1      	b.n	9636 <hif_isr+0x412>
				uint32 address = 0;
    92b2:	2300      	movs	r3, #0
    92b4:	603b      	str	r3, [r7, #0]
				/**
				start bus transfer
				**/
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
    92b6:	230f      	movs	r3, #15
    92b8:	18fc      	adds	r4, r7, r3
    92ba:	003b      	movs	r3, r7
    92bc:	4aba      	ldr	r2, [pc, #744]	; (95a8 <hif_isr+0x384>)
    92be:	0019      	movs	r1, r3
    92c0:	0010      	movs	r0, r2
    92c2:	4bb5      	ldr	r3, [pc, #724]	; (9598 <hif_isr+0x374>)
    92c4:	4798      	blx	r3
    92c6:	0003      	movs	r3, r0
    92c8:	7023      	strb	r3, [r4, #0]
				if(M2M_SUCCESS != ret)
    92ca:	230f      	movs	r3, #15
    92cc:	18fb      	adds	r3, r7, r3
    92ce:	781b      	ldrb	r3, [r3, #0]
    92d0:	b25b      	sxtb	r3, r3
    92d2:	2b00      	cmp	r3, #0
    92d4:	d012      	beq.n	92fc <hif_isr+0xd8>
				{
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
    92d6:	23c8      	movs	r3, #200	; 0xc8
    92d8:	33ff      	adds	r3, #255	; 0xff
    92da:	001a      	movs	r2, r3
    92dc:	49b3      	ldr	r1, [pc, #716]	; (95ac <hif_isr+0x388>)
    92de:	4bb4      	ldr	r3, [pc, #720]	; (95b0 <hif_isr+0x38c>)
    92e0:	0018      	movs	r0, r3
    92e2:	4bb4      	ldr	r3, [pc, #720]	; (95b4 <hif_isr+0x390>)
    92e4:	4798      	blx	r3
    92e6:	4bb4      	ldr	r3, [pc, #720]	; (95b8 <hif_isr+0x394>)
    92e8:	0018      	movs	r0, r3
    92ea:	4bb4      	ldr	r3, [pc, #720]	; (95bc <hif_isr+0x398>)
    92ec:	4798      	blx	r3
    92ee:	200d      	movs	r0, #13
    92f0:	4bb3      	ldr	r3, [pc, #716]	; (95c0 <hif_isr+0x39c>)
    92f2:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
    92f4:	2001      	movs	r0, #1
    92f6:	4ba9      	ldr	r3, [pc, #676]	; (959c <hif_isr+0x378>)
    92f8:	4798      	blx	r3
					goto ERR1;
    92fa:	e1d3      	b.n	96a4 <hif_isr+0x480>
				}
				gstrHifCxt.u32RxAddr = address;
    92fc:	683a      	ldr	r2, [r7, #0]
    92fe:	4ba9      	ldr	r3, [pc, #676]	; (95a4 <hif_isr+0x380>)
    9300:	605a      	str	r2, [r3, #4]
				gstrHifCxt.u32RxSize = size;
    9302:	230c      	movs	r3, #12
    9304:	18fb      	adds	r3, r7, r3
    9306:	881a      	ldrh	r2, [r3, #0]
    9308:	4ba6      	ldr	r3, [pc, #664]	; (95a4 <hif_isr+0x380>)
    930a:	609a      	str	r2, [r3, #8]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
    930c:	683b      	ldr	r3, [r7, #0]
    930e:	220f      	movs	r2, #15
    9310:	18bc      	adds	r4, r7, r2
    9312:	1d39      	adds	r1, r7, #4
    9314:	2204      	movs	r2, #4
    9316:	0018      	movs	r0, r3
    9318:	4baa      	ldr	r3, [pc, #680]	; (95c4 <hif_isr+0x3a0>)
    931a:	4798      	blx	r3
    931c:	0003      	movs	r3, r0
    931e:	7023      	strb	r3, [r4, #0]
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
    9320:	1d3b      	adds	r3, r7, #4
    9322:	885b      	ldrh	r3, [r3, #2]
    9324:	b29a      	uxth	r2, r3
    9326:	1d3b      	adds	r3, r7, #4
    9328:	805a      	strh	r2, [r3, #2]
				if(M2M_SUCCESS != ret)
    932a:	230f      	movs	r3, #15
    932c:	18fb      	adds	r3, r7, r3
    932e:	781b      	ldrb	r3, [r3, #0]
    9330:	b25b      	sxtb	r3, r3
    9332:	2b00      	cmp	r3, #0
    9334:	d012      	beq.n	935c <hif_isr+0x138>
				{
					M2M_ERR("(hif) address bus fail\n");
    9336:	23d2      	movs	r3, #210	; 0xd2
    9338:	33ff      	adds	r3, #255	; 0xff
    933a:	001a      	movs	r2, r3
    933c:	499b      	ldr	r1, [pc, #620]	; (95ac <hif_isr+0x388>)
    933e:	4b9c      	ldr	r3, [pc, #624]	; (95b0 <hif_isr+0x38c>)
    9340:	0018      	movs	r0, r3
    9342:	4b9c      	ldr	r3, [pc, #624]	; (95b4 <hif_isr+0x390>)
    9344:	4798      	blx	r3
    9346:	4ba0      	ldr	r3, [pc, #640]	; (95c8 <hif_isr+0x3a4>)
    9348:	0018      	movs	r0, r3
    934a:	4b9c      	ldr	r3, [pc, #624]	; (95bc <hif_isr+0x398>)
    934c:	4798      	blx	r3
    934e:	200d      	movs	r0, #13
    9350:	4b9b      	ldr	r3, [pc, #620]	; (95c0 <hif_isr+0x39c>)
    9352:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
    9354:	2001      	movs	r0, #1
    9356:	4b91      	ldr	r3, [pc, #580]	; (959c <hif_isr+0x378>)
    9358:	4798      	blx	r3
					goto ERR1;
    935a:	e1a3      	b.n	96a4 <hif_isr+0x480>
				}
				if(strHif.u16Length != size)
    935c:	1d3b      	adds	r3, r7, #4
    935e:	885b      	ldrh	r3, [r3, #2]
    9360:	b29b      	uxth	r3, r3
    9362:	220c      	movs	r2, #12
    9364:	18ba      	adds	r2, r7, r2
    9366:	8812      	ldrh	r2, [r2, #0]
    9368:	429a      	cmp	r2, r3
    936a:	d02d      	beq.n	93c8 <hif_isr+0x1a4>
				{
					if((size - strHif.u16Length) > 4)
    936c:	230c      	movs	r3, #12
    936e:	18fb      	adds	r3, r7, r3
    9370:	881b      	ldrh	r3, [r3, #0]
    9372:	1d3a      	adds	r2, r7, #4
    9374:	8852      	ldrh	r2, [r2, #2]
    9376:	b292      	uxth	r2, r2
    9378:	1a9b      	subs	r3, r3, r2
    937a:	2b04      	cmp	r3, #4
    937c:	dd24      	ble.n	93c8 <hif_isr+0x1a4>
					{
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
    937e:	23ed      	movs	r3, #237	; 0xed
    9380:	005a      	lsls	r2, r3, #1
    9382:	498a      	ldr	r1, [pc, #552]	; (95ac <hif_isr+0x388>)
    9384:	4b8a      	ldr	r3, [pc, #552]	; (95b0 <hif_isr+0x38c>)
    9386:	0018      	movs	r0, r3
    9388:	4b8a      	ldr	r3, [pc, #552]	; (95b4 <hif_isr+0x390>)
    938a:	4798      	blx	r3
    938c:	230c      	movs	r3, #12
    938e:	18fb      	adds	r3, r7, r3
    9390:	8819      	ldrh	r1, [r3, #0]
    9392:	1d3b      	adds	r3, r7, #4
    9394:	885b      	ldrh	r3, [r3, #2]
    9396:	b29b      	uxth	r3, r3
    9398:	001a      	movs	r2, r3
    939a:	1d3b      	adds	r3, r7, #4
    939c:	781b      	ldrb	r3, [r3, #0]
    939e:	b2db      	uxtb	r3, r3
    93a0:	001c      	movs	r4, r3
    93a2:	1d3b      	adds	r3, r7, #4
    93a4:	785b      	ldrb	r3, [r3, #1]
    93a6:	b2db      	uxtb	r3, r3
    93a8:	4888      	ldr	r0, [pc, #544]	; (95cc <hif_isr+0x3a8>)
    93aa:	9300      	str	r3, [sp, #0]
    93ac:	0023      	movs	r3, r4
    93ae:	4c81      	ldr	r4, [pc, #516]	; (95b4 <hif_isr+0x390>)
    93b0:	47a0      	blx	r4
    93b2:	200d      	movs	r0, #13
    93b4:	4b82      	ldr	r3, [pc, #520]	; (95c0 <hif_isr+0x39c>)
    93b6:	4798      	blx	r3
							size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
						nm_bsp_interrupt_ctrl(1);
    93b8:	2001      	movs	r0, #1
    93ba:	4b78      	ldr	r3, [pc, #480]	; (959c <hif_isr+0x378>)
    93bc:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
    93be:	230f      	movs	r3, #15
    93c0:	18fb      	adds	r3, r7, r3
    93c2:	22fa      	movs	r2, #250	; 0xfa
    93c4:	701a      	strb	r2, [r3, #0]
						goto ERR1;
    93c6:	e16d      	b.n	96a4 <hif_isr+0x480>
					}
				}

				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
    93c8:	1d3b      	adds	r3, r7, #4
    93ca:	781b      	ldrb	r3, [r3, #0]
    93cc:	b2db      	uxtb	r3, r3
    93ce:	2b01      	cmp	r3, #1
    93d0:	d120      	bne.n	9414 <hif_isr+0x1f0>
				{
					if(gstrHifCxt.pfWifiCb)
    93d2:	4b74      	ldr	r3, [pc, #464]	; (95a4 <hif_isr+0x380>)
    93d4:	68db      	ldr	r3, [r3, #12]
    93d6:	2b00      	cmp	r3, #0
    93d8:	d00d      	beq.n	93f6 <hif_isr+0x1d2>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    93da:	4b72      	ldr	r3, [pc, #456]	; (95a4 <hif_isr+0x380>)
    93dc:	68db      	ldr	r3, [r3, #12]
    93de:	1d3a      	adds	r2, r7, #4
    93e0:	7852      	ldrb	r2, [r2, #1]
    93e2:	b2d0      	uxtb	r0, r2
    93e4:	1d3a      	adds	r2, r7, #4
    93e6:	8852      	ldrh	r2, [r2, #2]
    93e8:	b292      	uxth	r2, r2
    93ea:	3a08      	subs	r2, #8
    93ec:	b291      	uxth	r1, r2
    93ee:	683a      	ldr	r2, [r7, #0]
    93f0:	3208      	adds	r2, #8
    93f2:	4798      	blx	r3
    93f4:	e0fe      	b.n	95f4 <hif_isr+0x3d0>
					else
						M2M_ERR("WIFI callback is not registered\n");
    93f6:	23f3      	movs	r3, #243	; 0xf3
    93f8:	005a      	lsls	r2, r3, #1
    93fa:	496c      	ldr	r1, [pc, #432]	; (95ac <hif_isr+0x388>)
    93fc:	4b6c      	ldr	r3, [pc, #432]	; (95b0 <hif_isr+0x38c>)
    93fe:	0018      	movs	r0, r3
    9400:	4b6c      	ldr	r3, [pc, #432]	; (95b4 <hif_isr+0x390>)
    9402:	4798      	blx	r3
    9404:	4b72      	ldr	r3, [pc, #456]	; (95d0 <hif_isr+0x3ac>)
    9406:	0018      	movs	r0, r3
    9408:	4b6c      	ldr	r3, [pc, #432]	; (95bc <hif_isr+0x398>)
    940a:	4798      	blx	r3
    940c:	200d      	movs	r0, #13
    940e:	4b6c      	ldr	r3, [pc, #432]	; (95c0 <hif_isr+0x39c>)
    9410:	4798      	blx	r3
    9412:	e0ef      	b.n	95f4 <hif_isr+0x3d0>

				}
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
    9414:	1d3b      	adds	r3, r7, #4
    9416:	781b      	ldrb	r3, [r3, #0]
    9418:	b2db      	uxtb	r3, r3
    941a:	2b02      	cmp	r3, #2
    941c:	d120      	bne.n	9460 <hif_isr+0x23c>
				{
					if(gstrHifCxt.pfIpCb)
    941e:	4b61      	ldr	r3, [pc, #388]	; (95a4 <hif_isr+0x380>)
    9420:	691b      	ldr	r3, [r3, #16]
    9422:	2b00      	cmp	r3, #0
    9424:	d00d      	beq.n	9442 <hif_isr+0x21e>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    9426:	4b5f      	ldr	r3, [pc, #380]	; (95a4 <hif_isr+0x380>)
    9428:	691b      	ldr	r3, [r3, #16]
    942a:	1d3a      	adds	r2, r7, #4
    942c:	7852      	ldrb	r2, [r2, #1]
    942e:	b2d0      	uxtb	r0, r2
    9430:	1d3a      	adds	r2, r7, #4
    9432:	8852      	ldrh	r2, [r2, #2]
    9434:	b292      	uxth	r2, r2
    9436:	3a08      	subs	r2, #8
    9438:	b291      	uxth	r1, r2
    943a:	683a      	ldr	r2, [r7, #0]
    943c:	3208      	adds	r2, #8
    943e:	4798      	blx	r3
    9440:	e0d8      	b.n	95f4 <hif_isr+0x3d0>
					else
						M2M_ERR("Scoket callback is not registered\n");
    9442:	23f7      	movs	r3, #247	; 0xf7
    9444:	005a      	lsls	r2, r3, #1
    9446:	4959      	ldr	r1, [pc, #356]	; (95ac <hif_isr+0x388>)
    9448:	4b59      	ldr	r3, [pc, #356]	; (95b0 <hif_isr+0x38c>)
    944a:	0018      	movs	r0, r3
    944c:	4b59      	ldr	r3, [pc, #356]	; (95b4 <hif_isr+0x390>)
    944e:	4798      	blx	r3
    9450:	4b60      	ldr	r3, [pc, #384]	; (95d4 <hif_isr+0x3b0>)
    9452:	0018      	movs	r0, r3
    9454:	4b59      	ldr	r3, [pc, #356]	; (95bc <hif_isr+0x398>)
    9456:	4798      	blx	r3
    9458:	200d      	movs	r0, #13
    945a:	4b59      	ldr	r3, [pc, #356]	; (95c0 <hif_isr+0x39c>)
    945c:	4798      	blx	r3
    945e:	e0c9      	b.n	95f4 <hif_isr+0x3d0>

				}
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
    9460:	1d3b      	adds	r3, r7, #4
    9462:	781b      	ldrb	r3, [r3, #0]
    9464:	b2db      	uxtb	r3, r3
    9466:	2b04      	cmp	r3, #4
    9468:	d120      	bne.n	94ac <hif_isr+0x288>
				{
					if(gstrHifCxt.pfOtaCb)
    946a:	4b4e      	ldr	r3, [pc, #312]	; (95a4 <hif_isr+0x380>)
    946c:	695b      	ldr	r3, [r3, #20]
    946e:	2b00      	cmp	r3, #0
    9470:	d00d      	beq.n	948e <hif_isr+0x26a>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    9472:	4b4c      	ldr	r3, [pc, #304]	; (95a4 <hif_isr+0x380>)
    9474:	695b      	ldr	r3, [r3, #20]
    9476:	1d3a      	adds	r2, r7, #4
    9478:	7852      	ldrb	r2, [r2, #1]
    947a:	b2d0      	uxtb	r0, r2
    947c:	1d3a      	adds	r2, r7, #4
    947e:	8852      	ldrh	r2, [r2, #2]
    9480:	b292      	uxth	r2, r2
    9482:	3a08      	subs	r2, #8
    9484:	b291      	uxth	r1, r2
    9486:	683a      	ldr	r2, [r7, #0]
    9488:	3208      	adds	r2, #8
    948a:	4798      	blx	r3
    948c:	e0b2      	b.n	95f4 <hif_isr+0x3d0>
					else
						M2M_ERR("Ota callback is not registered\n");
    948e:	23fb      	movs	r3, #251	; 0xfb
    9490:	005a      	lsls	r2, r3, #1
    9492:	4946      	ldr	r1, [pc, #280]	; (95ac <hif_isr+0x388>)
    9494:	4b46      	ldr	r3, [pc, #280]	; (95b0 <hif_isr+0x38c>)
    9496:	0018      	movs	r0, r3
    9498:	4b46      	ldr	r3, [pc, #280]	; (95b4 <hif_isr+0x390>)
    949a:	4798      	blx	r3
    949c:	4b4e      	ldr	r3, [pc, #312]	; (95d8 <hif_isr+0x3b4>)
    949e:	0018      	movs	r0, r3
    94a0:	4b46      	ldr	r3, [pc, #280]	; (95bc <hif_isr+0x398>)
    94a2:	4798      	blx	r3
    94a4:	200d      	movs	r0, #13
    94a6:	4b46      	ldr	r3, [pc, #280]	; (95c0 <hif_isr+0x39c>)
    94a8:	4798      	blx	r3
    94aa:	e0a3      	b.n	95f4 <hif_isr+0x3d0>

				}
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
    94ac:	1d3b      	adds	r3, r7, #4
    94ae:	781b      	ldrb	r3, [r3, #0]
    94b0:	b2db      	uxtb	r3, r3
    94b2:	2b06      	cmp	r3, #6
    94b4:	d11f      	bne.n	94f6 <hif_isr+0x2d2>
				{
					if(gstrHifCxt.pfCryptoCb)
    94b6:	4b3b      	ldr	r3, [pc, #236]	; (95a4 <hif_isr+0x380>)
    94b8:	6a1b      	ldr	r3, [r3, #32]
    94ba:	2b00      	cmp	r3, #0
    94bc:	d00d      	beq.n	94da <hif_isr+0x2b6>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    94be:	4b39      	ldr	r3, [pc, #228]	; (95a4 <hif_isr+0x380>)
    94c0:	6a1b      	ldr	r3, [r3, #32]
    94c2:	1d3a      	adds	r2, r7, #4
    94c4:	7852      	ldrb	r2, [r2, #1]
    94c6:	b2d0      	uxtb	r0, r2
    94c8:	1d3a      	adds	r2, r7, #4
    94ca:	8852      	ldrh	r2, [r2, #2]
    94cc:	b292      	uxth	r2, r2
    94ce:	3a08      	subs	r2, #8
    94d0:	b291      	uxth	r1, r2
    94d2:	683a      	ldr	r2, [r7, #0]
    94d4:	3208      	adds	r2, #8
    94d6:	4798      	blx	r3
    94d8:	e08c      	b.n	95f4 <hif_isr+0x3d0>

					else
						M2M_ERR("Crypto callback is not registered\n");
    94da:	4a40      	ldr	r2, [pc, #256]	; (95dc <hif_isr+0x3b8>)
    94dc:	4933      	ldr	r1, [pc, #204]	; (95ac <hif_isr+0x388>)
    94de:	4b34      	ldr	r3, [pc, #208]	; (95b0 <hif_isr+0x38c>)
    94e0:	0018      	movs	r0, r3
    94e2:	4b34      	ldr	r3, [pc, #208]	; (95b4 <hif_isr+0x390>)
    94e4:	4798      	blx	r3
    94e6:	4b3e      	ldr	r3, [pc, #248]	; (95e0 <hif_isr+0x3bc>)
    94e8:	0018      	movs	r0, r3
    94ea:	4b34      	ldr	r3, [pc, #208]	; (95bc <hif_isr+0x398>)
    94ec:	4798      	blx	r3
    94ee:	200d      	movs	r0, #13
    94f0:	4b33      	ldr	r3, [pc, #204]	; (95c0 <hif_isr+0x39c>)
    94f2:	4798      	blx	r3
    94f4:	e07e      	b.n	95f4 <hif_isr+0x3d0>
				}
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
    94f6:	1d3b      	adds	r3, r7, #4
    94f8:	781b      	ldrb	r3, [r3, #0]
    94fa:	b2db      	uxtb	r3, r3
    94fc:	2b07      	cmp	r3, #7
    94fe:	d11f      	bne.n	9540 <hif_isr+0x31c>
				{
					if(gstrHifCxt.pfSigmaCb)
    9500:	4b28      	ldr	r3, [pc, #160]	; (95a4 <hif_isr+0x380>)
    9502:	699b      	ldr	r3, [r3, #24]
    9504:	2b00      	cmp	r3, #0
    9506:	d00d      	beq.n	9524 <hif_isr+0x300>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    9508:	4b26      	ldr	r3, [pc, #152]	; (95a4 <hif_isr+0x380>)
    950a:	699b      	ldr	r3, [r3, #24]
    950c:	1d3a      	adds	r2, r7, #4
    950e:	7852      	ldrb	r2, [r2, #1]
    9510:	b2d0      	uxtb	r0, r2
    9512:	1d3a      	adds	r2, r7, #4
    9514:	8852      	ldrh	r2, [r2, #2]
    9516:	b292      	uxth	r2, r2
    9518:	3a08      	subs	r2, #8
    951a:	b291      	uxth	r1, r2
    951c:	683a      	ldr	r2, [r7, #0]
    951e:	3208      	adds	r2, #8
    9520:	4798      	blx	r3
    9522:	e067      	b.n	95f4 <hif_isr+0x3d0>
					else
						M2M_ERR("Sigma callback is not registered\n");
    9524:	4a2f      	ldr	r2, [pc, #188]	; (95e4 <hif_isr+0x3c0>)
    9526:	4921      	ldr	r1, [pc, #132]	; (95ac <hif_isr+0x388>)
    9528:	4b21      	ldr	r3, [pc, #132]	; (95b0 <hif_isr+0x38c>)
    952a:	0018      	movs	r0, r3
    952c:	4b21      	ldr	r3, [pc, #132]	; (95b4 <hif_isr+0x390>)
    952e:	4798      	blx	r3
    9530:	4b2d      	ldr	r3, [pc, #180]	; (95e8 <hif_isr+0x3c4>)
    9532:	0018      	movs	r0, r3
    9534:	4b21      	ldr	r3, [pc, #132]	; (95bc <hif_isr+0x398>)
    9536:	4798      	blx	r3
    9538:	200d      	movs	r0, #13
    953a:	4b21      	ldr	r3, [pc, #132]	; (95c0 <hif_isr+0x39c>)
    953c:	4798      	blx	r3
    953e:	e059      	b.n	95f4 <hif_isr+0x3d0>
				}
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
    9540:	1d3b      	adds	r3, r7, #4
    9542:	781b      	ldrb	r3, [r3, #0]
    9544:	b2db      	uxtb	r3, r3
    9546:	2b05      	cmp	r3, #5
    9548:	d111      	bne.n	956e <hif_isr+0x34a>
				{
				    if(gstrHifCxt.pfSslCb)
    954a:	4b16      	ldr	r3, [pc, #88]	; (95a4 <hif_isr+0x380>)
    954c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    954e:	2b00      	cmp	r3, #0
    9550:	d050      	beq.n	95f4 <hif_isr+0x3d0>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    9552:	4b14      	ldr	r3, [pc, #80]	; (95a4 <hif_isr+0x380>)
    9554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    9556:	1d3a      	adds	r2, r7, #4
    9558:	7852      	ldrb	r2, [r2, #1]
    955a:	b2d0      	uxtb	r0, r2
    955c:	1d3a      	adds	r2, r7, #4
    955e:	8852      	ldrh	r2, [r2, #2]
    9560:	b292      	uxth	r2, r2
    9562:	3a08      	subs	r2, #8
    9564:	b291      	uxth	r1, r2
    9566:	683a      	ldr	r2, [r7, #0]
    9568:	3208      	adds	r2, #8
    956a:	4798      	blx	r3
    956c:	e042      	b.n	95f4 <hif_isr+0x3d0>
				}
				else
				{
					M2M_ERR("(hif) invalid group ID\n");
    956e:	4a1f      	ldr	r2, [pc, #124]	; (95ec <hif_isr+0x3c8>)
    9570:	490e      	ldr	r1, [pc, #56]	; (95ac <hif_isr+0x388>)
    9572:	4b0f      	ldr	r3, [pc, #60]	; (95b0 <hif_isr+0x38c>)
    9574:	0018      	movs	r0, r3
    9576:	4b0f      	ldr	r3, [pc, #60]	; (95b4 <hif_isr+0x390>)
    9578:	4798      	blx	r3
    957a:	4b1d      	ldr	r3, [pc, #116]	; (95f0 <hif_isr+0x3cc>)
    957c:	0018      	movs	r0, r3
    957e:	4b0f      	ldr	r3, [pc, #60]	; (95bc <hif_isr+0x398>)
    9580:	4798      	blx	r3
    9582:	200d      	movs	r0, #13
    9584:	4b0e      	ldr	r3, [pc, #56]	; (95c0 <hif_isr+0x39c>)
    9586:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
    9588:	230f      	movs	r3, #15
    958a:	18fb      	adds	r3, r7, r3
    958c:	22fa      	movs	r2, #250	; 0xfa
    958e:	701a      	strb	r2, [r3, #0]
					goto ERR1;
    9590:	e088      	b.n	96a4 <hif_isr+0x480>
    9592:	46c0      	nop			; (mov r8, r8)
    9594:	00001070 	.word	0x00001070
    9598:	0000ac69 	.word	0x0000ac69
    959c:	000083d5 	.word	0x000083d5
    95a0:	0000ac8d 	.word	0x0000ac8d
    95a4:	20000278 	.word	0x20000278
    95a8:	00001084 	.word	0x00001084
    95ac:	00018428 	.word	0x00018428
    95b0:	00018124 	.word	0x00018124
    95b4:	00016b7d 	.word	0x00016b7d
    95b8:	00018154 	.word	0x00018154
    95bc:	00016c9d 	.word	0x00016c9d
    95c0:	00016bb1 	.word	0x00016bb1
    95c4:	0000acdd 	.word	0x0000acdd
    95c8:	00018178 	.word	0x00018178
    95cc:	00018190 	.word	0x00018190
    95d0:	000181d0 	.word	0x000181d0
    95d4:	000181f0 	.word	0x000181f0
    95d8:	00018214 	.word	0x00018214
    95dc:	000001ff 	.word	0x000001ff
    95e0:	00018234 	.word	0x00018234
    95e4:	00000206 	.word	0x00000206
    95e8:	00018258 	.word	0x00018258
    95ec:	0000020f 	.word	0x0000020f
    95f0:	0001827c 	.word	0x0001827c
				}
				if(gstrHifCxt.u8HifRXDone)
    95f4:	4b2f      	ldr	r3, [pc, #188]	; (96b4 <hif_isr+0x490>)
    95f6:	789b      	ldrb	r3, [r3, #2]
    95f8:	b2db      	uxtb	r3, r3
    95fa:	2b00      	cmp	r3, #0
    95fc:	d052      	beq.n	96a4 <hif_isr+0x480>
				{
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
    95fe:	4a2e      	ldr	r2, [pc, #184]	; (96b8 <hif_isr+0x494>)
    9600:	492e      	ldr	r1, [pc, #184]	; (96bc <hif_isr+0x498>)
    9602:	4b2f      	ldr	r3, [pc, #188]	; (96c0 <hif_isr+0x49c>)
    9604:	0018      	movs	r0, r3
    9606:	4b2f      	ldr	r3, [pc, #188]	; (96c4 <hif_isr+0x4a0>)
    9608:	4798      	blx	r3
    960a:	1d3b      	adds	r3, r7, #4
    960c:	781b      	ldrb	r3, [r3, #0]
    960e:	b2db      	uxtb	r3, r3
    9610:	0019      	movs	r1, r3
    9612:	1d3b      	adds	r3, r7, #4
    9614:	785b      	ldrb	r3, [r3, #1]
    9616:	b2db      	uxtb	r3, r3
    9618:	001a      	movs	r2, r3
    961a:	4b2b      	ldr	r3, [pc, #172]	; (96c8 <hif_isr+0x4a4>)
    961c:	0018      	movs	r0, r3
    961e:	4b29      	ldr	r3, [pc, #164]	; (96c4 <hif_isr+0x4a0>)
    9620:	4798      	blx	r3
    9622:	200d      	movs	r0, #13
    9624:	4b29      	ldr	r3, [pc, #164]	; (96cc <hif_isr+0x4a8>)
    9626:	4798      	blx	r3
					ret = hif_set_rx_done();
    9628:	230f      	movs	r3, #15
    962a:	18fc      	adds	r4, r7, r3
    962c:	4b28      	ldr	r3, [pc, #160]	; (96d0 <hif_isr+0x4ac>)
    962e:	4798      	blx	r3
    9630:	0003      	movs	r3, r0
    9632:	7023      	strb	r3, [r4, #0]
    9634:	e036      	b.n	96a4 <hif_isr+0x480>
					if(ret != M2M_SUCCESS) goto ERR1;
				}
			}
			else
			{
				M2M_ERR("(hif) Wrong Size\n");
    9636:	2387      	movs	r3, #135	; 0x87
    9638:	009a      	lsls	r2, r3, #2
    963a:	4920      	ldr	r1, [pc, #128]	; (96bc <hif_isr+0x498>)
    963c:	4b20      	ldr	r3, [pc, #128]	; (96c0 <hif_isr+0x49c>)
    963e:	0018      	movs	r0, r3
    9640:	4b20      	ldr	r3, [pc, #128]	; (96c4 <hif_isr+0x4a0>)
    9642:	4798      	blx	r3
    9644:	4b23      	ldr	r3, [pc, #140]	; (96d4 <hif_isr+0x4b0>)
    9646:	0018      	movs	r0, r3
    9648:	4b23      	ldr	r3, [pc, #140]	; (96d8 <hif_isr+0x4b4>)
    964a:	4798      	blx	r3
    964c:	200d      	movs	r0, #13
    964e:	4b1f      	ldr	r3, [pc, #124]	; (96cc <hif_isr+0x4a8>)
    9650:	4798      	blx	r3
				ret = M2M_ERR_RCV;
    9652:	230f      	movs	r3, #15
    9654:	18fb      	adds	r3, r7, r3
    9656:	22fe      	movs	r2, #254	; 0xfe
    9658:	701a      	strb	r2, [r3, #0]
				goto ERR1;
    965a:	e023      	b.n	96a4 <hif_isr+0x480>
			}
		}
		else
		{
#ifndef WIN32
			M2M_ERR("(hif) False interrupt %lx",reg);
    965c:	2389      	movs	r3, #137	; 0x89
    965e:	009a      	lsls	r2, r3, #2
    9660:	4916      	ldr	r1, [pc, #88]	; (96bc <hif_isr+0x498>)
    9662:	4b17      	ldr	r3, [pc, #92]	; (96c0 <hif_isr+0x49c>)
    9664:	0018      	movs	r0, r3
    9666:	4b17      	ldr	r3, [pc, #92]	; (96c4 <hif_isr+0x4a0>)
    9668:	4798      	blx	r3
    966a:	68ba      	ldr	r2, [r7, #8]
    966c:	4b1b      	ldr	r3, [pc, #108]	; (96dc <hif_isr+0x4b8>)
    966e:	0011      	movs	r1, r2
    9670:	0018      	movs	r0, r3
    9672:	4b14      	ldr	r3, [pc, #80]	; (96c4 <hif_isr+0x4a0>)
    9674:	4798      	blx	r3
    9676:	200d      	movs	r0, #13
    9678:	4b14      	ldr	r3, [pc, #80]	; (96cc <hif_isr+0x4a8>)
    967a:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    967c:	230f      	movs	r3, #15
    967e:	18fb      	adds	r3, r7, r3
    9680:	22f4      	movs	r2, #244	; 0xf4
    9682:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    9684:	e00e      	b.n	96a4 <hif_isr+0x480>
#endif
		}
	}
	else
	{
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
    9686:	4a16      	ldr	r2, [pc, #88]	; (96e0 <hif_isr+0x4bc>)
    9688:	490c      	ldr	r1, [pc, #48]	; (96bc <hif_isr+0x498>)
    968a:	4b0d      	ldr	r3, [pc, #52]	; (96c0 <hif_isr+0x49c>)
    968c:	0018      	movs	r0, r3
    968e:	4b0d      	ldr	r3, [pc, #52]	; (96c4 <hif_isr+0x4a0>)
    9690:	4798      	blx	r3
    9692:	4b14      	ldr	r3, [pc, #80]	; (96e4 <hif_isr+0x4c0>)
    9694:	0018      	movs	r0, r3
    9696:	4b10      	ldr	r3, [pc, #64]	; (96d8 <hif_isr+0x4b4>)
    9698:	4798      	blx	r3
    969a:	200d      	movs	r0, #13
    969c:	4b0b      	ldr	r3, [pc, #44]	; (96cc <hif_isr+0x4a8>)
    969e:	4798      	blx	r3
		goto ERR1;
    96a0:	e000      	b.n	96a4 <hif_isr+0x480>

			nm_bsp_interrupt_ctrl(0);
			/*Clearing RX interrupt*/
			reg &= ~NBIT0;
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
			if(ret != M2M_SUCCESS)goto ERR1;
    96a2:	46c0      	nop			; (mov r8, r8)
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
		goto ERR1;
	}

ERR1:
	return ret;
    96a4:	230f      	movs	r3, #15
    96a6:	18fb      	adds	r3, r7, r3
    96a8:	781b      	ldrb	r3, [r3, #0]
    96aa:	b25b      	sxtb	r3, r3
}
    96ac:	0018      	movs	r0, r3
    96ae:	46bd      	mov	sp, r7
    96b0:	b005      	add	sp, #20
    96b2:	bd90      	pop	{r4, r7, pc}
    96b4:	20000278 	.word	0x20000278
    96b8:	00000215 	.word	0x00000215
    96bc:	00018428 	.word	0x00018428
    96c0:	00018124 	.word	0x00018124
    96c4:	00016b7d 	.word	0x00016b7d
    96c8:	00018294 	.word	0x00018294
    96cc:	00016bb1 	.word	0x00016bb1
    96d0:	00008cbd 	.word	0x00008cbd
    96d4:	000182c0 	.word	0x000182c0
    96d8:	00016c9d 	.word	0x00016c9d
    96dc:	000182d4 	.word	0x000182d4
    96e0:	0000022d 	.word	0x0000022d
    96e4:	000182f0 	.word	0x000182f0

000096e8 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
    96e8:	b590      	push	{r4, r7, lr}
    96ea:	b083      	sub	sp, #12
    96ec:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;	
    96ee:	1dfb      	adds	r3, r7, #7
    96f0:	2200      	movs	r2, #0
    96f2:	701a      	strb	r2, [r3, #0]
	while (gstrHifCxt.u8Interrupt) {
    96f4:	e023      	b.n	973e <hif_handle_isr+0x56>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
    96f6:	4b18      	ldr	r3, [pc, #96]	; (9758 <hif_handle_isr+0x70>)
    96f8:	78db      	ldrb	r3, [r3, #3]
    96fa:	b2db      	uxtb	r3, r3
    96fc:	3b01      	subs	r3, #1
    96fe:	b2da      	uxtb	r2, r3
    9700:	4b15      	ldr	r3, [pc, #84]	; (9758 <hif_handle_isr+0x70>)
    9702:	70da      	strb	r2, [r3, #3]
		while(1)
		{
			ret = hif_isr();
    9704:	1dfc      	adds	r4, r7, #7
    9706:	4b15      	ldr	r3, [pc, #84]	; (975c <hif_handle_isr+0x74>)
    9708:	4798      	blx	r3
    970a:	0003      	movs	r3, r0
    970c:	7023      	strb	r3, [r4, #0]
			if(ret == M2M_SUCCESS) {
    970e:	1dfb      	adds	r3, r7, #7
    9710:	781b      	ldrb	r3, [r3, #0]
    9712:	b25b      	sxtb	r3, r3
    9714:	2b00      	cmp	r3, #0
    9716:	d100      	bne.n	971a <hif_handle_isr+0x32>
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
    9718:	e011      	b.n	973e <hif_handle_isr+0x56>
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
    971a:	4a11      	ldr	r2, [pc, #68]	; (9760 <hif_handle_isr+0x78>)
    971c:	4911      	ldr	r1, [pc, #68]	; (9764 <hif_handle_isr+0x7c>)
    971e:	4b12      	ldr	r3, [pc, #72]	; (9768 <hif_handle_isr+0x80>)
    9720:	0018      	movs	r0, r3
    9722:	4b12      	ldr	r3, [pc, #72]	; (976c <hif_handle_isr+0x84>)
    9724:	4798      	blx	r3
    9726:	1dfb      	adds	r3, r7, #7
    9728:	2200      	movs	r2, #0
    972a:	569a      	ldrsb	r2, [r3, r2]
    972c:	4b10      	ldr	r3, [pc, #64]	; (9770 <hif_handle_isr+0x88>)
    972e:	0011      	movs	r1, r2
    9730:	0018      	movs	r0, r3
    9732:	4b0e      	ldr	r3, [pc, #56]	; (976c <hif_handle_isr+0x84>)
    9734:	4798      	blx	r3
    9736:	200d      	movs	r0, #13
    9738:	4b0e      	ldr	r3, [pc, #56]	; (9774 <hif_handle_isr+0x8c>)
    973a:	4798      	blx	r3
			}
		}
    973c:	e7e2      	b.n	9704 <hif_handle_isr+0x1c>
*/

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;	
	while (gstrHifCxt.u8Interrupt) {
    973e:	4b06      	ldr	r3, [pc, #24]	; (9758 <hif_handle_isr+0x70>)
    9740:	78db      	ldrb	r3, [r3, #3]
    9742:	b2db      	uxtb	r3, r3
    9744:	2b00      	cmp	r3, #0
    9746:	d1d6      	bne.n	96f6 <hif_handle_isr+0xe>
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
			}
		}
	}

	return ret;
    9748:	1dfb      	adds	r3, r7, #7
    974a:	781b      	ldrb	r3, [r3, #0]
    974c:	b25b      	sxtb	r3, r3
}
    974e:	0018      	movs	r0, r3
    9750:	46bd      	mov	sp, r7
    9752:	b003      	add	sp, #12
    9754:	bd90      	pop	{r4, r7, pc}
    9756:	46c0      	nop			; (mov r8, r8)
    9758:	20000278 	.word	0x20000278
    975c:	00009225 	.word	0x00009225
    9760:	0000024a 	.word	0x0000024a
    9764:	00018430 	.word	0x00018430
    9768:	00018124 	.word	0x00018124
    976c:	00016b7d 	.word	0x00016b7d
    9770:	00018314 	.word	0x00018314
    9774:	00016bb1 	.word	0x00016bb1

00009778 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
    9778:	b590      	push	{r4, r7, lr}
    977a:	b087      	sub	sp, #28
    977c:	af00      	add	r7, sp, #0
    977e:	60f8      	str	r0, [r7, #12]
    9780:	60b9      	str	r1, [r7, #8]
    9782:	0019      	movs	r1, r3
    9784:	1dbb      	adds	r3, r7, #6
    9786:	801a      	strh	r2, [r3, #0]
    9788:	1d7b      	adds	r3, r7, #5
    978a:	1c0a      	adds	r2, r1, #0
    978c:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    978e:	2317      	movs	r3, #23
    9790:	18fb      	adds	r3, r7, r3
    9792:	2200      	movs	r2, #0
    9794:	701a      	strb	r2, [r3, #0]
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
    9796:	68fb      	ldr	r3, [r7, #12]
    9798:	2b00      	cmp	r3, #0
    979a:	d006      	beq.n	97aa <hif_receive+0x32>
    979c:	68bb      	ldr	r3, [r7, #8]
    979e:	2b00      	cmp	r3, #0
    97a0:	d003      	beq.n	97aa <hif_receive+0x32>
    97a2:	1dbb      	adds	r3, r7, #6
    97a4:	881b      	ldrh	r3, [r3, #0]
    97a6:	2b00      	cmp	r3, #0
    97a8:	d11c      	bne.n	97e4 <hif_receive+0x6c>
	{
		if(isDone)
    97aa:	1d7b      	adds	r3, r7, #5
    97ac:	781b      	ldrb	r3, [r3, #0]
    97ae:	2b00      	cmp	r3, #0
    97b0:	d006      	beq.n	97c0 <hif_receive+0x48>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
    97b2:	2317      	movs	r3, #23
    97b4:	18fc      	adds	r4, r7, r3
    97b6:	4b42      	ldr	r3, [pc, #264]	; (98c0 <hif_receive+0x148>)
    97b8:	4798      	blx	r3
    97ba:	0003      	movs	r3, r0
    97bc:	7023      	strb	r3, [r4, #0]
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
    97be:	e077      	b.n	98b0 <hif_receive+0x138>
			/* set RX done */
			ret = hif_set_rx_done();
		}
		else
		{
			ret = M2M_ERR_FAIL;
    97c0:	2317      	movs	r3, #23
    97c2:	18fb      	adds	r3, r7, r3
    97c4:	22f4      	movs	r2, #244	; 0xf4
    97c6:	701a      	strb	r2, [r3, #0]
			M2M_ERR(" hif_receive: Invalid argument\n");
    97c8:	4a3e      	ldr	r2, [pc, #248]	; (98c4 <hif_receive+0x14c>)
    97ca:	493f      	ldr	r1, [pc, #252]	; (98c8 <hif_receive+0x150>)
    97cc:	4b3f      	ldr	r3, [pc, #252]	; (98cc <hif_receive+0x154>)
    97ce:	0018      	movs	r0, r3
    97d0:	4b3f      	ldr	r3, [pc, #252]	; (98d0 <hif_receive+0x158>)
    97d2:	4798      	blx	r3
    97d4:	4b3f      	ldr	r3, [pc, #252]	; (98d4 <hif_receive+0x15c>)
    97d6:	0018      	movs	r0, r3
    97d8:	4b3f      	ldr	r3, [pc, #252]	; (98d8 <hif_receive+0x160>)
    97da:	4798      	blx	r3
    97dc:	200d      	movs	r0, #13
    97de:	4b3f      	ldr	r3, [pc, #252]	; (98dc <hif_receive+0x164>)
    97e0:	4798      	blx	r3
		}
		goto ERR1;
    97e2:	e065      	b.n	98b0 <hif_receive+0x138>
	}

	if(u16Sz > gstrHifCxt.u32RxSize)
    97e4:	1dbb      	adds	r3, r7, #6
    97e6:	881a      	ldrh	r2, [r3, #0]
    97e8:	4b3d      	ldr	r3, [pc, #244]	; (98e0 <hif_receive+0x168>)
    97ea:	689b      	ldr	r3, [r3, #8]
    97ec:	429a      	cmp	r2, r3
    97ee:	d915      	bls.n	981c <hif_receive+0xa4>
	{
		ret = M2M_ERR_FAIL;
    97f0:	2317      	movs	r3, #23
    97f2:	18fb      	adds	r3, r7, r3
    97f4:	22f4      	movs	r2, #244	; 0xf4
    97f6:	701a      	strb	r2, [r3, #0]
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
    97f8:	4a3a      	ldr	r2, [pc, #232]	; (98e4 <hif_receive+0x16c>)
    97fa:	4933      	ldr	r1, [pc, #204]	; (98c8 <hif_receive+0x150>)
    97fc:	4b33      	ldr	r3, [pc, #204]	; (98cc <hif_receive+0x154>)
    97fe:	0018      	movs	r0, r3
    9800:	4b33      	ldr	r3, [pc, #204]	; (98d0 <hif_receive+0x158>)
    9802:	4798      	blx	r3
    9804:	1dbb      	adds	r3, r7, #6
    9806:	8819      	ldrh	r1, [r3, #0]
    9808:	4b35      	ldr	r3, [pc, #212]	; (98e0 <hif_receive+0x168>)
    980a:	689a      	ldr	r2, [r3, #8]
    980c:	4b36      	ldr	r3, [pc, #216]	; (98e8 <hif_receive+0x170>)
    980e:	0018      	movs	r0, r3
    9810:	4b2f      	ldr	r3, [pc, #188]	; (98d0 <hif_receive+0x158>)
    9812:	4798      	blx	r3
    9814:	200d      	movs	r0, #13
    9816:	4b31      	ldr	r3, [pc, #196]	; (98dc <hif_receive+0x164>)
    9818:	4798      	blx	r3
		goto ERR1;
    981a:	e049      	b.n	98b0 <hif_receive+0x138>
	}
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
    981c:	4b30      	ldr	r3, [pc, #192]	; (98e0 <hif_receive+0x168>)
    981e:	685a      	ldr	r2, [r3, #4]
    9820:	68fb      	ldr	r3, [r7, #12]
    9822:	429a      	cmp	r2, r3
    9824:	d80a      	bhi.n	983c <hif_receive+0xc4>
    9826:	1dbb      	adds	r3, r7, #6
    9828:	881a      	ldrh	r2, [r3, #0]
    982a:	68fb      	ldr	r3, [r7, #12]
    982c:	18d2      	adds	r2, r2, r3
    982e:	4b2c      	ldr	r3, [pc, #176]	; (98e0 <hif_receive+0x168>)
    9830:	6859      	ldr	r1, [r3, #4]
    9832:	4b2b      	ldr	r3, [pc, #172]	; (98e0 <hif_receive+0x168>)
    9834:	689b      	ldr	r3, [r3, #8]
    9836:	18cb      	adds	r3, r1, r3
    9838:	429a      	cmp	r2, r3
    983a:	d911      	bls.n	9860 <hif_receive+0xe8>
	{
		ret = M2M_ERR_FAIL;
    983c:	2317      	movs	r3, #23
    983e:	18fb      	adds	r3, r7, r3
    9840:	22f4      	movs	r2, #244	; 0xf4
    9842:	701a      	strb	r2, [r3, #0]
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
    9844:	4a29      	ldr	r2, [pc, #164]	; (98ec <hif_receive+0x174>)
    9846:	4920      	ldr	r1, [pc, #128]	; (98c8 <hif_receive+0x150>)
    9848:	4b20      	ldr	r3, [pc, #128]	; (98cc <hif_receive+0x154>)
    984a:	0018      	movs	r0, r3
    984c:	4b20      	ldr	r3, [pc, #128]	; (98d0 <hif_receive+0x158>)
    984e:	4798      	blx	r3
    9850:	4b27      	ldr	r3, [pc, #156]	; (98f0 <hif_receive+0x178>)
    9852:	0018      	movs	r0, r3
    9854:	4b20      	ldr	r3, [pc, #128]	; (98d8 <hif_receive+0x160>)
    9856:	4798      	blx	r3
    9858:	200d      	movs	r0, #13
    985a:	4b20      	ldr	r3, [pc, #128]	; (98dc <hif_receive+0x164>)
    985c:	4798      	blx	r3
		goto ERR1;
    985e:	e027      	b.n	98b0 <hif_receive+0x138>
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
    9860:	1dbb      	adds	r3, r7, #6
    9862:	881a      	ldrh	r2, [r3, #0]
    9864:	2317      	movs	r3, #23
    9866:	18fc      	adds	r4, r7, r3
    9868:	68b9      	ldr	r1, [r7, #8]
    986a:	68fb      	ldr	r3, [r7, #12]
    986c:	0018      	movs	r0, r3
    986e:	4b21      	ldr	r3, [pc, #132]	; (98f4 <hif_receive+0x17c>)
    9870:	4798      	blx	r3
    9872:	0003      	movs	r3, r0
    9874:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    9876:	2317      	movs	r3, #23
    9878:	18fb      	adds	r3, r7, r3
    987a:	781b      	ldrb	r3, [r3, #0]
    987c:	b25b      	sxtb	r3, r3
    987e:	2b00      	cmp	r3, #0
    9880:	d115      	bne.n	98ae <hif_receive+0x136>

	/* check if this is the last packet */
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
    9882:	4b17      	ldr	r3, [pc, #92]	; (98e0 <hif_receive+0x168>)
    9884:	685a      	ldr	r2, [r3, #4]
    9886:	4b16      	ldr	r3, [pc, #88]	; (98e0 <hif_receive+0x168>)
    9888:	689b      	ldr	r3, [r3, #8]
    988a:	18d2      	adds	r2, r2, r3
    988c:	1dbb      	adds	r3, r7, #6
    988e:	8819      	ldrh	r1, [r3, #0]
    9890:	68fb      	ldr	r3, [r7, #12]
    9892:	18cb      	adds	r3, r1, r3
    9894:	429a      	cmp	r2, r3
    9896:	d003      	beq.n	98a0 <hif_receive+0x128>
    9898:	1d7b      	adds	r3, r7, #5
    989a:	781b      	ldrb	r3, [r3, #0]
    989c:	2b00      	cmp	r3, #0
    989e:	d007      	beq.n	98b0 <hif_receive+0x138>
	{
		/* set RX done */
		ret = hif_set_rx_done();
    98a0:	2317      	movs	r3, #23
    98a2:	18fc      	adds	r4, r7, r3
    98a4:	4b06      	ldr	r3, [pc, #24]	; (98c0 <hif_receive+0x148>)
    98a6:	4798      	blx	r3
    98a8:	0003      	movs	r3, r0
    98aa:	7023      	strb	r3, [r4, #0]
    98ac:	e000      	b.n	98b0 <hif_receive+0x138>
		goto ERR1;
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
	if(ret != M2M_SUCCESS)goto ERR1;
    98ae:	46c0      	nop			; (mov r8, r8)
		/* set RX done */
		ret = hif_set_rx_done();
	}

ERR1:
	return ret;
    98b0:	2317      	movs	r3, #23
    98b2:	18fb      	adds	r3, r7, r3
    98b4:	781b      	ldrb	r3, [r3, #0]
    98b6:	b25b      	sxtb	r3, r3
}
    98b8:	0018      	movs	r0, r3
    98ba:	46bd      	mov	sp, r7
    98bc:	b007      	add	sp, #28
    98be:	bd90      	pop	{r4, r7, pc}
    98c0:	00008cbd 	.word	0x00008cbd
    98c4:	0000026b 	.word	0x0000026b
    98c8:	00018440 	.word	0x00018440
    98cc:	00018124 	.word	0x00018124
    98d0:	00016b7d 	.word	0x00016b7d
    98d4:	00018344 	.word	0x00018344
    98d8:	00016c9d 	.word	0x00016c9d
    98dc:	00016bb1 	.word	0x00016bb1
    98e0:	20000278 	.word	0x20000278
    98e4:	00000273 	.word	0x00000273
    98e8:	00018364 	.word	0x00018364
    98ec:	00000279 	.word	0x00000279
    98f0:	000183ac 	.word	0x000183ac
    98f4:	0000acdd 	.word	0x0000acdd

000098f8 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
    98f8:	b580      	push	{r7, lr}
    98fa:	b084      	sub	sp, #16
    98fc:	af00      	add	r7, sp, #0
    98fe:	0002      	movs	r2, r0
    9900:	6039      	str	r1, [r7, #0]
    9902:	1dfb      	adds	r3, r7, #7
    9904:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    9906:	230f      	movs	r3, #15
    9908:	18fb      	adds	r3, r7, r3
    990a:	2200      	movs	r2, #0
    990c:	701a      	strb	r2, [r3, #0]
	switch(u8Grp)
    990e:	1dfb      	adds	r3, r7, #7
    9910:	781b      	ldrb	r3, [r3, #0]
    9912:	2b07      	cmp	r3, #7
    9914:	d820      	bhi.n	9958 <hif_register_cb+0x60>
    9916:	009a      	lsls	r2, r3, #2
    9918:	4b1e      	ldr	r3, [pc, #120]	; (9994 <hif_register_cb+0x9c>)
    991a:	18d3      	adds	r3, r2, r3
    991c:	681b      	ldr	r3, [r3, #0]
    991e:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
    9920:	4b1d      	ldr	r3, [pc, #116]	; (9998 <hif_register_cb+0xa0>)
    9922:	683a      	ldr	r2, [r7, #0]
    9924:	611a      	str	r2, [r3, #16]
			break;
    9926:	e02c      	b.n	9982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_WIFI:
			gstrHifCxt.pfWifiCb = fn;
    9928:	4b1b      	ldr	r3, [pc, #108]	; (9998 <hif_register_cb+0xa0>)
    992a:	683a      	ldr	r2, [r7, #0]
    992c:	60da      	str	r2, [r3, #12]
			break;
    992e:	e028      	b.n	9982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_OTA:
			gstrHifCxt.pfOtaCb = fn;
    9930:	4b19      	ldr	r3, [pc, #100]	; (9998 <hif_register_cb+0xa0>)
    9932:	683a      	ldr	r2, [r7, #0]
    9934:	615a      	str	r2, [r3, #20]
			break;
    9936:	e024      	b.n	9982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_HIF:
			gstrHifCxt.pfHifCb = fn;
    9938:	4b17      	ldr	r3, [pc, #92]	; (9998 <hif_register_cb+0xa0>)
    993a:	683a      	ldr	r2, [r7, #0]
    993c:	61da      	str	r2, [r3, #28]
			break;
    993e:	e020      	b.n	9982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_CRYPTO:
			gstrHifCxt.pfCryptoCb = fn;
    9940:	4b15      	ldr	r3, [pc, #84]	; (9998 <hif_register_cb+0xa0>)
    9942:	683a      	ldr	r2, [r7, #0]
    9944:	621a      	str	r2, [r3, #32]
			break;
    9946:	e01c      	b.n	9982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_SIGMA:
			gstrHifCxt.pfSigmaCb = fn;
    9948:	4b13      	ldr	r3, [pc, #76]	; (9998 <hif_register_cb+0xa0>)
    994a:	683a      	ldr	r2, [r7, #0]
    994c:	619a      	str	r2, [r3, #24]
			break;
    994e:	e018      	b.n	9982 <hif_register_cb+0x8a>
		case M2M_REQ_GROUP_SSL:
			gstrHifCxt.pfSslCb = fn;
    9950:	4b11      	ldr	r3, [pc, #68]	; (9998 <hif_register_cb+0xa0>)
    9952:	683a      	ldr	r2, [r7, #0]
    9954:	625a      	str	r2, [r3, #36]	; 0x24
			break;
    9956:	e014      	b.n	9982 <hif_register_cb+0x8a>
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
    9958:	4a10      	ldr	r2, [pc, #64]	; (999c <hif_register_cb+0xa4>)
    995a:	4911      	ldr	r1, [pc, #68]	; (99a0 <hif_register_cb+0xa8>)
    995c:	4b11      	ldr	r3, [pc, #68]	; (99a4 <hif_register_cb+0xac>)
    995e:	0018      	movs	r0, r3
    9960:	4b11      	ldr	r3, [pc, #68]	; (99a8 <hif_register_cb+0xb0>)
    9962:	4798      	blx	r3
    9964:	1dfb      	adds	r3, r7, #7
    9966:	781a      	ldrb	r2, [r3, #0]
    9968:	4b10      	ldr	r3, [pc, #64]	; (99ac <hif_register_cb+0xb4>)
    996a:	0011      	movs	r1, r2
    996c:	0018      	movs	r0, r3
    996e:	4b0e      	ldr	r3, [pc, #56]	; (99a8 <hif_register_cb+0xb0>)
    9970:	4798      	blx	r3
    9972:	200d      	movs	r0, #13
    9974:	4b0e      	ldr	r3, [pc, #56]	; (99b0 <hif_register_cb+0xb8>)
    9976:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    9978:	230f      	movs	r3, #15
    997a:	18fb      	adds	r3, r7, r3
    997c:	22f4      	movs	r2, #244	; 0xf4
    997e:	701a      	strb	r2, [r3, #0]
			break;
    9980:	46c0      	nop			; (mov r8, r8)
	}
	return ret;
    9982:	230f      	movs	r3, #15
    9984:	18fb      	adds	r3, r7, r3
    9986:	781b      	ldrb	r3, [r3, #0]
    9988:	b25b      	sxtb	r3, r3
}
    998a:	0018      	movs	r0, r3
    998c:	46bd      	mov	sp, r7
    998e:	b004      	add	sp, #16
    9990:	bd80      	pop	{r7, pc}
    9992:	46c0      	nop			; (mov r8, r8)
    9994:	000183fc 	.word	0x000183fc
    9998:	20000278 	.word	0x20000278
    999c:	000002b1 	.word	0x000002b1
    99a0:	0001844c 	.word	0x0001844c
    99a4:	00018124 	.word	0x00018124
    99a8:	00016b7d 	.word	0x00016b7d
    99ac:	000183f0 	.word	0x000183f0
    99b0:	00016bb1 	.word	0x00016bb1

000099b4 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
    99b4:	b590      	push	{r4, r7, lr}
    99b6:	b0ad      	sub	sp, #180	; 0xb4
    99b8:	af02      	add	r7, sp, #8
    99ba:	603a      	str	r2, [r7, #0]
    99bc:	1dfb      	adds	r3, r7, #7
    99be:	1c02      	adds	r2, r0, #0
    99c0:	701a      	strb	r2, [r3, #0]
    99c2:	1d3b      	adds	r3, r7, #4
    99c4:	1c0a      	adds	r2, r1, #0
    99c6:	801a      	strh	r2, [r3, #0]
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
    99c8:	1dfb      	adds	r3, r7, #7
    99ca:	781b      	ldrb	r3, [r3, #0]
    99cc:	2b2c      	cmp	r3, #44	; 0x2c
    99ce:	d116      	bne.n	99fe <m2m_wifi_cb+0x4a>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
    99d0:	239c      	movs	r3, #156	; 0x9c
    99d2:	18f9      	adds	r1, r7, r3
    99d4:	6838      	ldr	r0, [r7, #0]
    99d6:	2300      	movs	r3, #0
    99d8:	2204      	movs	r2, #4
    99da:	4cc8      	ldr	r4, [pc, #800]	; (9cfc <m2m_wifi_cb+0x348>)
    99dc:	47a0      	blx	r4
    99de:	1e03      	subs	r3, r0, #0
    99e0:	d000      	beq.n	99e4 <m2m_wifi_cb+0x30>
    99e2:	e1ae      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
    99e4:	4bc6      	ldr	r3, [pc, #792]	; (9d00 <m2m_wifi_cb+0x34c>)
    99e6:	681b      	ldr	r3, [r3, #0]
    99e8:	2b00      	cmp	r3, #0
    99ea:	d100      	bne.n	99ee <m2m_wifi_cb+0x3a>
    99ec:	e1a9      	b.n	9d42 <m2m_wifi_cb+0x38e>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
    99ee:	4bc4      	ldr	r3, [pc, #784]	; (9d00 <m2m_wifi_cb+0x34c>)
    99f0:	681b      	ldr	r3, [r3, #0]
    99f2:	229c      	movs	r2, #156	; 0x9c
    99f4:	18ba      	adds	r2, r7, r2
    99f6:	0011      	movs	r1, r2
    99f8:	202c      	movs	r0, #44	; 0x2c
    99fa:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    99fc:	e1a1      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
    99fe:	1dfb      	adds	r3, r7, #7
    9a00:	781b      	ldrb	r3, [r3, #0]
    9a02:	2b1b      	cmp	r3, #27
    9a04:	d116      	bne.n	9a34 <m2m_wifi_cb+0x80>
	{
		tstrSystemTime strSysTime;
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
    9a06:	2394      	movs	r3, #148	; 0x94
    9a08:	18f9      	adds	r1, r7, r3
    9a0a:	6838      	ldr	r0, [r7, #0]
    9a0c:	2300      	movs	r3, #0
    9a0e:	2208      	movs	r2, #8
    9a10:	4cba      	ldr	r4, [pc, #744]	; (9cfc <m2m_wifi_cb+0x348>)
    9a12:	47a0      	blx	r4
    9a14:	1e03      	subs	r3, r0, #0
    9a16:	d000      	beq.n	9a1a <m2m_wifi_cb+0x66>
    9a18:	e193      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
    9a1a:	4bb9      	ldr	r3, [pc, #740]	; (9d00 <m2m_wifi_cb+0x34c>)
    9a1c:	681b      	ldr	r3, [r3, #0]
    9a1e:	2b00      	cmp	r3, #0
    9a20:	d100      	bne.n	9a24 <m2m_wifi_cb+0x70>
    9a22:	e18e      	b.n	9d42 <m2m_wifi_cb+0x38e>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
    9a24:	4bb6      	ldr	r3, [pc, #728]	; (9d00 <m2m_wifi_cb+0x34c>)
    9a26:	681b      	ldr	r3, [r3, #0]
    9a28:	2294      	movs	r2, #148	; 0x94
    9a2a:	18ba      	adds	r2, r7, r2
    9a2c:	0011      	movs	r1, r2
    9a2e:	201b      	movs	r0, #27
    9a30:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    9a32:	e186      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
    9a34:	1dfb      	adds	r3, r7, #7
    9a36:	781b      	ldrb	r3, [r3, #0]
    9a38:	2b06      	cmp	r3, #6
    9a3a:	d116      	bne.n	9a6a <m2m_wifi_cb+0xb6>
	{
		tstrM2MConnInfo		strConnInfo;
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
    9a3c:	2308      	movs	r3, #8
    9a3e:	18f9      	adds	r1, r7, r3
    9a40:	6838      	ldr	r0, [r7, #0]
    9a42:	2301      	movs	r3, #1
    9a44:	2230      	movs	r2, #48	; 0x30
    9a46:	4cad      	ldr	r4, [pc, #692]	; (9cfc <m2m_wifi_cb+0x348>)
    9a48:	47a0      	blx	r4
    9a4a:	1e03      	subs	r3, r0, #0
    9a4c:	d000      	beq.n	9a50 <m2m_wifi_cb+0x9c>
    9a4e:	e178      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if(gpfAppWifiCb)
    9a50:	4bab      	ldr	r3, [pc, #684]	; (9d00 <m2m_wifi_cb+0x34c>)
    9a52:	681b      	ldr	r3, [r3, #0]
    9a54:	2b00      	cmp	r3, #0
    9a56:	d100      	bne.n	9a5a <m2m_wifi_cb+0xa6>
    9a58:	e173      	b.n	9d42 <m2m_wifi_cb+0x38e>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
    9a5a:	4ba9      	ldr	r3, [pc, #676]	; (9d00 <m2m_wifi_cb+0x34c>)
    9a5c:	681b      	ldr	r3, [r3, #0]
    9a5e:	2208      	movs	r2, #8
    9a60:	18ba      	adds	r2, r7, r2
    9a62:	0011      	movs	r1, r2
    9a64:	2006      	movs	r0, #6
    9a66:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    9a68:	e16b      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
    9a6a:	1dfb      	adds	r3, r7, #7
    9a6c:	781b      	ldrb	r3, [r3, #0]
    9a6e:	2b0e      	cmp	r3, #14
    9a70:	d100      	bne.n	9a74 <m2m_wifi_cb+0xc0>
    9a72:	e166      	b.n	9d42 <m2m_wifi_cb+0x38e>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
    9a74:	1dfb      	adds	r3, r7, #7
    9a76:	781b      	ldrb	r3, [r3, #0]
    9a78:	2b32      	cmp	r3, #50	; 0x32
    9a7a:	d116      	bne.n	9aaa <m2m_wifi_cb+0xf6>
	{
		tstrM2MIPConfig strIpConfig;
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
    9a7c:	2380      	movs	r3, #128	; 0x80
    9a7e:	18f9      	adds	r1, r7, r3
    9a80:	6838      	ldr	r0, [r7, #0]
    9a82:	2300      	movs	r3, #0
    9a84:	2214      	movs	r2, #20
    9a86:	4c9d      	ldr	r4, [pc, #628]	; (9cfc <m2m_wifi_cb+0x348>)
    9a88:	47a0      	blx	r4
    9a8a:	1e03      	subs	r3, r0, #0
    9a8c:	d000      	beq.n	9a90 <m2m_wifi_cb+0xdc>
    9a8e:	e158      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
    9a90:	4b9b      	ldr	r3, [pc, #620]	; (9d00 <m2m_wifi_cb+0x34c>)
    9a92:	681b      	ldr	r3, [r3, #0]
    9a94:	2b00      	cmp	r3, #0
    9a96:	d100      	bne.n	9a9a <m2m_wifi_cb+0xe6>
    9a98:	e153      	b.n	9d42 <m2m_wifi_cb+0x38e>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
    9a9a:	4b99      	ldr	r3, [pc, #612]	; (9d00 <m2m_wifi_cb+0x34c>)
    9a9c:	681b      	ldr	r3, [r3, #0]
    9a9e:	2280      	movs	r2, #128	; 0x80
    9aa0:	18ba      	adds	r2, r7, r2
    9aa2:	0011      	movs	r1, r2
    9aa4:	2032      	movs	r0, #50	; 0x32
    9aa6:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    9aa8:	e14b      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
    9aaa:	1dfb      	adds	r3, r7, #7
    9aac:	781b      	ldrb	r3, [r3, #0]
    9aae:	2b2f      	cmp	r3, #47	; 0x2f
    9ab0:	d11d      	bne.n	9aee <m2m_wifi_cb+0x13a>
	{
		tstrM2MWPSInfo strWps;
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
    9ab2:	2308      	movs	r3, #8
    9ab4:	18fb      	adds	r3, r7, r3
    9ab6:	2264      	movs	r2, #100	; 0x64
    9ab8:	2100      	movs	r1, #0
    9aba:	0018      	movs	r0, r3
    9abc:	4b91      	ldr	r3, [pc, #580]	; (9d04 <m2m_wifi_cb+0x350>)
    9abe:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
    9ac0:	2308      	movs	r3, #8
    9ac2:	18f9      	adds	r1, r7, r3
    9ac4:	6838      	ldr	r0, [r7, #0]
    9ac6:	2300      	movs	r3, #0
    9ac8:	2264      	movs	r2, #100	; 0x64
    9aca:	4c8c      	ldr	r4, [pc, #560]	; (9cfc <m2m_wifi_cb+0x348>)
    9acc:	47a0      	blx	r4
    9ace:	1e03      	subs	r3, r0, #0
    9ad0:	d000      	beq.n	9ad4 <m2m_wifi_cb+0x120>
    9ad2:	e136      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
    9ad4:	4b8a      	ldr	r3, [pc, #552]	; (9d00 <m2m_wifi_cb+0x34c>)
    9ad6:	681b      	ldr	r3, [r3, #0]
    9ad8:	2b00      	cmp	r3, #0
    9ada:	d100      	bne.n	9ade <m2m_wifi_cb+0x12a>
    9adc:	e131      	b.n	9d42 <m2m_wifi_cb+0x38e>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
    9ade:	4b88      	ldr	r3, [pc, #544]	; (9d00 <m2m_wifi_cb+0x34c>)
    9ae0:	681b      	ldr	r3, [r3, #0]
    9ae2:	2208      	movs	r2, #8
    9ae4:	18ba      	adds	r2, r7, r2
    9ae6:	0011      	movs	r1, r2
    9ae8:	202f      	movs	r0, #47	; 0x2f
    9aea:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    9aec:	e129      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
    9aee:	1dfb      	adds	r3, r7, #7
    9af0:	781b      	ldrb	r3, [r3, #0]
    9af2:	2b34      	cmp	r3, #52	; 0x34
    9af4:	d132      	bne.n	9b5c <m2m_wifi_cb+0x1a8>
	{
		uint32  u32ConflictedIP;
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
    9af6:	237c      	movs	r3, #124	; 0x7c
    9af8:	18f9      	adds	r1, r7, r3
    9afa:	6838      	ldr	r0, [r7, #0]
    9afc:	2300      	movs	r3, #0
    9afe:	2204      	movs	r2, #4
    9b00:	4c7e      	ldr	r4, [pc, #504]	; (9cfc <m2m_wifi_cb+0x348>)
    9b02:	47a0      	blx	r4
    9b04:	1e03      	subs	r3, r0, #0
    9b06:	d000      	beq.n	9b0a <m2m_wifi_cb+0x156>
    9b08:	e11b      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
    9b0a:	4b7f      	ldr	r3, [pc, #508]	; (9d08 <m2m_wifi_cb+0x354>)
    9b0c:	0018      	movs	r0, r3
    9b0e:	4b7f      	ldr	r3, [pc, #508]	; (9d0c <m2m_wifi_cb+0x358>)
    9b10:	4798      	blx	r3
    9b12:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    9b14:	001a      	movs	r2, r3
    9b16:	23ff      	movs	r3, #255	; 0xff
    9b18:	401a      	ands	r2, r3
    9b1a:	0011      	movs	r1, r2
    9b1c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    9b1e:	0a1b      	lsrs	r3, r3, #8
    9b20:	001a      	movs	r2, r3
    9b22:	23ff      	movs	r3, #255	; 0xff
    9b24:	401a      	ands	r2, r3
    9b26:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    9b28:	0c1b      	lsrs	r3, r3, #16
    9b2a:	0018      	movs	r0, r3
    9b2c:	23ff      	movs	r3, #255	; 0xff
    9b2e:	4018      	ands	r0, r3
    9b30:	0004      	movs	r4, r0
    9b32:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    9b34:	0e1b      	lsrs	r3, r3, #24
    9b36:	4876      	ldr	r0, [pc, #472]	; (9d10 <m2m_wifi_cb+0x35c>)
    9b38:	9300      	str	r3, [sp, #0]
    9b3a:	0023      	movs	r3, r4
    9b3c:	4c73      	ldr	r4, [pc, #460]	; (9d0c <m2m_wifi_cb+0x358>)
    9b3e:	47a0      	blx	r4
    9b40:	200d      	movs	r0, #13
    9b42:	4b74      	ldr	r3, [pc, #464]	; (9d14 <m2m_wifi_cb+0x360>)
    9b44:	4798      	blx	r3
				BYTE_0(u32ConflictedIP),BYTE_1(u32ConflictedIP),BYTE_2(u32ConflictedIP),BYTE_3(u32ConflictedIP));
			if (gpfAppWifiCb)
    9b46:	4b6e      	ldr	r3, [pc, #440]	; (9d00 <m2m_wifi_cb+0x34c>)
    9b48:	681b      	ldr	r3, [r3, #0]
    9b4a:	2b00      	cmp	r3, #0
    9b4c:	d100      	bne.n	9b50 <m2m_wifi_cb+0x19c>
    9b4e:	e0f8      	b.n	9d42 <m2m_wifi_cb+0x38e>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
    9b50:	4b6b      	ldr	r3, [pc, #428]	; (9d00 <m2m_wifi_cb+0x34c>)
    9b52:	681b      	ldr	r3, [r3, #0]
    9b54:	2100      	movs	r1, #0
    9b56:	2034      	movs	r0, #52	; 0x34
    9b58:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    9b5a:	e0f2      	b.n	9d42 <m2m_wifi_cb+0x38e>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
    9b5c:	1dfb      	adds	r3, r7, #7
    9b5e:	781b      	ldrb	r3, [r3, #0]
    9b60:	2b11      	cmp	r3, #17
    9b62:	d11e      	bne.n	9ba2 <m2m_wifi_cb+0x1ee>
	{
		tstrM2mScanDone strState;
		gu8scanInProgress = 0;
    9b64:	4b6c      	ldr	r3, [pc, #432]	; (9d18 <m2m_wifi_cb+0x364>)
    9b66:	2200      	movs	r2, #0
    9b68:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
    9b6a:	2378      	movs	r3, #120	; 0x78
    9b6c:	18f9      	adds	r1, r7, r3
    9b6e:	6838      	ldr	r0, [r7, #0]
    9b70:	2300      	movs	r3, #0
    9b72:	2204      	movs	r2, #4
    9b74:	4c61      	ldr	r4, [pc, #388]	; (9cfc <m2m_wifi_cb+0x348>)
    9b76:	47a0      	blx	r4
    9b78:	1e03      	subs	r3, r0, #0
    9b7a:	d000      	beq.n	9b7e <m2m_wifi_cb+0x1ca>
    9b7c:	e0e1      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			gu8ChNum = strState.u8NumofCh;
    9b7e:	2378      	movs	r3, #120	; 0x78
    9b80:	18fb      	adds	r3, r7, r3
    9b82:	781a      	ldrb	r2, [r3, #0]
    9b84:	4b65      	ldr	r3, [pc, #404]	; (9d1c <m2m_wifi_cb+0x368>)
    9b86:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
    9b88:	4b5d      	ldr	r3, [pc, #372]	; (9d00 <m2m_wifi_cb+0x34c>)
    9b8a:	681b      	ldr	r3, [r3, #0]
    9b8c:	2b00      	cmp	r3, #0
    9b8e:	d100      	bne.n	9b92 <m2m_wifi_cb+0x1de>
    9b90:	e0d7      	b.n	9d42 <m2m_wifi_cb+0x38e>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
    9b92:	4b5b      	ldr	r3, [pc, #364]	; (9d00 <m2m_wifi_cb+0x34c>)
    9b94:	681b      	ldr	r3, [r3, #0]
    9b96:	2278      	movs	r2, #120	; 0x78
    9b98:	18ba      	adds	r2, r7, r2
    9b9a:	0011      	movs	r1, r2
    9b9c:	2011      	movs	r0, #17
    9b9e:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    9ba0:	e0cf      	b.n	9d42 <m2m_wifi_cb+0x38e>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
    9ba2:	1dfb      	adds	r3, r7, #7
    9ba4:	781b      	ldrb	r3, [r3, #0]
    9ba6:	2b13      	cmp	r3, #19
    9ba8:	d116      	bne.n	9bd8 <m2m_wifi_cb+0x224>
	{
		tstrM2mWifiscanResult strScanResult;
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
    9baa:	2308      	movs	r3, #8
    9bac:	18f9      	adds	r1, r7, r3
    9bae:	6838      	ldr	r0, [r7, #0]
    9bb0:	2300      	movs	r3, #0
    9bb2:	222c      	movs	r2, #44	; 0x2c
    9bb4:	4c51      	ldr	r4, [pc, #324]	; (9cfc <m2m_wifi_cb+0x348>)
    9bb6:	47a0      	blx	r4
    9bb8:	1e03      	subs	r3, r0, #0
    9bba:	d000      	beq.n	9bbe <m2m_wifi_cb+0x20a>
    9bbc:	e0c1      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
    9bbe:	4b50      	ldr	r3, [pc, #320]	; (9d00 <m2m_wifi_cb+0x34c>)
    9bc0:	681b      	ldr	r3, [r3, #0]
    9bc2:	2b00      	cmp	r3, #0
    9bc4:	d100      	bne.n	9bc8 <m2m_wifi_cb+0x214>
    9bc6:	e0bc      	b.n	9d42 <m2m_wifi_cb+0x38e>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    9bc8:	4b4d      	ldr	r3, [pc, #308]	; (9d00 <m2m_wifi_cb+0x34c>)
    9bca:	681b      	ldr	r3, [r3, #0]
    9bcc:	2208      	movs	r2, #8
    9bce:	18ba      	adds	r2, r7, r2
    9bd0:	0011      	movs	r1, r2
    9bd2:	2013      	movs	r0, #19
    9bd4:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    9bd6:	e0b4      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
    9bd8:	1dfb      	adds	r3, r7, #7
    9bda:	781b      	ldrb	r3, [r3, #0]
    9bdc:	2b04      	cmp	r3, #4
    9bde:	d116      	bne.n	9c0e <m2m_wifi_cb+0x25a>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    9be0:	23a0      	movs	r3, #160	; 0xa0
    9be2:	18f9      	adds	r1, r7, r3
    9be4:	6838      	ldr	r0, [r7, #0]
    9be6:	2300      	movs	r3, #0
    9be8:	2204      	movs	r2, #4
    9bea:	4c44      	ldr	r4, [pc, #272]	; (9cfc <m2m_wifi_cb+0x348>)
    9bec:	47a0      	blx	r4
    9bee:	1e03      	subs	r3, r0, #0
    9bf0:	d000      	beq.n	9bf4 <m2m_wifi_cb+0x240>
    9bf2:	e0a6      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
    9bf4:	4b42      	ldr	r3, [pc, #264]	; (9d00 <m2m_wifi_cb+0x34c>)
    9bf6:	681b      	ldr	r3, [r3, #0]
    9bf8:	2b00      	cmp	r3, #0
    9bfa:	d100      	bne.n	9bfe <m2m_wifi_cb+0x24a>
    9bfc:	e0a1      	b.n	9d42 <m2m_wifi_cb+0x38e>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    9bfe:	4b40      	ldr	r3, [pc, #256]	; (9d00 <m2m_wifi_cb+0x34c>)
    9c00:	681b      	ldr	r3, [r3, #0]
    9c02:	22a0      	movs	r2, #160	; 0xa0
    9c04:	18ba      	adds	r2, r7, r2
    9c06:	0011      	movs	r1, r2
    9c08:	2004      	movs	r0, #4
    9c0a:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    9c0c:	e099      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
    9c0e:	1dfb      	adds	r3, r7, #7
    9c10:	781b      	ldrb	r3, [r3, #0]
    9c12:	2b65      	cmp	r3, #101	; 0x65
    9c14:	d116      	bne.n	9c44 <m2m_wifi_cb+0x290>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    9c16:	23a0      	movs	r3, #160	; 0xa0
    9c18:	18f9      	adds	r1, r7, r3
    9c1a:	6838      	ldr	r0, [r7, #0]
    9c1c:	2300      	movs	r3, #0
    9c1e:	2204      	movs	r2, #4
    9c20:	4c36      	ldr	r4, [pc, #216]	; (9cfc <m2m_wifi_cb+0x348>)
    9c22:	47a0      	blx	r4
    9c24:	1e03      	subs	r3, r0, #0
    9c26:	d000      	beq.n	9c2a <m2m_wifi_cb+0x276>
    9c28:	e08b      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
    9c2a:	4b35      	ldr	r3, [pc, #212]	; (9d00 <m2m_wifi_cb+0x34c>)
    9c2c:	681b      	ldr	r3, [r3, #0]
    9c2e:	2b00      	cmp	r3, #0
    9c30:	d100      	bne.n	9c34 <m2m_wifi_cb+0x280>
    9c32:	e086      	b.n	9d42 <m2m_wifi_cb+0x38e>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    9c34:	4b32      	ldr	r3, [pc, #200]	; (9d00 <m2m_wifi_cb+0x34c>)
    9c36:	681b      	ldr	r3, [r3, #0]
    9c38:	22a0      	movs	r2, #160	; 0xa0
    9c3a:	18ba      	adds	r2, r7, r2
    9c3c:	0011      	movs	r1, r2
    9c3e:	2065      	movs	r0, #101	; 0x65
    9c40:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    9c42:	e07e      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
    9c44:	1dfb      	adds	r3, r7, #7
    9c46:	781b      	ldrb	r3, [r3, #0]
    9c48:	2b09      	cmp	r3, #9
    9c4a:	d116      	bne.n	9c7a <m2m_wifi_cb+0x2c6>
	{
		tstrM2MProvisionInfo	strProvInfo;
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    9c4c:	2308      	movs	r3, #8
    9c4e:	18f9      	adds	r1, r7, r3
    9c50:	6838      	ldr	r0, [r7, #0]
    9c52:	2301      	movs	r3, #1
    9c54:	2264      	movs	r2, #100	; 0x64
    9c56:	4c29      	ldr	r4, [pc, #164]	; (9cfc <m2m_wifi_cb+0x348>)
    9c58:	47a0      	blx	r4
    9c5a:	1e03      	subs	r3, r0, #0
    9c5c:	d000      	beq.n	9c60 <m2m_wifi_cb+0x2ac>
    9c5e:	e070      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if(gpfAppWifiCb)
    9c60:	4b27      	ldr	r3, [pc, #156]	; (9d00 <m2m_wifi_cb+0x34c>)
    9c62:	681b      	ldr	r3, [r3, #0]
    9c64:	2b00      	cmp	r3, #0
    9c66:	d100      	bne.n	9c6a <m2m_wifi_cb+0x2b6>
    9c68:	e06b      	b.n	9d42 <m2m_wifi_cb+0x38e>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    9c6a:	4b25      	ldr	r3, [pc, #148]	; (9d00 <m2m_wifi_cb+0x34c>)
    9c6c:	681b      	ldr	r3, [r3, #0]
    9c6e:	2208      	movs	r2, #8
    9c70:	18ba      	adds	r2, r7, r2
    9c72:	0011      	movs	r1, r2
    9c74:	2009      	movs	r0, #9
    9c76:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    9c78:	e063      	b.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
    9c7a:	1dfb      	adds	r3, r7, #7
    9c7c:	781b      	ldrb	r3, [r3, #0]
    9c7e:	2b2a      	cmp	r3, #42	; 0x2a
    9c80:	d114      	bne.n	9cac <m2m_wifi_cb+0x2f8>
	{
		tstrM2MDefaultConnResp	strResp;
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    9c82:	2374      	movs	r3, #116	; 0x74
    9c84:	18f9      	adds	r1, r7, r3
    9c86:	6838      	ldr	r0, [r7, #0]
    9c88:	2301      	movs	r3, #1
    9c8a:	2204      	movs	r2, #4
    9c8c:	4c1b      	ldr	r4, [pc, #108]	; (9cfc <m2m_wifi_cb+0x348>)
    9c8e:	47a0      	blx	r4
    9c90:	1e03      	subs	r3, r0, #0
    9c92:	d156      	bne.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if(gpfAppWifiCb)
    9c94:	4b1a      	ldr	r3, [pc, #104]	; (9d00 <m2m_wifi_cb+0x34c>)
    9c96:	681b      	ldr	r3, [r3, #0]
    9c98:	2b00      	cmp	r3, #0
    9c9a:	d052      	beq.n	9d42 <m2m_wifi_cb+0x38e>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    9c9c:	4b18      	ldr	r3, [pc, #96]	; (9d00 <m2m_wifi_cb+0x34c>)
    9c9e:	681b      	ldr	r3, [r3, #0]
    9ca0:	2274      	movs	r2, #116	; 0x74
    9ca2:	18ba      	adds	r2, r7, r2
    9ca4:	0011      	movs	r1, r2
    9ca6:	202a      	movs	r0, #42	; 0x2a
    9ca8:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    9caa:	e04a      	b.n	9d42 <m2m_wifi_cb+0x38e>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
    9cac:	1dfb      	adds	r3, r7, #7
    9cae:	781b      	ldrb	r3, [r3, #0]
    9cb0:	2b20      	cmp	r3, #32
    9cb2:	d135      	bne.n	9d20 <m2m_wifi_cb+0x36c>
	{
		tstrPrng strPrng;
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    9cb4:	236c      	movs	r3, #108	; 0x6c
    9cb6:	18f9      	adds	r1, r7, r3
    9cb8:	6838      	ldr	r0, [r7, #0]
    9cba:	2300      	movs	r3, #0
    9cbc:	2208      	movs	r2, #8
    9cbe:	4c0f      	ldr	r4, [pc, #60]	; (9cfc <m2m_wifi_cb+0x348>)
    9cc0:	47a0      	blx	r4
    9cc2:	1e03      	subs	r3, r0, #0
    9cc4:	d13d      	bne.n	9d42 <m2m_wifi_cb+0x38e>
		{
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    9cc6:	683b      	ldr	r3, [r7, #0]
    9cc8:	3308      	adds	r3, #8
    9cca:	0018      	movs	r0, r3
    9ccc:	236c      	movs	r3, #108	; 0x6c
    9cce:	18fb      	adds	r3, r7, r3
    9cd0:	6819      	ldr	r1, [r3, #0]
    9cd2:	236c      	movs	r3, #108	; 0x6c
    9cd4:	18fb      	adds	r3, r7, r3
    9cd6:	889a      	ldrh	r2, [r3, #4]
    9cd8:	2301      	movs	r3, #1
    9cda:	4c08      	ldr	r4, [pc, #32]	; (9cfc <m2m_wifi_cb+0x348>)
    9cdc:	47a0      	blx	r4
    9cde:	1e03      	subs	r3, r0, #0
    9ce0:	d12f      	bne.n	9d42 <m2m_wifi_cb+0x38e>
			{
				if(gpfAppWifiCb)
    9ce2:	4b07      	ldr	r3, [pc, #28]	; (9d00 <m2m_wifi_cb+0x34c>)
    9ce4:	681b      	ldr	r3, [r3, #0]
    9ce6:	2b00      	cmp	r3, #0
    9ce8:	d02b      	beq.n	9d42 <m2m_wifi_cb+0x38e>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    9cea:	4b05      	ldr	r3, [pc, #20]	; (9d00 <m2m_wifi_cb+0x34c>)
    9cec:	681b      	ldr	r3, [r3, #0]
    9cee:	226c      	movs	r2, #108	; 0x6c
    9cf0:	18ba      	adds	r2, r7, r2
    9cf2:	0011      	movs	r1, r2
    9cf4:	2020      	movs	r0, #32
    9cf6:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    9cf8:	e023      	b.n	9d42 <m2m_wifi_cb+0x38e>
    9cfa:	46c0      	nop			; (mov r8, r8)
    9cfc:	00009779 	.word	0x00009779
    9d00:	200000a4 	.word	0x200000a4
    9d04:	00008c25 	.word	0x00008c25
    9d08:	0001845c 	.word	0x0001845c
    9d0c:	00016b7d 	.word	0x00016b7d
    9d10:	00018468 	.word	0x00018468
    9d14:	00016bb1 	.word	0x00016bb1
    9d18:	200000a1 	.word	0x200000a1
    9d1c:	200000a0 	.word	0x200000a0
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
    9d20:	2392      	movs	r3, #146	; 0x92
    9d22:	005a      	lsls	r2, r3, #1
    9d24:	4909      	ldr	r1, [pc, #36]	; (9d4c <m2m_wifi_cb+0x398>)
    9d26:	4b0a      	ldr	r3, [pc, #40]	; (9d50 <m2m_wifi_cb+0x39c>)
    9d28:	0018      	movs	r0, r3
    9d2a:	4b0a      	ldr	r3, [pc, #40]	; (9d54 <m2m_wifi_cb+0x3a0>)
    9d2c:	4798      	blx	r3
    9d2e:	1dfb      	adds	r3, r7, #7
    9d30:	781a      	ldrb	r2, [r3, #0]
    9d32:	4b09      	ldr	r3, [pc, #36]	; (9d58 <m2m_wifi_cb+0x3a4>)
    9d34:	0011      	movs	r1, r2
    9d36:	0018      	movs	r0, r3
    9d38:	4b06      	ldr	r3, [pc, #24]	; (9d54 <m2m_wifi_cb+0x3a0>)
    9d3a:	4798      	blx	r3
    9d3c:	200d      	movs	r0, #13
    9d3e:	4b07      	ldr	r3, [pc, #28]	; (9d5c <m2m_wifi_cb+0x3a8>)
    9d40:	4798      	blx	r3
	}
}
    9d42:	46c0      	nop			; (mov r8, r8)
    9d44:	46bd      	mov	sp, r7
    9d46:	b02b      	add	sp, #172	; 0xac
    9d48:	bd90      	pop	{r4, r7, pc}
    9d4a:	46c0      	nop			; (mov r8, r8)
    9d4c:	00018810 	.word	0x00018810
    9d50:	00018488 	.word	0x00018488
    9d54:	00016b7d 	.word	0x00016b7d
    9d58:	0001849c 	.word	0x0001849c
    9d5c:	00016bb1 	.word	0x00016bb1

00009d60 <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    9d60:	b590      	push	{r4, r7, lr}
    9d62:	b091      	sub	sp, #68	; 0x44
    9d64:	af02      	add	r7, sp, #8
    9d66:	6078      	str	r0, [r7, #4]
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
    9d68:	2337      	movs	r3, #55	; 0x37
    9d6a:	18fb      	adds	r3, r7, r3
    9d6c:	2200      	movs	r2, #0
    9d6e:	701a      	strb	r2, [r3, #0]
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    9d70:	230b      	movs	r3, #11
    9d72:	18fb      	adds	r3, r7, r3
    9d74:	2201      	movs	r2, #1
    9d76:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) {
    9d78:	687b      	ldr	r3, [r7, #4]
    9d7a:	2b00      	cmp	r3, #0
    9d7c:	d104      	bne.n	9d88 <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    9d7e:	2337      	movs	r3, #55	; 0x37
    9d80:	18fb      	adds	r3, r7, r3
    9d82:	22f4      	movs	r2, #244	; 0xf4
    9d84:	701a      	strb	r2, [r3, #0]
		goto _EXIT0;
    9d86:	e0ad      	b.n	9ee4 <m2m_wifi_init+0x184>
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    9d88:	687b      	ldr	r3, [r7, #4]
    9d8a:	681a      	ldr	r2, [r3, #0]
    9d8c:	4b59      	ldr	r3, [pc, #356]	; (9ef4 <m2m_wifi_init+0x194>)
    9d8e:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
    9d90:	4b59      	ldr	r3, [pc, #356]	; (9ef8 <m2m_wifi_init+0x198>)
    9d92:	2200      	movs	r2, #0
    9d94:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    9d96:	2337      	movs	r3, #55	; 0x37
    9d98:	18fc      	adds	r4, r7, r3
    9d9a:	230b      	movs	r3, #11
    9d9c:	18fb      	adds	r3, r7, r3
    9d9e:	0018      	movs	r0, r3
    9da0:	4b56      	ldr	r3, [pc, #344]	; (9efc <m2m_wifi_init+0x19c>)
    9da2:	4798      	blx	r3
    9da4:	0003      	movs	r3, r0
    9da6:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    9da8:	2337      	movs	r3, #55	; 0x37
    9daa:	18fb      	adds	r3, r7, r3
    9dac:	781b      	ldrb	r3, [r3, #0]
    9dae:	b25b      	sxtb	r3, r3
    9db0:	2b00      	cmp	r3, #0
    9db2:	d000      	beq.n	9db6 <m2m_wifi_init+0x56>
    9db4:	e093      	b.n	9ede <m2m_wifi_init+0x17e>
	/* Initialize host interface module */
	ret = hif_init(NULL);
    9db6:	2337      	movs	r3, #55	; 0x37
    9db8:	18fc      	adds	r4, r7, r3
    9dba:	2000      	movs	r0, #0
    9dbc:	4b50      	ldr	r3, [pc, #320]	; (9f00 <m2m_wifi_init+0x1a0>)
    9dbe:	4798      	blx	r3
    9dc0:	0003      	movs	r3, r0
    9dc2:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    9dc4:	2337      	movs	r3, #55	; 0x37
    9dc6:	18fb      	adds	r3, r7, r3
    9dc8:	781b      	ldrb	r3, [r3, #0]
    9dca:	b25b      	sxtb	r3, r3
    9dcc:	2b00      	cmp	r3, #0
    9dce:	d000      	beq.n	9dd2 <m2m_wifi_init+0x72>
    9dd0:	e080      	b.n	9ed4 <m2m_wifi_init+0x174>

	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    9dd2:	4b4c      	ldr	r3, [pc, #304]	; (9f04 <m2m_wifi_init+0x1a4>)
    9dd4:	0019      	movs	r1, r3
    9dd6:	2001      	movs	r0, #1
    9dd8:	4b4b      	ldr	r3, [pc, #300]	; (9f08 <m2m_wifi_init+0x1a8>)
    9dda:	4798      	blx	r3

	ret = nm_get_firmware_full_info(&strtmp);
    9ddc:	2337      	movs	r3, #55	; 0x37
    9dde:	18fc      	adds	r4, r7, r3
    9de0:	230c      	movs	r3, #12
    9de2:	18fb      	adds	r3, r7, r3
    9de4:	0018      	movs	r0, r3
    9de6:	4b49      	ldr	r3, [pc, #292]	; (9f0c <m2m_wifi_init+0x1ac>)
    9de8:	4798      	blx	r3
    9dea:	0003      	movs	r3, r0
    9dec:	7023      	strb	r3, [r4, #0]

	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
    9dee:	4b48      	ldr	r3, [pc, #288]	; (9f10 <m2m_wifi_init+0x1b0>)
    9df0:	0018      	movs	r0, r3
    9df2:	4b48      	ldr	r3, [pc, #288]	; (9f14 <m2m_wifi_init+0x1b4>)
    9df4:	4798      	blx	r3
    9df6:	230c      	movs	r3, #12
    9df8:	18fb      	adds	r3, r7, r3
    9dfa:	791b      	ldrb	r3, [r3, #4]
    9dfc:	0019      	movs	r1, r3
    9dfe:	230c      	movs	r3, #12
    9e00:	18fb      	adds	r3, r7, r3
    9e02:	795b      	ldrb	r3, [r3, #5]
    9e04:	001a      	movs	r2, r3
    9e06:	230c      	movs	r3, #12
    9e08:	18fb      	adds	r3, r7, r3
    9e0a:	799b      	ldrb	r3, [r3, #6]
    9e0c:	001c      	movs	r4, r3
    9e0e:	230c      	movs	r3, #12
    9e10:	18fb      	adds	r3, r7, r3
    9e12:	8c1b      	ldrh	r3, [r3, #32]
    9e14:	4840      	ldr	r0, [pc, #256]	; (9f18 <m2m_wifi_init+0x1b8>)
    9e16:	9300      	str	r3, [sp, #0]
    9e18:	0023      	movs	r3, r4
    9e1a:	4c3e      	ldr	r4, [pc, #248]	; (9f14 <m2m_wifi_init+0x1b4>)
    9e1c:	47a0      	blx	r4
    9e1e:	200d      	movs	r0, #13
    9e20:	4b3e      	ldr	r3, [pc, #248]	; (9f1c <m2m_wifi_init+0x1bc>)
    9e22:	4798      	blx	r3
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
    9e24:	4b3a      	ldr	r3, [pc, #232]	; (9f10 <m2m_wifi_init+0x1b0>)
    9e26:	0018      	movs	r0, r3
    9e28:	4b3a      	ldr	r3, [pc, #232]	; (9f14 <m2m_wifi_init+0x1b4>)
    9e2a:	4798      	blx	r3
    9e2c:	230c      	movs	r3, #12
    9e2e:	18fb      	adds	r3, r7, r3
    9e30:	3316      	adds	r3, #22
    9e32:	001a      	movs	r2, r3
    9e34:	230c      	movs	r3, #12
    9e36:	18fb      	adds	r3, r7, r3
    9e38:	330a      	adds	r3, #10
    9e3a:	0019      	movs	r1, r3
    9e3c:	4b38      	ldr	r3, [pc, #224]	; (9f20 <m2m_wifi_init+0x1c0>)
    9e3e:	0018      	movs	r0, r3
    9e40:	4b34      	ldr	r3, [pc, #208]	; (9f14 <m2m_wifi_init+0x1b4>)
    9e42:	4798      	blx	r3
    9e44:	200d      	movs	r0, #13
    9e46:	4b35      	ldr	r3, [pc, #212]	; (9f1c <m2m_wifi_init+0x1bc>)
    9e48:	4798      	blx	r3
	M2M_INFO("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    9e4a:	4b31      	ldr	r3, [pc, #196]	; (9f10 <m2m_wifi_init+0x1b0>)
    9e4c:	0018      	movs	r0, r3
    9e4e:	4b31      	ldr	r3, [pc, #196]	; (9f14 <m2m_wifi_init+0x1b4>)
    9e50:	4798      	blx	r3
    9e52:	230c      	movs	r3, #12
    9e54:	18fb      	adds	r3, r7, r3
    9e56:	79db      	ldrb	r3, [r3, #7]
    9e58:	0019      	movs	r1, r3
    9e5a:	230c      	movs	r3, #12
    9e5c:	18fb      	adds	r3, r7, r3
    9e5e:	7a1b      	ldrb	r3, [r3, #8]
    9e60:	001a      	movs	r2, r3
    9e62:	230c      	movs	r3, #12
    9e64:	18fb      	adds	r3, r7, r3
    9e66:	7a5b      	ldrb	r3, [r3, #9]
    9e68:	482e      	ldr	r0, [pc, #184]	; (9f24 <m2m_wifi_init+0x1c4>)
    9e6a:	4c2a      	ldr	r4, [pc, #168]	; (9f14 <m2m_wifi_init+0x1b4>)
    9e6c:	47a0      	blx	r4
    9e6e:	200d      	movs	r0, #13
    9e70:	4b2a      	ldr	r3, [pc, #168]	; (9f1c <m2m_wifi_init+0x1bc>)
    9e72:	4798      	blx	r3
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    9e74:	4b26      	ldr	r3, [pc, #152]	; (9f10 <m2m_wifi_init+0x1b0>)
    9e76:	0018      	movs	r0, r3
    9e78:	4b26      	ldr	r3, [pc, #152]	; (9f14 <m2m_wifi_init+0x1b4>)
    9e7a:	4798      	blx	r3
    9e7c:	482a      	ldr	r0, [pc, #168]	; (9f28 <m2m_wifi_init+0x1c8>)
    9e7e:	2302      	movs	r3, #2
    9e80:	2205      	movs	r2, #5
    9e82:	2113      	movs	r1, #19
    9e84:	4c23      	ldr	r4, [pc, #140]	; (9f14 <m2m_wifi_init+0x1b4>)
    9e86:	47a0      	blx	r4
    9e88:	200d      	movs	r0, #13
    9e8a:	4b24      	ldr	r3, [pc, #144]	; (9f1c <m2m_wifi_init+0x1bc>)
    9e8c:	4798      	blx	r3
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
    9e8e:	4b20      	ldr	r3, [pc, #128]	; (9f10 <m2m_wifi_init+0x1b0>)
    9e90:	0018      	movs	r0, r3
    9e92:	4b20      	ldr	r3, [pc, #128]	; (9f14 <m2m_wifi_init+0x1b4>)
    9e94:	4798      	blx	r3
    9e96:	4a25      	ldr	r2, [pc, #148]	; (9f2c <m2m_wifi_init+0x1cc>)
    9e98:	4925      	ldr	r1, [pc, #148]	; (9f30 <m2m_wifi_init+0x1d0>)
    9e9a:	4b26      	ldr	r3, [pc, #152]	; (9f34 <m2m_wifi_init+0x1d4>)
    9e9c:	0018      	movs	r0, r3
    9e9e:	4b1d      	ldr	r3, [pc, #116]	; (9f14 <m2m_wifi_init+0x1b4>)
    9ea0:	4798      	blx	r3
    9ea2:	200d      	movs	r0, #13
    9ea4:	4b1d      	ldr	r3, [pc, #116]	; (9f1c <m2m_wifi_init+0x1bc>)
    9ea6:	4798      	blx	r3
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    9ea8:	2337      	movs	r3, #55	; 0x37
    9eaa:	18fb      	adds	r3, r7, r3
    9eac:	781b      	ldrb	r3, [r3, #0]
    9eae:	b25b      	sxtb	r3, r3
    9eb0:	330d      	adds	r3, #13
    9eb2:	d116      	bne.n	9ee2 <m2m_wifi_init+0x182>
	{
		M2M_ERR("Mismatch Firmawre Version\n");
    9eb4:	23e8      	movs	r3, #232	; 0xe8
    9eb6:	33ff      	adds	r3, #255	; 0xff
    9eb8:	001a      	movs	r2, r3
    9eba:	491f      	ldr	r1, [pc, #124]	; (9f38 <m2m_wifi_init+0x1d8>)
    9ebc:	4b1f      	ldr	r3, [pc, #124]	; (9f3c <m2m_wifi_init+0x1dc>)
    9ebe:	0018      	movs	r0, r3
    9ec0:	4b14      	ldr	r3, [pc, #80]	; (9f14 <m2m_wifi_init+0x1b4>)
    9ec2:	4798      	blx	r3
    9ec4:	4b1e      	ldr	r3, [pc, #120]	; (9f40 <m2m_wifi_init+0x1e0>)
    9ec6:	0018      	movs	r0, r3
    9ec8:	4b1e      	ldr	r3, [pc, #120]	; (9f44 <m2m_wifi_init+0x1e4>)
    9eca:	4798      	blx	r3
    9ecc:	200d      	movs	r0, #13
    9ece:	4b13      	ldr	r3, [pc, #76]	; (9f1c <m2m_wifi_init+0x1bc>)
    9ed0:	4798      	blx	r3
	}

	goto _EXIT0;
    9ed2:	e006      	b.n	9ee2 <m2m_wifi_init+0x182>
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
	/* Initialize host interface module */
	ret = hif_init(NULL);
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    9ed4:	46c0      	nop			; (mov r8, r8)
	}

	goto _EXIT0;

_EXIT1:
	nm_drv_deinit(NULL);
    9ed6:	2000      	movs	r0, #0
    9ed8:	4b1b      	ldr	r3, [pc, #108]	; (9f48 <m2m_wifi_init+0x1e8>)
    9eda:	4798      	blx	r3
    9edc:	e002      	b.n	9ee4 <m2m_wifi_init+0x184>
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    9ede:	46c0      	nop			; (mov r8, r8)
    9ee0:	e000      	b.n	9ee4 <m2m_wifi_init+0x184>
	if(M2M_ERR_FW_VER_MISMATCH == ret)
	{
		M2M_ERR("Mismatch Firmawre Version\n");
	}

	goto _EXIT0;
    9ee2:	46c0      	nop			; (mov r8, r8)

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
    9ee4:	2337      	movs	r3, #55	; 0x37
    9ee6:	18fb      	adds	r3, r7, r3
    9ee8:	781b      	ldrb	r3, [r3, #0]
    9eea:	b25b      	sxtb	r3, r3
}
    9eec:	0018      	movs	r0, r3
    9eee:	46bd      	mov	sp, r7
    9ef0:	b00f      	add	sp, #60	; 0x3c
    9ef2:	bd90      	pop	{r4, r7, pc}
    9ef4:	200000a4 	.word	0x200000a4
    9ef8:	200000a1 	.word	0x200000a1
    9efc:	0000b06d 	.word	0x0000b06d
    9f00:	00008e3d 	.word	0x00008e3d
    9f04:	000099b5 	.word	0x000099b5
    9f08:	000098f9 	.word	0x000098f9
    9f0c:	0000aea1 	.word	0x0000aea1
    9f10:	0001845c 	.word	0x0001845c
    9f14:	00016b7d 	.word	0x00016b7d
    9f18:	000185f0 	.word	0x000185f0
    9f1c:	00016bb1 	.word	0x00016bb1
    9f20:	00018618 	.word	0x00018618
    9f24:	00018634 	.word	0x00018634
    9f28:	00018658 	.word	0x00018658
    9f2c:	00018670 	.word	0x00018670
    9f30:	0001867c 	.word	0x0001867c
    9f34:	00018688 	.word	0x00018688
    9f38:	0001881c 	.word	0x0001881c
    9f3c:	00018488 	.word	0x00018488
    9f40:	000186a0 	.word	0x000186a0
    9f44:	00016c9d 	.word	0x00016c9d
    9f48:	0000b201 	.word	0x0000b201

00009f4c <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
    9f4c:	b580      	push	{r7, lr}
    9f4e:	b082      	sub	sp, #8
    9f50:	af00      	add	r7, sp, #0
    9f52:	6078      	str	r0, [r7, #4]
	return hif_handle_isr();
    9f54:	4b03      	ldr	r3, [pc, #12]	; (9f64 <m2m_wifi_handle_events+0x18>)
    9f56:	4798      	blx	r3
    9f58:	0003      	movs	r3, r0
}
    9f5a:	0018      	movs	r0, r3
    9f5c:	46bd      	mov	sp, r7
    9f5e:	b002      	add	sp, #8
    9f60:	bd80      	pop	{r7, pc}
    9f62:	46c0      	nop			; (mov r8, r8)
    9f64:	000096e9 	.word	0x000096e9

00009f68 <m2m_wifi_connect>:
{
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_DEFAULT_CONNECT, NULL, 0,NULL, 0,0);
}

sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
    9f68:	b590      	push	{r4, r7, lr}
    9f6a:	b087      	sub	sp, #28
    9f6c:	af02      	add	r7, sp, #8
    9f6e:	60f8      	str	r0, [r7, #12]
    9f70:	0008      	movs	r0, r1
    9f72:	0011      	movs	r1, r2
    9f74:	607b      	str	r3, [r7, #4]
    9f76:	230b      	movs	r3, #11
    9f78:	18fb      	adds	r3, r7, r3
    9f7a:	1c02      	adds	r2, r0, #0
    9f7c:	701a      	strb	r2, [r3, #0]
    9f7e:	230a      	movs	r3, #10
    9f80:	18fb      	adds	r3, r7, r3
    9f82:	1c0a      	adds	r2, r1, #0
    9f84:	701a      	strb	r2, [r3, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    9f86:	687c      	ldr	r4, [r7, #4]
    9f88:	230a      	movs	r3, #10
    9f8a:	18fb      	adds	r3, r7, r3
    9f8c:	781a      	ldrb	r2, [r3, #0]
    9f8e:	230b      	movs	r3, #11
    9f90:	18fb      	adds	r3, r7, r3
    9f92:	7819      	ldrb	r1, [r3, #0]
    9f94:	68f8      	ldr	r0, [r7, #12]
    9f96:	2300      	movs	r3, #0
    9f98:	9301      	str	r3, [sp, #4]
    9f9a:	2320      	movs	r3, #32
    9f9c:	18fb      	adds	r3, r7, r3
    9f9e:	881b      	ldrh	r3, [r3, #0]
    9fa0:	9300      	str	r3, [sp, #0]
    9fa2:	0023      	movs	r3, r4
    9fa4:	4c03      	ldr	r4, [pc, #12]	; (9fb4 <m2m_wifi_connect+0x4c>)
    9fa6:	47a0      	blx	r4
    9fa8:	0003      	movs	r3, r0
}
    9faa:	0018      	movs	r0, r3
    9fac:	46bd      	mov	sp, r7
    9fae:	b005      	add	sp, #20
    9fb0:	bd90      	pop	{r4, r7, pc}
    9fb2:	46c0      	nop			; (mov r8, r8)
    9fb4:	00009fb9 	.word	0x00009fb9

00009fb8 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    9fb8:	b5b0      	push	{r4, r5, r7, lr}
    9fba:	b0aa      	sub	sp, #168	; 0xa8
    9fbc:	af04      	add	r7, sp, #16
    9fbe:	60f8      	str	r0, [r7, #12]
    9fc0:	0008      	movs	r0, r1
    9fc2:	0011      	movs	r1, r2
    9fc4:	607b      	str	r3, [r7, #4]
    9fc6:	230b      	movs	r3, #11
    9fc8:	18fb      	adds	r3, r7, r3
    9fca:	1c02      	adds	r2, r0, #0
    9fcc:	701a      	strb	r2, [r3, #0]
    9fce:	230a      	movs	r3, #10
    9fd0:	18fb      	adds	r3, r7, r3
    9fd2:	1c0a      	adds	r2, r1, #0
    9fd4:	701a      	strb	r2, [r3, #0]
	sint8				ret = M2M_SUCCESS;
    9fd6:	2397      	movs	r3, #151	; 0x97
    9fd8:	18fb      	adds	r3, r7, r3
    9fda:	2200      	movs	r2, #0
    9fdc:	701a      	strb	r2, [r3, #0]
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    9fde:	230a      	movs	r3, #10
    9fe0:	18fb      	adds	r3, r7, r3
    9fe2:	781b      	ldrb	r3, [r3, #0]
    9fe4:	2b01      	cmp	r3, #1
    9fe6:	d100      	bne.n	9fea <m2m_wifi_connect_sc+0x32>
    9fe8:	e083      	b.n	a0f2 <m2m_wifi_connect_sc+0x13a>
	{
		if(pvAuthInfo == NULL)
    9fea:	687b      	ldr	r3, [r7, #4]
    9fec:	2b00      	cmp	r3, #0
    9fee:	d111      	bne.n	a014 <m2m_wifi_connect_sc+0x5c>
		{
			M2M_ERR("Key is not valid\n");
    9ff0:	4adb      	ldr	r2, [pc, #876]	; (a360 <m2m_wifi_connect_sc+0x3a8>)
    9ff2:	49dc      	ldr	r1, [pc, #880]	; (a364 <m2m_wifi_connect_sc+0x3ac>)
    9ff4:	4bdc      	ldr	r3, [pc, #880]	; (a368 <m2m_wifi_connect_sc+0x3b0>)
    9ff6:	0018      	movs	r0, r3
    9ff8:	4bdc      	ldr	r3, [pc, #880]	; (a36c <m2m_wifi_connect_sc+0x3b4>)
    9ffa:	4798      	blx	r3
    9ffc:	4bdc      	ldr	r3, [pc, #880]	; (a370 <m2m_wifi_connect_sc+0x3b8>)
    9ffe:	0018      	movs	r0, r3
    a000:	4bdc      	ldr	r3, [pc, #880]	; (a374 <m2m_wifi_connect_sc+0x3bc>)
    a002:	4798      	blx	r3
    a004:	200d      	movs	r0, #13
    a006:	4bdc      	ldr	r3, [pc, #880]	; (a378 <m2m_wifi_connect_sc+0x3c0>)
    a008:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    a00a:	2397      	movs	r3, #151	; 0x97
    a00c:	18fb      	adds	r3, r7, r3
    a00e:	22f4      	movs	r2, #244	; 0xf4
    a010:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    a012:	e1f5      	b.n	a400 <m2m_wifi_connect_sc+0x448>
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    a014:	230a      	movs	r3, #10
    a016:	18fb      	adds	r3, r7, r3
    a018:	781b      	ldrb	r3, [r3, #0]
    a01a:	2b02      	cmp	r3, #2
    a01c:	d169      	bne.n	a0f2 <m2m_wifi_connect_sc+0x13a>
    a01e:	687b      	ldr	r3, [r7, #4]
    a020:	0018      	movs	r0, r3
    a022:	4bd6      	ldr	r3, [pc, #856]	; (a37c <m2m_wifi_connect_sc+0x3c4>)
    a024:	4798      	blx	r3
    a026:	1e03      	subs	r3, r0, #0
    a028:	2b40      	cmp	r3, #64	; 0x40
    a02a:	d162      	bne.n	a0f2 <m2m_wifi_connect_sc+0x13a>
		{
			uint8 i = 0;
    a02c:	2396      	movs	r3, #150	; 0x96
    a02e:	18fb      	adds	r3, r7, r3
    a030:	2200      	movs	r2, #0
    a032:	701a      	strb	r2, [r3, #0]
			uint8* pu8Psk = (uint8*)pvAuthInfo;
    a034:	687b      	ldr	r3, [r7, #4]
    a036:	2290      	movs	r2, #144	; 0x90
    a038:	18ba      	adds	r2, r7, r2
    a03a:	6013      	str	r3, [r2, #0]
			while(i < (M2M_MAX_PSK_LEN-1))
    a03c:	e054      	b.n	a0e8 <m2m_wifi_connect_sc+0x130>
			{
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    a03e:	2396      	movs	r3, #150	; 0x96
    a040:	18fb      	adds	r3, r7, r3
    a042:	781b      	ldrb	r3, [r3, #0]
    a044:	2290      	movs	r2, #144	; 0x90
    a046:	18ba      	adds	r2, r7, r2
    a048:	6812      	ldr	r2, [r2, #0]
    a04a:	18d3      	adds	r3, r2, r3
    a04c:	781b      	ldrb	r3, [r3, #0]
    a04e:	2b2f      	cmp	r3, #47	; 0x2f
    a050:	d931      	bls.n	a0b6 <m2m_wifi_connect_sc+0xfe>
    a052:	2396      	movs	r3, #150	; 0x96
    a054:	18fb      	adds	r3, r7, r3
    a056:	781b      	ldrb	r3, [r3, #0]
    a058:	2290      	movs	r2, #144	; 0x90
    a05a:	18ba      	adds	r2, r7, r2
    a05c:	6812      	ldr	r2, [r2, #0]
    a05e:	18d3      	adds	r3, r2, r3
    a060:	781b      	ldrb	r3, [r3, #0]
    a062:	2b39      	cmp	r3, #57	; 0x39
    a064:	d909      	bls.n	a07a <m2m_wifi_connect_sc+0xc2>
    a066:	2396      	movs	r3, #150	; 0x96
    a068:	18fb      	adds	r3, r7, r3
    a06a:	781b      	ldrb	r3, [r3, #0]
    a06c:	2290      	movs	r2, #144	; 0x90
    a06e:	18ba      	adds	r2, r7, r2
    a070:	6812      	ldr	r2, [r2, #0]
    a072:	18d3      	adds	r3, r2, r3
    a074:	781b      	ldrb	r3, [r3, #0]
    a076:	2b40      	cmp	r3, #64	; 0x40
    a078:	d91d      	bls.n	a0b6 <m2m_wifi_connect_sc+0xfe>
    a07a:	2396      	movs	r3, #150	; 0x96
    a07c:	18fb      	adds	r3, r7, r3
    a07e:	781b      	ldrb	r3, [r3, #0]
    a080:	2290      	movs	r2, #144	; 0x90
    a082:	18ba      	adds	r2, r7, r2
    a084:	6812      	ldr	r2, [r2, #0]
    a086:	18d3      	adds	r3, r2, r3
    a088:	781b      	ldrb	r3, [r3, #0]
    a08a:	2b46      	cmp	r3, #70	; 0x46
    a08c:	d909      	bls.n	a0a2 <m2m_wifi_connect_sc+0xea>
    a08e:	2396      	movs	r3, #150	; 0x96
    a090:	18fb      	adds	r3, r7, r3
    a092:	781b      	ldrb	r3, [r3, #0]
    a094:	2290      	movs	r2, #144	; 0x90
    a096:	18ba      	adds	r2, r7, r2
    a098:	6812      	ldr	r2, [r2, #0]
    a09a:	18d3      	adds	r3, r2, r3
    a09c:	781b      	ldrb	r3, [r3, #0]
    a09e:	2b60      	cmp	r3, #96	; 0x60
    a0a0:	d909      	bls.n	a0b6 <m2m_wifi_connect_sc+0xfe>
    a0a2:	2396      	movs	r3, #150	; 0x96
    a0a4:	18fb      	adds	r3, r7, r3
    a0a6:	781b      	ldrb	r3, [r3, #0]
    a0a8:	2290      	movs	r2, #144	; 0x90
    a0aa:	18ba      	adds	r2, r7, r2
    a0ac:	6812      	ldr	r2, [r2, #0]
    a0ae:	18d3      	adds	r3, r2, r3
    a0b0:	781b      	ldrb	r3, [r3, #0]
    a0b2:	2b66      	cmp	r3, #102	; 0x66
    a0b4:	d911      	bls.n	a0da <m2m_wifi_connect_sc+0x122>
				{
					M2M_ERR("Invalid Key\n");
    a0b6:	4ab2      	ldr	r2, [pc, #712]	; (a380 <m2m_wifi_connect_sc+0x3c8>)
    a0b8:	49aa      	ldr	r1, [pc, #680]	; (a364 <m2m_wifi_connect_sc+0x3ac>)
    a0ba:	4bab      	ldr	r3, [pc, #684]	; (a368 <m2m_wifi_connect_sc+0x3b0>)
    a0bc:	0018      	movs	r0, r3
    a0be:	4bab      	ldr	r3, [pc, #684]	; (a36c <m2m_wifi_connect_sc+0x3b4>)
    a0c0:	4798      	blx	r3
    a0c2:	4bb0      	ldr	r3, [pc, #704]	; (a384 <m2m_wifi_connect_sc+0x3cc>)
    a0c4:	0018      	movs	r0, r3
    a0c6:	4bab      	ldr	r3, [pc, #684]	; (a374 <m2m_wifi_connect_sc+0x3bc>)
    a0c8:	4798      	blx	r3
    a0ca:	200d      	movs	r0, #13
    a0cc:	4baa      	ldr	r3, [pc, #680]	; (a378 <m2m_wifi_connect_sc+0x3c0>)
    a0ce:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    a0d0:	2397      	movs	r3, #151	; 0x97
    a0d2:	18fb      	adds	r3, r7, r3
    a0d4:	22f4      	movs	r2, #244	; 0xf4
    a0d6:	701a      	strb	r2, [r3, #0]
					goto ERR1;
    a0d8:	e192      	b.n	a400 <m2m_wifi_connect_sc+0x448>
				}
				i++;
    a0da:	2396      	movs	r3, #150	; 0x96
    a0dc:	18fb      	adds	r3, r7, r3
    a0de:	781a      	ldrb	r2, [r3, #0]
    a0e0:	2396      	movs	r3, #150	; 0x96
    a0e2:	18fb      	adds	r3, r7, r3
    a0e4:	3201      	adds	r2, #1
    a0e6:	701a      	strb	r2, [r3, #0]
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
		{
			uint8 i = 0;
			uint8* pu8Psk = (uint8*)pvAuthInfo;
			while(i < (M2M_MAX_PSK_LEN-1))
    a0e8:	2396      	movs	r3, #150	; 0x96
    a0ea:	18fb      	adds	r3, r7, r3
    a0ec:	781b      	ldrb	r3, [r3, #0]
    a0ee:	2b3f      	cmp	r3, #63	; 0x3f
    a0f0:	d9a5      	bls.n	a03e <m2m_wifi_connect_sc+0x86>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    a0f2:	230b      	movs	r3, #11
    a0f4:	18fb      	adds	r3, r7, r3
    a0f6:	781b      	ldrb	r3, [r3, #0]
    a0f8:	2b00      	cmp	r3, #0
    a0fa:	d004      	beq.n	a106 <m2m_wifi_connect_sc+0x14e>
    a0fc:	230b      	movs	r3, #11
    a0fe:	18fb      	adds	r3, r7, r3
    a100:	781b      	ldrb	r3, [r3, #0]
    a102:	2b20      	cmp	r3, #32
    a104:	d911      	bls.n	a12a <m2m_wifi_connect_sc+0x172>
	{
		M2M_ERR("SSID LEN INVALID\n");
    a106:	4aa0      	ldr	r2, [pc, #640]	; (a388 <m2m_wifi_connect_sc+0x3d0>)
    a108:	4996      	ldr	r1, [pc, #600]	; (a364 <m2m_wifi_connect_sc+0x3ac>)
    a10a:	4b97      	ldr	r3, [pc, #604]	; (a368 <m2m_wifi_connect_sc+0x3b0>)
    a10c:	0018      	movs	r0, r3
    a10e:	4b97      	ldr	r3, [pc, #604]	; (a36c <m2m_wifi_connect_sc+0x3b4>)
    a110:	4798      	blx	r3
    a112:	4b9e      	ldr	r3, [pc, #632]	; (a38c <m2m_wifi_connect_sc+0x3d4>)
    a114:	0018      	movs	r0, r3
    a116:	4b97      	ldr	r3, [pc, #604]	; (a374 <m2m_wifi_connect_sc+0x3bc>)
    a118:	4798      	blx	r3
    a11a:	200d      	movs	r0, #13
    a11c:	4b96      	ldr	r3, [pc, #600]	; (a378 <m2m_wifi_connect_sc+0x3c0>)
    a11e:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    a120:	2397      	movs	r3, #151	; 0x97
    a122:	18fb      	adds	r3, r7, r3
    a124:	22f4      	movs	r2, #244	; 0xf4
    a126:	701a      	strb	r2, [r3, #0]
		goto ERR1;
    a128:	e16a      	b.n	a400 <m2m_wifi_connect_sc+0x448>
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    a12a:	23a8      	movs	r3, #168	; 0xa8
    a12c:	18fb      	adds	r3, r7, r3
    a12e:	881b      	ldrh	r3, [r3, #0]
    a130:	2b00      	cmp	r3, #0
    a132:	d004      	beq.n	a13e <m2m_wifi_connect_sc+0x186>
    a134:	23a8      	movs	r3, #168	; 0xa8
    a136:	18fb      	adds	r3, r7, r3
    a138:	881b      	ldrh	r3, [r3, #0]
    a13a:	2b0e      	cmp	r3, #14
    a13c:	d917      	bls.n	a16e <m2m_wifi_connect_sc+0x1b6>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    a13e:	23a8      	movs	r3, #168	; 0xa8
    a140:	18fb      	adds	r3, r7, r3
    a142:	881b      	ldrh	r3, [r3, #0]
    a144:	2bff      	cmp	r3, #255	; 0xff
    a146:	d012      	beq.n	a16e <m2m_wifi_connect_sc+0x1b6>
		{
			M2M_ERR("CH INVALID\n");
    a148:	238d      	movs	r3, #141	; 0x8d
    a14a:	009a      	lsls	r2, r3, #2
    a14c:	4985      	ldr	r1, [pc, #532]	; (a364 <m2m_wifi_connect_sc+0x3ac>)
    a14e:	4b86      	ldr	r3, [pc, #536]	; (a368 <m2m_wifi_connect_sc+0x3b0>)
    a150:	0018      	movs	r0, r3
    a152:	4b86      	ldr	r3, [pc, #536]	; (a36c <m2m_wifi_connect_sc+0x3b4>)
    a154:	4798      	blx	r3
    a156:	4b8e      	ldr	r3, [pc, #568]	; (a390 <m2m_wifi_connect_sc+0x3d8>)
    a158:	0018      	movs	r0, r3
    a15a:	4b86      	ldr	r3, [pc, #536]	; (a374 <m2m_wifi_connect_sc+0x3bc>)
    a15c:	4798      	blx	r3
    a15e:	200d      	movs	r0, #13
    a160:	4b85      	ldr	r3, [pc, #532]	; (a378 <m2m_wifi_connect_sc+0x3c0>)
    a162:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    a164:	2397      	movs	r3, #151	; 0x97
    a166:	18fb      	adds	r3, r7, r3
    a168:	22f4      	movs	r2, #244	; 0xf4
    a16a:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    a16c:	e148      	b.n	a400 <m2m_wifi_connect_sc+0x448>
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    a16e:	230b      	movs	r3, #11
    a170:	18fb      	adds	r3, r7, r3
    a172:	781a      	ldrb	r2, [r3, #0]
    a174:	68f9      	ldr	r1, [r7, #12]
    a176:	2314      	movs	r3, #20
    a178:	18fb      	adds	r3, r7, r3
    a17a:	3346      	adds	r3, #70	; 0x46
    a17c:	0018      	movs	r0, r3
    a17e:	4b85      	ldr	r3, [pc, #532]	; (a394 <m2m_wifi_connect_sc+0x3dc>)
    a180:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    a182:	230b      	movs	r3, #11
    a184:	18fb      	adds	r3, r7, r3
    a186:	781b      	ldrb	r3, [r3, #0]
    a188:	2214      	movs	r2, #20
    a18a:	18ba      	adds	r2, r7, r2
    a18c:	2146      	movs	r1, #70	; 0x46
    a18e:	18d3      	adds	r3, r2, r3
    a190:	185b      	adds	r3, r3, r1
    a192:	2200      	movs	r2, #0
    a194:	701a      	strb	r2, [r3, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    a196:	2314      	movs	r3, #20
    a198:	18fb      	adds	r3, r7, r3
    a19a:	22a8      	movs	r2, #168	; 0xa8
    a19c:	18ba      	adds	r2, r7, r2
    a19e:	2144      	movs	r1, #68	; 0x44
    a1a0:	8812      	ldrh	r2, [r2, #0]
    a1a2:	525a      	strh	r2, [r3, r1]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    a1a4:	23ac      	movs	r3, #172	; 0xac
    a1a6:	18fb      	adds	r3, r7, r3
    a1a8:	781b      	ldrb	r3, [r3, #0]
    a1aa:	1e5a      	subs	r2, r3, #1
    a1ac:	4193      	sbcs	r3, r2
    a1ae:	b2db      	uxtb	r3, r3
    a1b0:	0019      	movs	r1, r3
    a1b2:	2314      	movs	r3, #20
    a1b4:	18fb      	adds	r3, r7, r3
    a1b6:	2267      	movs	r2, #103	; 0x67
    a1b8:	5499      	strb	r1, [r3, r2]
	pstrAuthInfo = &strConnect.strSec;
    a1ba:	2314      	movs	r3, #20
    a1bc:	18fb      	adds	r3, r7, r3
    a1be:	228c      	movs	r2, #140	; 0x8c
    a1c0:	18ba      	adds	r2, r7, r2
    a1c2:	6013      	str	r3, [r2, #0]
	pstrAuthInfo->u8SecType		= u8SecType;
    a1c4:	238c      	movs	r3, #140	; 0x8c
    a1c6:	18fb      	adds	r3, r7, r3
    a1c8:	681b      	ldr	r3, [r3, #0]
    a1ca:	220a      	movs	r2, #10
    a1cc:	18ba      	adds	r2, r7, r2
    a1ce:	2141      	movs	r1, #65	; 0x41
    a1d0:	7812      	ldrb	r2, [r2, #0]
    a1d2:	545a      	strb	r2, [r3, r1]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    a1d4:	230a      	movs	r3, #10
    a1d6:	18fb      	adds	r3, r7, r3
    a1d8:	781b      	ldrb	r3, [r3, #0]
    a1da:	2b03      	cmp	r3, #3
    a1dc:	d000      	beq.n	a1e0 <m2m_wifi_connect_sc+0x228>
    a1de:	e07a      	b.n	a2d6 <m2m_wifi_connect_sc+0x31e>
	{
		tstrM2mWifiWepParams	* pstrWepParams = (tstrM2mWifiWepParams*)pvAuthInfo;
    a1e0:	687b      	ldr	r3, [r7, #4]
    a1e2:	2288      	movs	r2, #136	; 0x88
    a1e4:	18ba      	adds	r2, r7, r2
    a1e6:	6013      	str	r3, [r2, #0]
		tstrM2mWifiWepParams	*pstrWep = &pstrAuthInfo->uniAuth.strWepInfo;
    a1e8:	238c      	movs	r3, #140	; 0x8c
    a1ea:	18fb      	adds	r3, r7, r3
    a1ec:	681b      	ldr	r3, [r3, #0]
    a1ee:	2284      	movs	r2, #132	; 0x84
    a1f0:	18ba      	adds	r2, r7, r2
    a1f2:	6013      	str	r3, [r2, #0]
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    a1f4:	2388      	movs	r3, #136	; 0x88
    a1f6:	18fb      	adds	r3, r7, r3
    a1f8:	681b      	ldr	r3, [r3, #0]
    a1fa:	781b      	ldrb	r3, [r3, #0]
    a1fc:	3b01      	subs	r3, #1
    a1fe:	b2da      	uxtb	r2, r3
    a200:	2384      	movs	r3, #132	; 0x84
    a202:	18fb      	adds	r3, r7, r3
    a204:	681b      	ldr	r3, [r3, #0]
    a206:	701a      	strb	r2, [r3, #0]

		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    a208:	2384      	movs	r3, #132	; 0x84
    a20a:	18fb      	adds	r3, r7, r3
    a20c:	681b      	ldr	r3, [r3, #0]
    a20e:	781b      	ldrb	r3, [r3, #0]
    a210:	2b03      	cmp	r3, #3
    a212:	d917      	bls.n	a244 <m2m_wifi_connect_sc+0x28c>
		{
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    a214:	4a60      	ldr	r2, [pc, #384]	; (a398 <m2m_wifi_connect_sc+0x3e0>)
    a216:	4953      	ldr	r1, [pc, #332]	; (a364 <m2m_wifi_connect_sc+0x3ac>)
    a218:	4b53      	ldr	r3, [pc, #332]	; (a368 <m2m_wifi_connect_sc+0x3b0>)
    a21a:	0018      	movs	r0, r3
    a21c:	4b53      	ldr	r3, [pc, #332]	; (a36c <m2m_wifi_connect_sc+0x3b4>)
    a21e:	4798      	blx	r3
    a220:	2384      	movs	r3, #132	; 0x84
    a222:	18fb      	adds	r3, r7, r3
    a224:	681b      	ldr	r3, [r3, #0]
    a226:	781b      	ldrb	r3, [r3, #0]
    a228:	001a      	movs	r2, r3
    a22a:	4b5c      	ldr	r3, [pc, #368]	; (a39c <m2m_wifi_connect_sc+0x3e4>)
    a22c:	0011      	movs	r1, r2
    a22e:	0018      	movs	r0, r3
    a230:	4b4e      	ldr	r3, [pc, #312]	; (a36c <m2m_wifi_connect_sc+0x3b4>)
    a232:	4798      	blx	r3
    a234:	200d      	movs	r0, #13
    a236:	4b50      	ldr	r3, [pc, #320]	; (a378 <m2m_wifi_connect_sc+0x3c0>)
    a238:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    a23a:	2397      	movs	r3, #151	; 0x97
    a23c:	18fb      	adds	r3, r7, r3
    a23e:	22f4      	movs	r2, #244	; 0xf4
    a240:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    a242:	e0dd      	b.n	a400 <m2m_wifi_connect_sc+0x448>
		}
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    a244:	2388      	movs	r3, #136	; 0x88
    a246:	18fb      	adds	r3, r7, r3
    a248:	681b      	ldr	r3, [r3, #0]
    a24a:	785b      	ldrb	r3, [r3, #1]
    a24c:	3b01      	subs	r3, #1
    a24e:	b2da      	uxtb	r2, r3
    a250:	2384      	movs	r3, #132	; 0x84
    a252:	18fb      	adds	r3, r7, r3
    a254:	681b      	ldr	r3, [r3, #0]
    a256:	705a      	strb	r2, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    a258:	2384      	movs	r3, #132	; 0x84
    a25a:	18fb      	adds	r3, r7, r3
    a25c:	681b      	ldr	r3, [r3, #0]
    a25e:	785b      	ldrb	r3, [r3, #1]
    a260:	2b0a      	cmp	r3, #10
    a262:	d01d      	beq.n	a2a0 <m2m_wifi_connect_sc+0x2e8>
    a264:	2384      	movs	r3, #132	; 0x84
    a266:	18fb      	adds	r3, r7, r3
    a268:	681b      	ldr	r3, [r3, #0]
    a26a:	785b      	ldrb	r3, [r3, #1]
    a26c:	2b1a      	cmp	r3, #26
    a26e:	d017      	beq.n	a2a0 <m2m_wifi_connect_sc+0x2e8>
		{
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    a270:	4a4b      	ldr	r2, [pc, #300]	; (a3a0 <m2m_wifi_connect_sc+0x3e8>)
    a272:	493c      	ldr	r1, [pc, #240]	; (a364 <m2m_wifi_connect_sc+0x3ac>)
    a274:	4b3c      	ldr	r3, [pc, #240]	; (a368 <m2m_wifi_connect_sc+0x3b0>)
    a276:	0018      	movs	r0, r3
    a278:	4b3c      	ldr	r3, [pc, #240]	; (a36c <m2m_wifi_connect_sc+0x3b4>)
    a27a:	4798      	blx	r3
    a27c:	2384      	movs	r3, #132	; 0x84
    a27e:	18fb      	adds	r3, r7, r3
    a280:	681b      	ldr	r3, [r3, #0]
    a282:	785b      	ldrb	r3, [r3, #1]
    a284:	001a      	movs	r2, r3
    a286:	4b47      	ldr	r3, [pc, #284]	; (a3a4 <m2m_wifi_connect_sc+0x3ec>)
    a288:	0011      	movs	r1, r2
    a28a:	0018      	movs	r0, r3
    a28c:	4b37      	ldr	r3, [pc, #220]	; (a36c <m2m_wifi_connect_sc+0x3b4>)
    a28e:	4798      	blx	r3
    a290:	200d      	movs	r0, #13
    a292:	4b39      	ldr	r3, [pc, #228]	; (a378 <m2m_wifi_connect_sc+0x3c0>)
    a294:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    a296:	2397      	movs	r3, #151	; 0x97
    a298:	18fb      	adds	r3, r7, r3
    a29a:	22f4      	movs	r2, #244	; 0xf4
    a29c:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    a29e:	e0af      	b.n	a400 <m2m_wifi_connect_sc+0x448>
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    a2a0:	2384      	movs	r3, #132	; 0x84
    a2a2:	18fb      	adds	r3, r7, r3
    a2a4:	681b      	ldr	r3, [r3, #0]
    a2a6:	1c98      	adds	r0, r3, #2
    a2a8:	2388      	movs	r3, #136	; 0x88
    a2aa:	18fb      	adds	r3, r7, r3
    a2ac:	681b      	ldr	r3, [r3, #0]
    a2ae:	1c99      	adds	r1, r3, #2
    a2b0:	2388      	movs	r3, #136	; 0x88
    a2b2:	18fb      	adds	r3, r7, r3
    a2b4:	681b      	ldr	r3, [r3, #0]
    a2b6:	785b      	ldrb	r3, [r3, #1]
    a2b8:	001a      	movs	r2, r3
    a2ba:	4b36      	ldr	r3, [pc, #216]	; (a394 <m2m_wifi_connect_sc+0x3dc>)
    a2bc:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    a2be:	2388      	movs	r3, #136	; 0x88
    a2c0:	18fb      	adds	r3, r7, r3
    a2c2:	681b      	ldr	r3, [r3, #0]
    a2c4:	785b      	ldrb	r3, [r3, #1]
    a2c6:	001a      	movs	r2, r3
    a2c8:	2384      	movs	r3, #132	; 0x84
    a2ca:	18fb      	adds	r3, r7, r3
    a2cc:	681b      	ldr	r3, [r3, #0]
    a2ce:	189b      	adds	r3, r3, r2
    a2d0:	2200      	movs	r2, #0
    a2d2:	709a      	strb	r2, [r3, #2]
    a2d4:	e083      	b.n	a3de <m2m_wifi_connect_sc+0x426>

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    a2d6:	230a      	movs	r3, #10
    a2d8:	18fb      	adds	r3, r7, r3
    a2da:	781b      	ldrb	r3, [r3, #0]
    a2dc:	2b02      	cmp	r3, #2
    a2de:	d130      	bne.n	a342 <m2m_wifi_connect_sc+0x38a>
	{
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    a2e0:	2382      	movs	r3, #130	; 0x82
    a2e2:	18fc      	adds	r4, r7, r3
    a2e4:	687b      	ldr	r3, [r7, #4]
    a2e6:	0018      	movs	r0, r3
    a2e8:	4b24      	ldr	r3, [pc, #144]	; (a37c <m2m_wifi_connect_sc+0x3c4>)
    a2ea:	4798      	blx	r3
    a2ec:	0003      	movs	r3, r0
    a2ee:	8023      	strh	r3, [r4, #0]
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    a2f0:	2382      	movs	r3, #130	; 0x82
    a2f2:	18fb      	adds	r3, r7, r3
    a2f4:	881b      	ldrh	r3, [r3, #0]
    a2f6:	2b00      	cmp	r3, #0
    a2f8:	d004      	beq.n	a304 <m2m_wifi_connect_sc+0x34c>
    a2fa:	2382      	movs	r3, #130	; 0x82
    a2fc:	18fb      	adds	r3, r7, r3
    a2fe:	881b      	ldrh	r3, [r3, #0]
    a300:	2b40      	cmp	r3, #64	; 0x40
    a302:	d911      	bls.n	a328 <m2m_wifi_connect_sc+0x370>
		{
			M2M_ERR("Incorrect PSK key length\n");
    a304:	4a28      	ldr	r2, [pc, #160]	; (a3a8 <m2m_wifi_connect_sc+0x3f0>)
    a306:	4917      	ldr	r1, [pc, #92]	; (a364 <m2m_wifi_connect_sc+0x3ac>)
    a308:	4b17      	ldr	r3, [pc, #92]	; (a368 <m2m_wifi_connect_sc+0x3b0>)
    a30a:	0018      	movs	r0, r3
    a30c:	4b17      	ldr	r3, [pc, #92]	; (a36c <m2m_wifi_connect_sc+0x3b4>)
    a30e:	4798      	blx	r3
    a310:	4b26      	ldr	r3, [pc, #152]	; (a3ac <m2m_wifi_connect_sc+0x3f4>)
    a312:	0018      	movs	r0, r3
    a314:	4b17      	ldr	r3, [pc, #92]	; (a374 <m2m_wifi_connect_sc+0x3bc>)
    a316:	4798      	blx	r3
    a318:	200d      	movs	r0, #13
    a31a:	4b17      	ldr	r3, [pc, #92]	; (a378 <m2m_wifi_connect_sc+0x3c0>)
    a31c:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    a31e:	2397      	movs	r3, #151	; 0x97
    a320:	18fb      	adds	r3, r7, r3
    a322:	22f4      	movs	r2, #244	; 0xf4
    a324:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    a326:	e06b      	b.n	a400 <m2m_wifi_connect_sc+0x448>
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    a328:	238c      	movs	r3, #140	; 0x8c
    a32a:	18fb      	adds	r3, r7, r3
    a32c:	6818      	ldr	r0, [r3, #0]
    a32e:	2382      	movs	r3, #130	; 0x82
    a330:	18fb      	adds	r3, r7, r3
    a332:	881b      	ldrh	r3, [r3, #0]
    a334:	3301      	adds	r3, #1
    a336:	001a      	movs	r2, r3
    a338:	687b      	ldr	r3, [r7, #4]
    a33a:	0019      	movs	r1, r3
    a33c:	4b15      	ldr	r3, [pc, #84]	; (a394 <m2m_wifi_connect_sc+0x3dc>)
    a33e:	4798      	blx	r3
    a340:	e04d      	b.n	a3de <m2m_wifi_connect_sc+0x426>
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    a342:	230a      	movs	r3, #10
    a344:	18fb      	adds	r3, r7, r3
    a346:	781b      	ldrb	r3, [r3, #0]
    a348:	2b04      	cmp	r3, #4
    a34a:	d131      	bne.n	a3b0 <m2m_wifi_connect_sc+0x3f8>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    a34c:	238c      	movs	r3, #140	; 0x8c
    a34e:	18fb      	adds	r3, r7, r3
    a350:	681b      	ldr	r3, [r3, #0]
    a352:	6879      	ldr	r1, [r7, #4]
    a354:	223e      	movs	r2, #62	; 0x3e
    a356:	0018      	movs	r0, r3
    a358:	4b0e      	ldr	r3, [pc, #56]	; (a394 <m2m_wifi_connect_sc+0x3dc>)
    a35a:	4798      	blx	r3
    a35c:	e03f      	b.n	a3de <m2m_wifi_connect_sc+0x426>
    a35e:	46c0      	nop			; (mov r8, r8)
    a360:	00000215 	.word	0x00000215
    a364:	0001882c 	.word	0x0001882c
    a368:	00018488 	.word	0x00018488
    a36c:	00016b7d 	.word	0x00016b7d
    a370:	000186bc 	.word	0x000186bc
    a374:	00016c9d 	.word	0x00016c9d
    a378:	00016bb1 	.word	0x00016bb1
    a37c:	00008c65 	.word	0x00008c65
    a380:	00000221 	.word	0x00000221
    a384:	000186d0 	.word	0x000186d0
    a388:	0000022b 	.word	0x0000022b
    a38c:	000186dc 	.word	0x000186dc
    a390:	000186f0 	.word	0x000186f0
    a394:	00008be9 	.word	0x00008be9
    a398:	0000024b 	.word	0x0000024b
    a39c:	000186fc 	.word	0x000186fc
    a3a0:	00000252 	.word	0x00000252
    a3a4:	00018718 	.word	0x00018718
    a3a8:	00000261 	.word	0x00000261
    a3ac:	00018734 	.word	0x00018734
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    a3b0:	230a      	movs	r3, #10
    a3b2:	18fb      	adds	r3, r7, r3
    a3b4:	781b      	ldrb	r3, [r3, #0]
    a3b6:	2b01      	cmp	r3, #1
    a3b8:	d011      	beq.n	a3de <m2m_wifi_connect_sc+0x426>
	{

	}
	else
	{
		M2M_ERR("undefined sec type\n");
    a3ba:	4a15      	ldr	r2, [pc, #84]	; (a410 <m2m_wifi_connect_sc+0x458>)
    a3bc:	4915      	ldr	r1, [pc, #84]	; (a414 <m2m_wifi_connect_sc+0x45c>)
    a3be:	4b16      	ldr	r3, [pc, #88]	; (a418 <m2m_wifi_connect_sc+0x460>)
    a3c0:	0018      	movs	r0, r3
    a3c2:	4b16      	ldr	r3, [pc, #88]	; (a41c <m2m_wifi_connect_sc+0x464>)
    a3c4:	4798      	blx	r3
    a3c6:	4b16      	ldr	r3, [pc, #88]	; (a420 <m2m_wifi_connect_sc+0x468>)
    a3c8:	0018      	movs	r0, r3
    a3ca:	4b16      	ldr	r3, [pc, #88]	; (a424 <m2m_wifi_connect_sc+0x46c>)
    a3cc:	4798      	blx	r3
    a3ce:	200d      	movs	r0, #13
    a3d0:	4b15      	ldr	r3, [pc, #84]	; (a428 <m2m_wifi_connect_sc+0x470>)
    a3d2:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    a3d4:	2397      	movs	r3, #151	; 0x97
    a3d6:	18fb      	adds	r3, r7, r3
    a3d8:	22f4      	movs	r2, #244	; 0xf4
    a3da:	701a      	strb	r2, [r3, #0]
		goto ERR1;
    a3dc:	e010      	b.n	a400 <m2m_wifi_connect_sc+0x448>
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    a3de:	2397      	movs	r3, #151	; 0x97
    a3e0:	18fc      	adds	r4, r7, r3
    a3e2:	2314      	movs	r3, #20
    a3e4:	18fa      	adds	r2, r7, r3
    a3e6:	2300      	movs	r3, #0
    a3e8:	9302      	str	r3, [sp, #8]
    a3ea:	2300      	movs	r3, #0
    a3ec:	9301      	str	r3, [sp, #4]
    a3ee:	2300      	movs	r3, #0
    a3f0:	9300      	str	r3, [sp, #0]
    a3f2:	236c      	movs	r3, #108	; 0x6c
    a3f4:	2128      	movs	r1, #40	; 0x28
    a3f6:	2001      	movs	r0, #1
    a3f8:	4d0c      	ldr	r5, [pc, #48]	; (a42c <m2m_wifi_connect_sc+0x474>)
    a3fa:	47a8      	blx	r5
    a3fc:	0003      	movs	r3, r0
    a3fe:	7023      	strb	r3, [r4, #0]

ERR1:
	return ret;
    a400:	2397      	movs	r3, #151	; 0x97
    a402:	18fb      	adds	r3, r7, r3
    a404:	781b      	ldrb	r3, [r3, #0]
    a406:	b25b      	sxtb	r3, r3
}
    a408:	0018      	movs	r0, r3
    a40a:	46bd      	mov	sp, r7
    a40c:	b026      	add	sp, #152	; 0x98
    a40e:	bdb0      	pop	{r4, r5, r7, pc}
    a410:	00000271 	.word	0x00000271
    a414:	0001882c 	.word	0x0001882c
    a418:	00018488 	.word	0x00018488
    a41c:	00016b7d 	.word	0x00016b7d
    a420:	00018750 	.word	0x00018750
    a424:	00016c9d 	.word	0x00016c9d
    a428:	00016bb1 	.word	0x00016bb1
    a42c:	00008e85 	.word	0x00008e85

0000a430 <m2m_wifi_request_dhcp_client>:
	return hif_send(M2M_REQ_GROUP_IP, M2M_IP_REQ_STATIC_IP_CONF,
		(uint8*) pstrStaticIPConf, sizeof(tstrM2MIPConfig), NULL, 0,0);
}

sint8 m2m_wifi_request_dhcp_client(void)
{
    a430:	b580      	push	{r7, lr}
    a432:	af00      	add	r7, sp, #0
	/*legacy API should be removed */
	return 0;
    a434:	2300      	movs	r3, #0
}
    a436:	0018      	movs	r0, r3
    a438:	46bd      	mov	sp, r7
    a43a:	bd80      	pop	{r7, pc}

0000a43c <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    a43c:	b590      	push	{r4, r7, lr}
    a43e:	b087      	sub	sp, #28
    a440:	af00      	add	r7, sp, #0
    a442:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    a444:	2317      	movs	r3, #23
    a446:	18fb      	adds	r3, r7, r3
    a448:	2200      	movs	r2, #0
    a44a:	701a      	strb	r2, [r3, #0]
	uint32 val32 = u32Conf;
    a44c:	687b      	ldr	r3, [r7, #4]
    a44e:	613b      	str	r3, [r7, #16]
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    a450:	693b      	ldr	r3, [r7, #16]
    a452:	2280      	movs	r2, #128	; 0x80
    a454:	0052      	lsls	r2, r2, #1
    a456:	4313      	orrs	r3, r2
    a458:	613b      	str	r3, [r7, #16]
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    a45a:	693a      	ldr	r2, [r7, #16]
    a45c:	23a5      	movs	r3, #165	; 0xa5
    a45e:	015b      	lsls	r3, r3, #5
    a460:	0011      	movs	r1, r2
    a462:	0018      	movs	r0, r3
    a464:	4b12      	ldr	r3, [pc, #72]	; (a4b0 <chip_apply_conf+0x74>)
    a466:	4798      	blx	r3
		if(val32 != 0) {		
    a468:	693b      	ldr	r3, [r7, #16]
    a46a:	2b00      	cmp	r3, #0
    a46c:	d018      	beq.n	a4a0 <chip_apply_conf+0x64>
			uint32 reg = 0;
    a46e:	2300      	movs	r3, #0
    a470:	60fb      	str	r3, [r7, #12]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    a472:	2317      	movs	r3, #23
    a474:	18fc      	adds	r4, r7, r3
    a476:	230c      	movs	r3, #12
    a478:	18fa      	adds	r2, r7, r3
    a47a:	23a5      	movs	r3, #165	; 0xa5
    a47c:	015b      	lsls	r3, r3, #5
    a47e:	0011      	movs	r1, r2
    a480:	0018      	movs	r0, r3
    a482:	4b0c      	ldr	r3, [pc, #48]	; (a4b4 <chip_apply_conf+0x78>)
    a484:	4798      	blx	r3
    a486:	0003      	movs	r3, r0
    a488:	7023      	strb	r3, [r4, #0]
			if(ret == M2M_SUCCESS) {
    a48a:	2317      	movs	r3, #23
    a48c:	18fb      	adds	r3, r7, r3
    a48e:	781b      	ldrb	r3, [r3, #0]
    a490:	b25b      	sxtb	r3, r3
    a492:	2b00      	cmp	r3, #0
    a494:	d1e1      	bne.n	a45a <chip_apply_conf+0x1e>
				if(reg == val32)
    a496:	68fa      	ldr	r2, [r7, #12]
    a498:	693b      	ldr	r3, [r7, #16]
    a49a:	429a      	cmp	r2, r3
    a49c:	d002      	beq.n	a4a4 <chip_apply_conf+0x68>
					break;
			}
		} else {
			break;
		}
	} while(1);
    a49e:	e7dc      	b.n	a45a <chip_apply_conf+0x1e>
			if(ret == M2M_SUCCESS) {
				if(reg == val32)
					break;
			}
		} else {
			break;
    a4a0:	46c0      	nop			; (mov r8, r8)
    a4a2:	e000      	b.n	a4a6 <chip_apply_conf+0x6a>
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
			if(ret == M2M_SUCCESS) {
				if(reg == val32)
					break;
    a4a4:	46c0      	nop			; (mov r8, r8)
		} else {
			break;
		}
	} while(1);

	return M2M_SUCCESS;
    a4a6:	2300      	movs	r3, #0
}
    a4a8:	0018      	movs	r0, r3
    a4aa:	46bd      	mov	sp, r7
    a4ac:	b007      	add	sp, #28
    a4ae:	bd90      	pop	{r4, r7, pc}
    a4b0:	0000ac8d 	.word	0x0000ac8d
    a4b4:	0000ac69 	.word	0x0000ac69

0000a4b8 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    a4b8:	b590      	push	{r4, r7, lr}
    a4ba:	b083      	sub	sp, #12
    a4bc:	af00      	add	r7, sp, #0
	uint32 reg = 0;
    a4be:	2300      	movs	r3, #0
    a4c0:	603b      	str	r3, [r7, #0]
	sint8 ret = M2M_SUCCESS;
    a4c2:	1dfb      	adds	r3, r7, #7
    a4c4:	2200      	movs	r2, #0
    a4c6:	701a      	strb	r2, [r3, #0]
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    a4c8:	1dfc      	adds	r4, r7, #7
    a4ca:	003b      	movs	r3, r7
    a4cc:	4a24      	ldr	r2, [pc, #144]	; (a560 <enable_interrupts+0xa8>)
    a4ce:	0019      	movs	r1, r3
    a4d0:	0010      	movs	r0, r2
    a4d2:	4b24      	ldr	r3, [pc, #144]	; (a564 <enable_interrupts+0xac>)
    a4d4:	4798      	blx	r3
    a4d6:	0003      	movs	r3, r0
    a4d8:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) goto ERR1;
    a4da:	1dfb      	adds	r3, r7, #7
    a4dc:	781b      	ldrb	r3, [r3, #0]
    a4de:	b25b      	sxtb	r3, r3
    a4e0:	2b00      	cmp	r3, #0
    a4e2:	d131      	bne.n	a548 <enable_interrupts+0x90>
	
	reg |= ((uint32) 1 << 8);
    a4e4:	683b      	ldr	r3, [r7, #0]
    a4e6:	2280      	movs	r2, #128	; 0x80
    a4e8:	0052      	lsls	r2, r2, #1
    a4ea:	4313      	orrs	r3, r2
    a4ec:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    a4ee:	683b      	ldr	r3, [r7, #0]
    a4f0:	1dfc      	adds	r4, r7, #7
    a4f2:	4a1b      	ldr	r2, [pc, #108]	; (a560 <enable_interrupts+0xa8>)
    a4f4:	0019      	movs	r1, r3
    a4f6:	0010      	movs	r0, r2
    a4f8:	4b1b      	ldr	r3, [pc, #108]	; (a568 <enable_interrupts+0xb0>)
    a4fa:	4798      	blx	r3
    a4fc:	0003      	movs	r3, r0
    a4fe:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) goto ERR1;
    a500:	1dfb      	adds	r3, r7, #7
    a502:	781b      	ldrb	r3, [r3, #0]
    a504:	b25b      	sxtb	r3, r3
    a506:	2b00      	cmp	r3, #0
    a508:	d120      	bne.n	a54c <enable_interrupts+0x94>
	
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    a50a:	1dfc      	adds	r4, r7, #7
    a50c:	003a      	movs	r2, r7
    a50e:	23d0      	movs	r3, #208	; 0xd0
    a510:	015b      	lsls	r3, r3, #5
    a512:	0011      	movs	r1, r2
    a514:	0018      	movs	r0, r3
    a516:	4b13      	ldr	r3, [pc, #76]	; (a564 <enable_interrupts+0xac>)
    a518:	4798      	blx	r3
    a51a:	0003      	movs	r3, r0
    a51c:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) goto ERR1;
    a51e:	1dfb      	adds	r3, r7, #7
    a520:	781b      	ldrb	r3, [r3, #0]
    a522:	b25b      	sxtb	r3, r3
    a524:	2b00      	cmp	r3, #0
    a526:	d113      	bne.n	a550 <enable_interrupts+0x98>
	
	reg |= ((uint32) 1 << 16);
    a528:	683b      	ldr	r3, [r7, #0]
    a52a:	2280      	movs	r2, #128	; 0x80
    a52c:	0252      	lsls	r2, r2, #9
    a52e:	4313      	orrs	r3, r2
    a530:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    a532:	683a      	ldr	r2, [r7, #0]
    a534:	1dfc      	adds	r4, r7, #7
    a536:	23d0      	movs	r3, #208	; 0xd0
    a538:	015b      	lsls	r3, r3, #5
    a53a:	0011      	movs	r1, r2
    a53c:	0018      	movs	r0, r3
    a53e:	4b0a      	ldr	r3, [pc, #40]	; (a568 <enable_interrupts+0xb0>)
    a540:	4798      	blx	r3
    a542:	0003      	movs	r3, r0
    a544:	7023      	strb	r3, [r4, #0]
    a546:	e004      	b.n	a552 <enable_interrupts+0x9a>
	sint8 ret = M2M_SUCCESS;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
	if (M2M_SUCCESS != ret) goto ERR1;
    a548:	46c0      	nop			; (mov r8, r8)
    a54a:	e002      	b.n	a552 <enable_interrupts+0x9a>
	
	reg |= ((uint32) 1 << 8);
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
	if (M2M_SUCCESS != ret) goto ERR1;
    a54c:	46c0      	nop			; (mov r8, r8)
    a54e:	e000      	b.n	a552 <enable_interrupts+0x9a>
	
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
	if (M2M_SUCCESS != ret) goto ERR1;
    a550:	46c0      	nop			; (mov r8, r8)
	
	reg |= ((uint32) 1 << 16);
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
    a552:	1dfb      	adds	r3, r7, #7
    a554:	781b      	ldrb	r3, [r3, #0]
    a556:	b25b      	sxtb	r3, r3
}
    a558:	0018      	movs	r0, r3
    a55a:	46bd      	mov	sp, r7
    a55c:	b003      	add	sp, #12
    a55e:	bd90      	pop	{r4, r7, pc}
    a560:	00001408 	.word	0x00001408
    a564:	0000ac69 	.word	0x0000ac69
    a568:	0000ac8d 	.word	0x0000ac8d

0000a56c <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    a56c:	b580      	push	{r7, lr}
    a56e:	b082      	sub	sp, #8
    a570:	af00      	add	r7, sp, #0
	static uint32 chipid = 0;

	if (chipid == 0) {
    a572:	4b32      	ldr	r3, [pc, #200]	; (a63c <nmi_get_chipid+0xd0>)
    a574:	681b      	ldr	r3, [r3, #0]
    a576:	2b00      	cmp	r3, #0
    a578:	d159      	bne.n	a62e <nmi_get_chipid+0xc2>
		uint32 rfrevid;
		
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    a57a:	4a30      	ldr	r2, [pc, #192]	; (a63c <nmi_get_chipid+0xd0>)
    a57c:	2380      	movs	r3, #128	; 0x80
    a57e:	015b      	lsls	r3, r3, #5
    a580:	0011      	movs	r1, r2
    a582:	0018      	movs	r0, r3
    a584:	4b2e      	ldr	r3, [pc, #184]	; (a640 <nmi_get_chipid+0xd4>)
    a586:	4798      	blx	r3
    a588:	1e03      	subs	r3, r0, #0
    a58a:	d004      	beq.n	a596 <nmi_get_chipid+0x2a>
			chipid = 0;
    a58c:	4b2b      	ldr	r3, [pc, #172]	; (a63c <nmi_get_chipid+0xd0>)
    a58e:	2200      	movs	r2, #0
    a590:	601a      	str	r2, [r3, #0]
			return 0;
    a592:	2300      	movs	r3, #0
    a594:	e04d      	b.n	a632 <nmi_get_chipid+0xc6>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    a596:	1d3b      	adds	r3, r7, #4
    a598:	4a2a      	ldr	r2, [pc, #168]	; (a644 <nmi_get_chipid+0xd8>)
    a59a:	0019      	movs	r1, r3
    a59c:	0010      	movs	r0, r2
    a59e:	4b28      	ldr	r3, [pc, #160]	; (a640 <nmi_get_chipid+0xd4>)
    a5a0:	4798      	blx	r3
    a5a2:	1e03      	subs	r3, r0, #0
    a5a4:	d004      	beq.n	a5b0 <nmi_get_chipid+0x44>
			chipid = 0;
    a5a6:	4b25      	ldr	r3, [pc, #148]	; (a63c <nmi_get_chipid+0xd0>)
    a5a8:	2200      	movs	r2, #0
    a5aa:	601a      	str	r2, [r3, #0]
			return 0;
    a5ac:	2300      	movs	r3, #0
    a5ae:	e040      	b.n	a632 <nmi_get_chipid+0xc6>
		}

		if (chipid == 0x1002a0)  {
    a5b0:	4b22      	ldr	r3, [pc, #136]	; (a63c <nmi_get_chipid+0xd0>)
    a5b2:	681b      	ldr	r3, [r3, #0]
    a5b4:	4a24      	ldr	r2, [pc, #144]	; (a648 <nmi_get_chipid+0xdc>)
    a5b6:	4293      	cmp	r3, r2
    a5b8:	d106      	bne.n	a5c8 <nmi_get_chipid+0x5c>
			if (rfrevid == 0x1) { /* 1002A0 */
    a5ba:	687b      	ldr	r3, [r7, #4]
    a5bc:	2b01      	cmp	r3, #1
    a5be:	d029      	beq.n	a614 <nmi_get_chipid+0xa8>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
    a5c0:	4b1e      	ldr	r3, [pc, #120]	; (a63c <nmi_get_chipid+0xd0>)
    a5c2:	4a22      	ldr	r2, [pc, #136]	; (a64c <nmi_get_chipid+0xe0>)
    a5c4:	601a      	str	r2, [r3, #0]
    a5c6:	e025      	b.n	a614 <nmi_get_chipid+0xa8>
			}
		} else if(chipid == 0x1002b0) {
    a5c8:	4b1c      	ldr	r3, [pc, #112]	; (a63c <nmi_get_chipid+0xd0>)
    a5ca:	681b      	ldr	r3, [r3, #0]
    a5cc:	4a20      	ldr	r2, [pc, #128]	; (a650 <nmi_get_chipid+0xe4>)
    a5ce:	4293      	cmp	r3, r2
    a5d0:	d10d      	bne.n	a5ee <nmi_get_chipid+0x82>
			if(rfrevid == 3) { /* 1002B0 */
    a5d2:	687b      	ldr	r3, [r7, #4]
    a5d4:	2b03      	cmp	r3, #3
    a5d6:	d01d      	beq.n	a614 <nmi_get_chipid+0xa8>
			} else if(rfrevid == 4) { /* 1002B1 */
    a5d8:	687b      	ldr	r3, [r7, #4]
    a5da:	2b04      	cmp	r3, #4
    a5dc:	d103      	bne.n	a5e6 <nmi_get_chipid+0x7a>
				chipid = 0x1002b1;
    a5de:	4b17      	ldr	r3, [pc, #92]	; (a63c <nmi_get_chipid+0xd0>)
    a5e0:	4a1c      	ldr	r2, [pc, #112]	; (a654 <nmi_get_chipid+0xe8>)
    a5e2:	601a      	str	r2, [r3, #0]
    a5e4:	e016      	b.n	a614 <nmi_get_chipid+0xa8>
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
    a5e6:	4b15      	ldr	r3, [pc, #84]	; (a63c <nmi_get_chipid+0xd0>)
    a5e8:	4a1b      	ldr	r2, [pc, #108]	; (a658 <nmi_get_chipid+0xec>)
    a5ea:	601a      	str	r2, [r3, #0]
    a5ec:	e012      	b.n	a614 <nmi_get_chipid+0xa8>
			}
		}else if(chipid == 0x1000F0) { 
    a5ee:	4b13      	ldr	r3, [pc, #76]	; (a63c <nmi_get_chipid+0xd0>)
    a5f0:	681b      	ldr	r3, [r3, #0]
    a5f2:	4a1a      	ldr	r2, [pc, #104]	; (a65c <nmi_get_chipid+0xf0>)
    a5f4:	4293      	cmp	r3, r2
    a5f6:	d10d      	bne.n	a614 <nmi_get_chipid+0xa8>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    a5f8:	4a10      	ldr	r2, [pc, #64]	; (a63c <nmi_get_chipid+0xd0>)
    a5fa:	23ec      	movs	r3, #236	; 0xec
    a5fc:	039b      	lsls	r3, r3, #14
    a5fe:	0011      	movs	r1, r2
    a600:	0018      	movs	r0, r3
    a602:	4b0f      	ldr	r3, [pc, #60]	; (a640 <nmi_get_chipid+0xd4>)
    a604:	4798      	blx	r3
    a606:	1e03      	subs	r3, r0, #0
    a608:	d004      	beq.n	a614 <nmi_get_chipid+0xa8>
			chipid = 0;
    a60a:	4b0c      	ldr	r3, [pc, #48]	; (a63c <nmi_get_chipid+0xd0>)
    a60c:	2200      	movs	r2, #0
    a60e:	601a      	str	r2, [r3, #0]
			return 0;
    a610:	2300      	movs	r3, #0
    a612:	e00e      	b.n	a632 <nmi_get_chipid+0xc6>
				chipid |= 0x050000;
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
    a614:	4b09      	ldr	r3, [pc, #36]	; (a63c <nmi_get_chipid+0xd0>)
    a616:	681b      	ldr	r3, [r3, #0]
    a618:	4a11      	ldr	r2, [pc, #68]	; (a660 <nmi_get_chipid+0xf4>)
    a61a:	401a      	ands	r2, r3
    a61c:	4b07      	ldr	r3, [pc, #28]	; (a63c <nmi_get_chipid+0xd0>)
    a61e:	601a      	str	r2, [r3, #0]
		chipid |= 0x050000;
    a620:	4b06      	ldr	r3, [pc, #24]	; (a63c <nmi_get_chipid+0xd0>)
    a622:	681b      	ldr	r3, [r3, #0]
    a624:	22a0      	movs	r2, #160	; 0xa0
    a626:	02d2      	lsls	r2, r2, #11
    a628:	431a      	orrs	r2, r3
    a62a:	4b04      	ldr	r3, [pc, #16]	; (a63c <nmi_get_chipid+0xd0>)
    a62c:	601a      	str	r2, [r3, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
    a62e:	4b03      	ldr	r3, [pc, #12]	; (a63c <nmi_get_chipid+0xd0>)
    a630:	681b      	ldr	r3, [r3, #0]
}
    a632:	0018      	movs	r0, r3
    a634:	46bd      	mov	sp, r7
    a636:	b002      	add	sp, #8
    a638:	bd80      	pop	{r7, pc}
    a63a:	46c0      	nop			; (mov r8, r8)
    a63c:	200000a8 	.word	0x200000a8
    a640:	0000ac69 	.word	0x0000ac69
    a644:	000013f4 	.word	0x000013f4
    a648:	001002a0 	.word	0x001002a0
    a64c:	001002a1 	.word	0x001002a1
    a650:	001002b0 	.word	0x001002b0
    a654:	001002b1 	.word	0x001002b1
    a658:	001002b2 	.word	0x001002b2
    a65c:	001000f0 	.word	0x001000f0
    a660:	fff0ffff 	.word	0xfff0ffff

0000a664 <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    a664:	b590      	push	{r4, r7, lr}
    a666:	b083      	sub	sp, #12
    a668:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
    a66a:	1dfb      	adds	r3, r7, #7
    a66c:	2200      	movs	r2, #0
    a66e:	701a      	strb	r2, [r3, #0]
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    a670:	1dfc      	adds	r4, r7, #7
    a672:	003b      	movs	r3, r7
    a674:	0019      	movs	r1, r3
    a676:	2010      	movs	r0, #16
    a678:	4b2e      	ldr	r3, [pc, #184]	; (a734 <chip_sleep+0xd0>)
    a67a:	4798      	blx	r3
    a67c:	0003      	movs	r3, r0
    a67e:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS) goto ERR1;
    a680:	1dfb      	adds	r3, r7, #7
    a682:	781b      	ldrb	r3, [r3, #0]
    a684:	b25b      	sxtb	r3, r3
    a686:	2b00      	cmp	r3, #0
    a688:	d145      	bne.n	a716 <chip_sleep+0xb2>
		if((reg & NBIT0) == 0) break;
    a68a:	683b      	ldr	r3, [r7, #0]
    a68c:	2201      	movs	r2, #1
    a68e:	4013      	ands	r3, r2
    a690:	d000      	beq.n	a694 <chip_sleep+0x30>
	}
    a692:	e7ed      	b.n	a670 <chip_sleep+0xc>
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
		if(ret != M2M_SUCCESS) goto ERR1;
		if((reg & NBIT0) == 0) break;
    a694:	46c0      	nop			; (mov r8, r8)
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    a696:	1dfc      	adds	r4, r7, #7
    a698:	003b      	movs	r3, r7
    a69a:	0019      	movs	r1, r3
    a69c:	2001      	movs	r0, #1
    a69e:	4b25      	ldr	r3, [pc, #148]	; (a734 <chip_sleep+0xd0>)
    a6a0:	4798      	blx	r3
    a6a2:	0003      	movs	r3, r0
    a6a4:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    a6a6:	1dfb      	adds	r3, r7, #7
    a6a8:	781b      	ldrb	r3, [r3, #0]
    a6aa:	b25b      	sxtb	r3, r3
    a6ac:	2b00      	cmp	r3, #0
    a6ae:	d134      	bne.n	a71a <chip_sleep+0xb6>
	if(reg & NBIT1)
    a6b0:	683b      	ldr	r3, [r7, #0]
    a6b2:	2202      	movs	r2, #2
    a6b4:	4013      	ands	r3, r2
    a6b6:	d010      	beq.n	a6da <chip_sleep+0x76>
	{
		reg &=~NBIT1;
    a6b8:	683b      	ldr	r3, [r7, #0]
    a6ba:	2202      	movs	r2, #2
    a6bc:	4393      	bics	r3, r2
    a6be:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    a6c0:	683b      	ldr	r3, [r7, #0]
    a6c2:	1dfc      	adds	r4, r7, #7
    a6c4:	0019      	movs	r1, r3
    a6c6:	2001      	movs	r0, #1
    a6c8:	4b1b      	ldr	r3, [pc, #108]	; (a738 <chip_sleep+0xd4>)
    a6ca:	4798      	blx	r3
    a6cc:	0003      	movs	r3, r0
    a6ce:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS)goto ERR1;
    a6d0:	1dfb      	adds	r3, r7, #7
    a6d2:	781b      	ldrb	r3, [r3, #0]
    a6d4:	b25b      	sxtb	r3, r3
    a6d6:	2b00      	cmp	r3, #0
    a6d8:	d121      	bne.n	a71e <chip_sleep+0xba>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    a6da:	1dfc      	adds	r4, r7, #7
    a6dc:	003b      	movs	r3, r7
    a6de:	0019      	movs	r1, r3
    a6e0:	200b      	movs	r0, #11
    a6e2:	4b14      	ldr	r3, [pc, #80]	; (a734 <chip_sleep+0xd0>)
    a6e4:	4798      	blx	r3
    a6e6:	0003      	movs	r3, r0
    a6e8:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    a6ea:	1dfb      	adds	r3, r7, #7
    a6ec:	781b      	ldrb	r3, [r3, #0]
    a6ee:	b25b      	sxtb	r3, r3
    a6f0:	2b00      	cmp	r3, #0
    a6f2:	d116      	bne.n	a722 <chip_sleep+0xbe>
	if(reg & NBIT0)
    a6f4:	683b      	ldr	r3, [r7, #0]
    a6f6:	2201      	movs	r2, #1
    a6f8:	4013      	ands	r3, r2
    a6fa:	d013      	beq.n	a724 <chip_sleep+0xc0>
	{
		reg &= ~NBIT0;
    a6fc:	683b      	ldr	r3, [r7, #0]
    a6fe:	2201      	movs	r2, #1
    a700:	4393      	bics	r3, r2
    a702:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    a704:	683b      	ldr	r3, [r7, #0]
    a706:	1dfc      	adds	r4, r7, #7
    a708:	0019      	movs	r1, r3
    a70a:	200b      	movs	r0, #11
    a70c:	4b0a      	ldr	r3, [pc, #40]	; (a738 <chip_sleep+0xd4>)
    a70e:	4798      	blx	r3
    a710:	0003      	movs	r3, r0
    a712:	7023      	strb	r3, [r4, #0]
    a714:	e006      	b.n	a724 <chip_sleep+0xc0>
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
		if(ret != M2M_SUCCESS) goto ERR1;
    a716:	46c0      	nop			; (mov r8, r8)
    a718:	e004      	b.n	a724 <chip_sleep+0xc0>
		if((reg & NBIT0) == 0) break;
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
	if(ret != M2M_SUCCESS)goto ERR1;
    a71a:	46c0      	nop			; (mov r8, r8)
    a71c:	e002      	b.n	a724 <chip_sleep+0xc0>
	if(reg & NBIT1)
	{
		reg &=~NBIT1;
		ret = nm_write_reg(WAKE_CLK_REG, reg);
		if(ret != M2M_SUCCESS)goto ERR1;
    a71e:	46c0      	nop			; (mov r8, r8)
    a720:	e000      	b.n	a724 <chip_sleep+0xc0>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
	if(ret != M2M_SUCCESS)goto ERR1;
    a722:	46c0      	nop			; (mov r8, r8)
		ret = nm_write_reg(HOST_CORT_COMM, reg);
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
    a724:	1dfb      	adds	r3, r7, #7
    a726:	781b      	ldrb	r3, [r3, #0]
    a728:	b25b      	sxtb	r3, r3
}
    a72a:	0018      	movs	r0, r3
    a72c:	46bd      	mov	sp, r7
    a72e:	b003      	add	sp, #12
    a730:	bd90      	pop	{r4, r7, pc}
    a732:	46c0      	nop			; (mov r8, r8)
    a734:	0000ac69 	.word	0x0000ac69
    a738:	0000ac8d 	.word	0x0000ac8d

0000a73c <chip_wake>:
sint8 chip_wake(void)
{
    a73c:	b590      	push	{r4, r7, lr}
    a73e:	b085      	sub	sp, #20
    a740:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    a742:	230f      	movs	r3, #15
    a744:	18fb      	adds	r3, r7, r3
    a746:	2200      	movs	r2, #0
    a748:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    a74a:	2300      	movs	r3, #0
    a74c:	607b      	str	r3, [r7, #4]
    a74e:	2300      	movs	r3, #0
    a750:	603b      	str	r3, [r7, #0]
    a752:	2300      	movs	r3, #0
    a754:	60bb      	str	r3, [r7, #8]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    a756:	230f      	movs	r3, #15
    a758:	18fc      	adds	r4, r7, r3
    a75a:	1d3b      	adds	r3, r7, #4
    a75c:	0019      	movs	r1, r3
    a75e:	200b      	movs	r0, #11
    a760:	4b4c      	ldr	r3, [pc, #304]	; (a894 <chip_wake+0x158>)
    a762:	4798      	blx	r3
    a764:	0003      	movs	r3, r0
    a766:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a768:	230f      	movs	r3, #15
    a76a:	18fb      	adds	r3, r7, r3
    a76c:	781b      	ldrb	r3, [r3, #0]
    a76e:	b25b      	sxtb	r3, r3
    a770:	2b00      	cmp	r3, #0
    a772:	d000      	beq.n	a776 <chip_wake+0x3a>
    a774:	e07f      	b.n	a876 <chip_wake+0x13a>
	
	if(!(reg & NBIT0))
    a776:	687b      	ldr	r3, [r7, #4]
    a778:	2201      	movs	r2, #1
    a77a:	4013      	ands	r3, r2
    a77c:	d110      	bne.n	a7a0 <chip_wake+0x64>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    a77e:	687b      	ldr	r3, [r7, #4]
    a780:	2201      	movs	r2, #1
    a782:	4313      	orrs	r3, r2
    a784:	220f      	movs	r2, #15
    a786:	18bc      	adds	r4, r7, r2
    a788:	0019      	movs	r1, r3
    a78a:	200b      	movs	r0, #11
    a78c:	4b42      	ldr	r3, [pc, #264]	; (a898 <chip_wake+0x15c>)
    a78e:	4798      	blx	r3
    a790:	0003      	movs	r3, r0
    a792:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a794:	230f      	movs	r3, #15
    a796:	18fb      	adds	r3, r7, r3
    a798:	781b      	ldrb	r3, [r3, #0]
    a79a:	b25b      	sxtb	r3, r3
    a79c:	2b00      	cmp	r3, #0
    a79e:	d16c      	bne.n	a87a <chip_wake+0x13e>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    a7a0:	230f      	movs	r3, #15
    a7a2:	18fc      	adds	r4, r7, r3
    a7a4:	1d3b      	adds	r3, r7, #4
    a7a6:	0019      	movs	r1, r3
    a7a8:	2001      	movs	r0, #1
    a7aa:	4b3a      	ldr	r3, [pc, #232]	; (a894 <chip_wake+0x158>)
    a7ac:	4798      	blx	r3
    a7ae:	0003      	movs	r3, r0
    a7b0:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a7b2:	230f      	movs	r3, #15
    a7b4:	18fb      	adds	r3, r7, r3
    a7b6:	781b      	ldrb	r3, [r3, #0]
    a7b8:	b25b      	sxtb	r3, r3
    a7ba:	2b00      	cmp	r3, #0
    a7bc:	d15f      	bne.n	a87e <chip_wake+0x142>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    a7be:	687b      	ldr	r3, [r7, #4]
    a7c0:	2202      	movs	r2, #2
    a7c2:	4013      	ands	r3, r2
    a7c4:	d110      	bne.n	a7e8 <chip_wake+0xac>
	{
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    a7c6:	687b      	ldr	r3, [r7, #4]
    a7c8:	2202      	movs	r2, #2
    a7ca:	4313      	orrs	r3, r2
    a7cc:	220f      	movs	r2, #15
    a7ce:	18bc      	adds	r4, r7, r2
    a7d0:	0019      	movs	r1, r3
    a7d2:	2001      	movs	r0, #1
    a7d4:	4b30      	ldr	r3, [pc, #192]	; (a898 <chip_wake+0x15c>)
    a7d6:	4798      	blx	r3
    a7d8:	0003      	movs	r3, r0
    a7da:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    a7dc:	230f      	movs	r3, #15
    a7de:	18fb      	adds	r3, r7, r3
    a7e0:	781b      	ldrb	r3, [r3, #0]
    a7e2:	b25b      	sxtb	r3, r3
    a7e4:	2b00      	cmp	r3, #0
    a7e6:	d14c      	bne.n	a882 <chip_wake+0x146>
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    a7e8:	230f      	movs	r3, #15
    a7ea:	18fc      	adds	r4, r7, r3
    a7ec:	003b      	movs	r3, r7
    a7ee:	0019      	movs	r1, r3
    a7f0:	200f      	movs	r0, #15
    a7f2:	4b28      	ldr	r3, [pc, #160]	; (a894 <chip_wake+0x158>)
    a7f4:	4798      	blx	r3
    a7f6:	0003      	movs	r3, r0
    a7f8:	7023      	strb	r3, [r4, #0]
		if(ret != M2M_SUCCESS) {
    a7fa:	230f      	movs	r3, #15
    a7fc:	18fb      	adds	r3, r7, r3
    a7fe:	781b      	ldrb	r3, [r3, #0]
    a800:	b25b      	sxtb	r3, r3
    a802:	2b00      	cmp	r3, #0
    a804:	d013      	beq.n	a82e <chip_wake+0xf2>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    a806:	23aa      	movs	r3, #170	; 0xaa
    a808:	005a      	lsls	r2, r3, #1
    a80a:	4924      	ldr	r1, [pc, #144]	; (a89c <chip_wake+0x160>)
    a80c:	4b24      	ldr	r3, [pc, #144]	; (a8a0 <chip_wake+0x164>)
    a80e:	0018      	movs	r0, r3
    a810:	4b24      	ldr	r3, [pc, #144]	; (a8a4 <chip_wake+0x168>)
    a812:	4798      	blx	r3
    a814:	230f      	movs	r3, #15
    a816:	18fb      	adds	r3, r7, r3
    a818:	2100      	movs	r1, #0
    a81a:	5659      	ldrsb	r1, [r3, r1]
    a81c:	683a      	ldr	r2, [r7, #0]
    a81e:	4b22      	ldr	r3, [pc, #136]	; (a8a8 <chip_wake+0x16c>)
    a820:	0018      	movs	r0, r3
    a822:	4b20      	ldr	r3, [pc, #128]	; (a8a4 <chip_wake+0x168>)
    a824:	4798      	blx	r3
    a826:	200d      	movs	r0, #13
    a828:	4b20      	ldr	r3, [pc, #128]	; (a8ac <chip_wake+0x170>)
    a82a:	4798      	blx	r3
			goto _WAKE_EXIT;
    a82c:	e02a      	b.n	a884 <chip_wake+0x148>
		}
		if(clk_status_reg & NBIT2) {
    a82e:	683b      	ldr	r3, [r7, #0]
    a830:	2204      	movs	r2, #4
    a832:	4013      	ands	r3, r2
    a834:	d11b      	bne.n	a86e <chip_wake+0x132>
			break;
		}
		nm_bsp_sleep(2);
    a836:	2002      	movs	r0, #2
    a838:	4b1d      	ldr	r3, [pc, #116]	; (a8b0 <chip_wake+0x174>)
    a83a:	4798      	blx	r3
		trials++;
    a83c:	68bb      	ldr	r3, [r7, #8]
    a83e:	3301      	adds	r3, #1
    a840:	60bb      	str	r3, [r7, #8]
		if(trials > WAKUP_TRAILS_TIMEOUT)
    a842:	68bb      	ldr	r3, [r7, #8]
    a844:	2b04      	cmp	r3, #4
    a846:	d9cf      	bls.n	a7e8 <chip_wake+0xac>
		{
			M2M_ERR("Failed to wakup the chip\n");
    a848:	23af      	movs	r3, #175	; 0xaf
    a84a:	005a      	lsls	r2, r3, #1
    a84c:	4913      	ldr	r1, [pc, #76]	; (a89c <chip_wake+0x160>)
    a84e:	4b14      	ldr	r3, [pc, #80]	; (a8a0 <chip_wake+0x164>)
    a850:	0018      	movs	r0, r3
    a852:	4b14      	ldr	r3, [pc, #80]	; (a8a4 <chip_wake+0x168>)
    a854:	4798      	blx	r3
    a856:	4b17      	ldr	r3, [pc, #92]	; (a8b4 <chip_wake+0x178>)
    a858:	0018      	movs	r0, r3
    a85a:	4b17      	ldr	r3, [pc, #92]	; (a8b8 <chip_wake+0x17c>)
    a85c:	4798      	blx	r3
    a85e:	200d      	movs	r0, #13
    a860:	4b12      	ldr	r3, [pc, #72]	; (a8ac <chip_wake+0x170>)
    a862:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    a864:	230f      	movs	r3, #15
    a866:	18fb      	adds	r3, r7, r3
    a868:	22fc      	movs	r2, #252	; 0xfc
    a86a:	701a      	strb	r2, [r3, #0]
			goto _WAKE_EXIT;
    a86c:	e00a      	b.n	a884 <chip_wake+0x148>
		if(ret != M2M_SUCCESS) {
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
			break;
    a86e:	46c0      	nop			; (mov r8, r8)
			goto _WAKE_EXIT;
		}
	}while(1);
	
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
    a870:	4b12      	ldr	r3, [pc, #72]	; (a8bc <chip_wake+0x180>)
    a872:	4798      	blx	r3
    a874:	e006      	b.n	a884 <chip_wake+0x148>
{
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, clk_status_reg = 0,trials = 0;

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a876:	46c0      	nop			; (mov r8, r8)
    a878:	e004      	b.n	a884 <chip_wake+0x148>
	
	if(!(reg & NBIT0))
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a87a:	46c0      	nop			; (mov r8, r8)
    a87c:	e002      	b.n	a884 <chip_wake+0x148>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a87e:	46c0      	nop			; (mov r8, r8)
    a880:	e000      	b.n	a884 <chip_wake+0x148>
	/* Set bit 1 */
	if(!(reg & NBIT1))
	{
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    a882:	46c0      	nop			; (mov r8, r8)
	
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
	
_WAKE_EXIT:
	return ret;
    a884:	230f      	movs	r3, #15
    a886:	18fb      	adds	r3, r7, r3
    a888:	781b      	ldrb	r3, [r3, #0]
    a88a:	b25b      	sxtb	r3, r3
}
    a88c:	0018      	movs	r0, r3
    a88e:	46bd      	mov	sp, r7
    a890:	b005      	add	sp, #20
    a892:	bd90      	pop	{r4, r7, pc}
    a894:	0000ac69 	.word	0x0000ac69
    a898:	0000ac8d 	.word	0x0000ac8d
    a89c:	000188c4 	.word	0x000188c4
    a8a0:	00018840 	.word	0x00018840
    a8a4:	00016b7d 	.word	0x00016b7d
    a8a8:	00018854 	.word	0x00018854
    a8ac:	00016bb1 	.word	0x00016bb1
    a8b0:	00008335 	.word	0x00008335
    a8b4:	0001886c 	.word	0x0001886c
    a8b8:	00016c9d 	.word	0x00016c9d
    a8bc:	0000ac29 	.word	0x0000ac29

0000a8c0 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    a8c0:	b580      	push	{r7, lr}
    a8c2:	b088      	sub	sp, #32
    a8c4:	af00      	add	r7, sp, #0
    a8c6:	0002      	movs	r2, r0
    a8c8:	1dfb      	adds	r3, r7, #7
    a8ca:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    a8cc:	2313      	movs	r3, #19
    a8ce:	18fb      	adds	r3, r7, r3
    a8d0:	2200      	movs	r2, #0
    a8d2:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, cnt = 0;
    a8d4:	2300      	movs	r3, #0
    a8d6:	61fb      	str	r3, [r7, #28]
    a8d8:	2300      	movs	r3, #0
    a8da:	61bb      	str	r3, [r7, #24]
	uint32 u32GpReg1 = 0;
    a8dc:	2300      	movs	r3, #0
    a8de:	617b      	str	r3, [r7, #20]
	uint32 u32DriverVerInfo = M2M_MAKE_VERSION_INFO(M2M_RELEASE_VERSION_MAJOR_NO,\
    a8e0:	4b4a      	ldr	r3, [pc, #296]	; (aa0c <wait_for_bootrom+0x14c>)
    a8e2:	60fb      	str	r3, [r7, #12]
				M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO,\
				M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO,\
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
    a8e4:	2300      	movs	r3, #0
    a8e6:	61fb      	str	r3, [r7, #28]
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    a8e8:	4b49      	ldr	r3, [pc, #292]	; (aa10 <wait_for_bootrom+0x150>)
    a8ea:	0018      	movs	r0, r3
    a8ec:	4b49      	ldr	r3, [pc, #292]	; (aa14 <wait_for_bootrom+0x154>)
    a8ee:	4798      	blx	r3
    a8f0:	0003      	movs	r3, r0
    a8f2:	61fb      	str	r3, [r7, #28]
		if (reg & 0x80000000) {
    a8f4:	69fb      	ldr	r3, [r7, #28]
    a8f6:	2b00      	cmp	r3, #0
    a8f8:	db03      	blt.n	a902 <wait_for_bootrom+0x42>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    a8fa:	2001      	movs	r0, #1
    a8fc:	4b46      	ldr	r3, [pc, #280]	; (aa18 <wait_for_bootrom+0x158>)
    a8fe:	4798      	blx	r3
	}
    a900:	e7f2      	b.n	a8e8 <wait_for_bootrom+0x28>

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
		if (reg & 0x80000000) {
			break;
    a902:	46c0      	nop			; (mov r8, r8)
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    a904:	4b45      	ldr	r3, [pc, #276]	; (aa1c <wait_for_bootrom+0x15c>)
    a906:	0018      	movs	r0, r3
    a908:	4b42      	ldr	r3, [pc, #264]	; (aa14 <wait_for_bootrom+0x154>)
    a90a:	4798      	blx	r3
    a90c:	0003      	movs	r3, r0
    a90e:	61fb      	str	r3, [r7, #28]
	reg &= 0x1;
    a910:	69fb      	ldr	r3, [r7, #28]
    a912:	2201      	movs	r2, #1
    a914:	4013      	ands	r3, r2
    a916:	61fb      	str	r3, [r7, #28]

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    a918:	69fb      	ldr	r3, [r7, #28]
    a91a:	2b00      	cmp	r3, #0
    a91c:	d112      	bne.n	a944 <wait_for_bootrom+0x84>
	{
		reg = 0;
    a91e:	2300      	movs	r3, #0
    a920:	61fb      	str	r3, [r7, #28]
		while(reg != M2M_FINISH_BOOT_ROM)
    a922:	e00b      	b.n	a93c <wait_for_bootrom+0x7c>
		{
			nm_bsp_sleep(1);
    a924:	2001      	movs	r0, #1
    a926:	4b3c      	ldr	r3, [pc, #240]	; (aa18 <wait_for_bootrom+0x158>)
    a928:	4798      	blx	r3
			reg = nm_read_reg(BOOTROM_REG);
    a92a:	4b3d      	ldr	r3, [pc, #244]	; (aa20 <wait_for_bootrom+0x160>)
    a92c:	0018      	movs	r0, r3
    a92e:	4b39      	ldr	r3, [pc, #228]	; (aa14 <wait_for_bootrom+0x154>)
    a930:	4798      	blx	r3
    a932:	0003      	movs	r3, r0
    a934:	61fb      	str	r3, [r7, #28]

			if(++cnt > TIMEOUT)
    a936:	69bb      	ldr	r3, [r7, #24]
    a938:	3301      	adds	r3, #1
    a93a:	61bb      	str	r3, [r7, #24]

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
    a93c:	69fb      	ldr	r3, [r7, #28]
    a93e:	4a39      	ldr	r2, [pc, #228]	; (aa24 <wait_for_bootrom+0x164>)
    a940:	4293      	cmp	r3, r2
    a942:	d1ef      	bne.n	a924 <wait_for_bootrom+0x64>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    a944:	1dfb      	adds	r3, r7, #7
    a946:	781b      	ldrb	r3, [r3, #0]
    a948:	2b02      	cmp	r3, #2
    a94a:	d10d      	bne.n	a968 <wait_for_bootrom+0xa8>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    a94c:	4a36      	ldr	r2, [pc, #216]	; (aa28 <wait_for_bootrom+0x168>)
    a94e:	4b37      	ldr	r3, [pc, #220]	; (aa2c <wait_for_bootrom+0x16c>)
    a950:	0011      	movs	r1, r2
    a952:	0018      	movs	r0, r3
    a954:	4b36      	ldr	r3, [pc, #216]	; (aa30 <wait_for_bootrom+0x170>)
    a956:	4798      	blx	r3
		nm_write_reg(NMI_STATE_REG, NBIT20);
    a958:	2380      	movs	r3, #128	; 0x80
    a95a:	035b      	lsls	r3, r3, #13
    a95c:	4a35      	ldr	r2, [pc, #212]	; (aa34 <wait_for_bootrom+0x174>)
    a95e:	0019      	movs	r1, r3
    a960:	0010      	movs	r0, r2
    a962:	4b33      	ldr	r3, [pc, #204]	; (aa30 <wait_for_bootrom+0x170>)
    a964:	4798      	blx	r3
    a966:	e022      	b.n	a9ae <wait_for_bootrom+0xee>
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    a968:	1dfb      	adds	r3, r7, #7
    a96a:	781b      	ldrb	r3, [r3, #0]
    a96c:	2b03      	cmp	r3, #3
    a96e:	d10b      	bne.n	a988 <wait_for_bootrom+0xc8>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    a970:	4a2d      	ldr	r2, [pc, #180]	; (aa28 <wait_for_bootrom+0x168>)
    a972:	4b2e      	ldr	r3, [pc, #184]	; (aa2c <wait_for_bootrom+0x16c>)
    a974:	0011      	movs	r1, r2
    a976:	0018      	movs	r0, r3
    a978:	4b2d      	ldr	r3, [pc, #180]	; (aa30 <wait_for_bootrom+0x170>)
    a97a:	4798      	blx	r3
		nm_write_reg(NMI_STATE_REG, 0);
    a97c:	4b2d      	ldr	r3, [pc, #180]	; (aa34 <wait_for_bootrom+0x174>)
    a97e:	2100      	movs	r1, #0
    a980:	0018      	movs	r0, r3
    a982:	4b2b      	ldr	r3, [pc, #172]	; (aa30 <wait_for_bootrom+0x170>)
    a984:	4798      	blx	r3
    a986:	e012      	b.n	a9ae <wait_for_bootrom+0xee>
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    a988:	1dfb      	adds	r3, r7, #7
    a98a:	781b      	ldrb	r3, [r3, #0]
    a98c:	2b04      	cmp	r3, #4
    a98e:	d108      	bne.n	a9a2 <wait_for_bootrom+0xe2>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    a990:	2380      	movs	r3, #128	; 0x80
    a992:	617b      	str	r3, [r7, #20]
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    a994:	68fb      	ldr	r3, [r7, #12]
    a996:	4a27      	ldr	r2, [pc, #156]	; (aa34 <wait_for_bootrom+0x174>)
    a998:	0019      	movs	r1, r3
    a99a:	0010      	movs	r0, r2
    a99c:	4b24      	ldr	r3, [pc, #144]	; (aa30 <wait_for_bootrom+0x170>)
    a99e:	4798      	blx	r3
    a9a0:	e005      	b.n	a9ae <wait_for_bootrom+0xee>
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    a9a2:	68fb      	ldr	r3, [r7, #12]
    a9a4:	4a23      	ldr	r2, [pc, #140]	; (aa34 <wait_for_bootrom+0x174>)
    a9a6:	0019      	movs	r1, r3
    a9a8:	0010      	movs	r0, r2
    a9aa:	4b21      	ldr	r3, [pc, #132]	; (aa30 <wait_for_bootrom+0x170>)
    a9ac:	4798      	blx	r3
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    a9ae:	4b22      	ldr	r3, [pc, #136]	; (aa38 <wait_for_bootrom+0x178>)
    a9b0:	4798      	blx	r3
    a9b2:	0003      	movs	r3, r0
    a9b4:	051b      	lsls	r3, r3, #20
    a9b6:	0d1b      	lsrs	r3, r3, #20
    a9b8:	4a20      	ldr	r2, [pc, #128]	; (aa3c <wait_for_bootrom+0x17c>)
    a9ba:	4293      	cmp	r3, r2
    a9bc:	d906      	bls.n	a9cc <wait_for_bootrom+0x10c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    a9be:	697b      	ldr	r3, [r7, #20]
    a9c0:	2202      	movs	r2, #2
    a9c2:	4313      	orrs	r3, r2
    a9c4:	0018      	movs	r0, r3
    a9c6:	4b1e      	ldr	r3, [pc, #120]	; (aa40 <wait_for_bootrom+0x180>)
    a9c8:	4798      	blx	r3
    a9ca:	e003      	b.n	a9d4 <wait_for_bootrom+0x114>
	} else {
		chip_apply_conf(u32GpReg1);
    a9cc:	697b      	ldr	r3, [r7, #20]
    a9ce:	0018      	movs	r0, r3
    a9d0:	4b1b      	ldr	r3, [pc, #108]	; (aa40 <wait_for_bootrom+0x180>)
    a9d2:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    a9d4:	4b1b      	ldr	r3, [pc, #108]	; (aa44 <wait_for_bootrom+0x184>)
    a9d6:	0018      	movs	r0, r3
    a9d8:	4b1b      	ldr	r3, [pc, #108]	; (aa48 <wait_for_bootrom+0x188>)
    a9da:	4798      	blx	r3
    a9dc:	68fa      	ldr	r2, [r7, #12]
    a9de:	4b1b      	ldr	r3, [pc, #108]	; (aa4c <wait_for_bootrom+0x18c>)
    a9e0:	0011      	movs	r1, r2
    a9e2:	0018      	movs	r0, r3
    a9e4:	4b18      	ldr	r3, [pc, #96]	; (aa48 <wait_for_bootrom+0x188>)
    a9e6:	4798      	blx	r3
    a9e8:	200d      	movs	r0, #13
    a9ea:	4b19      	ldr	r3, [pc, #100]	; (aa50 <wait_for_bootrom+0x190>)
    a9ec:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    a9ee:	4a19      	ldr	r2, [pc, #100]	; (aa54 <wait_for_bootrom+0x194>)
    a9f0:	4b0b      	ldr	r3, [pc, #44]	; (aa20 <wait_for_bootrom+0x160>)
    a9f2:	0011      	movs	r1, r2
    a9f4:	0018      	movs	r0, r3
    a9f6:	4b0e      	ldr	r3, [pc, #56]	; (aa30 <wait_for_bootrom+0x170>)
    a9f8:	4798      	blx	r3
#ifdef __ROM_TEST__
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
    a9fa:	2313      	movs	r3, #19
    a9fc:	18fb      	adds	r3, r7, r3
    a9fe:	781b      	ldrb	r3, [r3, #0]
    aa00:	b25b      	sxtb	r3, r3
}
    aa02:	0018      	movs	r0, r3
    aa04:	46bd      	mov	sp, r7
    aa06:	b008      	add	sp, #32
    aa08:	bd80      	pop	{r7, pc}
    aa0a:	46c0      	nop			; (mov r8, r8)
    aa0c:	13521352 	.word	0x13521352
    aa10:	00001014 	.word	0x00001014
    aa14:	0000ac49 	.word	0x0000ac49
    aa18:	00008335 	.word	0x00008335
    aa1c:	000207bc 	.word	0x000207bc
    aa20:	000c000c 	.word	0x000c000c
    aa24:	10add09e 	.word	0x10add09e
    aa28:	3c1cd57d 	.word	0x3c1cd57d
    aa2c:	000207ac 	.word	0x000207ac
    aa30:	0000ac8d 	.word	0x0000ac8d
    aa34:	0000108c 	.word	0x0000108c
    aa38:	0000a56d 	.word	0x0000a56d
    aa3c:	0000039f 	.word	0x0000039f
    aa40:	0000a43d 	.word	0x0000a43d
    aa44:	00018888 	.word	0x00018888
    aa48:	00016b7d 	.word	0x00016b7d
    aa4c:	00018894 	.word	0x00018894
    aa50:	00016bb1 	.word	0x00016bb1
    aa54:	ef522f61 	.word	0xef522f61

0000aa58 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    aa58:	b580      	push	{r7, lr}
    aa5a:	b088      	sub	sp, #32
    aa5c:	af00      	add	r7, sp, #0
    aa5e:	0002      	movs	r2, r0
    aa60:	1dfb      	adds	r3, r7, #7
    aa62:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    aa64:	231f      	movs	r3, #31
    aa66:	18fb      	adds	r3, r7, r3
    aa68:	2200      	movs	r2, #0
    aa6a:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, cnt = 0;
    aa6c:	2300      	movs	r3, #0
    aa6e:	61bb      	str	r3, [r7, #24]
    aa70:	2300      	movs	r3, #0
    aa72:	617b      	str	r3, [r7, #20]
	uint32 u32Timeout = TIMEOUT;
    aa74:	2301      	movs	r3, #1
    aa76:	425b      	negs	r3, r3
    aa78:	613b      	str	r3, [r7, #16]
	volatile uint32 regAddress = NMI_STATE_REG;
    aa7a:	4b1d      	ldr	r3, [pc, #116]	; (aaf0 <wait_for_firmware_start+0x98>)
    aa7c:	60fb      	str	r3, [r7, #12]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    aa7e:	4b1d      	ldr	r3, [pc, #116]	; (aaf4 <wait_for_firmware_start+0x9c>)
    aa80:	60bb      	str	r3, [r7, #8]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    aa82:	1dfb      	adds	r3, r7, #7
    aa84:	781b      	ldrb	r3, [r3, #0]
    aa86:	2b02      	cmp	r3, #2
    aa88:	d003      	beq.n	aa92 <wait_for_firmware_start+0x3a>
    aa8a:	1dfb      	adds	r3, r7, #7
    aa8c:	781b      	ldrb	r3, [r3, #0]
    aa8e:	2b03      	cmp	r3, #3
    aa90:	d119      	bne.n	aac6 <wait_for_firmware_start+0x6e>
		regAddress = NMI_REV_REG;
    aa92:	4b19      	ldr	r3, [pc, #100]	; (aaf8 <wait_for_firmware_start+0xa0>)
    aa94:	60fb      	str	r3, [r7, #12]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    aa96:	4b19      	ldr	r3, [pc, #100]	; (aafc <wait_for_firmware_start+0xa4>)
    aa98:	60bb      	str	r3, [r7, #8]
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
    aa9a:	e014      	b.n	aac6 <wait_for_firmware_start+0x6e>
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    aa9c:	2002      	movs	r0, #2
    aa9e:	4b18      	ldr	r3, [pc, #96]	; (ab00 <wait_for_firmware_start+0xa8>)
    aaa0:	4798      	blx	r3
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    aaa2:	68fb      	ldr	r3, [r7, #12]
    aaa4:	0018      	movs	r0, r3
    aaa6:	4b17      	ldr	r3, [pc, #92]	; (ab04 <wait_for_firmware_start+0xac>)
    aaa8:	4798      	blx	r3
    aaaa:	0003      	movs	r3, r0
    aaac:	61bb      	str	r3, [r7, #24]
		if(++cnt >= u32Timeout)
    aaae:	697b      	ldr	r3, [r7, #20]
    aab0:	3301      	adds	r3, #1
    aab2:	617b      	str	r3, [r7, #20]
    aab4:	697a      	ldr	r2, [r7, #20]
    aab6:	693b      	ldr	r3, [r7, #16]
    aab8:	429a      	cmp	r2, r3
    aaba:	d304      	bcc.n	aac6 <wait_for_firmware_start+0x6e>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    aabc:	231f      	movs	r3, #31
    aabe:	18fb      	adds	r3, r7, r3
    aac0:	22fb      	movs	r2, #251	; 0xfb
    aac2:	701a      	strb	r2, [r3, #0]
			goto ERR;
    aac4:	e00c      	b.n	aae0 <wait_for_firmware_start+0x88>
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
    aac6:	68ba      	ldr	r2, [r7, #8]
    aac8:	69bb      	ldr	r3, [r7, #24]
    aaca:	429a      	cmp	r2, r3
    aacc:	d1e6      	bne.n	aa9c <wait_for_firmware_start+0x44>
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    aace:	68bb      	ldr	r3, [r7, #8]
    aad0:	4a08      	ldr	r2, [pc, #32]	; (aaf4 <wait_for_firmware_start+0x9c>)
    aad2:	4293      	cmp	r3, r2
    aad4:	d104      	bne.n	aae0 <wait_for_firmware_start+0x88>
	{
		nm_write_reg(NMI_STATE_REG, 0);
    aad6:	4b06      	ldr	r3, [pc, #24]	; (aaf0 <wait_for_firmware_start+0x98>)
    aad8:	2100      	movs	r1, #0
    aada:	0018      	movs	r0, r3
    aadc:	4b0a      	ldr	r3, [pc, #40]	; (ab08 <wait_for_firmware_start+0xb0>)
    aade:	4798      	blx	r3
	}
ERR:
	return ret;
    aae0:	231f      	movs	r3, #31
    aae2:	18fb      	adds	r3, r7, r3
    aae4:	781b      	ldrb	r3, [r3, #0]
    aae6:	b25b      	sxtb	r3, r3
}
    aae8:	0018      	movs	r0, r3
    aaea:	46bd      	mov	sp, r7
    aaec:	b008      	add	sp, #32
    aaee:	bd80      	pop	{r7, pc}
    aaf0:	0000108c 	.word	0x0000108c
    aaf4:	02532636 	.word	0x02532636
    aaf8:	000207ac 	.word	0x000207ac
    aafc:	d75dc1c3 	.word	0xd75dc1c3
    ab00:	00008335 	.word	0x00008335
    ab04:	0000ac49 	.word	0x0000ac49
    ab08:	0000ac8d 	.word	0x0000ac8d

0000ab0c <chip_deinit>:

sint8 chip_deinit(void)
{
    ab0c:	b590      	push	{r4, r7, lr}
    ab0e:	b083      	sub	sp, #12
    ab10:	af00      	add	r7, sp, #0
	uint32 reg = 0;
    ab12:	2300      	movs	r3, #0
    ab14:	603b      	str	r3, [r7, #0]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    ab16:	1dfc      	adds	r4, r7, #7
    ab18:	003a      	movs	r2, r7
    ab1a:	23a0      	movs	r3, #160	; 0xa0
    ab1c:	015b      	lsls	r3, r3, #5
    ab1e:	0011      	movs	r1, r2
    ab20:	0018      	movs	r0, r3
    ab22:	4b1f      	ldr	r3, [pc, #124]	; (aba0 <chip_deinit+0x94>)
    ab24:	4798      	blx	r3
    ab26:	0003      	movs	r3, r0
    ab28:	7023      	strb	r3, [r4, #0]
	if (ret != M2M_SUCCESS) {
    ab2a:	1dfb      	adds	r3, r7, #7
    ab2c:	781b      	ldrb	r3, [r3, #0]
    ab2e:	b25b      	sxtb	r3, r3
    ab30:	2b00      	cmp	r3, #0
    ab32:	d00d      	beq.n	ab50 <chip_deinit+0x44>
		M2M_ERR("failed to de-initialize\n");
    ab34:	4a1b      	ldr	r2, [pc, #108]	; (aba4 <chip_deinit+0x98>)
    ab36:	491c      	ldr	r1, [pc, #112]	; (aba8 <chip_deinit+0x9c>)
    ab38:	4b1c      	ldr	r3, [pc, #112]	; (abac <chip_deinit+0xa0>)
    ab3a:	0018      	movs	r0, r3
    ab3c:	4b1c      	ldr	r3, [pc, #112]	; (abb0 <chip_deinit+0xa4>)
    ab3e:	4798      	blx	r3
    ab40:	4b1c      	ldr	r3, [pc, #112]	; (abb4 <chip_deinit+0xa8>)
    ab42:	0018      	movs	r0, r3
    ab44:	4b1c      	ldr	r3, [pc, #112]	; (abb8 <chip_deinit+0xac>)
    ab46:	4798      	blx	r3
    ab48:	200d      	movs	r0, #13
    ab4a:	4b1c      	ldr	r3, [pc, #112]	; (abbc <chip_deinit+0xb0>)
    ab4c:	4798      	blx	r3
		goto ERR1;
    ab4e:	e020      	b.n	ab92 <chip_deinit+0x86>
	}
	reg &= ~(1 << 10);
    ab50:	683b      	ldr	r3, [r7, #0]
    ab52:	4a1b      	ldr	r2, [pc, #108]	; (abc0 <chip_deinit+0xb4>)
    ab54:	4013      	ands	r3, r2
    ab56:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    ab58:	683a      	ldr	r2, [r7, #0]
    ab5a:	1dfc      	adds	r4, r7, #7
    ab5c:	23a0      	movs	r3, #160	; 0xa0
    ab5e:	015b      	lsls	r3, r3, #5
    ab60:	0011      	movs	r1, r2
    ab62:	0018      	movs	r0, r3
    ab64:	4b17      	ldr	r3, [pc, #92]	; (abc4 <chip_deinit+0xb8>)
    ab66:	4798      	blx	r3
    ab68:	0003      	movs	r3, r0
    ab6a:	7023      	strb	r3, [r4, #0]
	if (ret != M2M_SUCCESS) {
    ab6c:	1dfb      	adds	r3, r7, #7
    ab6e:	781b      	ldrb	r3, [r3, #0]
    ab70:	b25b      	sxtb	r3, r3
    ab72:	2b00      	cmp	r3, #0
    ab74:	d00d      	beq.n	ab92 <chip_deinit+0x86>
		M2M_ERR("failed to de-initialize\n");
    ab76:	4a14      	ldr	r2, [pc, #80]	; (abc8 <chip_deinit+0xbc>)
    ab78:	490b      	ldr	r1, [pc, #44]	; (aba8 <chip_deinit+0x9c>)
    ab7a:	4b0c      	ldr	r3, [pc, #48]	; (abac <chip_deinit+0xa0>)
    ab7c:	0018      	movs	r0, r3
    ab7e:	4b0c      	ldr	r3, [pc, #48]	; (abb0 <chip_deinit+0xa4>)
    ab80:	4798      	blx	r3
    ab82:	4b0c      	ldr	r3, [pc, #48]	; (abb4 <chip_deinit+0xa8>)
    ab84:	0018      	movs	r0, r3
    ab86:	4b0c      	ldr	r3, [pc, #48]	; (abb8 <chip_deinit+0xac>)
    ab88:	4798      	blx	r3
    ab8a:	200d      	movs	r0, #13
    ab8c:	4b0b      	ldr	r3, [pc, #44]	; (abbc <chip_deinit+0xb0>)
    ab8e:	4798      	blx	r3
		goto ERR1;
    ab90:	46c0      	nop			; (mov r8, r8)
	}

ERR1:
	return ret;
    ab92:	1dfb      	adds	r3, r7, #7
    ab94:	781b      	ldrb	r3, [r3, #0]
    ab96:	b25b      	sxtb	r3, r3
}
    ab98:	0018      	movs	r0, r3
    ab9a:	46bd      	mov	sp, r7
    ab9c:	b003      	add	sp, #12
    ab9e:	bd90      	pop	{r4, r7, pc}
    aba0:	0000ac69 	.word	0x0000ac69
    aba4:	00000205 	.word	0x00000205
    aba8:	000188d0 	.word	0x000188d0
    abac:	00018840 	.word	0x00018840
    abb0:	00016b7d 	.word	0x00016b7d
    abb4:	000188ac 	.word	0x000188ac
    abb8:	00016c9d 	.word	0x00016c9d
    abbc:	00016bb1 	.word	0x00016bb1
    abc0:	fffffbff 	.word	0xfffffbff
    abc4:	0000ac8d 	.word	0x0000ac8d
    abc8:	0000020b 	.word	0x0000020b

0000abcc <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    abcc:	b590      	push	{r4, r7, lr}
    abce:	b085      	sub	sp, #20
    abd0:	af00      	add	r7, sp, #0
    abd2:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    abd4:	230f      	movs	r3, #15
    abd6:	18fb      	adds	r3, r7, r3
    abd8:	2200      	movs	r2, #0
    abda:	701a      	strb	r2, [r3, #0]
	ret = nm_bus_init(pvInitVal);
    abdc:	230f      	movs	r3, #15
    abde:	18fc      	adds	r4, r7, r3
    abe0:	687b      	ldr	r3, [r7, #4]
    abe2:	0018      	movs	r0, r3
    abe4:	4b05      	ldr	r3, [pc, #20]	; (abfc <nm_bus_iface_init+0x30>)
    abe6:	4798      	blx	r3
    abe8:	0003      	movs	r3, r0
    abea:	7023      	strb	r3, [r4, #0]
	return ret;
    abec:	230f      	movs	r3, #15
    abee:	18fb      	adds	r3, r7, r3
    abf0:	781b      	ldrb	r3, [r3, #0]
    abf2:	b25b      	sxtb	r3, r3
}
    abf4:	0018      	movs	r0, r3
    abf6:	46bd      	mov	sp, r7
    abf8:	b005      	add	sp, #20
    abfa:	bd90      	pop	{r4, r7, pc}
    abfc:	000089fd 	.word	0x000089fd

0000ac00 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    ac00:	b590      	push	{r4, r7, lr}
    ac02:	b083      	sub	sp, #12
    ac04:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    ac06:	1dfb      	adds	r3, r7, #7
    ac08:	2200      	movs	r2, #0
    ac0a:	701a      	strb	r2, [r3, #0]
	ret = nm_bus_deinit();
    ac0c:	1dfc      	adds	r4, r7, #7
    ac0e:	4b05      	ldr	r3, [pc, #20]	; (ac24 <nm_bus_iface_deinit+0x24>)
    ac10:	4798      	blx	r3
    ac12:	0003      	movs	r3, r0
    ac14:	7023      	strb	r3, [r4, #0]

	return ret;
    ac16:	1dfb      	adds	r3, r7, #7
    ac18:	781b      	ldrb	r3, [r3, #0]
    ac1a:	b25b      	sxtb	r3, r3
}
    ac1c:	0018      	movs	r0, r3
    ac1e:	46bd      	mov	sp, r7
    ac20:	b003      	add	sp, #12
    ac22:	bd90      	pop	{r4, r7, pc}
    ac24:	00008b79 	.word	0x00008b79

0000ac28 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    ac28:	b580      	push	{r7, lr}
    ac2a:	b082      	sub	sp, #8
    ac2c:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    ac2e:	1dfb      	adds	r3, r7, #7
    ac30:	2200      	movs	r2, #0
    ac32:	701a      	strb	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    ac34:	4b03      	ldr	r3, [pc, #12]	; (ac44 <nm_bus_reset+0x1c>)
    ac36:	4798      	blx	r3
    ac38:	0003      	movs	r3, r0
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    ac3a:	0018      	movs	r0, r3
    ac3c:	46bd      	mov	sp, r7
    ac3e:	b002      	add	sp, #8
    ac40:	bd80      	pop	{r7, pc}
    ac42:	46c0      	nop			; (mov r8, r8)
    ac44:	0000c511 	.word	0x0000c511

0000ac48 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    ac48:	b580      	push	{r7, lr}
    ac4a:	b082      	sub	sp, #8
    ac4c:	af00      	add	r7, sp, #0
    ac4e:	6078      	str	r0, [r7, #4]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    ac50:	687b      	ldr	r3, [r7, #4]
    ac52:	0018      	movs	r0, r3
    ac54:	4b03      	ldr	r3, [pc, #12]	; (ac64 <nm_read_reg+0x1c>)
    ac56:	4798      	blx	r3
    ac58:	0003      	movs	r3, r0
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    ac5a:	0018      	movs	r0, r3
    ac5c:	46bd      	mov	sp, r7
    ac5e:	b002      	add	sp, #8
    ac60:	bd80      	pop	{r7, pc}
    ac62:	46c0      	nop			; (mov r8, r8)
    ac64:	0000c6a5 	.word	0x0000c6a5

0000ac68 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    ac68:	b580      	push	{r7, lr}
    ac6a:	b082      	sub	sp, #8
    ac6c:	af00      	add	r7, sp, #0
    ac6e:	6078      	str	r0, [r7, #4]
    ac70:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    ac72:	683a      	ldr	r2, [r7, #0]
    ac74:	687b      	ldr	r3, [r7, #4]
    ac76:	0011      	movs	r1, r2
    ac78:	0018      	movs	r0, r3
    ac7a:	4b03      	ldr	r3, [pc, #12]	; (ac88 <nm_read_reg_with_ret+0x20>)
    ac7c:	4798      	blx	r3
    ac7e:	0003      	movs	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    ac80:	0018      	movs	r0, r3
    ac82:	46bd      	mov	sp, r7
    ac84:	b002      	add	sp, #8
    ac86:	bd80      	pop	{r7, pc}
    ac88:	0000c6c9 	.word	0x0000c6c9

0000ac8c <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    ac8c:	b580      	push	{r7, lr}
    ac8e:	b082      	sub	sp, #8
    ac90:	af00      	add	r7, sp, #0
    ac92:	6078      	str	r0, [r7, #4]
    ac94:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    ac96:	683a      	ldr	r2, [r7, #0]
    ac98:	687b      	ldr	r3, [r7, #4]
    ac9a:	0011      	movs	r1, r2
    ac9c:	0018      	movs	r0, r3
    ac9e:	4b03      	ldr	r3, [pc, #12]	; (acac <nm_write_reg+0x20>)
    aca0:	4798      	blx	r3
    aca2:	0003      	movs	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    aca4:	0018      	movs	r0, r3
    aca6:	46bd      	mov	sp, r7
    aca8:	b002      	add	sp, #8
    acaa:	bd80      	pop	{r7, pc}
    acac:	0000c719 	.word	0x0000c719

0000acb0 <p_nm_read_block>:

static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    acb0:	b580      	push	{r7, lr}
    acb2:	b084      	sub	sp, #16
    acb4:	af00      	add	r7, sp, #0
    acb6:	60f8      	str	r0, [r7, #12]
    acb8:	60b9      	str	r1, [r7, #8]
    acba:	1dbb      	adds	r3, r7, #6
    acbc:	801a      	strh	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    acbe:	1dbb      	adds	r3, r7, #6
    acc0:	881a      	ldrh	r2, [r3, #0]
    acc2:	68b9      	ldr	r1, [r7, #8]
    acc4:	68fb      	ldr	r3, [r7, #12]
    acc6:	0018      	movs	r0, r3
    acc8:	4b03      	ldr	r3, [pc, #12]	; (acd8 <p_nm_read_block+0x28>)
    acca:	4798      	blx	r3
    accc:	0003      	movs	r3, r0
	return nm_i2c_read_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
    acce:	0018      	movs	r0, r3
    acd0:	46bd      	mov	sp, r7
    acd2:	b004      	add	sp, #16
    acd4:	bd80      	pop	{r7, pc}
    acd6:	46c0      	nop			; (mov r8, r8)
    acd8:	0000c769 	.word	0x0000c769

0000acdc <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    acdc:	b580      	push	{r7, lr}
    acde:	b086      	sub	sp, #24
    ace0:	af00      	add	r7, sp, #0
    ace2:	60f8      	str	r0, [r7, #12]
    ace4:	60b9      	str	r1, [r7, #8]
    ace6:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    ace8:	4b2d      	ldr	r3, [pc, #180]	; (ada0 <nm_read_block+0xc4>)
    acea:	881a      	ldrh	r2, [r3, #0]
    acec:	2310      	movs	r3, #16
    acee:	18fb      	adds	r3, r7, r3
    acf0:	3a08      	subs	r2, #8
    acf2:	801a      	strh	r2, [r3, #0]
	uint32 off = 0;
    acf4:	2300      	movs	r3, #0
    acf6:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
    acf8:	2313      	movs	r3, #19
    acfa:	18fb      	adds	r3, r7, r3
    acfc:	2200      	movs	r2, #0
    acfe:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    ad00:	2310      	movs	r3, #16
    ad02:	18fb      	adds	r3, r7, r3
    ad04:	881a      	ldrh	r2, [r3, #0]
    ad06:	687b      	ldr	r3, [r7, #4]
    ad08:	429a      	cmp	r2, r3
    ad0a:	d313      	bcc.n	ad34 <nm_read_block+0x58>
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    ad0c:	68ba      	ldr	r2, [r7, #8]
    ad0e:	697b      	ldr	r3, [r7, #20]
    ad10:	18d1      	adds	r1, r2, r3
    ad12:	687b      	ldr	r3, [r7, #4]
    ad14:	b29a      	uxth	r2, r3
    ad16:	68fb      	ldr	r3, [r7, #12]
    ad18:	0018      	movs	r0, r3
    ad1a:	4b22      	ldr	r3, [pc, #136]	; (ada4 <nm_read_block+0xc8>)
    ad1c:	4798      	blx	r3
    ad1e:	0003      	movs	r3, r0
    ad20:	b2da      	uxtb	r2, r3
    ad22:	2313      	movs	r3, #19
    ad24:	18fb      	adds	r3, r7, r3
    ad26:	781b      	ldrb	r3, [r3, #0]
    ad28:	18d3      	adds	r3, r2, r3
    ad2a:	b2da      	uxtb	r2, r3
    ad2c:	2313      	movs	r3, #19
    ad2e:	18fb      	adds	r3, r7, r3
    ad30:	701a      	strb	r2, [r3, #0]
			break;
    ad32:	e02d      	b.n	ad90 <nm_read_block+0xb4>
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
    ad34:	68ba      	ldr	r2, [r7, #8]
    ad36:	697b      	ldr	r3, [r7, #20]
    ad38:	18d1      	adds	r1, r2, r3
    ad3a:	2310      	movs	r3, #16
    ad3c:	18fb      	adds	r3, r7, r3
    ad3e:	881a      	ldrh	r2, [r3, #0]
    ad40:	68fb      	ldr	r3, [r7, #12]
    ad42:	0018      	movs	r0, r3
    ad44:	4b17      	ldr	r3, [pc, #92]	; (ada4 <nm_read_block+0xc8>)
    ad46:	4798      	blx	r3
    ad48:	0003      	movs	r3, r0
    ad4a:	b2da      	uxtb	r2, r3
    ad4c:	2313      	movs	r3, #19
    ad4e:	18fb      	adds	r3, r7, r3
    ad50:	781b      	ldrb	r3, [r3, #0]
    ad52:	18d3      	adds	r3, r2, r3
    ad54:	b2da      	uxtb	r2, r3
    ad56:	2313      	movs	r3, #19
    ad58:	18fb      	adds	r3, r7, r3
    ad5a:	701a      	strb	r2, [r3, #0]
			if(M2M_SUCCESS != s8Ret) break;
    ad5c:	2313      	movs	r3, #19
    ad5e:	18fb      	adds	r3, r7, r3
    ad60:	781b      	ldrb	r3, [r3, #0]
    ad62:	b25b      	sxtb	r3, r3
    ad64:	2b00      	cmp	r3, #0
    ad66:	d112      	bne.n	ad8e <nm_read_block+0xb2>
			u32Sz -= u16MaxTrxSz;
    ad68:	2310      	movs	r3, #16
    ad6a:	18fb      	adds	r3, r7, r3
    ad6c:	881b      	ldrh	r3, [r3, #0]
    ad6e:	687a      	ldr	r2, [r7, #4]
    ad70:	1ad3      	subs	r3, r2, r3
    ad72:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
    ad74:	2310      	movs	r3, #16
    ad76:	18fb      	adds	r3, r7, r3
    ad78:	881b      	ldrh	r3, [r3, #0]
    ad7a:	697a      	ldr	r2, [r7, #20]
    ad7c:	18d3      	adds	r3, r2, r3
    ad7e:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
    ad80:	2310      	movs	r3, #16
    ad82:	18fb      	adds	r3, r7, r3
    ad84:	881b      	ldrh	r3, [r3, #0]
    ad86:	68fa      	ldr	r2, [r7, #12]
    ad88:	18d3      	adds	r3, r2, r3
    ad8a:	60fb      	str	r3, [r7, #12]
		}
	}
    ad8c:	e7b8      	b.n	ad00 <nm_read_block+0x24>
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    ad8e:	46c0      	nop			; (mov r8, r8)
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
    ad90:	2313      	movs	r3, #19
    ad92:	18fb      	adds	r3, r7, r3
    ad94:	781b      	ldrb	r3, [r3, #0]
    ad96:	b25b      	sxtb	r3, r3
}
    ad98:	0018      	movs	r0, r3
    ad9a:	46bd      	mov	sp, r7
    ad9c:	b006      	add	sp, #24
    ad9e:	bd80      	pop	{r7, pc}
    ada0:	20000000 	.word	0x20000000
    ada4:	0000acb1 	.word	0x0000acb1

0000ada8 <p_nm_write_block>:

static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    ada8:	b580      	push	{r7, lr}
    adaa:	b084      	sub	sp, #16
    adac:	af00      	add	r7, sp, #0
    adae:	60f8      	str	r0, [r7, #12]
    adb0:	60b9      	str	r1, [r7, #8]
    adb2:	1dbb      	adds	r3, r7, #6
    adb4:	801a      	strh	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    adb6:	1dbb      	adds	r3, r7, #6
    adb8:	881a      	ldrh	r2, [r3, #0]
    adba:	68b9      	ldr	r1, [r7, #8]
    adbc:	68fb      	ldr	r3, [r7, #12]
    adbe:	0018      	movs	r0, r3
    adc0:	4b03      	ldr	r3, [pc, #12]	; (add0 <p_nm_write_block+0x28>)
    adc2:	4798      	blx	r3
    adc4:	0003      	movs	r3, r0
	return nm_i2c_write_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
    adc6:	0018      	movs	r0, r3
    adc8:	46bd      	mov	sp, r7
    adca:	b004      	add	sp, #16
    adcc:	bd80      	pop	{r7, pc}
    adce:	46c0      	nop			; (mov r8, r8)
    add0:	0000c7c1 	.word	0x0000c7c1

0000add4 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    add4:	b580      	push	{r7, lr}
    add6:	b086      	sub	sp, #24
    add8:	af00      	add	r7, sp, #0
    adda:	60f8      	str	r0, [r7, #12]
    addc:	60b9      	str	r1, [r7, #8]
    adde:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    ade0:	4b2d      	ldr	r3, [pc, #180]	; (ae98 <nm_write_block+0xc4>)
    ade2:	881a      	ldrh	r2, [r3, #0]
    ade4:	2310      	movs	r3, #16
    ade6:	18fb      	adds	r3, r7, r3
    ade8:	3a08      	subs	r2, #8
    adea:	801a      	strh	r2, [r3, #0]
	uint32 off = 0;
    adec:	2300      	movs	r3, #0
    adee:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
    adf0:	2313      	movs	r3, #19
    adf2:	18fb      	adds	r3, r7, r3
    adf4:	2200      	movs	r2, #0
    adf6:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    adf8:	2310      	movs	r3, #16
    adfa:	18fb      	adds	r3, r7, r3
    adfc:	881a      	ldrh	r2, [r3, #0]
    adfe:	687b      	ldr	r3, [r7, #4]
    ae00:	429a      	cmp	r2, r3
    ae02:	d313      	bcc.n	ae2c <nm_write_block+0x58>
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    ae04:	68ba      	ldr	r2, [r7, #8]
    ae06:	697b      	ldr	r3, [r7, #20]
    ae08:	18d1      	adds	r1, r2, r3
    ae0a:	687b      	ldr	r3, [r7, #4]
    ae0c:	b29a      	uxth	r2, r3
    ae0e:	68fb      	ldr	r3, [r7, #12]
    ae10:	0018      	movs	r0, r3
    ae12:	4b22      	ldr	r3, [pc, #136]	; (ae9c <nm_write_block+0xc8>)
    ae14:	4798      	blx	r3
    ae16:	0003      	movs	r3, r0
    ae18:	b2da      	uxtb	r2, r3
    ae1a:	2313      	movs	r3, #19
    ae1c:	18fb      	adds	r3, r7, r3
    ae1e:	781b      	ldrb	r3, [r3, #0]
    ae20:	18d3      	adds	r3, r2, r3
    ae22:	b2da      	uxtb	r2, r3
    ae24:	2313      	movs	r3, #19
    ae26:	18fb      	adds	r3, r7, r3
    ae28:	701a      	strb	r2, [r3, #0]
			break;
    ae2a:	e02d      	b.n	ae88 <nm_write_block+0xb4>
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
    ae2c:	68ba      	ldr	r2, [r7, #8]
    ae2e:	697b      	ldr	r3, [r7, #20]
    ae30:	18d1      	adds	r1, r2, r3
    ae32:	2310      	movs	r3, #16
    ae34:	18fb      	adds	r3, r7, r3
    ae36:	881a      	ldrh	r2, [r3, #0]
    ae38:	68fb      	ldr	r3, [r7, #12]
    ae3a:	0018      	movs	r0, r3
    ae3c:	4b17      	ldr	r3, [pc, #92]	; (ae9c <nm_write_block+0xc8>)
    ae3e:	4798      	blx	r3
    ae40:	0003      	movs	r3, r0
    ae42:	b2da      	uxtb	r2, r3
    ae44:	2313      	movs	r3, #19
    ae46:	18fb      	adds	r3, r7, r3
    ae48:	781b      	ldrb	r3, [r3, #0]
    ae4a:	18d3      	adds	r3, r2, r3
    ae4c:	b2da      	uxtb	r2, r3
    ae4e:	2313      	movs	r3, #19
    ae50:	18fb      	adds	r3, r7, r3
    ae52:	701a      	strb	r2, [r3, #0]
			if(M2M_SUCCESS != s8Ret) break;
    ae54:	2313      	movs	r3, #19
    ae56:	18fb      	adds	r3, r7, r3
    ae58:	781b      	ldrb	r3, [r3, #0]
    ae5a:	b25b      	sxtb	r3, r3
    ae5c:	2b00      	cmp	r3, #0
    ae5e:	d112      	bne.n	ae86 <nm_write_block+0xb2>
			u32Sz -= u16MaxTrxSz;
    ae60:	2310      	movs	r3, #16
    ae62:	18fb      	adds	r3, r7, r3
    ae64:	881b      	ldrh	r3, [r3, #0]
    ae66:	687a      	ldr	r2, [r7, #4]
    ae68:	1ad3      	subs	r3, r2, r3
    ae6a:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
    ae6c:	2310      	movs	r3, #16
    ae6e:	18fb      	adds	r3, r7, r3
    ae70:	881b      	ldrh	r3, [r3, #0]
    ae72:	697a      	ldr	r2, [r7, #20]
    ae74:	18d3      	adds	r3, r2, r3
    ae76:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
    ae78:	2310      	movs	r3, #16
    ae7a:	18fb      	adds	r3, r7, r3
    ae7c:	881b      	ldrh	r3, [r3, #0]
    ae7e:	68fa      	ldr	r2, [r7, #12]
    ae80:	18d3      	adds	r3, r2, r3
    ae82:	60fb      	str	r3, [r7, #12]
		}
	}
    ae84:	e7b8      	b.n	adf8 <nm_write_block+0x24>
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    ae86:	46c0      	nop			; (mov r8, r8)
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
    ae88:	2313      	movs	r3, #19
    ae8a:	18fb      	adds	r3, r7, r3
    ae8c:	781b      	ldrb	r3, [r3, #0]
    ae8e:	b25b      	sxtb	r3, r3
}
    ae90:	0018      	movs	r0, r3
    ae92:	46bd      	mov	sp, r7
    ae94:	b006      	add	sp, #24
    ae96:	bd80      	pop	{r7, pc}
    ae98:	20000000 	.word	0x20000000
    ae9c:	0000ada9 	.word	0x0000ada9

0000aea0 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    aea0:	b590      	push	{r4, r7, lr}
    aea2:	b089      	sub	sp, #36	; 0x24
    aea4:	af00      	add	r7, sp, #0
    aea6:	6078      	str	r0, [r7, #4]
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    aea8:	2300      	movs	r3, #0
    aeaa:	617b      	str	r3, [r7, #20]
	sint8	ret = M2M_SUCCESS;
    aeac:	231f      	movs	r3, #31
    aeae:	18fb      	adds	r3, r7, r3
    aeb0:	2200      	movs	r2, #0
    aeb2:	701a      	strb	r2, [r3, #0]
	tstrGpRegs strgp = {0};
    aeb4:	230c      	movs	r3, #12
    aeb6:	18fb      	adds	r3, r7, r3
    aeb8:	0018      	movs	r0, r3
    aeba:	2308      	movs	r3, #8
    aebc:	001a      	movs	r2, r3
    aebe:	2100      	movs	r1, #0
    aec0:	4b64      	ldr	r3, [pc, #400]	; (b054 <nm_get_firmware_full_info+0x1b4>)
    aec2:	4798      	blx	r3
	if (pstrRev != NULL)
    aec4:	687b      	ldr	r3, [r7, #4]
    aec6:	2b00      	cmp	r3, #0
    aec8:	d100      	bne.n	aecc <nm_get_firmware_full_info+0x2c>
    aeca:	e0ba      	b.n	b042 <nm_get_firmware_full_info+0x1a2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    aecc:	687b      	ldr	r3, [r7, #4]
    aece:	2228      	movs	r2, #40	; 0x28
    aed0:	2100      	movs	r1, #0
    aed2:	0018      	movs	r0, r3
    aed4:	4b60      	ldr	r3, [pc, #384]	; (b058 <nm_get_firmware_full_info+0x1b8>)
    aed6:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    aed8:	231f      	movs	r3, #31
    aeda:	18fc      	adds	r4, r7, r3
    aedc:	2314      	movs	r3, #20
    aede:	18fb      	adds	r3, r7, r3
    aee0:	4a5e      	ldr	r2, [pc, #376]	; (b05c <nm_get_firmware_full_info+0x1bc>)
    aee2:	0019      	movs	r1, r3
    aee4:	0010      	movs	r0, r2
    aee6:	4b5e      	ldr	r3, [pc, #376]	; (b060 <nm_get_firmware_full_info+0x1c0>)
    aee8:	4798      	blx	r3
    aeea:	0003      	movs	r3, r0
    aeec:	7023      	strb	r3, [r4, #0]
		if(ret == M2M_SUCCESS)
    aeee:	231f      	movs	r3, #31
    aef0:	18fb      	adds	r3, r7, r3
    aef2:	781b      	ldrb	r3, [r3, #0]
    aef4:	b25b      	sxtb	r3, r3
    aef6:	2b00      	cmp	r3, #0
    aef8:	d000      	beq.n	aefc <nm_get_firmware_full_info+0x5c>
    aefa:	e0a2      	b.n	b042 <nm_get_firmware_full_info+0x1a2>
		{
			if(reg != 0)
    aefc:	697b      	ldr	r3, [r7, #20]
    aefe:	2b00      	cmp	r3, #0
    af00:	d100      	bne.n	af04 <nm_get_firmware_full_info+0x64>
    af02:	e09a      	b.n	b03a <nm_get_firmware_full_info+0x19a>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    af04:	697b      	ldr	r3, [r7, #20]
    af06:	22c0      	movs	r2, #192	; 0xc0
    af08:	0292      	lsls	r2, r2, #10
    af0a:	4313      	orrs	r3, r2
    af0c:	221f      	movs	r2, #31
    af0e:	18bc      	adds	r4, r7, r2
    af10:	220c      	movs	r2, #12
    af12:	18b9      	adds	r1, r7, r2
    af14:	2208      	movs	r2, #8
    af16:	0018      	movs	r0, r3
    af18:	4b52      	ldr	r3, [pc, #328]	; (b064 <nm_get_firmware_full_info+0x1c4>)
    af1a:	4798      	blx	r3
    af1c:	0003      	movs	r3, r0
    af1e:	7023      	strb	r3, [r4, #0]
				if(ret == M2M_SUCCESS)
    af20:	231f      	movs	r3, #31
    af22:	18fb      	adds	r3, r7, r3
    af24:	781b      	ldrb	r3, [r3, #0]
    af26:	b25b      	sxtb	r3, r3
    af28:	2b00      	cmp	r3, #0
    af2a:	d000      	beq.n	af2e <nm_get_firmware_full_info+0x8e>
    af2c:	e089      	b.n	b042 <nm_get_firmware_full_info+0x1a2>
				{
					reg = strgp.u32Firmware_Ota_rev;
    af2e:	230c      	movs	r3, #12
    af30:	18fb      	adds	r3, r7, r3
    af32:	685b      	ldr	r3, [r3, #4]
    af34:	617b      	str	r3, [r7, #20]
					reg &= 0x0000ffff;
    af36:	697b      	ldr	r3, [r7, #20]
    af38:	041b      	lsls	r3, r3, #16
    af3a:	0c1b      	lsrs	r3, r3, #16
    af3c:	617b      	str	r3, [r7, #20]
					if(reg != 0)
    af3e:	697b      	ldr	r3, [r7, #20]
    af40:	2b00      	cmp	r3, #0
    af42:	d100      	bne.n	af46 <nm_get_firmware_full_info+0xa6>
    af44:	e074      	b.n	b030 <nm_get_firmware_full_info+0x190>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    af46:	697b      	ldr	r3, [r7, #20]
    af48:	22c0      	movs	r2, #192	; 0xc0
    af4a:	0292      	lsls	r2, r2, #10
    af4c:	4313      	orrs	r3, r2
    af4e:	221f      	movs	r2, #31
    af50:	18bc      	adds	r4, r7, r2
    af52:	6879      	ldr	r1, [r7, #4]
    af54:	2228      	movs	r2, #40	; 0x28
    af56:	0018      	movs	r0, r3
    af58:	4b42      	ldr	r3, [pc, #264]	; (b064 <nm_get_firmware_full_info+0x1c4>)
    af5a:	4798      	blx	r3
    af5c:	0003      	movs	r3, r0
    af5e:	7023      	strb	r3, [r4, #0]
						if(ret == M2M_SUCCESS)
    af60:	231f      	movs	r3, #31
    af62:	18fb      	adds	r3, r7, r3
    af64:	781b      	ldrb	r3, [r3, #0]
    af66:	b25b      	sxtb	r3, r3
    af68:	2b00      	cmp	r3, #0
    af6a:	d16a      	bne.n	b042 <nm_get_firmware_full_info+0x1a2>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    af6c:	687b      	ldr	r3, [r7, #4]
    af6e:	791b      	ldrb	r3, [r3, #4]
    af70:	021b      	lsls	r3, r3, #8
    af72:	b21a      	sxth	r2, r3
    af74:	687b      	ldr	r3, [r7, #4]
    af76:	795b      	ldrb	r3, [r3, #5]
    af78:	011b      	lsls	r3, r3, #4
    af7a:	b21b      	sxth	r3, r3
    af7c:	21ff      	movs	r1, #255	; 0xff
    af7e:	400b      	ands	r3, r1
    af80:	b21b      	sxth	r3, r3
    af82:	4313      	orrs	r3, r2
    af84:	b21a      	sxth	r2, r3
    af86:	687b      	ldr	r3, [r7, #4]
    af88:	799b      	ldrb	r3, [r3, #6]
    af8a:	b21b      	sxth	r3, r3
    af8c:	210f      	movs	r1, #15
    af8e:	400b      	ands	r3, r1
    af90:	b21b      	sxth	r3, r3
    af92:	4313      	orrs	r3, r2
    af94:	b21a      	sxth	r2, r3
    af96:	231c      	movs	r3, #28
    af98:	18fb      	adds	r3, r7, r3
    af9a:	801a      	strh	r2, [r3, #0]
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    af9c:	231a      	movs	r3, #26
    af9e:	18fb      	adds	r3, r7, r3
    afa0:	4a31      	ldr	r2, [pc, #196]	; (b068 <nm_get_firmware_full_info+0x1c8>)
    afa2:	801a      	strh	r2, [r3, #0]
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    afa4:	687b      	ldr	r3, [r7, #4]
    afa6:	79db      	ldrb	r3, [r3, #7]
    afa8:	021b      	lsls	r3, r3, #8
    afaa:	b21a      	sxth	r2, r3
    afac:	687b      	ldr	r3, [r7, #4]
    afae:	7a1b      	ldrb	r3, [r3, #8]
    afb0:	011b      	lsls	r3, r3, #4
    afb2:	b21b      	sxth	r3, r3
    afb4:	21ff      	movs	r1, #255	; 0xff
    afb6:	400b      	ands	r3, r1
    afb8:	b21b      	sxth	r3, r3
    afba:	4313      	orrs	r3, r2
    afbc:	b21a      	sxth	r2, r3
    afbe:	687b      	ldr	r3, [r7, #4]
    afc0:	7a5b      	ldrb	r3, [r3, #9]
    afc2:	b21b      	sxth	r3, r3
    afc4:	210f      	movs	r1, #15
    afc6:	400b      	ands	r3, r1
    afc8:	b21b      	sxth	r3, r3
    afca:	4313      	orrs	r3, r2
    afcc:	b21a      	sxth	r2, r3
    afce:	2318      	movs	r3, #24
    afd0:	18fb      	adds	r3, r7, r3
    afd2:	801a      	strh	r2, [r3, #0]
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    afd4:	231c      	movs	r3, #28
    afd6:	18fb      	adds	r3, r7, r3
    afd8:	881b      	ldrh	r3, [r3, #0]
    afda:	2b00      	cmp	r3, #0
    afdc:	d009      	beq.n	aff2 <nm_get_firmware_full_info+0x152>
    afde:	2318      	movs	r3, #24
    afe0:	18fb      	adds	r3, r7, r3
    afe2:	881b      	ldrh	r3, [r3, #0]
    afe4:	2b00      	cmp	r3, #0
    afe6:	d004      	beq.n	aff2 <nm_get_firmware_full_info+0x152>
    afe8:	2318      	movs	r3, #24
    afea:	18fb      	adds	r3, r7, r3
    afec:	881b      	ldrh	r3, [r3, #0]
    afee:	2b00      	cmp	r3, #0
    aff0:	d104      	bne.n	affc <nm_get_firmware_full_info+0x15c>
								ret = M2M_ERR_FAIL;
    aff2:	231f      	movs	r3, #31
    aff4:	18fb      	adds	r3, r7, r3
    aff6:	22f4      	movs	r2, #244	; 0xf4
    aff8:	701a      	strb	r2, [r3, #0]
								goto EXIT;
    affa:	e022      	b.n	b042 <nm_get_firmware_full_info+0x1a2>
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    affc:	231a      	movs	r3, #26
    affe:	18fa      	adds	r2, r7, r3
    b000:	2318      	movs	r3, #24
    b002:	18fb      	adds	r3, r7, r3
    b004:	8812      	ldrh	r2, [r2, #0]
    b006:	881b      	ldrh	r3, [r3, #0]
    b008:	429a      	cmp	r2, r3
    b00a:	d204      	bcs.n	b016 <nm_get_firmware_full_info+0x176>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
    b00c:	231f      	movs	r3, #31
    b00e:	18fb      	adds	r3, r7, r3
    b010:	22f3      	movs	r2, #243	; 0xf3
    b012:	701a      	strb	r2, [r3, #0]
								goto EXIT;
    b014:	e015      	b.n	b042 <nm_get_firmware_full_info+0x1a2>
							}
							if(curr_drv_ver >  curr_firm_ver) {
    b016:	231a      	movs	r3, #26
    b018:	18fa      	adds	r2, r7, r3
    b01a:	231c      	movs	r3, #28
    b01c:	18fb      	adds	r3, r7, r3
    b01e:	8812      	ldrh	r2, [r2, #0]
    b020:	881b      	ldrh	r3, [r3, #0]
    b022:	429a      	cmp	r2, r3
    b024:	d90d      	bls.n	b042 <nm_get_firmware_full_info+0x1a2>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    b026:	231f      	movs	r3, #31
    b028:	18fb      	adds	r3, r7, r3
    b02a:	22f3      	movs	r2, #243	; 0xf3
    b02c:	701a      	strb	r2, [r3, #0]
								goto EXIT;
    b02e:	e008      	b.n	b042 <nm_get_firmware_full_info+0x1a2>
							}
						}
					}else {
						ret = M2M_ERR_FAIL;
    b030:	231f      	movs	r3, #31
    b032:	18fb      	adds	r3, r7, r3
    b034:	22f4      	movs	r2, #244	; 0xf4
    b036:	701a      	strb	r2, [r3, #0]
    b038:	e003      	b.n	b042 <nm_get_firmware_full_info+0x1a2>
					}
				}
			}else{
				ret = M2M_ERR_FAIL;
    b03a:	231f      	movs	r3, #31
    b03c:	18fb      	adds	r3, r7, r3
    b03e:	22f4      	movs	r2, #244	; 0xf4
    b040:	701a      	strb	r2, [r3, #0]
			}
		}
	}
EXIT:
	return ret;
    b042:	231f      	movs	r3, #31
    b044:	18fb      	adds	r3, r7, r3
    b046:	781b      	ldrb	r3, [r3, #0]
    b048:	b25b      	sxtb	r3, r3
}
    b04a:	0018      	movs	r0, r3
    b04c:	46bd      	mov	sp, r7
    b04e:	b009      	add	sp, #36	; 0x24
    b050:	bd90      	pop	{r4, r7, pc}
    b052:	46c0      	nop			; (mov r8, r8)
    b054:	00016a35 	.word	0x00016a35
    b058:	00008c25 	.word	0x00008c25
    b05c:	000c0008 	.word	0x000c0008
    b060:	0000ac69 	.word	0x0000ac69
    b064:	0000acdd 	.word	0x0000acdd
    b068:	00001352 	.word	0x00001352

0000b06c <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    b06c:	b590      	push	{r4, r7, lr}
    b06e:	b085      	sub	sp, #20
    b070:	af00      	add	r7, sp, #0
    b072:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    b074:	230f      	movs	r3, #15
    b076:	18fb      	adds	r3, r7, r3
    b078:	2200      	movs	r2, #0
    b07a:	701a      	strb	r2, [r3, #0]
	uint8 u8Mode;
	
	if(NULL != arg) {
    b07c:	687b      	ldr	r3, [r7, #4]
    b07e:	2b00      	cmp	r3, #0
    b080:	d013      	beq.n	b0aa <nm_drv_init+0x3e>
		u8Mode = *((uint8 *)arg);
    b082:	230e      	movs	r3, #14
    b084:	18fb      	adds	r3, r7, r3
    b086:	687a      	ldr	r2, [r7, #4]
    b088:	7812      	ldrb	r2, [r2, #0]
    b08a:	701a      	strb	r2, [r3, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    b08c:	230e      	movs	r3, #14
    b08e:	18fb      	adds	r3, r7, r3
    b090:	781b      	ldrb	r3, [r3, #0]
    b092:	2b00      	cmp	r3, #0
    b094:	d004      	beq.n	b0a0 <nm_drv_init+0x34>
    b096:	230e      	movs	r3, #14
    b098:	18fb      	adds	r3, r7, r3
    b09a:	781b      	ldrb	r3, [r3, #0]
    b09c:	2b04      	cmp	r3, #4
    b09e:	d908      	bls.n	b0b2 <nm_drv_init+0x46>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    b0a0:	230e      	movs	r3, #14
    b0a2:	18fb      	adds	r3, r7, r3
    b0a4:	2201      	movs	r2, #1
    b0a6:	701a      	strb	r2, [r3, #0]
    b0a8:	e003      	b.n	b0b2 <nm_drv_init+0x46>
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
    b0aa:	230e      	movs	r3, #14
    b0ac:	18fb      	adds	r3, r7, r3
    b0ae:	2201      	movs	r2, #1
    b0b0:	701a      	strb	r2, [r3, #0]
	}
	
	ret = nm_bus_iface_init(NULL);
    b0b2:	230f      	movs	r3, #15
    b0b4:	18fc      	adds	r4, r7, r3
    b0b6:	2000      	movs	r0, #0
    b0b8:	4b41      	ldr	r3, [pc, #260]	; (b1c0 <nm_drv_init+0x154>)
    b0ba:	4798      	blx	r3
    b0bc:	0003      	movs	r3, r0
    b0be:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b0c0:	230f      	movs	r3, #15
    b0c2:	18fb      	adds	r3, r7, r3
    b0c4:	781b      	ldrb	r3, [r3, #0]
    b0c6:	b25b      	sxtb	r3, r3
    b0c8:	2b00      	cmp	r3, #0
    b0ca:	d00f      	beq.n	b0ec <nm_drv_init+0x80>
		M2M_ERR("[nmi start]: fail init bus\n");
    b0cc:	2328      	movs	r3, #40	; 0x28
    b0ce:	33ff      	adds	r3, #255	; 0xff
    b0d0:	001a      	movs	r2, r3
    b0d2:	493c      	ldr	r1, [pc, #240]	; (b1c4 <nm_drv_init+0x158>)
    b0d4:	4b3c      	ldr	r3, [pc, #240]	; (b1c8 <nm_drv_init+0x15c>)
    b0d6:	0018      	movs	r0, r3
    b0d8:	4b3c      	ldr	r3, [pc, #240]	; (b1cc <nm_drv_init+0x160>)
    b0da:	4798      	blx	r3
    b0dc:	4b3c      	ldr	r3, [pc, #240]	; (b1d0 <nm_drv_init+0x164>)
    b0de:	0018      	movs	r0, r3
    b0e0:	4b3c      	ldr	r3, [pc, #240]	; (b1d4 <nm_drv_init+0x168>)
    b0e2:	4798      	blx	r3
    b0e4:	200d      	movs	r0, #13
    b0e6:	4b3c      	ldr	r3, [pc, #240]	; (b1d8 <nm_drv_init+0x16c>)
    b0e8:	4798      	blx	r3
		goto ERR1;
    b0ea:	e060      	b.n	b1ae <nm_drv_init+0x142>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    b0ec:	4b3b      	ldr	r3, [pc, #236]	; (b1dc <nm_drv_init+0x170>)
    b0ee:	0018      	movs	r0, r3
    b0f0:	4b36      	ldr	r3, [pc, #216]	; (b1cc <nm_drv_init+0x160>)
    b0f2:	4798      	blx	r3
    b0f4:	4b3a      	ldr	r3, [pc, #232]	; (b1e0 <nm_drv_init+0x174>)
    b0f6:	4798      	blx	r3
    b0f8:	0002      	movs	r2, r0
    b0fa:	4b3a      	ldr	r3, [pc, #232]	; (b1e4 <nm_drv_init+0x178>)
    b0fc:	0011      	movs	r1, r2
    b0fe:	0018      	movs	r0, r3
    b100:	4b32      	ldr	r3, [pc, #200]	; (b1cc <nm_drv_init+0x160>)
    b102:	4798      	blx	r3
    b104:	200d      	movs	r0, #13
    b106:	4b34      	ldr	r3, [pc, #208]	; (b1d8 <nm_drv_init+0x16c>)
    b108:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    b10a:	4b37      	ldr	r3, [pc, #220]	; (b1e8 <nm_drv_init+0x17c>)
    b10c:	4798      	blx	r3
#endif
	ret = wait_for_bootrom(u8Mode);
    b10e:	230f      	movs	r3, #15
    b110:	18fc      	adds	r4, r7, r3
    b112:	230e      	movs	r3, #14
    b114:	18fb      	adds	r3, r7, r3
    b116:	781b      	ldrb	r3, [r3, #0]
    b118:	0018      	movs	r0, r3
    b11a:	4b34      	ldr	r3, [pc, #208]	; (b1ec <nm_drv_init+0x180>)
    b11c:	4798      	blx	r3
    b11e:	0003      	movs	r3, r0
    b120:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b122:	230f      	movs	r3, #15
    b124:	18fb      	adds	r3, r7, r3
    b126:	781b      	ldrb	r3, [r3, #0]
    b128:	b25b      	sxtb	r3, r3
    b12a:	2b00      	cmp	r3, #0
    b12c:	d13a      	bne.n	b1a4 <nm_drv_init+0x138>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    b12e:	230f      	movs	r3, #15
    b130:	18fc      	adds	r4, r7, r3
    b132:	230e      	movs	r3, #14
    b134:	18fb      	adds	r3, r7, r3
    b136:	781b      	ldrb	r3, [r3, #0]
    b138:	0018      	movs	r0, r3
    b13a:	4b2d      	ldr	r3, [pc, #180]	; (b1f0 <nm_drv_init+0x184>)
    b13c:	4798      	blx	r3
    b13e:	0003      	movs	r3, r0
    b140:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b142:	230f      	movs	r3, #15
    b144:	18fb      	adds	r3, r7, r3
    b146:	781b      	ldrb	r3, [r3, #0]
    b148:	b25b      	sxtb	r3, r3
    b14a:	2b00      	cmp	r3, #0
    b14c:	d12c      	bne.n	b1a8 <nm_drv_init+0x13c>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    b14e:	230e      	movs	r3, #14
    b150:	18fb      	adds	r3, r7, r3
    b152:	781b      	ldrb	r3, [r3, #0]
    b154:	2b02      	cmp	r3, #2
    b156:	d02a      	beq.n	b1ae <nm_drv_init+0x142>
    b158:	230e      	movs	r3, #14
    b15a:	18fb      	adds	r3, r7, r3
    b15c:	781b      	ldrb	r3, [r3, #0]
    b15e:	2b03      	cmp	r3, #3
    b160:	d025      	beq.n	b1ae <nm_drv_init+0x142>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
    b162:	230f      	movs	r3, #15
    b164:	18fc      	adds	r4, r7, r3
    b166:	4b23      	ldr	r3, [pc, #140]	; (b1f4 <nm_drv_init+0x188>)
    b168:	4798      	blx	r3
    b16a:	0003      	movs	r3, r0
    b16c:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b16e:	230f      	movs	r3, #15
    b170:	18fb      	adds	r3, r7, r3
    b172:	781b      	ldrb	r3, [r3, #0]
    b174:	b25b      	sxtb	r3, r3
    b176:	2b00      	cmp	r3, #0
    b178:	d00f      	beq.n	b19a <nm_drv_init+0x12e>
		M2M_ERR("failed to enable interrupts..\n");
    b17a:	2356      	movs	r3, #86	; 0x56
    b17c:	33ff      	adds	r3, #255	; 0xff
    b17e:	001a      	movs	r2, r3
    b180:	4910      	ldr	r1, [pc, #64]	; (b1c4 <nm_drv_init+0x158>)
    b182:	4b11      	ldr	r3, [pc, #68]	; (b1c8 <nm_drv_init+0x15c>)
    b184:	0018      	movs	r0, r3
    b186:	4b11      	ldr	r3, [pc, #68]	; (b1cc <nm_drv_init+0x160>)
    b188:	4798      	blx	r3
    b18a:	4b1b      	ldr	r3, [pc, #108]	; (b1f8 <nm_drv_init+0x18c>)
    b18c:	0018      	movs	r0, r3
    b18e:	4b11      	ldr	r3, [pc, #68]	; (b1d4 <nm_drv_init+0x168>)
    b190:	4798      	blx	r3
    b192:	200d      	movs	r0, #13
    b194:	4b10      	ldr	r3, [pc, #64]	; (b1d8 <nm_drv_init+0x16c>)
    b196:	4798      	blx	r3
		goto ERR2;
    b198:	e007      	b.n	b1aa <nm_drv_init+0x13e>
	}
	return ret;
    b19a:	230f      	movs	r3, #15
    b19c:	18fb      	adds	r3, r7, r3
    b19e:	781b      	ldrb	r3, [r3, #0]
    b1a0:	b25b      	sxtb	r3, r3
    b1a2:	e008      	b.n	b1b6 <nm_drv_init+0x14a>
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
#endif
	ret = wait_for_bootrom(u8Mode);
	if (M2M_SUCCESS != ret) {
		goto ERR2;
    b1a4:	46c0      	nop			; (mov r8, r8)
    b1a6:	e000      	b.n	b1aa <nm_drv_init+0x13e>
	}
		
	ret = wait_for_firmware_start(u8Mode);
	if (M2M_SUCCESS != ret) {
		goto ERR2;
    b1a8:	46c0      	nop			; (mov r8, r8)
		M2M_ERR("failed to enable interrupts..\n");
		goto ERR2;
	}
	return ret;
ERR2:
	nm_bus_iface_deinit();
    b1aa:	4b14      	ldr	r3, [pc, #80]	; (b1fc <nm_drv_init+0x190>)
    b1ac:	4798      	blx	r3
ERR1:
	return ret;
    b1ae:	230f      	movs	r3, #15
    b1b0:	18fb      	adds	r3, r7, r3
    b1b2:	781b      	ldrb	r3, [r3, #0]
    b1b4:	b25b      	sxtb	r3, r3
}
    b1b6:	0018      	movs	r0, r3
    b1b8:	46bd      	mov	sp, r7
    b1ba:	b005      	add	sp, #20
    b1bc:	bd90      	pop	{r4, r7, pc}
    b1be:	46c0      	nop			; (mov r8, r8)
    b1c0:	0000abcd 	.word	0x0000abcd
    b1c4:	000189a8 	.word	0x000189a8
    b1c8:	000188dc 	.word	0x000188dc
    b1cc:	00016b7d 	.word	0x00016b7d
    b1d0:	000188f0 	.word	0x000188f0
    b1d4:	00016c9d 	.word	0x00016c9d
    b1d8:	00016bb1 	.word	0x00016bb1
    b1dc:	0001890c 	.word	0x0001890c
    b1e0:	0000a56d 	.word	0x0000a56d
    b1e4:	00018918 	.word	0x00018918
    b1e8:	0000c541 	.word	0x0000c541
    b1ec:	0000a8c1 	.word	0x0000a8c1
    b1f0:	0000aa59 	.word	0x0000aa59
    b1f4:	0000a4b9 	.word	0x0000a4b9
    b1f8:	00018928 	.word	0x00018928
    b1fc:	0000ac01 	.word	0x0000ac01

0000b200 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    b200:	b590      	push	{r4, r7, lr}
    b202:	b085      	sub	sp, #20
    b204:	af00      	add	r7, sp, #0
    b206:	6078      	str	r0, [r7, #4]
	sint8 ret;

	ret = chip_deinit();
    b208:	230f      	movs	r3, #15
    b20a:	18fc      	adds	r4, r7, r3
    b20c:	4b2d      	ldr	r3, [pc, #180]	; (b2c4 <nm_drv_deinit+0xc4>)
    b20e:	4798      	blx	r3
    b210:	0003      	movs	r3, r0
    b212:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b214:	230f      	movs	r3, #15
    b216:	18fb      	adds	r3, r7, r3
    b218:	781b      	ldrb	r3, [r3, #0]
    b21a:	b25b      	sxtb	r3, r3
    b21c:	2b00      	cmp	r3, #0
    b21e:	d00e      	beq.n	b23e <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    b220:	23b6      	movs	r3, #182	; 0xb6
    b222:	005a      	lsls	r2, r3, #1
    b224:	4928      	ldr	r1, [pc, #160]	; (b2c8 <nm_drv_deinit+0xc8>)
    b226:	4b29      	ldr	r3, [pc, #164]	; (b2cc <nm_drv_deinit+0xcc>)
    b228:	0018      	movs	r0, r3
    b22a:	4b29      	ldr	r3, [pc, #164]	; (b2d0 <nm_drv_deinit+0xd0>)
    b22c:	4798      	blx	r3
    b22e:	4b29      	ldr	r3, [pc, #164]	; (b2d4 <nm_drv_deinit+0xd4>)
    b230:	0018      	movs	r0, r3
    b232:	4b29      	ldr	r3, [pc, #164]	; (b2d8 <nm_drv_deinit+0xd8>)
    b234:	4798      	blx	r3
    b236:	200d      	movs	r0, #13
    b238:	4b28      	ldr	r3, [pc, #160]	; (b2dc <nm_drv_deinit+0xdc>)
    b23a:	4798      	blx	r3
		goto ERR1;
    b23c:	e03a      	b.n	b2b4 <nm_drv_deinit+0xb4>
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    b23e:	230f      	movs	r3, #15
    b240:	18fc      	adds	r4, r7, r3
    b242:	2000      	movs	r0, #0
    b244:	4b26      	ldr	r3, [pc, #152]	; (b2e0 <nm_drv_deinit+0xe0>)
    b246:	4798      	blx	r3
    b248:	0003      	movs	r3, r0
    b24a:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b24c:	230f      	movs	r3, #15
    b24e:	18fb      	adds	r3, r7, r3
    b250:	781b      	ldrb	r3, [r3, #0]
    b252:	b25b      	sxtb	r3, r3
    b254:	2b00      	cmp	r3, #0
    b256:	d00f      	beq.n	b278 <nm_drv_deinit+0x78>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    b258:	2374      	movs	r3, #116	; 0x74
    b25a:	33ff      	adds	r3, #255	; 0xff
    b25c:	001a      	movs	r2, r3
    b25e:	491a      	ldr	r1, [pc, #104]	; (b2c8 <nm_drv_deinit+0xc8>)
    b260:	4b1a      	ldr	r3, [pc, #104]	; (b2cc <nm_drv_deinit+0xcc>)
    b262:	0018      	movs	r0, r3
    b264:	4b1a      	ldr	r3, [pc, #104]	; (b2d0 <nm_drv_deinit+0xd0>)
    b266:	4798      	blx	r3
    b268:	4b1e      	ldr	r3, [pc, #120]	; (b2e4 <nm_drv_deinit+0xe4>)
    b26a:	0018      	movs	r0, r3
    b26c:	4b1a      	ldr	r3, [pc, #104]	; (b2d8 <nm_drv_deinit+0xd8>)
    b26e:	4798      	blx	r3
    b270:	200d      	movs	r0, #13
    b272:	4b1a      	ldr	r3, [pc, #104]	; (b2dc <nm_drv_deinit+0xdc>)
    b274:	4798      	blx	r3
		goto ERR1;
    b276:	e01d      	b.n	b2b4 <nm_drv_deinit+0xb4>
	}

	ret = nm_bus_iface_deinit();
    b278:	230f      	movs	r3, #15
    b27a:	18fc      	adds	r4, r7, r3
    b27c:	4b1a      	ldr	r3, [pc, #104]	; (b2e8 <nm_drv_deinit+0xe8>)
    b27e:	4798      	blx	r3
    b280:	0003      	movs	r3, r0
    b282:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    b284:	230f      	movs	r3, #15
    b286:	18fb      	adds	r3, r7, r3
    b288:	781b      	ldrb	r3, [r3, #0]
    b28a:	b25b      	sxtb	r3, r3
    b28c:	2b00      	cmp	r3, #0
    b28e:	d00f      	beq.n	b2b0 <nm_drv_deinit+0xb0>
		M2M_ERR("[nmi stop]: fail init bus\n");
    b290:	237a      	movs	r3, #122	; 0x7a
    b292:	33ff      	adds	r3, #255	; 0xff
    b294:	001a      	movs	r2, r3
    b296:	490c      	ldr	r1, [pc, #48]	; (b2c8 <nm_drv_deinit+0xc8>)
    b298:	4b0c      	ldr	r3, [pc, #48]	; (b2cc <nm_drv_deinit+0xcc>)
    b29a:	0018      	movs	r0, r3
    b29c:	4b0c      	ldr	r3, [pc, #48]	; (b2d0 <nm_drv_deinit+0xd0>)
    b29e:	4798      	blx	r3
    b2a0:	4b12      	ldr	r3, [pc, #72]	; (b2ec <nm_drv_deinit+0xec>)
    b2a2:	0018      	movs	r0, r3
    b2a4:	4b0c      	ldr	r3, [pc, #48]	; (b2d8 <nm_drv_deinit+0xd8>)
    b2a6:	4798      	blx	r3
    b2a8:	200d      	movs	r0, #13
    b2aa:	4b0c      	ldr	r3, [pc, #48]	; (b2dc <nm_drv_deinit+0xdc>)
    b2ac:	4798      	blx	r3
		goto ERR1;
    b2ae:	e001      	b.n	b2b4 <nm_drv_deinit+0xb4>
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    b2b0:	4b0f      	ldr	r3, [pc, #60]	; (b2f0 <nm_drv_deinit+0xf0>)
    b2b2:	4798      	blx	r3
#endif

ERR1:
	return ret;
    b2b4:	230f      	movs	r3, #15
    b2b6:	18fb      	adds	r3, r7, r3
    b2b8:	781b      	ldrb	r3, [r3, #0]
    b2ba:	b25b      	sxtb	r3, r3
}
    b2bc:	0018      	movs	r0, r3
    b2be:	46bd      	mov	sp, r7
    b2c0:	b005      	add	sp, #20
    b2c2:	bd90      	pop	{r4, r7, pc}
    b2c4:	0000ab0d 	.word	0x0000ab0d
    b2c8:	000189b4 	.word	0x000189b4
    b2cc:	000188dc 	.word	0x000188dc
    b2d0:	00016b7d 	.word	0x00016b7d
    b2d4:	00018948 	.word	0x00018948
    b2d8:	00016c9d 	.word	0x00016c9d
    b2dc:	00016bb1 	.word	0x00016bb1
    b2e0:	0000d999 	.word	0x0000d999
    b2e4:	00018968 	.word	0x00018968
    b2e8:	0000ac01 	.word	0x0000ac01
    b2ec:	0001898c 	.word	0x0001898c
    b2f0:	0000c68d 	.word	0x0000c68d

0000b2f4 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
    b2f4:	b580      	push	{r7, lr}
    b2f6:	b086      	sub	sp, #24
    b2f8:	af00      	add	r7, sp, #0
    b2fa:	6078      	str	r0, [r7, #4]
    b2fc:	000a      	movs	r2, r1
    b2fe:	1cbb      	adds	r3, r7, #2
    b300:	801a      	strh	r2, [r3, #0]
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
    b302:	230c      	movs	r3, #12
    b304:	18fb      	adds	r3, r7, r3
    b306:	2200      	movs	r2, #0
    b308:	601a      	str	r2, [r3, #0]
	spi.pu8OutBuf = b;
    b30a:	230c      	movs	r3, #12
    b30c:	18fb      	adds	r3, r7, r3
    b30e:	687a      	ldr	r2, [r7, #4]
    b310:	605a      	str	r2, [r3, #4]
	spi.u16Sz = sz;
    b312:	230c      	movs	r3, #12
    b314:	18fb      	adds	r3, r7, r3
    b316:	1cba      	adds	r2, r7, #2
    b318:	8812      	ldrh	r2, [r2, #0]
    b31a:	811a      	strh	r2, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    b31c:	230c      	movs	r3, #12
    b31e:	18fb      	adds	r3, r7, r3
    b320:	0019      	movs	r1, r3
    b322:	2003      	movs	r0, #3
    b324:	4b03      	ldr	r3, [pc, #12]	; (b334 <nmi_spi_read+0x40>)
    b326:	4798      	blx	r3
    b328:	0003      	movs	r3, r0
}
    b32a:	0018      	movs	r0, r3
    b32c:	46bd      	mov	sp, r7
    b32e:	b006      	add	sp, #24
    b330:	bd80      	pop	{r7, pc}
    b332:	46c0      	nop			; (mov r8, r8)
    b334:	00008ae5 	.word	0x00008ae5

0000b338 <nmi_spi_write>:

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    b338:	b580      	push	{r7, lr}
    b33a:	b086      	sub	sp, #24
    b33c:	af00      	add	r7, sp, #0
    b33e:	6078      	str	r0, [r7, #4]
    b340:	000a      	movs	r2, r1
    b342:	1cbb      	adds	r3, r7, #2
    b344:	801a      	strh	r2, [r3, #0]
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    b346:	230c      	movs	r3, #12
    b348:	18fb      	adds	r3, r7, r3
    b34a:	687a      	ldr	r2, [r7, #4]
    b34c:	601a      	str	r2, [r3, #0]
	spi.pu8OutBuf = NULL;
    b34e:	230c      	movs	r3, #12
    b350:	18fb      	adds	r3, r7, r3
    b352:	2200      	movs	r2, #0
    b354:	605a      	str	r2, [r3, #4]
	spi.u16Sz = sz;
    b356:	230c      	movs	r3, #12
    b358:	18fb      	adds	r3, r7, r3
    b35a:	1cba      	adds	r2, r7, #2
    b35c:	8812      	ldrh	r2, [r2, #0]
    b35e:	811a      	strh	r2, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    b360:	230c      	movs	r3, #12
    b362:	18fb      	adds	r3, r7, r3
    b364:	0019      	movs	r1, r3
    b366:	2003      	movs	r0, #3
    b368:	4b03      	ldr	r3, [pc, #12]	; (b378 <nmi_spi_write+0x40>)
    b36a:	4798      	blx	r3
    b36c:	0003      	movs	r3, r0
}
    b36e:	0018      	movs	r0, r3
    b370:	46bd      	mov	sp, r7
    b372:	b006      	add	sp, #24
    b374:	bd80      	pop	{r7, pc}
    b376:	46c0      	nop			; (mov r8, r8)
    b378:	00008ae5 	.word	0x00008ae5

0000b37c <crc7_byte>:
	0x46, 0x4f, 0x54, 0x5d, 0x62, 0x6b, 0x70, 0x79
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
    b37c:	b580      	push	{r7, lr}
    b37e:	b082      	sub	sp, #8
    b380:	af00      	add	r7, sp, #0
    b382:	0002      	movs	r2, r0
    b384:	1dfb      	adds	r3, r7, #7
    b386:	701a      	strb	r2, [r3, #0]
    b388:	1dbb      	adds	r3, r7, #6
    b38a:	1c0a      	adds	r2, r1, #0
    b38c:	701a      	strb	r2, [r3, #0]
	return crc7_syndrome_table[(crc << 1) ^ data];
    b38e:	1dfb      	adds	r3, r7, #7
    b390:	781b      	ldrb	r3, [r3, #0]
    b392:	005a      	lsls	r2, r3, #1
    b394:	1dbb      	adds	r3, r7, #6
    b396:	781b      	ldrb	r3, [r3, #0]
    b398:	4053      	eors	r3, r2
    b39a:	4a03      	ldr	r2, [pc, #12]	; (b3a8 <crc7_byte+0x2c>)
    b39c:	5cd3      	ldrb	r3, [r2, r3]
}
    b39e:	0018      	movs	r0, r3
    b3a0:	46bd      	mov	sp, r7
    b3a2:	b002      	add	sp, #8
    b3a4:	bd80      	pop	{r7, pc}
    b3a6:	46c0      	nop			; (mov r8, r8)
    b3a8:	000189c4 	.word	0x000189c4

0000b3ac <crc7>:

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
    b3ac:	b590      	push	{r4, r7, lr}
    b3ae:	b085      	sub	sp, #20
    b3b0:	af00      	add	r7, sp, #0
    b3b2:	60b9      	str	r1, [r7, #8]
    b3b4:	607a      	str	r2, [r7, #4]
    b3b6:	230f      	movs	r3, #15
    b3b8:	18fb      	adds	r3, r7, r3
    b3ba:	1c02      	adds	r2, r0, #0
    b3bc:	701a      	strb	r2, [r3, #0]
	while (len--)
    b3be:	e00e      	b.n	b3de <crc7+0x32>
		crc = crc7_byte(crc, *buffer++);
    b3c0:	68bb      	ldr	r3, [r7, #8]
    b3c2:	1c5a      	adds	r2, r3, #1
    b3c4:	60ba      	str	r2, [r7, #8]
    b3c6:	781a      	ldrb	r2, [r3, #0]
    b3c8:	230f      	movs	r3, #15
    b3ca:	18fc      	adds	r4, r7, r3
    b3cc:	230f      	movs	r3, #15
    b3ce:	18fb      	adds	r3, r7, r3
    b3d0:	781b      	ldrb	r3, [r3, #0]
    b3d2:	0011      	movs	r1, r2
    b3d4:	0018      	movs	r0, r3
    b3d6:	4b08      	ldr	r3, [pc, #32]	; (b3f8 <crc7+0x4c>)
    b3d8:	4798      	blx	r3
    b3da:	0003      	movs	r3, r0
    b3dc:	7023      	strb	r3, [r4, #0]
	return crc7_syndrome_table[(crc << 1) ^ data];
}

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
	while (len--)
    b3de:	687b      	ldr	r3, [r7, #4]
    b3e0:	1e5a      	subs	r2, r3, #1
    b3e2:	607a      	str	r2, [r7, #4]
    b3e4:	2b00      	cmp	r3, #0
    b3e6:	d1eb      	bne.n	b3c0 <crc7+0x14>
		crc = crc7_byte(crc, *buffer++);
	return crc;
    b3e8:	230f      	movs	r3, #15
    b3ea:	18fb      	adds	r3, r7, r3
    b3ec:	781b      	ldrb	r3, [r3, #0]
}
    b3ee:	0018      	movs	r0, r3
    b3f0:	46bd      	mov	sp, r7
    b3f2:	b005      	add	sp, #20
    b3f4:	bd90      	pop	{r4, r7, pc}
    b3f6:	46c0      	nop			; (mov r8, r8)
    b3f8:	0000b37d 	.word	0x0000b37d

0000b3fc <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    b3fc:	b590      	push	{r4, r7, lr}
    b3fe:	b089      	sub	sp, #36	; 0x24
    b400:	af00      	add	r7, sp, #0
    b402:	60b9      	str	r1, [r7, #8]
    b404:	607a      	str	r2, [r7, #4]
    b406:	603b      	str	r3, [r7, #0]
    b408:	230f      	movs	r3, #15
    b40a:	18fb      	adds	r3, r7, r3
    b40c:	1c02      	adds	r2, r0, #0
    b40e:	701a      	strb	r2, [r3, #0]
	uint8 bc[9];
	uint8 len = 5;
    b410:	231f      	movs	r3, #31
    b412:	18fb      	adds	r3, r7, r3
    b414:	2205      	movs	r2, #5
    b416:	701a      	strb	r2, [r3, #0]
	sint8 result = N_OK;
    b418:	231e      	movs	r3, #30
    b41a:	18fb      	adds	r3, r7, r3
    b41c:	2201      	movs	r2, #1
    b41e:	701a      	strb	r2, [r3, #0]

	bc[0] = cmd;
    b420:	2314      	movs	r3, #20
    b422:	18fb      	adds	r3, r7, r3
    b424:	220f      	movs	r2, #15
    b426:	18ba      	adds	r2, r7, r2
    b428:	7812      	ldrb	r2, [r2, #0]
    b42a:	701a      	strb	r2, [r3, #0]
	switch (cmd) {
    b42c:	230f      	movs	r3, #15
    b42e:	18fb      	adds	r3, r7, r3
    b430:	781b      	ldrb	r3, [r3, #0]
    b432:	3bc1      	subs	r3, #193	; 0xc1
    b434:	2b0e      	cmp	r3, #14
    b436:	d900      	bls.n	b43a <spi_cmd+0x3e>
    b438:	e11b      	b.n	b672 <spi_cmd+0x276>
    b43a:	009a      	lsls	r2, r3, #2
    b43c:	4bb6      	ldr	r3, [pc, #728]	; (b718 <spi_cmd+0x31c>)
    b43e:	18d3      	adds	r3, r2, r3
    b440:	681b      	ldr	r3, [r3, #0]
    b442:	469f      	mov	pc, r3
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    b444:	68bb      	ldr	r3, [r7, #8]
    b446:	0c1b      	lsrs	r3, r3, #16
    b448:	b2da      	uxtb	r2, r3
    b44a:	2314      	movs	r3, #20
    b44c:	18fb      	adds	r3, r7, r3
    b44e:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    b450:	68bb      	ldr	r3, [r7, #8]
    b452:	0a1b      	lsrs	r3, r3, #8
    b454:	b2da      	uxtb	r2, r3
    b456:	2314      	movs	r3, #20
    b458:	18fb      	adds	r3, r7, r3
    b45a:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    b45c:	68bb      	ldr	r3, [r7, #8]
    b45e:	b2da      	uxtb	r2, r3
    b460:	2314      	movs	r3, #20
    b462:	18fb      	adds	r3, r7, r3
    b464:	70da      	strb	r2, [r3, #3]
		len = 5;
    b466:	231f      	movs	r3, #31
    b468:	18fb      	adds	r3, r7, r3
    b46a:	2205      	movs	r2, #5
    b46c:	701a      	strb	r2, [r3, #0]
		break;
    b46e:	e105      	b.n	b67c <spi_cmd+0x280>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
    b470:	68bb      	ldr	r3, [r7, #8]
    b472:	0a1b      	lsrs	r3, r3, #8
    b474:	b2da      	uxtb	r2, r3
    b476:	2314      	movs	r3, #20
    b478:	18fb      	adds	r3, r7, r3
    b47a:	705a      	strb	r2, [r3, #1]
		if(clockless)  bc[1] |= (1 << 7);
    b47c:	2330      	movs	r3, #48	; 0x30
    b47e:	18fb      	adds	r3, r7, r3
    b480:	781b      	ldrb	r3, [r3, #0]
    b482:	2b00      	cmp	r3, #0
    b484:	d009      	beq.n	b49a <spi_cmd+0x9e>
    b486:	2314      	movs	r3, #20
    b488:	18fb      	adds	r3, r7, r3
    b48a:	785b      	ldrb	r3, [r3, #1]
    b48c:	2280      	movs	r2, #128	; 0x80
    b48e:	4252      	negs	r2, r2
    b490:	4313      	orrs	r3, r2
    b492:	b2da      	uxtb	r2, r3
    b494:	2314      	movs	r3, #20
    b496:	18fb      	adds	r3, r7, r3
    b498:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)adr;
    b49a:	68bb      	ldr	r3, [r7, #8]
    b49c:	b2da      	uxtb	r2, r3
    b49e:	2314      	movs	r3, #20
    b4a0:	18fb      	adds	r3, r7, r3
    b4a2:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    b4a4:	2314      	movs	r3, #20
    b4a6:	18fb      	adds	r3, r7, r3
    b4a8:	2200      	movs	r2, #0
    b4aa:	70da      	strb	r2, [r3, #3]
		len = 5;
    b4ac:	231f      	movs	r3, #31
    b4ae:	18fb      	adds	r3, r7, r3
    b4b0:	2205      	movs	r2, #5
    b4b2:	701a      	strb	r2, [r3, #0]
		break;
    b4b4:	e0e2      	b.n	b67c <spi_cmd+0x280>
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
    b4b6:	2314      	movs	r3, #20
    b4b8:	18fb      	adds	r3, r7, r3
    b4ba:	2200      	movs	r2, #0
    b4bc:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    b4be:	2314      	movs	r3, #20
    b4c0:	18fb      	adds	r3, r7, r3
    b4c2:	2200      	movs	r2, #0
    b4c4:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    b4c6:	2314      	movs	r3, #20
    b4c8:	18fb      	adds	r3, r7, r3
    b4ca:	2200      	movs	r2, #0
    b4cc:	70da      	strb	r2, [r3, #3]
		len = 5;
    b4ce:	231f      	movs	r3, #31
    b4d0:	18fb      	adds	r3, r7, r3
    b4d2:	2205      	movs	r2, #5
    b4d4:	701a      	strb	r2, [r3, #0]
		break;
    b4d6:	e0d1      	b.n	b67c <spi_cmd+0x280>
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
    b4d8:	2314      	movs	r3, #20
    b4da:	18fb      	adds	r3, r7, r3
    b4dc:	2200      	movs	r2, #0
    b4de:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    b4e0:	2314      	movs	r3, #20
    b4e2:	18fb      	adds	r3, r7, r3
    b4e4:	2200      	movs	r2, #0
    b4e6:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    b4e8:	2314      	movs	r3, #20
    b4ea:	18fb      	adds	r3, r7, r3
    b4ec:	2200      	movs	r2, #0
    b4ee:	70da      	strb	r2, [r3, #3]
		len = 5;
    b4f0:	231f      	movs	r3, #31
    b4f2:	18fb      	adds	r3, r7, r3
    b4f4:	2205      	movs	r2, #5
    b4f6:	701a      	strb	r2, [r3, #0]
		break;
    b4f8:	e0c0      	b.n	b67c <spi_cmd+0x280>
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
    b4fa:	2314      	movs	r3, #20
    b4fc:	18fb      	adds	r3, r7, r3
    b4fe:	22ff      	movs	r2, #255	; 0xff
    b500:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    b502:	2314      	movs	r3, #20
    b504:	18fb      	adds	r3, r7, r3
    b506:	22ff      	movs	r2, #255	; 0xff
    b508:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    b50a:	2314      	movs	r3, #20
    b50c:	18fb      	adds	r3, r7, r3
    b50e:	22ff      	movs	r2, #255	; 0xff
    b510:	70da      	strb	r2, [r3, #3]
		len = 5;
    b512:	231f      	movs	r3, #31
    b514:	18fb      	adds	r3, r7, r3
    b516:	2205      	movs	r2, #5
    b518:	701a      	strb	r2, [r3, #0]
		break;
    b51a:	e0af      	b.n	b67c <spi_cmd+0x280>
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
    b51c:	68bb      	ldr	r3, [r7, #8]
    b51e:	0c1b      	lsrs	r3, r3, #16
    b520:	b2da      	uxtb	r2, r3
    b522:	2314      	movs	r3, #20
    b524:	18fb      	adds	r3, r7, r3
    b526:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    b528:	68bb      	ldr	r3, [r7, #8]
    b52a:	0a1b      	lsrs	r3, r3, #8
    b52c:	b2da      	uxtb	r2, r3
    b52e:	2314      	movs	r3, #20
    b530:	18fb      	adds	r3, r7, r3
    b532:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    b534:	68bb      	ldr	r3, [r7, #8]
    b536:	b2da      	uxtb	r2, r3
    b538:	2314      	movs	r3, #20
    b53a:	18fb      	adds	r3, r7, r3
    b53c:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(sz >> 8);
    b53e:	683b      	ldr	r3, [r7, #0]
    b540:	0a1b      	lsrs	r3, r3, #8
    b542:	b2da      	uxtb	r2, r3
    b544:	2314      	movs	r3, #20
    b546:	18fb      	adds	r3, r7, r3
    b548:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(sz);
    b54a:	683b      	ldr	r3, [r7, #0]
    b54c:	b2da      	uxtb	r2, r3
    b54e:	2314      	movs	r3, #20
    b550:	18fb      	adds	r3, r7, r3
    b552:	715a      	strb	r2, [r3, #5]
		len = 7;
    b554:	231f      	movs	r3, #31
    b556:	18fb      	adds	r3, r7, r3
    b558:	2207      	movs	r2, #7
    b55a:	701a      	strb	r2, [r3, #0]
		break;
    b55c:	e08e      	b.n	b67c <spi_cmd+0x280>
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
    b55e:	68bb      	ldr	r3, [r7, #8]
    b560:	0c1b      	lsrs	r3, r3, #16
    b562:	b2da      	uxtb	r2, r3
    b564:	2314      	movs	r3, #20
    b566:	18fb      	adds	r3, r7, r3
    b568:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    b56a:	68bb      	ldr	r3, [r7, #8]
    b56c:	0a1b      	lsrs	r3, r3, #8
    b56e:	b2da      	uxtb	r2, r3
    b570:	2314      	movs	r3, #20
    b572:	18fb      	adds	r3, r7, r3
    b574:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    b576:	68bb      	ldr	r3, [r7, #8]
    b578:	b2da      	uxtb	r2, r3
    b57a:	2314      	movs	r3, #20
    b57c:	18fb      	adds	r3, r7, r3
    b57e:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(sz >> 16);
    b580:	683b      	ldr	r3, [r7, #0]
    b582:	0c1b      	lsrs	r3, r3, #16
    b584:	b2da      	uxtb	r2, r3
    b586:	2314      	movs	r3, #20
    b588:	18fb      	adds	r3, r7, r3
    b58a:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(sz >> 8);
    b58c:	683b      	ldr	r3, [r7, #0]
    b58e:	0a1b      	lsrs	r3, r3, #8
    b590:	b2da      	uxtb	r2, r3
    b592:	2314      	movs	r3, #20
    b594:	18fb      	adds	r3, r7, r3
    b596:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(sz);
    b598:	683b      	ldr	r3, [r7, #0]
    b59a:	b2da      	uxtb	r2, r3
    b59c:	2314      	movs	r3, #20
    b59e:	18fb      	adds	r3, r7, r3
    b5a0:	719a      	strb	r2, [r3, #6]
		len = 8;
    b5a2:	231f      	movs	r3, #31
    b5a4:	18fb      	adds	r3, r7, r3
    b5a6:	2208      	movs	r2, #8
    b5a8:	701a      	strb	r2, [r3, #0]
		break;
    b5aa:	e067      	b.n	b67c <spi_cmd+0x280>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
    b5ac:	68bb      	ldr	r3, [r7, #8]
    b5ae:	0a1b      	lsrs	r3, r3, #8
    b5b0:	b2da      	uxtb	r2, r3
    b5b2:	2314      	movs	r3, #20
    b5b4:	18fb      	adds	r3, r7, r3
    b5b6:	705a      	strb	r2, [r3, #1]
		if(clockless)  bc[1] |= (1 << 7);
    b5b8:	2330      	movs	r3, #48	; 0x30
    b5ba:	18fb      	adds	r3, r7, r3
    b5bc:	781b      	ldrb	r3, [r3, #0]
    b5be:	2b00      	cmp	r3, #0
    b5c0:	d009      	beq.n	b5d6 <spi_cmd+0x1da>
    b5c2:	2314      	movs	r3, #20
    b5c4:	18fb      	adds	r3, r7, r3
    b5c6:	785b      	ldrb	r3, [r3, #1]
    b5c8:	2280      	movs	r2, #128	; 0x80
    b5ca:	4252      	negs	r2, r2
    b5cc:	4313      	orrs	r3, r2
    b5ce:	b2da      	uxtb	r2, r3
    b5d0:	2314      	movs	r3, #20
    b5d2:	18fb      	adds	r3, r7, r3
    b5d4:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr);
    b5d6:	68bb      	ldr	r3, [r7, #8]
    b5d8:	b2da      	uxtb	r2, r3
    b5da:	2314      	movs	r3, #20
    b5dc:	18fb      	adds	r3, r7, r3
    b5de:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    b5e0:	687b      	ldr	r3, [r7, #4]
    b5e2:	0e1b      	lsrs	r3, r3, #24
    b5e4:	b2da      	uxtb	r2, r3
    b5e6:	2314      	movs	r3, #20
    b5e8:	18fb      	adds	r3, r7, r3
    b5ea:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    b5ec:	687b      	ldr	r3, [r7, #4]
    b5ee:	0c1b      	lsrs	r3, r3, #16
    b5f0:	b2da      	uxtb	r2, r3
    b5f2:	2314      	movs	r3, #20
    b5f4:	18fb      	adds	r3, r7, r3
    b5f6:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    b5f8:	687b      	ldr	r3, [r7, #4]
    b5fa:	0a1b      	lsrs	r3, r3, #8
    b5fc:	b2da      	uxtb	r2, r3
    b5fe:	2314      	movs	r3, #20
    b600:	18fb      	adds	r3, r7, r3
    b602:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(u32data);
    b604:	687b      	ldr	r3, [r7, #4]
    b606:	b2da      	uxtb	r2, r3
    b608:	2314      	movs	r3, #20
    b60a:	18fb      	adds	r3, r7, r3
    b60c:	719a      	strb	r2, [r3, #6]
		len = 8;
    b60e:	231f      	movs	r3, #31
    b610:	18fb      	adds	r3, r7, r3
    b612:	2208      	movs	r2, #8
    b614:	701a      	strb	r2, [r3, #0]
		break;
    b616:	e031      	b.n	b67c <spi_cmd+0x280>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
    b618:	68bb      	ldr	r3, [r7, #8]
    b61a:	0c1b      	lsrs	r3, r3, #16
    b61c:	b2da      	uxtb	r2, r3
    b61e:	2314      	movs	r3, #20
    b620:	18fb      	adds	r3, r7, r3
    b622:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    b624:	68bb      	ldr	r3, [r7, #8]
    b626:	0a1b      	lsrs	r3, r3, #8
    b628:	b2da      	uxtb	r2, r3
    b62a:	2314      	movs	r3, #20
    b62c:	18fb      	adds	r3, r7, r3
    b62e:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)(adr);
    b630:	68bb      	ldr	r3, [r7, #8]
    b632:	b2da      	uxtb	r2, r3
    b634:	2314      	movs	r3, #20
    b636:	18fb      	adds	r3, r7, r3
    b638:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    b63a:	687b      	ldr	r3, [r7, #4]
    b63c:	0e1b      	lsrs	r3, r3, #24
    b63e:	b2da      	uxtb	r2, r3
    b640:	2314      	movs	r3, #20
    b642:	18fb      	adds	r3, r7, r3
    b644:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    b646:	687b      	ldr	r3, [r7, #4]
    b648:	0c1b      	lsrs	r3, r3, #16
    b64a:	b2da      	uxtb	r2, r3
    b64c:	2314      	movs	r3, #20
    b64e:	18fb      	adds	r3, r7, r3
    b650:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    b652:	687b      	ldr	r3, [r7, #4]
    b654:	0a1b      	lsrs	r3, r3, #8
    b656:	b2da      	uxtb	r2, r3
    b658:	2314      	movs	r3, #20
    b65a:	18fb      	adds	r3, r7, r3
    b65c:	719a      	strb	r2, [r3, #6]
		bc[7] = (uint8)(u32data);
    b65e:	687b      	ldr	r3, [r7, #4]
    b660:	b2da      	uxtb	r2, r3
    b662:	2314      	movs	r3, #20
    b664:	18fb      	adds	r3, r7, r3
    b666:	71da      	strb	r2, [r3, #7]
		len = 9;
    b668:	231f      	movs	r3, #31
    b66a:	18fb      	adds	r3, r7, r3
    b66c:	2209      	movs	r2, #9
    b66e:	701a      	strb	r2, [r3, #0]
		break;
    b670:	e004      	b.n	b67c <spi_cmd+0x280>
	default:
		result = N_FAIL;
    b672:	231e      	movs	r3, #30
    b674:	18fb      	adds	r3, r7, r3
    b676:	2200      	movs	r2, #0
    b678:	701a      	strb	r2, [r3, #0]
		break;
    b67a:	46c0      	nop			; (mov r8, r8)
	}

	if (result) {
    b67c:	231e      	movs	r3, #30
    b67e:	18fb      	adds	r3, r7, r3
    b680:	781b      	ldrb	r3, [r3, #0]
    b682:	b25b      	sxtb	r3, r3
    b684:	2b00      	cmp	r3, #0
    b686:	d03f      	beq.n	b708 <spi_cmd+0x30c>
		if (!gu8Crc_off)
    b688:	4b24      	ldr	r3, [pc, #144]	; (b71c <spi_cmd+0x320>)
    b68a:	781b      	ldrb	r3, [r3, #0]
    b68c:	2b00      	cmp	r3, #0
    b68e:	d115      	bne.n	b6bc <spi_cmd+0x2c0>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    b690:	231f      	movs	r3, #31
    b692:	18fb      	adds	r3, r7, r3
    b694:	781b      	ldrb	r3, [r3, #0]
    b696:	1e5c      	subs	r4, r3, #1
    b698:	231f      	movs	r3, #31
    b69a:	18fb      	adds	r3, r7, r3
    b69c:	781b      	ldrb	r3, [r3, #0]
    b69e:	3b01      	subs	r3, #1
    b6a0:	001a      	movs	r2, r3
    b6a2:	2314      	movs	r3, #20
    b6a4:	18fb      	adds	r3, r7, r3
    b6a6:	0019      	movs	r1, r3
    b6a8:	207f      	movs	r0, #127	; 0x7f
    b6aa:	4b1d      	ldr	r3, [pc, #116]	; (b720 <spi_cmd+0x324>)
    b6ac:	4798      	blx	r3
    b6ae:	0003      	movs	r3, r0
    b6b0:	18db      	adds	r3, r3, r3
    b6b2:	b2da      	uxtb	r2, r3
    b6b4:	2314      	movs	r3, #20
    b6b6:	18fb      	adds	r3, r7, r3
    b6b8:	551a      	strb	r2, [r3, r4]
    b6ba:	e006      	b.n	b6ca <spi_cmd+0x2ce>
		else
			len-=1;
    b6bc:	231f      	movs	r3, #31
    b6be:	18fb      	adds	r3, r7, r3
    b6c0:	221f      	movs	r2, #31
    b6c2:	18ba      	adds	r2, r7, r2
    b6c4:	7812      	ldrb	r2, [r2, #0]
    b6c6:	3a01      	subs	r2, #1
    b6c8:	701a      	strb	r2, [r3, #0]

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    b6ca:	231f      	movs	r3, #31
    b6cc:	18fb      	adds	r3, r7, r3
    b6ce:	781b      	ldrb	r3, [r3, #0]
    b6d0:	b29a      	uxth	r2, r3
    b6d2:	2314      	movs	r3, #20
    b6d4:	18fb      	adds	r3, r7, r3
    b6d6:	0011      	movs	r1, r2
    b6d8:	0018      	movs	r0, r3
    b6da:	4b12      	ldr	r3, [pc, #72]	; (b724 <spi_cmd+0x328>)
    b6dc:	4798      	blx	r3
    b6de:	1e03      	subs	r3, r0, #0
    b6e0:	d012      	beq.n	b708 <spi_cmd+0x30c>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    b6e2:	2328      	movs	r3, #40	; 0x28
    b6e4:	33ff      	adds	r3, #255	; 0xff
    b6e6:	001a      	movs	r2, r3
    b6e8:	490f      	ldr	r1, [pc, #60]	; (b728 <spi_cmd+0x32c>)
    b6ea:	4b10      	ldr	r3, [pc, #64]	; (b72c <spi_cmd+0x330>)
    b6ec:	0018      	movs	r0, r3
    b6ee:	4b10      	ldr	r3, [pc, #64]	; (b730 <spi_cmd+0x334>)
    b6f0:	4798      	blx	r3
    b6f2:	4b10      	ldr	r3, [pc, #64]	; (b734 <spi_cmd+0x338>)
    b6f4:	0018      	movs	r0, r3
    b6f6:	4b10      	ldr	r3, [pc, #64]	; (b738 <spi_cmd+0x33c>)
    b6f8:	4798      	blx	r3
    b6fa:	200d      	movs	r0, #13
    b6fc:	4b0f      	ldr	r3, [pc, #60]	; (b73c <spi_cmd+0x340>)
    b6fe:	4798      	blx	r3
			result = N_FAIL;
    b700:	231e      	movs	r3, #30
    b702:	18fb      	adds	r3, r7, r3
    b704:	2200      	movs	r2, #0
    b706:	701a      	strb	r2, [r3, #0]
		}
	}

	return result;
    b708:	231e      	movs	r3, #30
    b70a:	18fb      	adds	r3, r7, r3
    b70c:	781b      	ldrb	r3, [r3, #0]
    b70e:	b25b      	sxtb	r3, r3
}
    b710:	0018      	movs	r0, r3
    b712:	46bd      	mov	sp, r7
    b714:	b009      	add	sp, #36	; 0x24
    b716:	bd90      	pop	{r4, r7, pc}
    b718:	0001901c 	.word	0x0001901c
    b71c:	200000ac 	.word	0x200000ac
    b720:	0000b3ad 	.word	0x0000b3ad
    b724:	0000b339 	.word	0x0000b339
    b728:	00019058 	.word	0x00019058
    b72c:	00018ac4 	.word	0x00018ac4
    b730:	00016b7d 	.word	0x00016b7d
    b734:	00018ad8 	.word	0x00018ad8
    b738:	00016c9d 	.word	0x00016c9d
    b73c:	00016bb1 	.word	0x00016bb1

0000b740 <spi_data_rsp>:

static sint8 spi_data_rsp(uint8 cmd)
{
    b740:	b590      	push	{r4, r7, lr}
    b742:	b085      	sub	sp, #20
    b744:	af00      	add	r7, sp, #0
    b746:	0002      	movs	r2, r0
    b748:	1dfb      	adds	r3, r7, #7
    b74a:	701a      	strb	r2, [r3, #0]
	uint8 len;
	uint8 rsp[3];
	sint8 result = N_OK;
    b74c:	230e      	movs	r3, #14
    b74e:	18fb      	adds	r3, r7, r3
    b750:	2201      	movs	r2, #1
    b752:	701a      	strb	r2, [r3, #0]

    if (!gu8Crc_off)
    b754:	4b31      	ldr	r3, [pc, #196]	; (b81c <spi_data_rsp+0xdc>)
    b756:	781b      	ldrb	r3, [r3, #0]
    b758:	2b00      	cmp	r3, #0
    b75a:	d104      	bne.n	b766 <spi_data_rsp+0x26>
		len = 2;
    b75c:	230f      	movs	r3, #15
    b75e:	18fb      	adds	r3, r7, r3
    b760:	2202      	movs	r2, #2
    b762:	701a      	strb	r2, [r3, #0]
    b764:	e003      	b.n	b76e <spi_data_rsp+0x2e>
	else
		len = 3;
    b766:	230f      	movs	r3, #15
    b768:	18fb      	adds	r3, r7, r3
    b76a:	2203      	movs	r2, #3
    b76c:	701a      	strb	r2, [r3, #0]

	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    b76e:	230f      	movs	r3, #15
    b770:	18fb      	adds	r3, r7, r3
    b772:	781b      	ldrb	r3, [r3, #0]
    b774:	b29a      	uxth	r2, r3
    b776:	2308      	movs	r3, #8
    b778:	18fb      	adds	r3, r7, r3
    b77a:	0011      	movs	r1, r2
    b77c:	0018      	movs	r0, r3
    b77e:	4b28      	ldr	r3, [pc, #160]	; (b820 <spi_data_rsp+0xe0>)
    b780:	4798      	blx	r3
    b782:	1e03      	subs	r3, r0, #0
    b784:	d013      	beq.n	b7ae <spi_data_rsp+0x6e>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    b786:	233c      	movs	r3, #60	; 0x3c
    b788:	33ff      	adds	r3, #255	; 0xff
    b78a:	001a      	movs	r2, r3
    b78c:	4925      	ldr	r1, [pc, #148]	; (b824 <spi_data_rsp+0xe4>)
    b78e:	4b26      	ldr	r3, [pc, #152]	; (b828 <spi_data_rsp+0xe8>)
    b790:	0018      	movs	r0, r3
    b792:	4b26      	ldr	r3, [pc, #152]	; (b82c <spi_data_rsp+0xec>)
    b794:	4798      	blx	r3
    b796:	4b26      	ldr	r3, [pc, #152]	; (b830 <spi_data_rsp+0xf0>)
    b798:	0018      	movs	r0, r3
    b79a:	4b26      	ldr	r3, [pc, #152]	; (b834 <spi_data_rsp+0xf4>)
    b79c:	4798      	blx	r3
    b79e:	200d      	movs	r0, #13
    b7a0:	4b25      	ldr	r3, [pc, #148]	; (b838 <spi_data_rsp+0xf8>)
    b7a2:	4798      	blx	r3
		result = N_FAIL;
    b7a4:	230e      	movs	r3, #14
    b7a6:	18fb      	adds	r3, r7, r3
    b7a8:	2200      	movs	r2, #0
    b7aa:	701a      	strb	r2, [r3, #0]
		goto _fail_;
    b7ac:	e02e      	b.n	b80c <spi_data_rsp+0xcc>
	}
		
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    b7ae:	230f      	movs	r3, #15
    b7b0:	18fb      	adds	r3, r7, r3
    b7b2:	781b      	ldrb	r3, [r3, #0]
    b7b4:	3b01      	subs	r3, #1
    b7b6:	2208      	movs	r2, #8
    b7b8:	18ba      	adds	r2, r7, r2
    b7ba:	5cd3      	ldrb	r3, [r2, r3]
    b7bc:	2b00      	cmp	r3, #0
    b7be:	d108      	bne.n	b7d2 <spi_data_rsp+0x92>
    b7c0:	230f      	movs	r3, #15
    b7c2:	18fb      	adds	r3, r7, r3
    b7c4:	781b      	ldrb	r3, [r3, #0]
    b7c6:	3b02      	subs	r3, #2
    b7c8:	2208      	movs	r2, #8
    b7ca:	18ba      	adds	r2, r7, r2
    b7cc:	5cd3      	ldrb	r3, [r2, r3]
    b7ce:	2bc3      	cmp	r3, #195	; 0xc3
    b7d0:	d01c      	beq.n	b80c <spi_data_rsp+0xcc>
	{
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    b7d2:	23a1      	movs	r3, #161	; 0xa1
    b7d4:	005a      	lsls	r2, r3, #1
    b7d6:	4913      	ldr	r1, [pc, #76]	; (b824 <spi_data_rsp+0xe4>)
    b7d8:	4b13      	ldr	r3, [pc, #76]	; (b828 <spi_data_rsp+0xe8>)
    b7da:	0018      	movs	r0, r3
    b7dc:	4b13      	ldr	r3, [pc, #76]	; (b82c <spi_data_rsp+0xec>)
    b7de:	4798      	blx	r3
    b7e0:	2308      	movs	r3, #8
    b7e2:	18fb      	adds	r3, r7, r3
    b7e4:	781b      	ldrb	r3, [r3, #0]
    b7e6:	0019      	movs	r1, r3
    b7e8:	2308      	movs	r3, #8
    b7ea:	18fb      	adds	r3, r7, r3
    b7ec:	785b      	ldrb	r3, [r3, #1]
    b7ee:	001a      	movs	r2, r3
    b7f0:	2308      	movs	r3, #8
    b7f2:	18fb      	adds	r3, r7, r3
    b7f4:	789b      	ldrb	r3, [r3, #2]
    b7f6:	4811      	ldr	r0, [pc, #68]	; (b83c <spi_data_rsp+0xfc>)
    b7f8:	4c0c      	ldr	r4, [pc, #48]	; (b82c <spi_data_rsp+0xec>)
    b7fa:	47a0      	blx	r4
    b7fc:	200d      	movs	r0, #13
    b7fe:	4b0e      	ldr	r3, [pc, #56]	; (b838 <spi_data_rsp+0xf8>)
    b800:	4798      	blx	r3
		result = N_FAIL;
    b802:	230e      	movs	r3, #14
    b804:	18fb      	adds	r3, r7, r3
    b806:	2200      	movs	r2, #0
    b808:	701a      	strb	r2, [r3, #0]
		goto _fail_;
    b80a:	46c0      	nop			; (mov r8, r8)
	}
_fail_:

	return result;
    b80c:	230e      	movs	r3, #14
    b80e:	18fb      	adds	r3, r7, r3
    b810:	781b      	ldrb	r3, [r3, #0]
    b812:	b25b      	sxtb	r3, r3
}
    b814:	0018      	movs	r0, r3
    b816:	46bd      	mov	sp, r7
    b818:	b005      	add	sp, #20
    b81a:	bd90      	pop	{r4, r7, pc}
    b81c:	200000ac 	.word	0x200000ac
    b820:	0000b2f5 	.word	0x0000b2f5
    b824:	00019060 	.word	0x00019060
    b828:	00018ac4 	.word	0x00018ac4
    b82c:	00016b7d 	.word	0x00016b7d
    b830:	00018b04 	.word	0x00018b04
    b834:	00016c9d 	.word	0x00016c9d
    b838:	00016bb1 	.word	0x00016bb1
    b83c:	00018b24 	.word	0x00018b24

0000b840 <spi_cmd_rsp>:

static sint8 spi_cmd_rsp(uint8 cmd)
{
    b840:	b580      	push	{r7, lr}
    b842:	b084      	sub	sp, #16
    b844:	af00      	add	r7, sp, #0
    b846:	0002      	movs	r2, r0
    b848:	1dfb      	adds	r3, r7, #7
    b84a:	701a      	strb	r2, [r3, #0]
	uint8 rsp;
	sint8 result = N_OK;
    b84c:	230f      	movs	r3, #15
    b84e:	18fb      	adds	r3, r7, r3
    b850:	2201      	movs	r2, #1
    b852:	701a      	strb	r2, [r3, #0]
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    b854:	1dfb      	adds	r3, r7, #7
    b856:	781b      	ldrb	r3, [r3, #0]
    b858:	2bcf      	cmp	r3, #207	; 0xcf
    b85a:	d007      	beq.n	b86c <spi_cmd_rsp+0x2c>
    b85c:	1dfb      	adds	r3, r7, #7
    b85e:	781b      	ldrb	r3, [r3, #0]
    b860:	2bc5      	cmp	r3, #197	; 0xc5
    b862:	d003      	beq.n	b86c <spi_cmd_rsp+0x2c>
		 (cmd == CMD_TERMINATE) ||
    b864:	1dfb      	adds	r3, r7, #7
    b866:	781b      	ldrb	r3, [r3, #0]
    b868:	2bc6      	cmp	r3, #198	; 0xc6
    b86a:	d10c      	bne.n	b886 <spi_cmd_rsp+0x46>
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    b86c:	230d      	movs	r3, #13
    b86e:	18fb      	adds	r3, r7, r3
    b870:	2101      	movs	r1, #1
    b872:	0018      	movs	r0, r3
    b874:	4b39      	ldr	r3, [pc, #228]	; (b95c <spi_cmd_rsp+0x11c>)
    b876:	4798      	blx	r3
    b878:	1e03      	subs	r3, r0, #0
    b87a:	d004      	beq.n	b886 <spi_cmd_rsp+0x46>
			result = N_FAIL;
    b87c:	230f      	movs	r3, #15
    b87e:	18fb      	adds	r3, r7, r3
    b880:	2200      	movs	r2, #0
    b882:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    b884:	e061      	b.n	b94a <spi_cmd_rsp+0x10a>
		}
	}

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
    b886:	230e      	movs	r3, #14
    b888:	18fb      	adds	r3, r7, r3
    b88a:	220a      	movs	r2, #10
    b88c:	701a      	strb	r2, [r3, #0]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    b88e:	230d      	movs	r3, #13
    b890:	18fb      	adds	r3, r7, r3
    b892:	2101      	movs	r1, #1
    b894:	0018      	movs	r0, r3
    b896:	4b31      	ldr	r3, [pc, #196]	; (b95c <spi_cmd_rsp+0x11c>)
    b898:	4798      	blx	r3
    b89a:	1e03      	subs	r3, r0, #0
    b89c:	d012      	beq.n	b8c4 <spi_cmd_rsp+0x84>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    b89e:	23b1      	movs	r3, #177	; 0xb1
    b8a0:	005a      	lsls	r2, r3, #1
    b8a2:	492f      	ldr	r1, [pc, #188]	; (b960 <spi_cmd_rsp+0x120>)
    b8a4:	4b2f      	ldr	r3, [pc, #188]	; (b964 <spi_cmd_rsp+0x124>)
    b8a6:	0018      	movs	r0, r3
    b8a8:	4b2f      	ldr	r3, [pc, #188]	; (b968 <spi_cmd_rsp+0x128>)
    b8aa:	4798      	blx	r3
    b8ac:	4b2f      	ldr	r3, [pc, #188]	; (b96c <spi_cmd_rsp+0x12c>)
    b8ae:	0018      	movs	r0, r3
    b8b0:	4b2f      	ldr	r3, [pc, #188]	; (b970 <spi_cmd_rsp+0x130>)
    b8b2:	4798      	blx	r3
    b8b4:	200d      	movs	r0, #13
    b8b6:	4b2f      	ldr	r3, [pc, #188]	; (b974 <spi_cmd_rsp+0x134>)
    b8b8:	4798      	blx	r3
			result = N_FAIL;
    b8ba:	230f      	movs	r3, #15
    b8bc:	18fb      	adds	r3, r7, r3
    b8be:	2200      	movs	r2, #0
    b8c0:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    b8c2:	e042      	b.n	b94a <spi_cmd_rsp+0x10a>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    b8c4:	230d      	movs	r3, #13
    b8c6:	18fb      	adds	r3, r7, r3
    b8c8:	781b      	ldrb	r3, [r3, #0]
    b8ca:	1dfa      	adds	r2, r7, #7
    b8cc:	7812      	ldrb	r2, [r2, #0]
    b8ce:	429a      	cmp	r2, r3
    b8d0:	d00b      	beq.n	b8ea <spi_cmd_rsp+0xaa>
    b8d2:	230e      	movs	r3, #14
    b8d4:	18fb      	adds	r3, r7, r3
    b8d6:	781b      	ldrb	r3, [r3, #0]
    b8d8:	b25b      	sxtb	r3, r3
    b8da:	b2da      	uxtb	r2, r3
    b8dc:	3a01      	subs	r2, #1
    b8de:	b2d1      	uxtb	r1, r2
    b8e0:	220e      	movs	r2, #14
    b8e2:	18ba      	adds	r2, r7, r2
    b8e4:	7011      	strb	r1, [r2, #0]
    b8e6:	2b00      	cmp	r3, #0
    b8e8:	dcd1      	bgt.n	b88e <spi_cmd_rsp+0x4e>

	/**
		State response
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
    b8ea:	230e      	movs	r3, #14
    b8ec:	18fb      	adds	r3, r7, r3
    b8ee:	220a      	movs	r2, #10
    b8f0:	701a      	strb	r2, [r3, #0]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    b8f2:	230d      	movs	r3, #13
    b8f4:	18fb      	adds	r3, r7, r3
    b8f6:	2101      	movs	r1, #1
    b8f8:	0018      	movs	r0, r3
    b8fa:	4b18      	ldr	r3, [pc, #96]	; (b95c <spi_cmd_rsp+0x11c>)
    b8fc:	4798      	blx	r3
    b8fe:	1e03      	subs	r3, r0, #0
    b900:	d012      	beq.n	b928 <spi_cmd_rsp+0xe8>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    b902:	23b8      	movs	r3, #184	; 0xb8
    b904:	005a      	lsls	r2, r3, #1
    b906:	4916      	ldr	r1, [pc, #88]	; (b960 <spi_cmd_rsp+0x120>)
    b908:	4b16      	ldr	r3, [pc, #88]	; (b964 <spi_cmd_rsp+0x124>)
    b90a:	0018      	movs	r0, r3
    b90c:	4b16      	ldr	r3, [pc, #88]	; (b968 <spi_cmd_rsp+0x128>)
    b90e:	4798      	blx	r3
    b910:	4b16      	ldr	r3, [pc, #88]	; (b96c <spi_cmd_rsp+0x12c>)
    b912:	0018      	movs	r0, r3
    b914:	4b16      	ldr	r3, [pc, #88]	; (b970 <spi_cmd_rsp+0x130>)
    b916:	4798      	blx	r3
    b918:	200d      	movs	r0, #13
    b91a:	4b16      	ldr	r3, [pc, #88]	; (b974 <spi_cmd_rsp+0x134>)
    b91c:	4798      	blx	r3
			result = N_FAIL;
    b91e:	230f      	movs	r3, #15
    b920:	18fb      	adds	r3, r7, r3
    b922:	2200      	movs	r2, #0
    b924:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    b926:	e010      	b.n	b94a <spi_cmd_rsp+0x10a>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    b928:	230d      	movs	r3, #13
    b92a:	18fb      	adds	r3, r7, r3
    b92c:	781b      	ldrb	r3, [r3, #0]
    b92e:	2b00      	cmp	r3, #0
    b930:	d00b      	beq.n	b94a <spi_cmd_rsp+0x10a>
    b932:	230e      	movs	r3, #14
    b934:	18fb      	adds	r3, r7, r3
    b936:	781b      	ldrb	r3, [r3, #0]
    b938:	b25b      	sxtb	r3, r3
    b93a:	b2da      	uxtb	r2, r3
    b93c:	3a01      	subs	r2, #1
    b93e:	b2d1      	uxtb	r1, r2
    b940:	220e      	movs	r2, #14
    b942:	18ba      	adds	r2, r7, r2
    b944:	7011      	strb	r1, [r2, #0]
    b946:	2b00      	cmp	r3, #0
    b948:	dcd3      	bgt.n	b8f2 <spi_cmd_rsp+0xb2>

_fail_:

	return result;
    b94a:	230f      	movs	r3, #15
    b94c:	18fb      	adds	r3, r7, r3
    b94e:	781b      	ldrb	r3, [r3, #0]
    b950:	b25b      	sxtb	r3, r3
}
    b952:	0018      	movs	r0, r3
    b954:	46bd      	mov	sp, r7
    b956:	b004      	add	sp, #16
    b958:	bd80      	pop	{r7, pc}
    b95a:	46c0      	nop			; (mov r8, r8)
    b95c:	0000b2f5 	.word	0x0000b2f5
    b960:	00019070 	.word	0x00019070
    b964:	00018ac4 	.word	0x00018ac4
    b968:	00016b7d 	.word	0x00016b7d
    b96c:	00018b54 	.word	0x00018b54
    b970:	00016c9d 	.word	0x00016c9d
    b974:	00016bb1 	.word	0x00016bb1

0000b978 <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    b978:	b580      	push	{r7, lr}
    b97a:	b086      	sub	sp, #24
    b97c:	af00      	add	r7, sp, #0
    b97e:	6078      	str	r0, [r7, #4]
    b980:	0008      	movs	r0, r1
    b982:	0011      	movs	r1, r2
    b984:	1cbb      	adds	r3, r7, #2
    b986:	1c02      	adds	r2, r0, #0
    b988:	801a      	strh	r2, [r3, #0]
    b98a:	1c7b      	adds	r3, r7, #1
    b98c:	1c0a      	adds	r2, r1, #0
    b98e:	701a      	strb	r2, [r3, #0]
	sint16 retry, ix, nbytes;
	sint8 result = N_OK;
    b990:	2311      	movs	r3, #17
    b992:	18fb      	adds	r3, r7, r3
    b994:	2201      	movs	r2, #1
    b996:	701a      	strb	r2, [r3, #0]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    b998:	2314      	movs	r3, #20
    b99a:	18fb      	adds	r3, r7, r3
    b99c:	2200      	movs	r2, #0
    b99e:	801a      	strh	r2, [r3, #0]
	do {
		if (sz <= DATA_PKT_SZ)
    b9a0:	1cbb      	adds	r3, r7, #2
    b9a2:	881a      	ldrh	r2, [r3, #0]
    b9a4:	2380      	movs	r3, #128	; 0x80
    b9a6:	019b      	lsls	r3, r3, #6
    b9a8:	429a      	cmp	r2, r3
    b9aa:	d805      	bhi.n	b9b8 <spi_data_read+0x40>
			nbytes = sz;
    b9ac:	2312      	movs	r3, #18
    b9ae:	18fb      	adds	r3, r7, r3
    b9b0:	1cba      	adds	r2, r7, #2
    b9b2:	8812      	ldrh	r2, [r2, #0]
    b9b4:	801a      	strh	r2, [r3, #0]
    b9b6:	e004      	b.n	b9c2 <spi_data_read+0x4a>
		else
			nbytes = DATA_PKT_SZ;
    b9b8:	2312      	movs	r3, #18
    b9ba:	18fb      	adds	r3, r7, r3
    b9bc:	2280      	movs	r2, #128	; 0x80
    b9be:	0192      	lsls	r2, r2, #6
    b9c0:	801a      	strh	r2, [r3, #0]

		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
    b9c2:	2316      	movs	r3, #22
    b9c4:	18fb      	adds	r3, r7, r3
    b9c6:	220a      	movs	r2, #10
    b9c8:	801a      	strh	r2, [r3, #0]
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    b9ca:	230b      	movs	r3, #11
    b9cc:	18fb      	adds	r3, r7, r3
    b9ce:	2101      	movs	r1, #1
    b9d0:	0018      	movs	r0, r3
    b9d2:	4b5c      	ldr	r3, [pc, #368]	; (bb44 <spi_data_read+0x1cc>)
    b9d4:	4798      	blx	r3
    b9d6:	1e03      	subs	r3, r0, #0
    b9d8:	d011      	beq.n	b9fe <spi_data_read+0x86>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    b9da:	4a5b      	ldr	r2, [pc, #364]	; (bb48 <spi_data_read+0x1d0>)
    b9dc:	495b      	ldr	r1, [pc, #364]	; (bb4c <spi_data_read+0x1d4>)
    b9de:	4b5c      	ldr	r3, [pc, #368]	; (bb50 <spi_data_read+0x1d8>)
    b9e0:	0018      	movs	r0, r3
    b9e2:	4b5c      	ldr	r3, [pc, #368]	; (bb54 <spi_data_read+0x1dc>)
    b9e4:	4798      	blx	r3
    b9e6:	4b5c      	ldr	r3, [pc, #368]	; (bb58 <spi_data_read+0x1e0>)
    b9e8:	0018      	movs	r0, r3
    b9ea:	4b5c      	ldr	r3, [pc, #368]	; (bb5c <spi_data_read+0x1e4>)
    b9ec:	4798      	blx	r3
    b9ee:	200d      	movs	r0, #13
    b9f0:	4b5b      	ldr	r3, [pc, #364]	; (bb60 <spi_data_read+0x1e8>)
    b9f2:	4798      	blx	r3
				result = N_FAIL;
    b9f4:	2311      	movs	r3, #17
    b9f6:	18fb      	adds	r3, r7, r3
    b9f8:	2200      	movs	r2, #0
    b9fa:	701a      	strb	r2, [r3, #0]
				break;
    b9fc:	e017      	b.n	ba2e <spi_data_read+0xb6>
			}
			if (((rsp >> 4) & 0xf) == 0xf)
    b9fe:	230b      	movs	r3, #11
    ba00:	18fb      	adds	r3, r7, r3
    ba02:	781b      	ldrb	r3, [r3, #0]
    ba04:	091b      	lsrs	r3, r3, #4
    ba06:	b2db      	uxtb	r3, r3
    ba08:	001a      	movs	r2, r3
    ba0a:	230f      	movs	r3, #15
    ba0c:	4013      	ands	r3, r2
    ba0e:	2b0f      	cmp	r3, #15
    ba10:	d00c      	beq.n	ba2c <spi_data_read+0xb4>
				break;
		} while (retry--);
    ba12:	2316      	movs	r3, #22
    ba14:	18fb      	adds	r3, r7, r3
    ba16:	2200      	movs	r2, #0
    ba18:	5e9b      	ldrsh	r3, [r3, r2]
    ba1a:	b29a      	uxth	r2, r3
    ba1c:	3a01      	subs	r2, #1
    ba1e:	b291      	uxth	r1, r2
    ba20:	2216      	movs	r2, #22
    ba22:	18ba      	adds	r2, r7, r2
    ba24:	8011      	strh	r1, [r2, #0]
    ba26:	2b00      	cmp	r3, #0
    ba28:	d1cf      	bne.n	b9ca <spi_data_read+0x52>
    ba2a:	e000      	b.n	ba2e <spi_data_read+0xb6>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
				result = N_FAIL;
				break;
			}
			if (((rsp >> 4) & 0xf) == 0xf)
				break;
    ba2c:	46c0      	nop			; (mov r8, r8)
		} while (retry--);

		if (result == N_FAIL)
    ba2e:	2311      	movs	r3, #17
    ba30:	18fb      	adds	r3, r7, r3
    ba32:	781b      	ldrb	r3, [r3, #0]
    ba34:	b25b      	sxtb	r3, r3
    ba36:	2b00      	cmp	r3, #0
    ba38:	d100      	bne.n	ba3c <spi_data_read+0xc4>
    ba3a:	e079      	b.n	bb30 <spi_data_read+0x1b8>
			break;

		if (retry <= 0) {
    ba3c:	2316      	movs	r3, #22
    ba3e:	18fb      	adds	r3, r7, r3
    ba40:	2200      	movs	r2, #0
    ba42:	5e9b      	ldrsh	r3, [r3, r2]
    ba44:	2b00      	cmp	r3, #0
    ba46:	dc16      	bgt.n	ba76 <spi_data_read+0xfe>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    ba48:	4a46      	ldr	r2, [pc, #280]	; (bb64 <spi_data_read+0x1ec>)
    ba4a:	4940      	ldr	r1, [pc, #256]	; (bb4c <spi_data_read+0x1d4>)
    ba4c:	4b40      	ldr	r3, [pc, #256]	; (bb50 <spi_data_read+0x1d8>)
    ba4e:	0018      	movs	r0, r3
    ba50:	4b40      	ldr	r3, [pc, #256]	; (bb54 <spi_data_read+0x1dc>)
    ba52:	4798      	blx	r3
    ba54:	230b      	movs	r3, #11
    ba56:	18fb      	adds	r3, r7, r3
    ba58:	781b      	ldrb	r3, [r3, #0]
    ba5a:	001a      	movs	r2, r3
    ba5c:	4b42      	ldr	r3, [pc, #264]	; (bb68 <spi_data_read+0x1f0>)
    ba5e:	0011      	movs	r1, r2
    ba60:	0018      	movs	r0, r3
    ba62:	4b3c      	ldr	r3, [pc, #240]	; (bb54 <spi_data_read+0x1dc>)
    ba64:	4798      	blx	r3
    ba66:	200d      	movs	r0, #13
    ba68:	4b3d      	ldr	r3, [pc, #244]	; (bb60 <spi_data_read+0x1e8>)
    ba6a:	4798      	blx	r3
			result = N_FAIL;
    ba6c:	2311      	movs	r3, #17
    ba6e:	18fb      	adds	r3, r7, r3
    ba70:	2200      	movs	r2, #0
    ba72:	701a      	strb	r2, [r3, #0]
			break;
    ba74:	e05d      	b.n	bb32 <spi_data_read+0x1ba>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    ba76:	2314      	movs	r3, #20
    ba78:	18fb      	adds	r3, r7, r3
    ba7a:	2200      	movs	r2, #0
    ba7c:	5e9b      	ldrsh	r3, [r3, r2]
    ba7e:	687a      	ldr	r2, [r7, #4]
    ba80:	18d2      	adds	r2, r2, r3
    ba82:	2312      	movs	r3, #18
    ba84:	18fb      	adds	r3, r7, r3
    ba86:	881b      	ldrh	r3, [r3, #0]
    ba88:	0019      	movs	r1, r3
    ba8a:	0010      	movs	r0, r2
    ba8c:	4b2d      	ldr	r3, [pc, #180]	; (bb44 <spi_data_read+0x1cc>)
    ba8e:	4798      	blx	r3
    ba90:	1e03      	subs	r3, r0, #0
    ba92:	d012      	beq.n	baba <spi_data_read+0x142>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    ba94:	23c5      	movs	r3, #197	; 0xc5
    ba96:	009a      	lsls	r2, r3, #2
    ba98:	492c      	ldr	r1, [pc, #176]	; (bb4c <spi_data_read+0x1d4>)
    ba9a:	4b2d      	ldr	r3, [pc, #180]	; (bb50 <spi_data_read+0x1d8>)
    ba9c:	0018      	movs	r0, r3
    ba9e:	4b2d      	ldr	r3, [pc, #180]	; (bb54 <spi_data_read+0x1dc>)
    baa0:	4798      	blx	r3
    baa2:	4b32      	ldr	r3, [pc, #200]	; (bb6c <spi_data_read+0x1f4>)
    baa4:	0018      	movs	r0, r3
    baa6:	4b2d      	ldr	r3, [pc, #180]	; (bb5c <spi_data_read+0x1e4>)
    baa8:	4798      	blx	r3
    baaa:	200d      	movs	r0, #13
    baac:	4b2c      	ldr	r3, [pc, #176]	; (bb60 <spi_data_read+0x1e8>)
    baae:	4798      	blx	r3
			result = N_FAIL;
    bab0:	2311      	movs	r3, #17
    bab2:	18fb      	adds	r3, r7, r3
    bab4:	2200      	movs	r2, #0
    bab6:	701a      	strb	r2, [r3, #0]
			break;
    bab8:	e03b      	b.n	bb32 <spi_data_read+0x1ba>
		}
		if(!clockless)
    baba:	1c7b      	adds	r3, r7, #1
    babc:	781b      	ldrb	r3, [r3, #0]
    babe:	2b00      	cmp	r3, #0
    bac0:	d11d      	bne.n	bafe <spi_data_read+0x186>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
    bac2:	4b2b      	ldr	r3, [pc, #172]	; (bb70 <spi_data_read+0x1f8>)
    bac4:	781b      	ldrb	r3, [r3, #0]
    bac6:	2b00      	cmp	r3, #0
    bac8:	d119      	bne.n	bafe <spi_data_read+0x186>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    baca:	230c      	movs	r3, #12
    bacc:	18fb      	adds	r3, r7, r3
    bace:	2102      	movs	r1, #2
    bad0:	0018      	movs	r0, r3
    bad2:	4b1c      	ldr	r3, [pc, #112]	; (bb44 <spi_data_read+0x1cc>)
    bad4:	4798      	blx	r3
    bad6:	1e03      	subs	r3, r0, #0
    bad8:	d011      	beq.n	bafe <spi_data_read+0x186>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    bada:	4a26      	ldr	r2, [pc, #152]	; (bb74 <spi_data_read+0x1fc>)
    badc:	491b      	ldr	r1, [pc, #108]	; (bb4c <spi_data_read+0x1d4>)
    bade:	4b1c      	ldr	r3, [pc, #112]	; (bb50 <spi_data_read+0x1d8>)
    bae0:	0018      	movs	r0, r3
    bae2:	4b1c      	ldr	r3, [pc, #112]	; (bb54 <spi_data_read+0x1dc>)
    bae4:	4798      	blx	r3
    bae6:	4b24      	ldr	r3, [pc, #144]	; (bb78 <spi_data_read+0x200>)
    bae8:	0018      	movs	r0, r3
    baea:	4b1c      	ldr	r3, [pc, #112]	; (bb5c <spi_data_read+0x1e4>)
    baec:	4798      	blx	r3
    baee:	200d      	movs	r0, #13
    baf0:	4b1b      	ldr	r3, [pc, #108]	; (bb60 <spi_data_read+0x1e8>)
    baf2:	4798      	blx	r3
					result = N_FAIL;
    baf4:	2311      	movs	r3, #17
    baf6:	18fb      	adds	r3, r7, r3
    baf8:	2200      	movs	r2, #0
    bafa:	701a      	strb	r2, [r3, #0]
					break;
    bafc:	e019      	b.n	bb32 <spi_data_read+0x1ba>
				}
			}
		}
		ix += nbytes;
    bafe:	2314      	movs	r3, #20
    bb00:	18fb      	adds	r3, r7, r3
    bb02:	881a      	ldrh	r2, [r3, #0]
    bb04:	2312      	movs	r3, #18
    bb06:	18fb      	adds	r3, r7, r3
    bb08:	881b      	ldrh	r3, [r3, #0]
    bb0a:	18d3      	adds	r3, r2, r3
    bb0c:	b29a      	uxth	r2, r3
    bb0e:	2314      	movs	r3, #20
    bb10:	18fb      	adds	r3, r7, r3
    bb12:	801a      	strh	r2, [r3, #0]
		sz -= nbytes;
    bb14:	2312      	movs	r3, #18
    bb16:	18fb      	adds	r3, r7, r3
    bb18:	881a      	ldrh	r2, [r3, #0]
    bb1a:	1cbb      	adds	r3, r7, #2
    bb1c:	1cb9      	adds	r1, r7, #2
    bb1e:	8809      	ldrh	r1, [r1, #0]
    bb20:	1a8a      	subs	r2, r1, r2
    bb22:	801a      	strh	r2, [r3, #0]

	} while (sz);
    bb24:	1cbb      	adds	r3, r7, #2
    bb26:	881b      	ldrh	r3, [r3, #0]
    bb28:	2b00      	cmp	r3, #0
    bb2a:	d000      	beq.n	bb2e <spi_data_read+0x1b6>
    bb2c:	e738      	b.n	b9a0 <spi_data_read+0x28>
    bb2e:	e000      	b.n	bb32 <spi_data_read+0x1ba>
			if (((rsp >> 4) & 0xf) == 0xf)
				break;
		} while (retry--);

		if (result == N_FAIL)
			break;
    bb30:	46c0      	nop			; (mov r8, r8)
		ix += nbytes;
		sz -= nbytes;

	} while (sz);

	return result;
    bb32:	2311      	movs	r3, #17
    bb34:	18fb      	adds	r3, r7, r3
    bb36:	781b      	ldrb	r3, [r3, #0]
    bb38:	b25b      	sxtb	r3, r3
}
    bb3a:	0018      	movs	r0, r3
    bb3c:	46bd      	mov	sp, r7
    bb3e:	b006      	add	sp, #24
    bb40:	bd80      	pop	{r7, pc}
    bb42:	46c0      	nop			; (mov r8, r8)
    bb44:	0000b2f5 	.word	0x0000b2f5
    bb48:	000002ff 	.word	0x000002ff
    bb4c:	0001907c 	.word	0x0001907c
    bb50:	00018ac4 	.word	0x00018ac4
    bb54:	00016b7d 	.word	0x00016b7d
    bb58:	00018b88 	.word	0x00018b88
    bb5c:	00016c9d 	.word	0x00016c9d
    bb60:	00016bb1 	.word	0x00016bb1
    bb64:	0000030b 	.word	0x0000030b
    bb68:	00018bbc 	.word	0x00018bbc
    bb6c:	00018bec 	.word	0x00018bec
    bb70:	200000ac 	.word	0x200000ac
    bb74:	0000031f 	.word	0x0000031f
    bb78:	00018c1c 	.word	0x00018c1c

0000bb7c <spi_data_write>:

static sint8 spi_data_write(uint8 *b, uint16 sz)
{
    bb7c:	b580      	push	{r7, lr}
    bb7e:	b086      	sub	sp, #24
    bb80:	af00      	add	r7, sp, #0
    bb82:	6078      	str	r0, [r7, #4]
    bb84:	000a      	movs	r2, r1
    bb86:	1cbb      	adds	r3, r7, #2
    bb88:	801a      	strh	r2, [r3, #0]
	sint16 ix;
	uint16 nbytes;
	sint8 result = 1;
    bb8a:	2313      	movs	r3, #19
    bb8c:	18fb      	adds	r3, r7, r3
    bb8e:	2201      	movs	r2, #1
    bb90:	701a      	strb	r2, [r3, #0]
	uint8 cmd, order, crc[2] = {0};
    bb92:	230c      	movs	r3, #12
    bb94:	18fb      	adds	r3, r7, r3
    bb96:	2200      	movs	r2, #0
    bb98:	801a      	strh	r2, [r3, #0]
	//uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    bb9a:	2316      	movs	r3, #22
    bb9c:	18fb      	adds	r3, r7, r3
    bb9e:	2200      	movs	r2, #0
    bba0:	801a      	strh	r2, [r3, #0]
	do {
		if (sz <= DATA_PKT_SZ)
    bba2:	1cbb      	adds	r3, r7, #2
    bba4:	881a      	ldrh	r2, [r3, #0]
    bba6:	2380      	movs	r3, #128	; 0x80
    bba8:	019b      	lsls	r3, r3, #6
    bbaa:	429a      	cmp	r2, r3
    bbac:	d805      	bhi.n	bbba <spi_data_write+0x3e>
			nbytes = sz;
    bbae:	2314      	movs	r3, #20
    bbb0:	18fb      	adds	r3, r7, r3
    bbb2:	1cba      	adds	r2, r7, #2
    bbb4:	8812      	ldrh	r2, [r2, #0]
    bbb6:	801a      	strh	r2, [r3, #0]
    bbb8:	e004      	b.n	bbc4 <spi_data_write+0x48>
		else
			nbytes = DATA_PKT_SZ;
    bbba:	2314      	movs	r3, #20
    bbbc:	18fb      	adds	r3, r7, r3
    bbbe:	2280      	movs	r2, #128	; 0x80
    bbc0:	0192      	lsls	r2, r2, #6
    bbc2:	801a      	strh	r2, [r3, #0]

		/**
			Write command
		**/
		cmd = 0xf0;
    bbc4:	2311      	movs	r3, #17
    bbc6:	18fb      	adds	r3, r7, r3
    bbc8:	22f0      	movs	r2, #240	; 0xf0
    bbca:	701a      	strb	r2, [r3, #0]
		if (ix == 0)  {
    bbcc:	2316      	movs	r3, #22
    bbce:	18fb      	adds	r3, r7, r3
    bbd0:	2200      	movs	r2, #0
    bbd2:	5e9b      	ldrsh	r3, [r3, r2]
    bbd4:	2b00      	cmp	r3, #0
    bbd6:	d10f      	bne.n	bbf8 <spi_data_write+0x7c>
			if (sz <= DATA_PKT_SZ)
    bbd8:	1cbb      	adds	r3, r7, #2
    bbda:	881a      	ldrh	r2, [r3, #0]
    bbdc:	2380      	movs	r3, #128	; 0x80
    bbde:	019b      	lsls	r3, r3, #6
    bbe0:	429a      	cmp	r2, r3
    bbe2:	d804      	bhi.n	bbee <spi_data_write+0x72>
				order = 0x3;
    bbe4:	2312      	movs	r3, #18
    bbe6:	18fb      	adds	r3, r7, r3
    bbe8:	2203      	movs	r2, #3
    bbea:	701a      	strb	r2, [r3, #0]
    bbec:	e013      	b.n	bc16 <spi_data_write+0x9a>
			else
				order = 0x1;
    bbee:	2312      	movs	r3, #18
    bbf0:	18fb      	adds	r3, r7, r3
    bbf2:	2201      	movs	r2, #1
    bbf4:	701a      	strb	r2, [r3, #0]
    bbf6:	e00e      	b.n	bc16 <spi_data_write+0x9a>
		} else {
			if (sz <= DATA_PKT_SZ)
    bbf8:	1cbb      	adds	r3, r7, #2
    bbfa:	881a      	ldrh	r2, [r3, #0]
    bbfc:	2380      	movs	r3, #128	; 0x80
    bbfe:	019b      	lsls	r3, r3, #6
    bc00:	429a      	cmp	r2, r3
    bc02:	d804      	bhi.n	bc0e <spi_data_write+0x92>
				order = 0x3;
    bc04:	2312      	movs	r3, #18
    bc06:	18fb      	adds	r3, r7, r3
    bc08:	2203      	movs	r2, #3
    bc0a:	701a      	strb	r2, [r3, #0]
    bc0c:	e003      	b.n	bc16 <spi_data_write+0x9a>
			else
				order = 0x2;
    bc0e:	2312      	movs	r3, #18
    bc10:	18fb      	adds	r3, r7, r3
    bc12:	2202      	movs	r2, #2
    bc14:	701a      	strb	r2, [r3, #0]
		}
		cmd |= order;
    bc16:	2311      	movs	r3, #17
    bc18:	18fb      	adds	r3, r7, r3
    bc1a:	781a      	ldrb	r2, [r3, #0]
    bc1c:	2312      	movs	r3, #18
    bc1e:	18fb      	adds	r3, r7, r3
    bc20:	781b      	ldrb	r3, [r3, #0]
    bc22:	4313      	orrs	r3, r2
    bc24:	b2da      	uxtb	r2, r3
    bc26:	2311      	movs	r3, #17
    bc28:	18fb      	adds	r3, r7, r3
    bc2a:	701a      	strb	r2, [r3, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    bc2c:	2311      	movs	r3, #17
    bc2e:	18fb      	adds	r3, r7, r3
    bc30:	2101      	movs	r1, #1
    bc32:	0018      	movs	r0, r3
    bc34:	4b3a      	ldr	r3, [pc, #232]	; (bd20 <spi_data_write+0x1a4>)
    bc36:	4798      	blx	r3
    bc38:	1e03      	subs	r3, r0, #0
    bc3a:	d012      	beq.n	bc62 <spi_data_write+0xe6>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    bc3c:	23d4      	movs	r3, #212	; 0xd4
    bc3e:	009a      	lsls	r2, r3, #2
    bc40:	4938      	ldr	r1, [pc, #224]	; (bd24 <spi_data_write+0x1a8>)
    bc42:	4b39      	ldr	r3, [pc, #228]	; (bd28 <spi_data_write+0x1ac>)
    bc44:	0018      	movs	r0, r3
    bc46:	4b39      	ldr	r3, [pc, #228]	; (bd2c <spi_data_write+0x1b0>)
    bc48:	4798      	blx	r3
    bc4a:	4b39      	ldr	r3, [pc, #228]	; (bd30 <spi_data_write+0x1b4>)
    bc4c:	0018      	movs	r0, r3
    bc4e:	4b39      	ldr	r3, [pc, #228]	; (bd34 <spi_data_write+0x1b8>)
    bc50:	4798      	blx	r3
    bc52:	200d      	movs	r0, #13
    bc54:	4b38      	ldr	r3, [pc, #224]	; (bd38 <spi_data_write+0x1bc>)
    bc56:	4798      	blx	r3
			result = N_FAIL;
    bc58:	2313      	movs	r3, #19
    bc5a:	18fb      	adds	r3, r7, r3
    bc5c:	2200      	movs	r2, #0
    bc5e:	701a      	strb	r2, [r3, #0]
			break;
    bc60:	e056      	b.n	bd10 <spi_data_write+0x194>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    bc62:	2316      	movs	r3, #22
    bc64:	18fb      	adds	r3, r7, r3
    bc66:	2200      	movs	r2, #0
    bc68:	5e9b      	ldrsh	r3, [r3, r2]
    bc6a:	687a      	ldr	r2, [r7, #4]
    bc6c:	18d2      	adds	r2, r2, r3
    bc6e:	2314      	movs	r3, #20
    bc70:	18fb      	adds	r3, r7, r3
    bc72:	881b      	ldrh	r3, [r3, #0]
    bc74:	0019      	movs	r1, r3
    bc76:	0010      	movs	r0, r2
    bc78:	4b29      	ldr	r3, [pc, #164]	; (bd20 <spi_data_write+0x1a4>)
    bc7a:	4798      	blx	r3
    bc7c:	1e03      	subs	r3, r0, #0
    bc7e:	d011      	beq.n	bca4 <spi_data_write+0x128>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    bc80:	4a2e      	ldr	r2, [pc, #184]	; (bd3c <spi_data_write+0x1c0>)
    bc82:	4928      	ldr	r1, [pc, #160]	; (bd24 <spi_data_write+0x1a8>)
    bc84:	4b28      	ldr	r3, [pc, #160]	; (bd28 <spi_data_write+0x1ac>)
    bc86:	0018      	movs	r0, r3
    bc88:	4b28      	ldr	r3, [pc, #160]	; (bd2c <spi_data_write+0x1b0>)
    bc8a:	4798      	blx	r3
    bc8c:	4b2c      	ldr	r3, [pc, #176]	; (bd40 <spi_data_write+0x1c4>)
    bc8e:	0018      	movs	r0, r3
    bc90:	4b28      	ldr	r3, [pc, #160]	; (bd34 <spi_data_write+0x1b8>)
    bc92:	4798      	blx	r3
    bc94:	200d      	movs	r0, #13
    bc96:	4b28      	ldr	r3, [pc, #160]	; (bd38 <spi_data_write+0x1bc>)
    bc98:	4798      	blx	r3
			result = N_FAIL;
    bc9a:	2313      	movs	r3, #19
    bc9c:	18fb      	adds	r3, r7, r3
    bc9e:	2200      	movs	r2, #0
    bca0:	701a      	strb	r2, [r3, #0]
			break;
    bca2:	e035      	b.n	bd10 <spi_data_write+0x194>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
    bca4:	4b27      	ldr	r3, [pc, #156]	; (bd44 <spi_data_write+0x1c8>)
    bca6:	781b      	ldrb	r3, [r3, #0]
    bca8:	2b00      	cmp	r3, #0
    bcaa:	d119      	bne.n	bce0 <spi_data_write+0x164>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    bcac:	230c      	movs	r3, #12
    bcae:	18fb      	adds	r3, r7, r3
    bcb0:	2102      	movs	r1, #2
    bcb2:	0018      	movs	r0, r3
    bcb4:	4b1a      	ldr	r3, [pc, #104]	; (bd20 <spi_data_write+0x1a4>)
    bcb6:	4798      	blx	r3
    bcb8:	1e03      	subs	r3, r0, #0
    bcba:	d011      	beq.n	bce0 <spi_data_write+0x164>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    bcbc:	4a22      	ldr	r2, [pc, #136]	; (bd48 <spi_data_write+0x1cc>)
    bcbe:	4919      	ldr	r1, [pc, #100]	; (bd24 <spi_data_write+0x1a8>)
    bcc0:	4b19      	ldr	r3, [pc, #100]	; (bd28 <spi_data_write+0x1ac>)
    bcc2:	0018      	movs	r0, r3
    bcc4:	4b19      	ldr	r3, [pc, #100]	; (bd2c <spi_data_write+0x1b0>)
    bcc6:	4798      	blx	r3
    bcc8:	4b20      	ldr	r3, [pc, #128]	; (bd4c <spi_data_write+0x1d0>)
    bcca:	0018      	movs	r0, r3
    bccc:	4b19      	ldr	r3, [pc, #100]	; (bd34 <spi_data_write+0x1b8>)
    bcce:	4798      	blx	r3
    bcd0:	200d      	movs	r0, #13
    bcd2:	4b19      	ldr	r3, [pc, #100]	; (bd38 <spi_data_write+0x1bc>)
    bcd4:	4798      	blx	r3
				result = N_FAIL;
    bcd6:	2313      	movs	r3, #19
    bcd8:	18fb      	adds	r3, r7, r3
    bcda:	2200      	movs	r2, #0
    bcdc:	701a      	strb	r2, [r3, #0]
				break;
    bcde:	e017      	b.n	bd10 <spi_data_write+0x194>
			}
		}

		ix += nbytes;
    bce0:	2316      	movs	r3, #22
    bce2:	18fb      	adds	r3, r7, r3
    bce4:	881a      	ldrh	r2, [r3, #0]
    bce6:	2314      	movs	r3, #20
    bce8:	18fb      	adds	r3, r7, r3
    bcea:	881b      	ldrh	r3, [r3, #0]
    bcec:	18d3      	adds	r3, r2, r3
    bcee:	b29a      	uxth	r2, r3
    bcf0:	2316      	movs	r3, #22
    bcf2:	18fb      	adds	r3, r7, r3
    bcf4:	801a      	strh	r2, [r3, #0]
		sz -= nbytes;
    bcf6:	1cbb      	adds	r3, r7, #2
    bcf8:	1cb9      	adds	r1, r7, #2
    bcfa:	2214      	movs	r2, #20
    bcfc:	18ba      	adds	r2, r7, r2
    bcfe:	8809      	ldrh	r1, [r1, #0]
    bd00:	8812      	ldrh	r2, [r2, #0]
    bd02:	1a8a      	subs	r2, r1, r2
    bd04:	801a      	strh	r2, [r3, #0]
	} while (sz);
    bd06:	1cbb      	adds	r3, r7, #2
    bd08:	881b      	ldrh	r3, [r3, #0]
    bd0a:	2b00      	cmp	r3, #0
    bd0c:	d000      	beq.n	bd10 <spi_data_write+0x194>
    bd0e:	e748      	b.n	bba2 <spi_data_write+0x26>


	return result;
    bd10:	2313      	movs	r3, #19
    bd12:	18fb      	adds	r3, r7, r3
    bd14:	781b      	ldrb	r3, [r3, #0]
    bd16:	b25b      	sxtb	r3, r3
}
    bd18:	0018      	movs	r0, r3
    bd1a:	46bd      	mov	sp, r7
    bd1c:	b006      	add	sp, #24
    bd1e:	bd80      	pop	{r7, pc}
    bd20:	0000b339 	.word	0x0000b339
    bd24:	0001908c 	.word	0x0001908c
    bd28:	00018ac4 	.word	0x00018ac4
    bd2c:	00016b7d 	.word	0x00016b7d
    bd30:	00018c50 	.word	0x00018c50
    bd34:	00016c9d 	.word	0x00016c9d
    bd38:	00016bb1 	.word	0x00016bb1
    bd3c:	00000359 	.word	0x00000359
    bd40:	00018c88 	.word	0x00018c88
    bd44:	200000ac 	.word	0x200000ac
    bd48:	00000363 	.word	0x00000363
    bd4c:	00018cbc 	.word	0x00018cbc

0000bd50 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    bd50:	b5b0      	push	{r4, r5, r7, lr}
    bd52:	b086      	sub	sp, #24
    bd54:	af02      	add	r7, sp, #8
    bd56:	6078      	str	r0, [r7, #4]
    bd58:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
    bd5a:	230f      	movs	r3, #15
    bd5c:	18fb      	adds	r3, r7, r3
    bd5e:	220a      	movs	r2, #10
    bd60:	701a      	strb	r2, [r3, #0]
	sint8 result = N_OK;
    bd62:	230e      	movs	r3, #14
    bd64:	18fb      	adds	r3, r7, r3
    bd66:	2201      	movs	r2, #1
    bd68:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_SINGLE_WRITE;
    bd6a:	230d      	movs	r3, #13
    bd6c:	18fb      	adds	r3, r7, r3
    bd6e:	22c9      	movs	r2, #201	; 0xc9
    bd70:	701a      	strb	r2, [r3, #0]
	uint8 clockless = 0;
    bd72:	230c      	movs	r3, #12
    bd74:	18fb      	adds	r3, r7, r3
    bd76:	2200      	movs	r2, #0
    bd78:	701a      	strb	r2, [r3, #0]
	
_RETRY_:	
	if (addr <= 0x30)
    bd7a:	687b      	ldr	r3, [r7, #4]
    bd7c:	2b30      	cmp	r3, #48	; 0x30
    bd7e:	d808      	bhi.n	bd92 <spi_write_reg+0x42>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_WRITE;
    bd80:	230d      	movs	r3, #13
    bd82:	18fb      	adds	r3, r7, r3
    bd84:	22c3      	movs	r2, #195	; 0xc3
    bd86:	701a      	strb	r2, [r3, #0]
		clockless = 1;
    bd88:	230c      	movs	r3, #12
    bd8a:	18fb      	adds	r3, r7, r3
    bd8c:	2201      	movs	r2, #1
    bd8e:	701a      	strb	r2, [r3, #0]
    bd90:	e007      	b.n	bda2 <spi_write_reg+0x52>
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
    bd92:	230d      	movs	r3, #13
    bd94:	18fb      	adds	r3, r7, r3
    bd96:	22c9      	movs	r2, #201	; 0xc9
    bd98:	701a      	strb	r2, [r3, #0]
		clockless = 0;
    bd9a:	230c      	movs	r3, #12
    bd9c:	18fb      	adds	r3, r7, r3
    bd9e:	2200      	movs	r2, #0
    bda0:	701a      	strb	r2, [r3, #0]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    bda2:	230e      	movs	r3, #14
    bda4:	18fc      	adds	r4, r7, r3
    bda6:	683a      	ldr	r2, [r7, #0]
    bda8:	6879      	ldr	r1, [r7, #4]
    bdaa:	230d      	movs	r3, #13
    bdac:	18fb      	adds	r3, r7, r3
    bdae:	7818      	ldrb	r0, [r3, #0]
    bdb0:	230c      	movs	r3, #12
    bdb2:	18fb      	adds	r3, r7, r3
    bdb4:	781b      	ldrb	r3, [r3, #0]
    bdb6:	9300      	str	r3, [sp, #0]
    bdb8:	2304      	movs	r3, #4
    bdba:	4d3c      	ldr	r5, [pc, #240]	; (beac <spi_write_reg+0x15c>)
    bdbc:	47a8      	blx	r5
    bdbe:	0003      	movs	r3, r0
    bdc0:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    bdc2:	230e      	movs	r3, #14
    bdc4:	18fb      	adds	r3, r7, r3
    bdc6:	781b      	ldrb	r3, [r3, #0]
    bdc8:	b25b      	sxtb	r3, r3
    bdca:	2b01      	cmp	r3, #1
    bdcc:	d00f      	beq.n	bdee <spi_write_reg+0x9e>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    bdce:	4a38      	ldr	r2, [pc, #224]	; (beb0 <spi_write_reg+0x160>)
    bdd0:	4938      	ldr	r1, [pc, #224]	; (beb4 <spi_write_reg+0x164>)
    bdd2:	4b39      	ldr	r3, [pc, #228]	; (beb8 <spi_write_reg+0x168>)
    bdd4:	0018      	movs	r0, r3
    bdd6:	4b39      	ldr	r3, [pc, #228]	; (bebc <spi_write_reg+0x16c>)
    bdd8:	4798      	blx	r3
    bdda:	687a      	ldr	r2, [r7, #4]
    bddc:	4b38      	ldr	r3, [pc, #224]	; (bec0 <spi_write_reg+0x170>)
    bdde:	0011      	movs	r1, r2
    bde0:	0018      	movs	r0, r3
    bde2:	4b36      	ldr	r3, [pc, #216]	; (bebc <spi_write_reg+0x16c>)
    bde4:	4798      	blx	r3
    bde6:	200d      	movs	r0, #13
    bde8:	4b36      	ldr	r3, [pc, #216]	; (bec4 <spi_write_reg+0x174>)
    bdea:	4798      	blx	r3
		goto _FAIL_;
    bdec:	e020      	b.n	be30 <spi_write_reg+0xe0>
	}

	result = spi_cmd_rsp(cmd);
    bdee:	230e      	movs	r3, #14
    bdf0:	18fc      	adds	r4, r7, r3
    bdf2:	230d      	movs	r3, #13
    bdf4:	18fb      	adds	r3, r7, r3
    bdf6:	781b      	ldrb	r3, [r3, #0]
    bdf8:	0018      	movs	r0, r3
    bdfa:	4b33      	ldr	r3, [pc, #204]	; (bec8 <spi_write_reg+0x178>)
    bdfc:	4798      	blx	r3
    bdfe:	0003      	movs	r3, r0
    be00:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    be02:	230e      	movs	r3, #14
    be04:	18fb      	adds	r3, r7, r3
    be06:	781b      	ldrb	r3, [r3, #0]
    be08:	b25b      	sxtb	r3, r3
    be0a:	2b01      	cmp	r3, #1
    be0c:	d010      	beq.n	be30 <spi_write_reg+0xe0>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    be0e:	23e7      	movs	r3, #231	; 0xe7
    be10:	009a      	lsls	r2, r3, #2
    be12:	4928      	ldr	r1, [pc, #160]	; (beb4 <spi_write_reg+0x164>)
    be14:	4b28      	ldr	r3, [pc, #160]	; (beb8 <spi_write_reg+0x168>)
    be16:	0018      	movs	r0, r3
    be18:	4b28      	ldr	r3, [pc, #160]	; (bebc <spi_write_reg+0x16c>)
    be1a:	4798      	blx	r3
    be1c:	687a      	ldr	r2, [r7, #4]
    be1e:	4b2b      	ldr	r3, [pc, #172]	; (becc <spi_write_reg+0x17c>)
    be20:	0011      	movs	r1, r2
    be22:	0018      	movs	r0, r3
    be24:	4b25      	ldr	r3, [pc, #148]	; (bebc <spi_write_reg+0x16c>)
    be26:	4798      	blx	r3
    be28:	200d      	movs	r0, #13
    be2a:	4b26      	ldr	r3, [pc, #152]	; (bec4 <spi_write_reg+0x174>)
    be2c:	4798      	blx	r3
		goto _FAIL_;
    be2e:	46c0      	nop			; (mov r8, r8)
		goto _FAIL_;
	}

#endif
_FAIL_:
	if(result != N_OK)
    be30:	230e      	movs	r3, #14
    be32:	18fb      	adds	r3, r7, r3
    be34:	781b      	ldrb	r3, [r3, #0]
    be36:	b25b      	sxtb	r3, r3
    be38:	2b01      	cmp	r3, #1
    be3a:	d02e      	beq.n	be9a <spi_write_reg+0x14a>
	{
		nm_bsp_sleep(1);
    be3c:	2001      	movs	r0, #1
    be3e:	4b24      	ldr	r3, [pc, #144]	; (bed0 <spi_write_reg+0x180>)
    be40:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    be42:	2300      	movs	r3, #0
    be44:	9300      	str	r3, [sp, #0]
    be46:	2300      	movs	r3, #0
    be48:	2200      	movs	r2, #0
    be4a:	2100      	movs	r1, #0
    be4c:	20cf      	movs	r0, #207	; 0xcf
    be4e:	4c17      	ldr	r4, [pc, #92]	; (beac <spi_write_reg+0x15c>)
    be50:	47a0      	blx	r4
		spi_cmd_rsp(CMD_RESET);
    be52:	20cf      	movs	r0, #207	; 0xcf
    be54:	4b1c      	ldr	r3, [pc, #112]	; (bec8 <spi_write_reg+0x178>)
    be56:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    be58:	4a1e      	ldr	r2, [pc, #120]	; (bed4 <spi_write_reg+0x184>)
    be5a:	4916      	ldr	r1, [pc, #88]	; (beb4 <spi_write_reg+0x164>)
    be5c:	4b16      	ldr	r3, [pc, #88]	; (beb8 <spi_write_reg+0x168>)
    be5e:	0018      	movs	r0, r3
    be60:	4b16      	ldr	r3, [pc, #88]	; (bebc <spi_write_reg+0x16c>)
    be62:	4798      	blx	r3
    be64:	230f      	movs	r3, #15
    be66:	18fb      	adds	r3, r7, r3
    be68:	7819      	ldrb	r1, [r3, #0]
    be6a:	683b      	ldr	r3, [r7, #0]
    be6c:	687a      	ldr	r2, [r7, #4]
    be6e:	481a      	ldr	r0, [pc, #104]	; (bed8 <spi_write_reg+0x188>)
    be70:	4c12      	ldr	r4, [pc, #72]	; (bebc <spi_write_reg+0x16c>)
    be72:	47a0      	blx	r4
    be74:	200d      	movs	r0, #13
    be76:	4b13      	ldr	r3, [pc, #76]	; (bec4 <spi_write_reg+0x174>)
    be78:	4798      	blx	r3
		nm_bsp_sleep(1);
    be7a:	2001      	movs	r0, #1
    be7c:	4b14      	ldr	r3, [pc, #80]	; (bed0 <spi_write_reg+0x180>)
    be7e:	4798      	blx	r3
		retry--;
    be80:	230f      	movs	r3, #15
    be82:	18fb      	adds	r3, r7, r3
    be84:	781a      	ldrb	r2, [r3, #0]
    be86:	230f      	movs	r3, #15
    be88:	18fb      	adds	r3, r7, r3
    be8a:	3a01      	subs	r2, #1
    be8c:	701a      	strb	r2, [r3, #0]
		if(retry) goto _RETRY_;
    be8e:	230f      	movs	r3, #15
    be90:	18fb      	adds	r3, r7, r3
    be92:	781b      	ldrb	r3, [r3, #0]
    be94:	2b00      	cmp	r3, #0
    be96:	d000      	beq.n	be9a <spi_write_reg+0x14a>
    be98:	e76f      	b.n	bd7a <spi_write_reg+0x2a>
	}

	return result;
    be9a:	230e      	movs	r3, #14
    be9c:	18fb      	adds	r3, r7, r3
    be9e:	781b      	ldrb	r3, [r3, #0]
    bea0:	b25b      	sxtb	r3, r3
}
    bea2:	0018      	movs	r0, r3
    bea4:	46bd      	mov	sp, r7
    bea6:	b004      	add	sp, #16
    bea8:	bdb0      	pop	{r4, r5, r7, pc}
    beaa:	46c0      	nop			; (mov r8, r8)
    beac:	0000b3fd 	.word	0x0000b3fd
    beb0:	00000396 	.word	0x00000396
    beb4:	0001909c 	.word	0x0001909c
    beb8:	00018ac4 	.word	0x00018ac4
    bebc:	00016b7d 	.word	0x00016b7d
    bec0:	00018cf4 	.word	0x00018cf4
    bec4:	00016bb1 	.word	0x00016bb1
    bec8:	0000b841 	.word	0x0000b841
    becc:	00018d20 	.word	0x00018d20
    bed0:	00008335 	.word	0x00008335
    bed4:	000003af 	.word	0x000003af
    bed8:	00018d58 	.word	0x00018d58

0000bedc <nm_spi_write>:

static sint8 nm_spi_write(uint32 addr, uint8 *buf, uint16 size)
{
    bedc:	b5b0      	push	{r4, r5, r7, lr}
    bede:	b088      	sub	sp, #32
    bee0:	af02      	add	r7, sp, #8
    bee2:	60f8      	str	r0, [r7, #12]
    bee4:	60b9      	str	r1, [r7, #8]
    bee6:	1dbb      	adds	r3, r7, #6
    bee8:	801a      	strh	r2, [r3, #0]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
    beea:	2316      	movs	r3, #22
    beec:	18fb      	adds	r3, r7, r3
    beee:	220a      	movs	r2, #10
    bef0:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_DMA_EXT_WRITE;
    bef2:	2315      	movs	r3, #21
    bef4:	18fb      	adds	r3, r7, r3
    bef6:	22c7      	movs	r2, #199	; 0xc7
    bef8:	701a      	strb	r2, [r3, #0]
	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	//Workaround hardware problem with single byte transfers over SPI bus
	if (size == 1)
    befa:	1dbb      	adds	r3, r7, #6
    befc:	881b      	ldrh	r3, [r3, #0]
    befe:	2b01      	cmp	r3, #1
    bf00:	d102      	bne.n	bf08 <nm_spi_write+0x2c>
		size = 2;
    bf02:	1dbb      	adds	r3, r7, #6
    bf04:	2202      	movs	r2, #2
    bf06:	801a      	strh	r2, [r3, #0]

	result = spi_cmd(cmd, addr, 0, size,0);
    bf08:	1dbb      	adds	r3, r7, #6
    bf0a:	881a      	ldrh	r2, [r3, #0]
    bf0c:	2317      	movs	r3, #23
    bf0e:	18fc      	adds	r4, r7, r3
    bf10:	68f9      	ldr	r1, [r7, #12]
    bf12:	2315      	movs	r3, #21
    bf14:	18fb      	adds	r3, r7, r3
    bf16:	7818      	ldrb	r0, [r3, #0]
    bf18:	2300      	movs	r3, #0
    bf1a:	9300      	str	r3, [sp, #0]
    bf1c:	0013      	movs	r3, r2
    bf1e:	2200      	movs	r2, #0
    bf20:	4d5b      	ldr	r5, [pc, #364]	; (c090 <nm_spi_write+0x1b4>)
    bf22:	47a8      	blx	r5
    bf24:	0003      	movs	r3, r0
    bf26:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    bf28:	2317      	movs	r3, #23
    bf2a:	18fb      	adds	r3, r7, r3
    bf2c:	781b      	ldrb	r3, [r3, #0]
    bf2e:	b25b      	sxtb	r3, r3
    bf30:	2b01      	cmp	r3, #1
    bf32:	d00f      	beq.n	bf54 <nm_spi_write+0x78>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    bf34:	4a57      	ldr	r2, [pc, #348]	; (c094 <nm_spi_write+0x1b8>)
    bf36:	4958      	ldr	r1, [pc, #352]	; (c098 <nm_spi_write+0x1bc>)
    bf38:	4b58      	ldr	r3, [pc, #352]	; (c09c <nm_spi_write+0x1c0>)
    bf3a:	0018      	movs	r0, r3
    bf3c:	4b58      	ldr	r3, [pc, #352]	; (c0a0 <nm_spi_write+0x1c4>)
    bf3e:	4798      	blx	r3
    bf40:	68fa      	ldr	r2, [r7, #12]
    bf42:	4b58      	ldr	r3, [pc, #352]	; (c0a4 <nm_spi_write+0x1c8>)
    bf44:	0011      	movs	r1, r2
    bf46:	0018      	movs	r0, r3
    bf48:	4b55      	ldr	r3, [pc, #340]	; (c0a0 <nm_spi_write+0x1c4>)
    bf4a:	4798      	blx	r3
    bf4c:	200d      	movs	r0, #13
    bf4e:	4b56      	ldr	r3, [pc, #344]	; (c0a8 <nm_spi_write+0x1cc>)
    bf50:	4798      	blx	r3
		goto _FAIL_;
    bf52:	e05f      	b.n	c014 <nm_spi_write+0x138>
	}

	result = spi_cmd_rsp(cmd);
    bf54:	2317      	movs	r3, #23
    bf56:	18fc      	adds	r4, r7, r3
    bf58:	2315      	movs	r3, #21
    bf5a:	18fb      	adds	r3, r7, r3
    bf5c:	781b      	ldrb	r3, [r3, #0]
    bf5e:	0018      	movs	r0, r3
    bf60:	4b52      	ldr	r3, [pc, #328]	; (c0ac <nm_spi_write+0x1d0>)
    bf62:	4798      	blx	r3
    bf64:	0003      	movs	r3, r0
    bf66:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    bf68:	2317      	movs	r3, #23
    bf6a:	18fb      	adds	r3, r7, r3
    bf6c:	781b      	ldrb	r3, [r3, #0]
    bf6e:	b25b      	sxtb	r3, r3
    bf70:	2b01      	cmp	r3, #1
    bf72:	d010      	beq.n	bf96 <nm_spi_write+0xba>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    bf74:	23f4      	movs	r3, #244	; 0xf4
    bf76:	009a      	lsls	r2, r3, #2
    bf78:	4947      	ldr	r1, [pc, #284]	; (c098 <nm_spi_write+0x1bc>)
    bf7a:	4b48      	ldr	r3, [pc, #288]	; (c09c <nm_spi_write+0x1c0>)
    bf7c:	0018      	movs	r0, r3
    bf7e:	4b48      	ldr	r3, [pc, #288]	; (c0a0 <nm_spi_write+0x1c4>)
    bf80:	4798      	blx	r3
    bf82:	68fa      	ldr	r2, [r7, #12]
    bf84:	4b4a      	ldr	r3, [pc, #296]	; (c0b0 <nm_spi_write+0x1d4>)
    bf86:	0011      	movs	r1, r2
    bf88:	0018      	movs	r0, r3
    bf8a:	4b45      	ldr	r3, [pc, #276]	; (c0a0 <nm_spi_write+0x1c4>)
    bf8c:	4798      	blx	r3
    bf8e:	200d      	movs	r0, #13
    bf90:	4b45      	ldr	r3, [pc, #276]	; (c0a8 <nm_spi_write+0x1cc>)
    bf92:	4798      	blx	r3
		goto _FAIL_;
    bf94:	e03e      	b.n	c014 <nm_spi_write+0x138>
#endif

	/**
		Data
	**/
	result = spi_data_write(buf, size);
    bf96:	2317      	movs	r3, #23
    bf98:	18fc      	adds	r4, r7, r3
    bf9a:	1dbb      	adds	r3, r7, #6
    bf9c:	881a      	ldrh	r2, [r3, #0]
    bf9e:	68bb      	ldr	r3, [r7, #8]
    bfa0:	0011      	movs	r1, r2
    bfa2:	0018      	movs	r0, r3
    bfa4:	4b43      	ldr	r3, [pc, #268]	; (c0b4 <nm_spi_write+0x1d8>)
    bfa6:	4798      	blx	r3
    bfa8:	0003      	movs	r3, r0
    bfaa:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    bfac:	2317      	movs	r3, #23
    bfae:	18fb      	adds	r3, r7, r3
    bfb0:	781b      	ldrb	r3, [r3, #0]
    bfb2:	b25b      	sxtb	r3, r3
    bfb4:	2b01      	cmp	r3, #1
    bfb6:	d00e      	beq.n	bfd6 <nm_spi_write+0xfa>
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    bfb8:	23f8      	movs	r3, #248	; 0xf8
    bfba:	009a      	lsls	r2, r3, #2
    bfbc:	4936      	ldr	r1, [pc, #216]	; (c098 <nm_spi_write+0x1bc>)
    bfbe:	4b37      	ldr	r3, [pc, #220]	; (c09c <nm_spi_write+0x1c0>)
    bfc0:	0018      	movs	r0, r3
    bfc2:	4b37      	ldr	r3, [pc, #220]	; (c0a0 <nm_spi_write+0x1c4>)
    bfc4:	4798      	blx	r3
    bfc6:	4b3c      	ldr	r3, [pc, #240]	; (c0b8 <nm_spi_write+0x1dc>)
    bfc8:	0018      	movs	r0, r3
    bfca:	4b3c      	ldr	r3, [pc, #240]	; (c0bc <nm_spi_write+0x1e0>)
    bfcc:	4798      	blx	r3
    bfce:	200d      	movs	r0, #13
    bfd0:	4b35      	ldr	r3, [pc, #212]	; (c0a8 <nm_spi_write+0x1cc>)
    bfd2:	4798      	blx	r3
		goto _FAIL_;
    bfd4:	e01e      	b.n	c014 <nm_spi_write+0x138>
	}
	/**
		Data RESP
	**/
	result = spi_data_rsp(cmd);
    bfd6:	2317      	movs	r3, #23
    bfd8:	18fc      	adds	r4, r7, r3
    bfda:	2315      	movs	r3, #21
    bfdc:	18fb      	adds	r3, r7, r3
    bfde:	781b      	ldrb	r3, [r3, #0]
    bfe0:	0018      	movs	r0, r3
    bfe2:	4b37      	ldr	r3, [pc, #220]	; (c0c0 <nm_spi_write+0x1e4>)
    bfe4:	4798      	blx	r3
    bfe6:	0003      	movs	r3, r0
    bfe8:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    bfea:	2317      	movs	r3, #23
    bfec:	18fb      	adds	r3, r7, r3
    bfee:	781b      	ldrb	r3, [r3, #0]
    bff0:	b25b      	sxtb	r3, r3
    bff2:	2b01      	cmp	r3, #1
    bff4:	d00e      	beq.n	c014 <nm_spi_write+0x138>
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    bff6:	23fa      	movs	r3, #250	; 0xfa
    bff8:	009a      	lsls	r2, r3, #2
    bffa:	4927      	ldr	r1, [pc, #156]	; (c098 <nm_spi_write+0x1bc>)
    bffc:	4b27      	ldr	r3, [pc, #156]	; (c09c <nm_spi_write+0x1c0>)
    bffe:	0018      	movs	r0, r3
    c000:	4b27      	ldr	r3, [pc, #156]	; (c0a0 <nm_spi_write+0x1c4>)
    c002:	4798      	blx	r3
    c004:	4b2c      	ldr	r3, [pc, #176]	; (c0b8 <nm_spi_write+0x1dc>)
    c006:	0018      	movs	r0, r3
    c008:	4b2c      	ldr	r3, [pc, #176]	; (c0bc <nm_spi_write+0x1e0>)
    c00a:	4798      	blx	r3
    c00c:	200d      	movs	r0, #13
    c00e:	4b26      	ldr	r3, [pc, #152]	; (c0a8 <nm_spi_write+0x1cc>)
    c010:	4798      	blx	r3
		goto _FAIL_;
    c012:	46c0      	nop			; (mov r8, r8)
	}
	
_FAIL_:
	if(result != N_OK)
    c014:	2317      	movs	r3, #23
    c016:	18fb      	adds	r3, r7, r3
    c018:	781b      	ldrb	r3, [r3, #0]
    c01a:	b25b      	sxtb	r3, r3
    c01c:	2b01      	cmp	r3, #1
    c01e:	d02f      	beq.n	c080 <nm_spi_write+0x1a4>
	{
		nm_bsp_sleep(1);
    c020:	2001      	movs	r0, #1
    c022:	4b28      	ldr	r3, [pc, #160]	; (c0c4 <nm_spi_write+0x1e8>)
    c024:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    c026:	2300      	movs	r3, #0
    c028:	9300      	str	r3, [sp, #0]
    c02a:	2300      	movs	r3, #0
    c02c:	2200      	movs	r2, #0
    c02e:	2100      	movs	r1, #0
    c030:	20cf      	movs	r0, #207	; 0xcf
    c032:	4c17      	ldr	r4, [pc, #92]	; (c090 <nm_spi_write+0x1b4>)
    c034:	47a0      	blx	r4
		spi_cmd_rsp(CMD_RESET);
    c036:	20cf      	movs	r0, #207	; 0xcf
    c038:	4b1c      	ldr	r3, [pc, #112]	; (c0ac <nm_spi_write+0x1d0>)
    c03a:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    c03c:	4a22      	ldr	r2, [pc, #136]	; (c0c8 <nm_spi_write+0x1ec>)
    c03e:	4916      	ldr	r1, [pc, #88]	; (c098 <nm_spi_write+0x1bc>)
    c040:	4b16      	ldr	r3, [pc, #88]	; (c09c <nm_spi_write+0x1c0>)
    c042:	0018      	movs	r0, r3
    c044:	4b16      	ldr	r3, [pc, #88]	; (c0a0 <nm_spi_write+0x1c4>)
    c046:	4798      	blx	r3
    c048:	2316      	movs	r3, #22
    c04a:	18fb      	adds	r3, r7, r3
    c04c:	7819      	ldrb	r1, [r3, #0]
    c04e:	1dbb      	adds	r3, r7, #6
    c050:	881b      	ldrh	r3, [r3, #0]
    c052:	68fa      	ldr	r2, [r7, #12]
    c054:	481d      	ldr	r0, [pc, #116]	; (c0cc <nm_spi_write+0x1f0>)
    c056:	4c12      	ldr	r4, [pc, #72]	; (c0a0 <nm_spi_write+0x1c4>)
    c058:	47a0      	blx	r4
    c05a:	200d      	movs	r0, #13
    c05c:	4b12      	ldr	r3, [pc, #72]	; (c0a8 <nm_spi_write+0x1cc>)
    c05e:	4798      	blx	r3
		nm_bsp_sleep(1);
    c060:	2001      	movs	r0, #1
    c062:	4b18      	ldr	r3, [pc, #96]	; (c0c4 <nm_spi_write+0x1e8>)
    c064:	4798      	blx	r3
		retry--;
    c066:	2316      	movs	r3, #22
    c068:	18fb      	adds	r3, r7, r3
    c06a:	781a      	ldrb	r2, [r3, #0]
    c06c:	2316      	movs	r3, #22
    c06e:	18fb      	adds	r3, r7, r3
    c070:	3a01      	subs	r2, #1
    c072:	701a      	strb	r2, [r3, #0]
		if(retry) goto _RETRY_;
    c074:	2316      	movs	r3, #22
    c076:	18fb      	adds	r3, r7, r3
    c078:	781b      	ldrb	r3, [r3, #0]
    c07a:	2b00      	cmp	r3, #0
    c07c:	d000      	beq.n	c080 <nm_spi_write+0x1a4>
    c07e:	e73c      	b.n	befa <nm_spi_write+0x1e>
	}


	return result;
    c080:	2317      	movs	r3, #23
    c082:	18fb      	adds	r3, r7, r3
    c084:	781b      	ldrb	r3, [r3, #0]
    c086:	b25b      	sxtb	r3, r3
}
    c088:	0018      	movs	r0, r3
    c08a:	46bd      	mov	sp, r7
    c08c:	b006      	add	sp, #24
    c08e:	bdb0      	pop	{r4, r5, r7, pc}
    c090:	0000b3fd 	.word	0x0000b3fd
    c094:	000003ca 	.word	0x000003ca
    c098:	000190ac 	.word	0x000190ac
    c09c:	00018ac4 	.word	0x00018ac4
    c0a0:	00016b7d 	.word	0x00016b7d
    c0a4:	00018d74 	.word	0x00018d74
    c0a8:	00016bb1 	.word	0x00016bb1
    c0ac:	0000b841 	.word	0x0000b841
    c0b0:	00018da4 	.word	0x00018da4
    c0b4:	0000bb7d 	.word	0x0000bb7d
    c0b8:	00018ddc 	.word	0x00018ddc
    c0bc:	00016c9d 	.word	0x00016c9d
    c0c0:	0000b741 	.word	0x0000b741
    c0c4:	00008335 	.word	0x00008335
    c0c8:	000003f2 	.word	0x000003f2
    c0cc:	00018e04 	.word	0x00018e04

0000c0d0 <spi_read_reg>:

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    c0d0:	b5b0      	push	{r4, r5, r7, lr}
    c0d2:	b086      	sub	sp, #24
    c0d4:	af02      	add	r7, sp, #8
    c0d6:	6078      	str	r0, [r7, #4]
    c0d8:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
    c0da:	230f      	movs	r3, #15
    c0dc:	18fb      	adds	r3, r7, r3
    c0de:	220a      	movs	r2, #10
    c0e0:	701a      	strb	r2, [r3, #0]
	sint8 result = N_OK;
    c0e2:	230e      	movs	r3, #14
    c0e4:	18fb      	adds	r3, r7, r3
    c0e6:	2201      	movs	r2, #1
    c0e8:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_SINGLE_READ;
    c0ea:	230d      	movs	r3, #13
    c0ec:	18fb      	adds	r3, r7, r3
    c0ee:	22ca      	movs	r2, #202	; 0xca
    c0f0:	701a      	strb	r2, [r3, #0]
	uint8 tmp[4];
	uint8 clockless = 0;
    c0f2:	230c      	movs	r3, #12
    c0f4:	18fb      	adds	r3, r7, r3
    c0f6:	2200      	movs	r2, #0
    c0f8:	701a      	strb	r2, [r3, #0]

_RETRY_:

	if (addr <= 0xff)
    c0fa:	687b      	ldr	r3, [r7, #4]
    c0fc:	2bff      	cmp	r3, #255	; 0xff
    c0fe:	d808      	bhi.n	c112 <spi_read_reg+0x42>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_READ;
    c100:	230d      	movs	r3, #13
    c102:	18fb      	adds	r3, r7, r3
    c104:	22c4      	movs	r2, #196	; 0xc4
    c106:	701a      	strb	r2, [r3, #0]
		clockless = 1;
    c108:	230c      	movs	r3, #12
    c10a:	18fb      	adds	r3, r7, r3
    c10c:	2201      	movs	r2, #1
    c10e:	701a      	strb	r2, [r3, #0]
    c110:	e007      	b.n	c122 <spi_read_reg+0x52>
	}
	else
	{
		cmd = CMD_SINGLE_READ;
    c112:	230d      	movs	r3, #13
    c114:	18fb      	adds	r3, r7, r3
    c116:	22ca      	movs	r2, #202	; 0xca
    c118:	701a      	strb	r2, [r3, #0]
		clockless = 0;
    c11a:	230c      	movs	r3, #12
    c11c:	18fb      	adds	r3, r7, r3
    c11e:	2200      	movs	r2, #0
    c120:	701a      	strb	r2, [r3, #0]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    c122:	230e      	movs	r3, #14
    c124:	18fc      	adds	r4, r7, r3
    c126:	6879      	ldr	r1, [r7, #4]
    c128:	230d      	movs	r3, #13
    c12a:	18fb      	adds	r3, r7, r3
    c12c:	7818      	ldrb	r0, [r3, #0]
    c12e:	230c      	movs	r3, #12
    c130:	18fb      	adds	r3, r7, r3
    c132:	781b      	ldrb	r3, [r3, #0]
    c134:	9300      	str	r3, [sp, #0]
    c136:	2304      	movs	r3, #4
    c138:	2200      	movs	r2, #0
    c13a:	4d56      	ldr	r5, [pc, #344]	; (c294 <spi_read_reg+0x1c4>)
    c13c:	47a8      	blx	r5
    c13e:	0003      	movs	r3, r0
    c140:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    c142:	230e      	movs	r3, #14
    c144:	18fb      	adds	r3, r7, r3
    c146:	781b      	ldrb	r3, [r3, #0]
    c148:	b25b      	sxtb	r3, r3
    c14a:	2b01      	cmp	r3, #1
    c14c:	d00f      	beq.n	c16e <spi_read_reg+0x9e>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    c14e:	4a52      	ldr	r2, [pc, #328]	; (c298 <spi_read_reg+0x1c8>)
    c150:	4952      	ldr	r1, [pc, #328]	; (c29c <spi_read_reg+0x1cc>)
    c152:	4b53      	ldr	r3, [pc, #332]	; (c2a0 <spi_read_reg+0x1d0>)
    c154:	0018      	movs	r0, r3
    c156:	4b53      	ldr	r3, [pc, #332]	; (c2a4 <spi_read_reg+0x1d4>)
    c158:	4798      	blx	r3
    c15a:	687a      	ldr	r2, [r7, #4]
    c15c:	4b52      	ldr	r3, [pc, #328]	; (c2a8 <spi_read_reg+0x1d8>)
    c15e:	0011      	movs	r1, r2
    c160:	0018      	movs	r0, r3
    c162:	4b50      	ldr	r3, [pc, #320]	; (c2a4 <spi_read_reg+0x1d4>)
    c164:	4798      	blx	r3
    c166:	200d      	movs	r0, #13
    c168:	4b50      	ldr	r3, [pc, #320]	; (c2ac <spi_read_reg+0x1dc>)
    c16a:	4798      	blx	r3
		goto _FAIL_;
    c16c:	e055      	b.n	c21a <spi_read_reg+0x14a>
	}

	result = spi_cmd_rsp(cmd);
    c16e:	230e      	movs	r3, #14
    c170:	18fc      	adds	r4, r7, r3
    c172:	230d      	movs	r3, #13
    c174:	18fb      	adds	r3, r7, r3
    c176:	781b      	ldrb	r3, [r3, #0]
    c178:	0018      	movs	r0, r3
    c17a:	4b4d      	ldr	r3, [pc, #308]	; (c2b0 <spi_read_reg+0x1e0>)
    c17c:	4798      	blx	r3
    c17e:	0003      	movs	r3, r0
    c180:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    c182:	230e      	movs	r3, #14
    c184:	18fb      	adds	r3, r7, r3
    c186:	781b      	ldrb	r3, [r3, #0]
    c188:	b25b      	sxtb	r3, r3
    c18a:	2b01      	cmp	r3, #1
    c18c:	d00f      	beq.n	c1ae <spi_read_reg+0xde>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    c18e:	4a49      	ldr	r2, [pc, #292]	; (c2b4 <spi_read_reg+0x1e4>)
    c190:	4942      	ldr	r1, [pc, #264]	; (c29c <spi_read_reg+0x1cc>)
    c192:	4b43      	ldr	r3, [pc, #268]	; (c2a0 <spi_read_reg+0x1d0>)
    c194:	0018      	movs	r0, r3
    c196:	4b43      	ldr	r3, [pc, #268]	; (c2a4 <spi_read_reg+0x1d4>)
    c198:	4798      	blx	r3
    c19a:	687a      	ldr	r2, [r7, #4]
    c19c:	4b46      	ldr	r3, [pc, #280]	; (c2b8 <spi_read_reg+0x1e8>)
    c19e:	0011      	movs	r1, r2
    c1a0:	0018      	movs	r0, r3
    c1a2:	4b40      	ldr	r3, [pc, #256]	; (c2a4 <spi_read_reg+0x1d4>)
    c1a4:	4798      	blx	r3
    c1a6:	200d      	movs	r0, #13
    c1a8:	4b40      	ldr	r3, [pc, #256]	; (c2ac <spi_read_reg+0x1dc>)
    c1aa:	4798      	blx	r3
		goto _FAIL_;
    c1ac:	e035      	b.n	c21a <spi_read_reg+0x14a>
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    c1ae:	230e      	movs	r3, #14
    c1b0:	18fc      	adds	r4, r7, r3
    c1b2:	230c      	movs	r3, #12
    c1b4:	18fb      	adds	r3, r7, r3
    c1b6:	781a      	ldrb	r2, [r3, #0]
    c1b8:	2308      	movs	r3, #8
    c1ba:	18fb      	adds	r3, r7, r3
    c1bc:	2104      	movs	r1, #4
    c1be:	0018      	movs	r0, r3
    c1c0:	4b3e      	ldr	r3, [pc, #248]	; (c2bc <spi_read_reg+0x1ec>)
    c1c2:	4798      	blx	r3
    c1c4:	0003      	movs	r3, r0
    c1c6:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    c1c8:	230e      	movs	r3, #14
    c1ca:	18fb      	adds	r3, r7, r3
    c1cc:	781b      	ldrb	r3, [r3, #0]
    c1ce:	b25b      	sxtb	r3, r3
    c1d0:	2b01      	cmp	r3, #1
    c1d2:	d00d      	beq.n	c1f0 <spi_read_reg+0x120>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    c1d4:	4a3a      	ldr	r2, [pc, #232]	; (c2c0 <spi_read_reg+0x1f0>)
    c1d6:	4931      	ldr	r1, [pc, #196]	; (c29c <spi_read_reg+0x1cc>)
    c1d8:	4b31      	ldr	r3, [pc, #196]	; (c2a0 <spi_read_reg+0x1d0>)
    c1da:	0018      	movs	r0, r3
    c1dc:	4b31      	ldr	r3, [pc, #196]	; (c2a4 <spi_read_reg+0x1d4>)
    c1de:	4798      	blx	r3
    c1e0:	4b38      	ldr	r3, [pc, #224]	; (c2c4 <spi_read_reg+0x1f4>)
    c1e2:	0018      	movs	r0, r3
    c1e4:	4b38      	ldr	r3, [pc, #224]	; (c2c8 <spi_read_reg+0x1f8>)
    c1e6:	4798      	blx	r3
    c1e8:	200d      	movs	r0, #13
    c1ea:	4b30      	ldr	r3, [pc, #192]	; (c2ac <spi_read_reg+0x1dc>)
    c1ec:	4798      	blx	r3
		goto _FAIL_;
    c1ee:	e014      	b.n	c21a <spi_read_reg+0x14a>
		goto _FAIL_;
	}

#endif

	*u32data = tmp[0] |
    c1f0:	2308      	movs	r3, #8
    c1f2:	18fb      	adds	r3, r7, r3
    c1f4:	781b      	ldrb	r3, [r3, #0]
    c1f6:	001a      	movs	r2, r3
		((uint32)tmp[1] << 8) |
    c1f8:	2308      	movs	r3, #8
    c1fa:	18fb      	adds	r3, r7, r3
    c1fc:	785b      	ldrb	r3, [r3, #1]
    c1fe:	021b      	lsls	r3, r3, #8
		goto _FAIL_;
	}

#endif

	*u32data = tmp[0] |
    c200:	431a      	orrs	r2, r3
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
    c202:	2308      	movs	r3, #8
    c204:	18fb      	adds	r3, r7, r3
    c206:	789b      	ldrb	r3, [r3, #2]
    c208:	041b      	lsls	r3, r3, #16
	}

#endif

	*u32data = tmp[0] |
		((uint32)tmp[1] << 8) |
    c20a:	431a      	orrs	r2, r3
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);
    c20c:	2308      	movs	r3, #8
    c20e:	18fb      	adds	r3, r7, r3
    c210:	78db      	ldrb	r3, [r3, #3]
    c212:	061b      	lsls	r3, r3, #24

#endif

	*u32data = tmp[0] |
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
    c214:	431a      	orrs	r2, r3
		goto _FAIL_;
	}

#endif

	*u32data = tmp[0] |
    c216:	683b      	ldr	r3, [r7, #0]
    c218:	601a      	str	r2, [r3, #0]
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);
		
_FAIL_:
	if(result != N_OK)
    c21a:	230e      	movs	r3, #14
    c21c:	18fb      	adds	r3, r7, r3
    c21e:	781b      	ldrb	r3, [r3, #0]
    c220:	b25b      	sxtb	r3, r3
    c222:	2b01      	cmp	r3, #1
    c224:	d02e      	beq.n	c284 <spi_read_reg+0x1b4>
	{
		
		nm_bsp_sleep(1);
    c226:	2001      	movs	r0, #1
    c228:	4b28      	ldr	r3, [pc, #160]	; (c2cc <spi_read_reg+0x1fc>)
    c22a:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    c22c:	2300      	movs	r3, #0
    c22e:	9300      	str	r3, [sp, #0]
    c230:	2300      	movs	r3, #0
    c232:	2200      	movs	r2, #0
    c234:	2100      	movs	r1, #0
    c236:	20cf      	movs	r0, #207	; 0xcf
    c238:	4c16      	ldr	r4, [pc, #88]	; (c294 <spi_read_reg+0x1c4>)
    c23a:	47a0      	blx	r4
		spi_cmd_rsp(CMD_RESET);
    c23c:	20cf      	movs	r0, #207	; 0xcf
    c23e:	4b1c      	ldr	r3, [pc, #112]	; (c2b0 <spi_read_reg+0x1e0>)
    c240:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    c242:	4a23      	ldr	r2, [pc, #140]	; (c2d0 <spi_read_reg+0x200>)
    c244:	4915      	ldr	r1, [pc, #84]	; (c29c <spi_read_reg+0x1cc>)
    c246:	4b16      	ldr	r3, [pc, #88]	; (c2a0 <spi_read_reg+0x1d0>)
    c248:	0018      	movs	r0, r3
    c24a:	4b16      	ldr	r3, [pc, #88]	; (c2a4 <spi_read_reg+0x1d4>)
    c24c:	4798      	blx	r3
    c24e:	230f      	movs	r3, #15
    c250:	18fb      	adds	r3, r7, r3
    c252:	7819      	ldrb	r1, [r3, #0]
    c254:	687a      	ldr	r2, [r7, #4]
    c256:	4b1f      	ldr	r3, [pc, #124]	; (c2d4 <spi_read_reg+0x204>)
    c258:	0018      	movs	r0, r3
    c25a:	4b12      	ldr	r3, [pc, #72]	; (c2a4 <spi_read_reg+0x1d4>)
    c25c:	4798      	blx	r3
    c25e:	200d      	movs	r0, #13
    c260:	4b12      	ldr	r3, [pc, #72]	; (c2ac <spi_read_reg+0x1dc>)
    c262:	4798      	blx	r3
		nm_bsp_sleep(1);
    c264:	2001      	movs	r0, #1
    c266:	4b19      	ldr	r3, [pc, #100]	; (c2cc <spi_read_reg+0x1fc>)
    c268:	4798      	blx	r3
		retry--;
    c26a:	230f      	movs	r3, #15
    c26c:	18fb      	adds	r3, r7, r3
    c26e:	781a      	ldrb	r2, [r3, #0]
    c270:	230f      	movs	r3, #15
    c272:	18fb      	adds	r3, r7, r3
    c274:	3a01      	subs	r2, #1
    c276:	701a      	strb	r2, [r3, #0]
		if(retry) goto _RETRY_;
    c278:	230f      	movs	r3, #15
    c27a:	18fb      	adds	r3, r7, r3
    c27c:	781b      	ldrb	r3, [r3, #0]
    c27e:	2b00      	cmp	r3, #0
    c280:	d000      	beq.n	c284 <spi_read_reg+0x1b4>
    c282:	e73a      	b.n	c0fa <spi_read_reg+0x2a>
	}
		
	return result;
    c284:	230e      	movs	r3, #14
    c286:	18fb      	adds	r3, r7, r3
    c288:	781b      	ldrb	r3, [r3, #0]
    c28a:	b25b      	sxtb	r3, r3
}
    c28c:	0018      	movs	r0, r3
    c28e:	46bd      	mov	sp, r7
    c290:	b004      	add	sp, #16
    c292:	bdb0      	pop	{r4, r5, r7, pc}
    c294:	0000b3fd 	.word	0x0000b3fd
    c298:	00000417 	.word	0x00000417
    c29c:	000190bc 	.word	0x000190bc
    c2a0:	00018ac4 	.word	0x00018ac4
    c2a4:	00016b7d 	.word	0x00016b7d
    c2a8:	00018e20 	.word	0x00018e20
    c2ac:	00016bb1 	.word	0x00016bb1
    c2b0:	0000b841 	.word	0x0000b841
    c2b4:	0000041d 	.word	0x0000041d
    c2b8:	00018e4c 	.word	0x00018e4c
    c2bc:	0000b979 	.word	0x0000b979
    c2c0:	00000424 	.word	0x00000424
    c2c4:	00018e80 	.word	0x00018e80
    c2c8:	00016c9d 	.word	0x00016c9d
    c2cc:	00008335 	.word	0x00008335
    c2d0:	0000043c 	.word	0x0000043c
    c2d4:	00018ea0 	.word	0x00018ea0

0000c2d8 <nm_spi_read>:

static sint8 nm_spi_read(uint32 addr, uint8 *buf, uint16 size)
{
    c2d8:	b5b0      	push	{r4, r5, r7, lr}
    c2da:	b088      	sub	sp, #32
    c2dc:	af02      	add	r7, sp, #8
    c2de:	60f8      	str	r0, [r7, #12]
    c2e0:	60b9      	str	r1, [r7, #8]
    c2e2:	1dbb      	adds	r3, r7, #6
    c2e4:	801a      	strh	r2, [r3, #0]
	uint8 cmd = CMD_DMA_EXT_READ;
    c2e6:	2314      	movs	r3, #20
    c2e8:	18fb      	adds	r3, r7, r3
    c2ea:	22c8      	movs	r2, #200	; 0xc8
    c2ec:	701a      	strb	r2, [r3, #0]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
    c2ee:	2316      	movs	r3, #22
    c2f0:	18fb      	adds	r3, r7, r3
    c2f2:	220a      	movs	r2, #10
    c2f4:	701a      	strb	r2, [r3, #0]
#if defined USE_OLD_SPI_SW
	uint8 tmp[2];
	uint8 single_byte_workaround = 0;
    c2f6:	2315      	movs	r3, #21
    c2f8:	18fb      	adds	r3, r7, r3
    c2fa:	2200      	movs	r2, #0
    c2fc:	701a      	strb	r2, [r3, #0]

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	if (size == 1)
    c2fe:	1dbb      	adds	r3, r7, #6
    c300:	881b      	ldrh	r3, [r3, #0]
    c302:	2b01      	cmp	r3, #1
    c304:	d106      	bne.n	c314 <nm_spi_read+0x3c>
	{
		//Workaround hardware problem with single byte transfers over SPI bus
		size = 2;
    c306:	1dbb      	adds	r3, r7, #6
    c308:	2202      	movs	r2, #2
    c30a:	801a      	strh	r2, [r3, #0]
		single_byte_workaround = 1;
    c30c:	2315      	movs	r3, #21
    c30e:	18fb      	adds	r3, r7, r3
    c310:	2201      	movs	r2, #1
    c312:	701a      	strb	r2, [r3, #0]
	}
	result = spi_cmd(cmd, addr, 0, size,0);
    c314:	1dbb      	adds	r3, r7, #6
    c316:	881a      	ldrh	r2, [r3, #0]
    c318:	2317      	movs	r3, #23
    c31a:	18fc      	adds	r4, r7, r3
    c31c:	68f9      	ldr	r1, [r7, #12]
    c31e:	2314      	movs	r3, #20
    c320:	18fb      	adds	r3, r7, r3
    c322:	7818      	ldrb	r0, [r3, #0]
    c324:	2300      	movs	r3, #0
    c326:	9300      	str	r3, [sp, #0]
    c328:	0013      	movs	r3, r2
    c32a:	2200      	movs	r2, #0
    c32c:	4d56      	ldr	r5, [pc, #344]	; (c488 <nm_spi_read+0x1b0>)
    c32e:	47a8      	blx	r5
    c330:	0003      	movs	r3, r0
    c332:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    c334:	2317      	movs	r3, #23
    c336:	18fb      	adds	r3, r7, r3
    c338:	781b      	ldrb	r3, [r3, #0]
    c33a:	b25b      	sxtb	r3, r3
    c33c:	2b01      	cmp	r3, #1
    c33e:	d00f      	beq.n	c360 <nm_spi_read+0x88>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    c340:	4a52      	ldr	r2, [pc, #328]	; (c48c <nm_spi_read+0x1b4>)
    c342:	4953      	ldr	r1, [pc, #332]	; (c490 <nm_spi_read+0x1b8>)
    c344:	4b53      	ldr	r3, [pc, #332]	; (c494 <nm_spi_read+0x1bc>)
    c346:	0018      	movs	r0, r3
    c348:	4b53      	ldr	r3, [pc, #332]	; (c498 <nm_spi_read+0x1c0>)
    c34a:	4798      	blx	r3
    c34c:	68fa      	ldr	r2, [r7, #12]
    c34e:	4b53      	ldr	r3, [pc, #332]	; (c49c <nm_spi_read+0x1c4>)
    c350:	0011      	movs	r1, r2
    c352:	0018      	movs	r0, r3
    c354:	4b50      	ldr	r3, [pc, #320]	; (c498 <nm_spi_read+0x1c0>)
    c356:	4798      	blx	r3
    c358:	200d      	movs	r0, #13
    c35a:	4b51      	ldr	r3, [pc, #324]	; (c4a0 <nm_spi_read+0x1c8>)
    c35c:	4798      	blx	r3
		goto _FAIL_;
    c35e:	e055      	b.n	c40c <nm_spi_read+0x134>
	}

	result = spi_cmd_rsp(cmd);
    c360:	2317      	movs	r3, #23
    c362:	18fc      	adds	r4, r7, r3
    c364:	2314      	movs	r3, #20
    c366:	18fb      	adds	r3, r7, r3
    c368:	781b      	ldrb	r3, [r3, #0]
    c36a:	0018      	movs	r0, r3
    c36c:	4b4d      	ldr	r3, [pc, #308]	; (c4a4 <nm_spi_read+0x1cc>)
    c36e:	4798      	blx	r3
    c370:	0003      	movs	r3, r0
    c372:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    c374:	2317      	movs	r3, #23
    c376:	18fb      	adds	r3, r7, r3
    c378:	781b      	ldrb	r3, [r3, #0]
    c37a:	b25b      	sxtb	r3, r3
    c37c:	2b01      	cmp	r3, #1
    c37e:	d00f      	beq.n	c3a0 <nm_spi_read+0xc8>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    c380:	4a49      	ldr	r2, [pc, #292]	; (c4a8 <nm_spi_read+0x1d0>)
    c382:	4943      	ldr	r1, [pc, #268]	; (c490 <nm_spi_read+0x1b8>)
    c384:	4b43      	ldr	r3, [pc, #268]	; (c494 <nm_spi_read+0x1bc>)
    c386:	0018      	movs	r0, r3
    c388:	4b43      	ldr	r3, [pc, #268]	; (c498 <nm_spi_read+0x1c0>)
    c38a:	4798      	blx	r3
    c38c:	68fa      	ldr	r2, [r7, #12]
    c38e:	4b47      	ldr	r3, [pc, #284]	; (c4ac <nm_spi_read+0x1d4>)
    c390:	0011      	movs	r1, r2
    c392:	0018      	movs	r0, r3
    c394:	4b40      	ldr	r3, [pc, #256]	; (c498 <nm_spi_read+0x1c0>)
    c396:	4798      	blx	r3
    c398:	200d      	movs	r0, #13
    c39a:	4b41      	ldr	r3, [pc, #260]	; (c4a0 <nm_spi_read+0x1c8>)
    c39c:	4798      	blx	r3
		goto _FAIL_;
    c39e:	e035      	b.n	c40c <nm_spi_read+0x134>
	}

	/**
		Data
	**/
	if (single_byte_workaround)
    c3a0:	2315      	movs	r3, #21
    c3a2:	18fb      	adds	r3, r7, r3
    c3a4:	781b      	ldrb	r3, [r3, #0]
    c3a6:	2b00      	cmp	r3, #0
    c3a8:	d011      	beq.n	c3ce <nm_spi_read+0xf6>
	{
		result = spi_data_read(tmp, size,0);
    c3aa:	2317      	movs	r3, #23
    c3ac:	18fc      	adds	r4, r7, r3
    c3ae:	1dbb      	adds	r3, r7, #6
    c3b0:	8819      	ldrh	r1, [r3, #0]
    c3b2:	2310      	movs	r3, #16
    c3b4:	18fb      	adds	r3, r7, r3
    c3b6:	2200      	movs	r2, #0
    c3b8:	0018      	movs	r0, r3
    c3ba:	4b3d      	ldr	r3, [pc, #244]	; (c4b0 <nm_spi_read+0x1d8>)
    c3bc:	4798      	blx	r3
    c3be:	0003      	movs	r3, r0
    c3c0:	7023      	strb	r3, [r4, #0]
		buf[0] = tmp[0];
    c3c2:	2310      	movs	r3, #16
    c3c4:	18fb      	adds	r3, r7, r3
    c3c6:	781a      	ldrb	r2, [r3, #0]
    c3c8:	68bb      	ldr	r3, [r7, #8]
    c3ca:	701a      	strb	r2, [r3, #0]
    c3cc:	e00a      	b.n	c3e4 <nm_spi_read+0x10c>
	}
	else
		result = spi_data_read(buf, size,0);
    c3ce:	2317      	movs	r3, #23
    c3d0:	18fc      	adds	r4, r7, r3
    c3d2:	1dbb      	adds	r3, r7, #6
    c3d4:	8819      	ldrh	r1, [r3, #0]
    c3d6:	68bb      	ldr	r3, [r7, #8]
    c3d8:	2200      	movs	r2, #0
    c3da:	0018      	movs	r0, r3
    c3dc:	4b34      	ldr	r3, [pc, #208]	; (c4b0 <nm_spi_read+0x1d8>)
    c3de:	4798      	blx	r3
    c3e0:	0003      	movs	r3, r0
    c3e2:	7023      	strb	r3, [r4, #0]

	if (result != N_OK) {
    c3e4:	2317      	movs	r3, #23
    c3e6:	18fb      	adds	r3, r7, r3
    c3e8:	781b      	ldrb	r3, [r3, #0]
    c3ea:	b25b      	sxtb	r3, r3
    c3ec:	2b01      	cmp	r3, #1
    c3ee:	d00d      	beq.n	c40c <nm_spi_read+0x134>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    c3f0:	4a30      	ldr	r2, [pc, #192]	; (c4b4 <nm_spi_read+0x1dc>)
    c3f2:	4927      	ldr	r1, [pc, #156]	; (c490 <nm_spi_read+0x1b8>)
    c3f4:	4b27      	ldr	r3, [pc, #156]	; (c494 <nm_spi_read+0x1bc>)
    c3f6:	0018      	movs	r0, r3
    c3f8:	4b27      	ldr	r3, [pc, #156]	; (c498 <nm_spi_read+0x1c0>)
    c3fa:	4798      	blx	r3
    c3fc:	4b2e      	ldr	r3, [pc, #184]	; (c4b8 <nm_spi_read+0x1e0>)
    c3fe:	0018      	movs	r0, r3
    c400:	4b2e      	ldr	r3, [pc, #184]	; (c4bc <nm_spi_read+0x1e4>)
    c402:	4798      	blx	r3
    c404:	200d      	movs	r0, #13
    c406:	4b26      	ldr	r3, [pc, #152]	; (c4a0 <nm_spi_read+0x1c8>)
    c408:	4798      	blx	r3
		goto _FAIL_;
    c40a:	46c0      	nop			; (mov r8, r8)
		goto _FAIL_;
	}
#endif

_FAIL_:
	if(result != N_OK)
    c40c:	2317      	movs	r3, #23
    c40e:	18fb      	adds	r3, r7, r3
    c410:	781b      	ldrb	r3, [r3, #0]
    c412:	b25b      	sxtb	r3, r3
    c414:	2b01      	cmp	r3, #1
    c416:	d02f      	beq.n	c478 <nm_spi_read+0x1a0>
	{
		nm_bsp_sleep(1);
    c418:	2001      	movs	r0, #1
    c41a:	4b29      	ldr	r3, [pc, #164]	; (c4c0 <nm_spi_read+0x1e8>)
    c41c:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    c41e:	2300      	movs	r3, #0
    c420:	9300      	str	r3, [sp, #0]
    c422:	2300      	movs	r3, #0
    c424:	2200      	movs	r2, #0
    c426:	2100      	movs	r1, #0
    c428:	20cf      	movs	r0, #207	; 0xcf
    c42a:	4c17      	ldr	r4, [pc, #92]	; (c488 <nm_spi_read+0x1b0>)
    c42c:	47a0      	blx	r4
		spi_cmd_rsp(CMD_RESET);
    c42e:	20cf      	movs	r0, #207	; 0xcf
    c430:	4b1c      	ldr	r3, [pc, #112]	; (c4a4 <nm_spi_read+0x1cc>)
    c432:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    c434:	4a23      	ldr	r2, [pc, #140]	; (c4c4 <nm_spi_read+0x1ec>)
    c436:	4916      	ldr	r1, [pc, #88]	; (c490 <nm_spi_read+0x1b8>)
    c438:	4b16      	ldr	r3, [pc, #88]	; (c494 <nm_spi_read+0x1bc>)
    c43a:	0018      	movs	r0, r3
    c43c:	4b16      	ldr	r3, [pc, #88]	; (c498 <nm_spi_read+0x1c0>)
    c43e:	4798      	blx	r3
    c440:	2316      	movs	r3, #22
    c442:	18fb      	adds	r3, r7, r3
    c444:	7819      	ldrb	r1, [r3, #0]
    c446:	1dbb      	adds	r3, r7, #6
    c448:	881b      	ldrh	r3, [r3, #0]
    c44a:	68fa      	ldr	r2, [r7, #12]
    c44c:	481e      	ldr	r0, [pc, #120]	; (c4c8 <nm_spi_read+0x1f0>)
    c44e:	4c12      	ldr	r4, [pc, #72]	; (c498 <nm_spi_read+0x1c0>)
    c450:	47a0      	blx	r4
    c452:	200d      	movs	r0, #13
    c454:	4b12      	ldr	r3, [pc, #72]	; (c4a0 <nm_spi_read+0x1c8>)
    c456:	4798      	blx	r3
		nm_bsp_sleep(1);
    c458:	2001      	movs	r0, #1
    c45a:	4b19      	ldr	r3, [pc, #100]	; (c4c0 <nm_spi_read+0x1e8>)
    c45c:	4798      	blx	r3
		retry--;
    c45e:	2316      	movs	r3, #22
    c460:	18fb      	adds	r3, r7, r3
    c462:	781a      	ldrb	r2, [r3, #0]
    c464:	2316      	movs	r3, #22
    c466:	18fb      	adds	r3, r7, r3
    c468:	3a01      	subs	r2, #1
    c46a:	701a      	strb	r2, [r3, #0]
		if(retry) goto _RETRY_;
    c46c:	2316      	movs	r3, #22
    c46e:	18fb      	adds	r3, r7, r3
    c470:	781b      	ldrb	r3, [r3, #0]
    c472:	2b00      	cmp	r3, #0
    c474:	d000      	beq.n	c478 <nm_spi_read+0x1a0>
    c476:	e742      	b.n	c2fe <nm_spi_read+0x26>
	}

	return result;
    c478:	2317      	movs	r3, #23
    c47a:	18fb      	adds	r3, r7, r3
    c47c:	781b      	ldrb	r3, [r3, #0]
    c47e:	b25b      	sxtb	r3, r3
}
    c480:	0018      	movs	r0, r3
    c482:	46bd      	mov	sp, r7
    c484:	b006      	add	sp, #24
    c486:	bdb0      	pop	{r4, r5, r7, pc}
    c488:	0000b3fd 	.word	0x0000b3fd
    c48c:	0000045d 	.word	0x0000045d
    c490:	000190cc 	.word	0x000190cc
    c494:	00018ac4 	.word	0x00018ac4
    c498:	00016b7d 	.word	0x00016b7d
    c49c:	00018eb8 	.word	0x00018eb8
    c4a0:	00016bb1 	.word	0x00016bb1
    c4a4:	0000b841 	.word	0x0000b841
    c4a8:	00000463 	.word	0x00000463
    c4ac:	00018ee8 	.word	0x00018ee8
    c4b0:	0000b979 	.word	0x0000b979
    c4b4:	00000473 	.word	0x00000473
    c4b8:	00018f20 	.word	0x00018f20
    c4bc:	00016c9d 	.word	0x00016c9d
    c4c0:	00008335 	.word	0x00008335
    c4c4:	00000484 	.word	0x00000484
    c4c8:	00018e04 	.word	0x00018e04

0000c4cc <spi_init_pkt_sz>:
	Bus interfaces

********************************************/

static void spi_init_pkt_sz(void)
{
    c4cc:	b580      	push	{r7, lr}
    c4ce:	b082      	sub	sp, #8
    c4d0:	af00      	add	r7, sp, #0
	uint32 val32;

	/* Make sure SPI max. packet size fits the defined DATA_PKT_SZ.  */
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    c4d2:	4b0c      	ldr	r3, [pc, #48]	; (c504 <spi_init_pkt_sz+0x38>)
    c4d4:	0018      	movs	r0, r3
    c4d6:	4b0c      	ldr	r3, [pc, #48]	; (c508 <spi_init_pkt_sz+0x3c>)
    c4d8:	4798      	blx	r3
    c4da:	0003      	movs	r3, r0
    c4dc:	607b      	str	r3, [r7, #4]
	val32 &= ~(0x7 << 4);
    c4de:	687b      	ldr	r3, [r7, #4]
    c4e0:	2270      	movs	r2, #112	; 0x70
    c4e2:	4393      	bics	r3, r2
    c4e4:	607b      	str	r3, [r7, #4]
	case 256:  val32 |= (0 << 4); break;
	case 512:  val32 |= (1 << 4); break;
	case 1024: val32 |= (2 << 4); break;
	case 2048: val32 |= (3 << 4); break;
	case 4096: val32 |= (4 << 4); break;
	case 8192: val32 |= (5 << 4); break;
    c4e6:	687b      	ldr	r3, [r7, #4]
    c4e8:	2250      	movs	r2, #80	; 0x50
    c4ea:	4313      	orrs	r3, r2
    c4ec:	607b      	str	r3, [r7, #4]
    c4ee:	46c0      	nop			; (mov r8, r8)

	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    c4f0:	687b      	ldr	r3, [r7, #4]
    c4f2:	4a04      	ldr	r2, [pc, #16]	; (c504 <spi_init_pkt_sz+0x38>)
    c4f4:	0019      	movs	r1, r3
    c4f6:	0010      	movs	r0, r2
    c4f8:	4b04      	ldr	r3, [pc, #16]	; (c50c <spi_init_pkt_sz+0x40>)
    c4fa:	4798      	blx	r3
}
    c4fc:	46c0      	nop			; (mov r8, r8)
    c4fe:	46bd      	mov	sp, r7
    c500:	b002      	add	sp, #8
    c502:	bd80      	pop	{r7, pc}
    c504:	0000e824 	.word	0x0000e824
    c508:	0000c6a5 	.word	0x0000c6a5
    c50c:	0000c719 	.word	0x0000c719

0000c510 <nm_spi_reset>:

sint8 nm_spi_reset(void)
{
    c510:	b590      	push	{r4, r7, lr}
    c512:	b083      	sub	sp, #12
    c514:	af02      	add	r7, sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    c516:	2300      	movs	r3, #0
    c518:	9300      	str	r3, [sp, #0]
    c51a:	2300      	movs	r3, #0
    c51c:	2200      	movs	r2, #0
    c51e:	2100      	movs	r1, #0
    c520:	20cf      	movs	r0, #207	; 0xcf
    c522:	4c05      	ldr	r4, [pc, #20]	; (c538 <nm_spi_reset+0x28>)
    c524:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    c526:	20cf      	movs	r0, #207	; 0xcf
    c528:	4b04      	ldr	r3, [pc, #16]	; (c53c <nm_spi_reset+0x2c>)
    c52a:	4798      	blx	r3
	return M2M_SUCCESS;
    c52c:	2300      	movs	r3, #0
}
    c52e:	0018      	movs	r0, r3
    c530:	46bd      	mov	sp, r7
    c532:	b001      	add	sp, #4
    c534:	bd90      	pop	{r4, r7, pc}
    c536:	46c0      	nop			; (mov r8, r8)
    c538:	0000b3fd 	.word	0x0000b3fd
    c53c:	0000b841 	.word	0x0000b841

0000c540 <nm_spi_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_init(void)
{
    c540:	b580      	push	{r7, lr}
    c542:	b082      	sub	sp, #8
    c544:	af00      	add	r7, sp, #0
	uint32 chipid;
	uint32 reg = 0;
    c546:	2300      	movs	r3, #0
    c548:	603b      	str	r3, [r7, #0]
	

	/**
		configure protocol
	**/
	gu8Crc_off = 0;
    c54a:	4b3e      	ldr	r3, [pc, #248]	; (c644 <nm_spi_init+0x104>)
    c54c:	2200      	movs	r2, #0
    c54e:	701a      	strb	r2, [r3, #0]

	// TODO: We can remove the CRC trials if there is a definite way to reset
	// the SPI to it's initial value.
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    c550:	003b      	movs	r3, r7
    c552:	4a3d      	ldr	r2, [pc, #244]	; (c648 <nm_spi_init+0x108>)
    c554:	0019      	movs	r1, r3
    c556:	0010      	movs	r0, r2
    c558:	4b3c      	ldr	r3, [pc, #240]	; (c64c <nm_spi_init+0x10c>)
    c55a:	4798      	blx	r3
    c55c:	1e03      	subs	r3, r0, #0
    c55e:	d126      	bne.n	c5ae <nm_spi_init+0x6e>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
    c560:	4b38      	ldr	r3, [pc, #224]	; (c644 <nm_spi_init+0x104>)
    c562:	2201      	movs	r2, #1
    c564:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    c566:	4a3a      	ldr	r2, [pc, #232]	; (c650 <nm_spi_init+0x110>)
    c568:	493a      	ldr	r1, [pc, #232]	; (c654 <nm_spi_init+0x114>)
    c56a:	4b3b      	ldr	r3, [pc, #236]	; (c658 <nm_spi_init+0x118>)
    c56c:	0018      	movs	r0, r3
    c56e:	4b3b      	ldr	r3, [pc, #236]	; (c65c <nm_spi_init+0x11c>)
    c570:	4798      	blx	r3
    c572:	4b3b      	ldr	r3, [pc, #236]	; (c660 <nm_spi_init+0x120>)
    c574:	0018      	movs	r0, r3
    c576:	4b3b      	ldr	r3, [pc, #236]	; (c664 <nm_spi_init+0x124>)
    c578:	4798      	blx	r3
    c57a:	200d      	movs	r0, #13
    c57c:	4b3a      	ldr	r3, [pc, #232]	; (c668 <nm_spi_init+0x128>)
    c57e:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    c580:	003b      	movs	r3, r7
    c582:	4a31      	ldr	r2, [pc, #196]	; (c648 <nm_spi_init+0x108>)
    c584:	0019      	movs	r1, r3
    c586:	0010      	movs	r0, r2
    c588:	4b30      	ldr	r3, [pc, #192]	; (c64c <nm_spi_init+0x10c>)
    c58a:	4798      	blx	r3
    c58c:	1e03      	subs	r3, r0, #0
    c58e:	d10e      	bne.n	c5ae <nm_spi_init+0x6e>
			// Reaad failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    c590:	4a36      	ldr	r2, [pc, #216]	; (c66c <nm_spi_init+0x12c>)
    c592:	4930      	ldr	r1, [pc, #192]	; (c654 <nm_spi_init+0x114>)
    c594:	4b30      	ldr	r3, [pc, #192]	; (c658 <nm_spi_init+0x118>)
    c596:	0018      	movs	r0, r3
    c598:	4b30      	ldr	r3, [pc, #192]	; (c65c <nm_spi_init+0x11c>)
    c59a:	4798      	blx	r3
    c59c:	4b34      	ldr	r3, [pc, #208]	; (c670 <nm_spi_init+0x130>)
    c59e:	0018      	movs	r0, r3
    c5a0:	4b30      	ldr	r3, [pc, #192]	; (c664 <nm_spi_init+0x124>)
    c5a2:	4798      	blx	r3
    c5a4:	200d      	movs	r0, #13
    c5a6:	4b30      	ldr	r3, [pc, #192]	; (c668 <nm_spi_init+0x128>)
    c5a8:	4798      	blx	r3
			return 0;
    c5aa:	2300      	movs	r3, #0
    c5ac:	e045      	b.n	c63a <nm_spi_init+0xfa>
		}
	}
	if(gu8Crc_off == 0)
    c5ae:	4b25      	ldr	r3, [pc, #148]	; (c644 <nm_spi_init+0x104>)
    c5b0:	781b      	ldrb	r3, [r3, #0]
    c5b2:	2b00      	cmp	r3, #0
    c5b4:	d125      	bne.n	c602 <nm_spi_init+0xc2>
	{
		reg &= ~0xc;	/* disable crc checking */
    c5b6:	683b      	ldr	r3, [r7, #0]
    c5b8:	220c      	movs	r2, #12
    c5ba:	4393      	bics	r3, r2
    c5bc:	603b      	str	r3, [r7, #0]
		reg &= ~0x70;
    c5be:	683b      	ldr	r3, [r7, #0]
    c5c0:	2270      	movs	r2, #112	; 0x70
    c5c2:	4393      	bics	r3, r2
    c5c4:	603b      	str	r3, [r7, #0]
		reg |= (0x5 << 4);
    c5c6:	683b      	ldr	r3, [r7, #0]
    c5c8:	2250      	movs	r2, #80	; 0x50
    c5ca:	4313      	orrs	r3, r2
    c5cc:	603b      	str	r3, [r7, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    c5ce:	683b      	ldr	r3, [r7, #0]
    c5d0:	4a1d      	ldr	r2, [pc, #116]	; (c648 <nm_spi_init+0x108>)
    c5d2:	0019      	movs	r1, r3
    c5d4:	0010      	movs	r0, r2
    c5d6:	4b27      	ldr	r3, [pc, #156]	; (c674 <nm_spi_init+0x134>)
    c5d8:	4798      	blx	r3
    c5da:	1e03      	subs	r3, r0, #0
    c5dc:	d10e      	bne.n	c5fc <nm_spi_init+0xbc>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    c5de:	4a26      	ldr	r2, [pc, #152]	; (c678 <nm_spi_init+0x138>)
    c5e0:	491c      	ldr	r1, [pc, #112]	; (c654 <nm_spi_init+0x114>)
    c5e2:	4b1d      	ldr	r3, [pc, #116]	; (c658 <nm_spi_init+0x118>)
    c5e4:	0018      	movs	r0, r3
    c5e6:	4b1d      	ldr	r3, [pc, #116]	; (c65c <nm_spi_init+0x11c>)
    c5e8:	4798      	blx	r3
    c5ea:	4b24      	ldr	r3, [pc, #144]	; (c67c <nm_spi_init+0x13c>)
    c5ec:	0018      	movs	r0, r3
    c5ee:	4b1d      	ldr	r3, [pc, #116]	; (c664 <nm_spi_init+0x124>)
    c5f0:	4798      	blx	r3
    c5f2:	200d      	movs	r0, #13
    c5f4:	4b1c      	ldr	r3, [pc, #112]	; (c668 <nm_spi_init+0x128>)
    c5f6:	4798      	blx	r3
			return 0;
    c5f8:	2300      	movs	r3, #0
    c5fa:	e01e      	b.n	c63a <nm_spi_init+0xfa>
		}
		gu8Crc_off = 1;
    c5fc:	4b11      	ldr	r3, [pc, #68]	; (c644 <nm_spi_init+0x104>)
    c5fe:	2201      	movs	r2, #1
    c600:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
	if (!spi_read_reg(0x1000, &chipid)) {
    c602:	1d3a      	adds	r2, r7, #4
    c604:	2380      	movs	r3, #128	; 0x80
    c606:	015b      	lsls	r3, r3, #5
    c608:	0011      	movs	r1, r2
    c60a:	0018      	movs	r0, r3
    c60c:	4b0f      	ldr	r3, [pc, #60]	; (c64c <nm_spi_init+0x10c>)
    c60e:	4798      	blx	r3
    c610:	1e03      	subs	r3, r0, #0
    c612:	d10f      	bne.n	c634 <nm_spi_init+0xf4>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    c614:	4a1a      	ldr	r2, [pc, #104]	; (c680 <nm_spi_init+0x140>)
    c616:	490f      	ldr	r1, [pc, #60]	; (c654 <nm_spi_init+0x114>)
    c618:	4b0f      	ldr	r3, [pc, #60]	; (c658 <nm_spi_init+0x118>)
    c61a:	0018      	movs	r0, r3
    c61c:	4b0f      	ldr	r3, [pc, #60]	; (c65c <nm_spi_init+0x11c>)
    c61e:	4798      	blx	r3
    c620:	4b18      	ldr	r3, [pc, #96]	; (c684 <nm_spi_init+0x144>)
    c622:	0018      	movs	r0, r3
    c624:	4b0f      	ldr	r3, [pc, #60]	; (c664 <nm_spi_init+0x124>)
    c626:	4798      	blx	r3
    c628:	200d      	movs	r0, #13
    c62a:	4b0f      	ldr	r3, [pc, #60]	; (c668 <nm_spi_init+0x128>)
    c62c:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    c62e:	2306      	movs	r3, #6
    c630:	425b      	negs	r3, r3
    c632:	e002      	b.n	c63a <nm_spi_init+0xfa>
	}

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	spi_init_pkt_sz();
    c634:	4b14      	ldr	r3, [pc, #80]	; (c688 <nm_spi_init+0x148>)
    c636:	4798      	blx	r3


	return M2M_SUCCESS;
    c638:	2300      	movs	r3, #0
}
    c63a:	0018      	movs	r0, r3
    c63c:	46bd      	mov	sp, r7
    c63e:	b002      	add	sp, #8
    c640:	bd80      	pop	{r7, pc}
    c642:	46c0      	nop			; (mov r8, r8)
    c644:	200000ac 	.word	0x200000ac
    c648:	0000e824 	.word	0x0000e824
    c64c:	0000c0d1 	.word	0x0000c0d1
    c650:	000004c7 	.word	0x000004c7
    c654:	000190d8 	.word	0x000190d8
    c658:	00018ac4 	.word	0x00018ac4
    c65c:	00016b7d 	.word	0x00016b7d
    c660:	00018f48 	.word	0x00018f48
    c664:	00016c9d 	.word	0x00016c9d
    c668:	00016bb1 	.word	0x00016bb1
    c66c:	000004ca 	.word	0x000004ca
    c670:	00018f98 	.word	0x00018f98
    c674:	0000bd51 	.word	0x0000bd51
    c678:	000004d4 	.word	0x000004d4
    c67c:	00018fc4 	.word	0x00018fc4
    c680:	000004de 	.word	0x000004de
    c684:	00018ff8 	.word	0x00018ff8
    c688:	0000c4cd 	.word	0x0000c4cd

0000c68c <nm_spi_deinit>:
*	@author	Samer Sarhan
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
    c68c:	b580      	push	{r7, lr}
    c68e:	af00      	add	r7, sp, #0
	gu8Crc_off = 0;
    c690:	4b03      	ldr	r3, [pc, #12]	; (c6a0 <nm_spi_deinit+0x14>)
    c692:	2200      	movs	r2, #0
    c694:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
    c696:	2300      	movs	r3, #0
}
    c698:	0018      	movs	r0, r3
    c69a:	46bd      	mov	sp, r7
    c69c:	bd80      	pop	{r7, pc}
    c69e:	46c0      	nop			; (mov r8, r8)
    c6a0:	200000ac 	.word	0x200000ac

0000c6a4 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    c6a4:	b580      	push	{r7, lr}
    c6a6:	b084      	sub	sp, #16
    c6a8:	af00      	add	r7, sp, #0
    c6aa:	6078      	str	r0, [r7, #4]
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    c6ac:	230c      	movs	r3, #12
    c6ae:	18fa      	adds	r2, r7, r3
    c6b0:	687b      	ldr	r3, [r7, #4]
    c6b2:	0011      	movs	r1, r2
    c6b4:	0018      	movs	r0, r3
    c6b6:	4b03      	ldr	r3, [pc, #12]	; (c6c4 <nm_spi_read_reg+0x20>)
    c6b8:	4798      	blx	r3

	return u32Val;
    c6ba:	68fb      	ldr	r3, [r7, #12]
}
    c6bc:	0018      	movs	r0, r3
    c6be:	46bd      	mov	sp, r7
    c6c0:	b004      	add	sp, #16
    c6c2:	bd80      	pop	{r7, pc}
    c6c4:	0000c0d1 	.word	0x0000c0d1

0000c6c8 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    c6c8:	b590      	push	{r4, r7, lr}
    c6ca:	b085      	sub	sp, #20
    c6cc:	af00      	add	r7, sp, #0
    c6ce:	6078      	str	r0, [r7, #4]
    c6d0:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    c6d2:	230f      	movs	r3, #15
    c6d4:	18fc      	adds	r4, r7, r3
    c6d6:	683a      	ldr	r2, [r7, #0]
    c6d8:	687b      	ldr	r3, [r7, #4]
    c6da:	0011      	movs	r1, r2
    c6dc:	0018      	movs	r0, r3
    c6de:	4b0d      	ldr	r3, [pc, #52]	; (c714 <nm_spi_read_reg_with_ret+0x4c>)
    c6e0:	4798      	blx	r3
    c6e2:	0003      	movs	r3, r0
    c6e4:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    c6e6:	230f      	movs	r3, #15
    c6e8:	18fb      	adds	r3, r7, r3
    c6ea:	781b      	ldrb	r3, [r3, #0]
    c6ec:	b25b      	sxtb	r3, r3
    c6ee:	2b01      	cmp	r3, #1
    c6f0:	d104      	bne.n	c6fc <nm_spi_read_reg_with_ret+0x34>
    c6f2:	230f      	movs	r3, #15
    c6f4:	18fb      	adds	r3, r7, r3
    c6f6:	2200      	movs	r2, #0
    c6f8:	701a      	strb	r2, [r3, #0]
    c6fa:	e003      	b.n	c704 <nm_spi_read_reg_with_ret+0x3c>
	else s8Ret = M2M_ERR_BUS_FAIL;
    c6fc:	230f      	movs	r3, #15
    c6fe:	18fb      	adds	r3, r7, r3
    c700:	22fa      	movs	r2, #250	; 0xfa
    c702:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    c704:	230f      	movs	r3, #15
    c706:	18fb      	adds	r3, r7, r3
    c708:	781b      	ldrb	r3, [r3, #0]
    c70a:	b25b      	sxtb	r3, r3
}
    c70c:	0018      	movs	r0, r3
    c70e:	46bd      	mov	sp, r7
    c710:	b005      	add	sp, #20
    c712:	bd90      	pop	{r4, r7, pc}
    c714:	0000c0d1 	.word	0x0000c0d1

0000c718 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    c718:	b590      	push	{r4, r7, lr}
    c71a:	b085      	sub	sp, #20
    c71c:	af00      	add	r7, sp, #0
    c71e:	6078      	str	r0, [r7, #4]
    c720:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    c722:	230f      	movs	r3, #15
    c724:	18fc      	adds	r4, r7, r3
    c726:	683a      	ldr	r2, [r7, #0]
    c728:	687b      	ldr	r3, [r7, #4]
    c72a:	0011      	movs	r1, r2
    c72c:	0018      	movs	r0, r3
    c72e:	4b0d      	ldr	r3, [pc, #52]	; (c764 <nm_spi_write_reg+0x4c>)
    c730:	4798      	blx	r3
    c732:	0003      	movs	r3, r0
    c734:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    c736:	230f      	movs	r3, #15
    c738:	18fb      	adds	r3, r7, r3
    c73a:	781b      	ldrb	r3, [r3, #0]
    c73c:	b25b      	sxtb	r3, r3
    c73e:	2b01      	cmp	r3, #1
    c740:	d104      	bne.n	c74c <nm_spi_write_reg+0x34>
    c742:	230f      	movs	r3, #15
    c744:	18fb      	adds	r3, r7, r3
    c746:	2200      	movs	r2, #0
    c748:	701a      	strb	r2, [r3, #0]
    c74a:	e003      	b.n	c754 <nm_spi_write_reg+0x3c>
	else s8Ret = M2M_ERR_BUS_FAIL;
    c74c:	230f      	movs	r3, #15
    c74e:	18fb      	adds	r3, r7, r3
    c750:	22fa      	movs	r2, #250	; 0xfa
    c752:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    c754:	230f      	movs	r3, #15
    c756:	18fb      	adds	r3, r7, r3
    c758:	781b      	ldrb	r3, [r3, #0]
    c75a:	b25b      	sxtb	r3, r3
}
    c75c:	0018      	movs	r0, r3
    c75e:	46bd      	mov	sp, r7
    c760:	b005      	add	sp, #20
    c762:	bd90      	pop	{r4, r7, pc}
    c764:	0000bd51 	.word	0x0000bd51

0000c768 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    c768:	b590      	push	{r4, r7, lr}
    c76a:	b087      	sub	sp, #28
    c76c:	af00      	add	r7, sp, #0
    c76e:	60f8      	str	r0, [r7, #12]
    c770:	60b9      	str	r1, [r7, #8]
    c772:	1dbb      	adds	r3, r7, #6
    c774:	801a      	strh	r2, [r3, #0]
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);
    c776:	2317      	movs	r3, #23
    c778:	18fc      	adds	r4, r7, r3
    c77a:	1dbb      	adds	r3, r7, #6
    c77c:	881a      	ldrh	r2, [r3, #0]
    c77e:	68b9      	ldr	r1, [r7, #8]
    c780:	68fb      	ldr	r3, [r7, #12]
    c782:	0018      	movs	r0, r3
    c784:	4b0d      	ldr	r3, [pc, #52]	; (c7bc <nm_spi_read_block+0x54>)
    c786:	4798      	blx	r3
    c788:	0003      	movs	r3, r0
    c78a:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    c78c:	2317      	movs	r3, #23
    c78e:	18fb      	adds	r3, r7, r3
    c790:	781b      	ldrb	r3, [r3, #0]
    c792:	b25b      	sxtb	r3, r3
    c794:	2b01      	cmp	r3, #1
    c796:	d104      	bne.n	c7a2 <nm_spi_read_block+0x3a>
    c798:	2317      	movs	r3, #23
    c79a:	18fb      	adds	r3, r7, r3
    c79c:	2200      	movs	r2, #0
    c79e:	701a      	strb	r2, [r3, #0]
    c7a0:	e003      	b.n	c7aa <nm_spi_read_block+0x42>
	else s8Ret = M2M_ERR_BUS_FAIL;
    c7a2:	2317      	movs	r3, #23
    c7a4:	18fb      	adds	r3, r7, r3
    c7a6:	22fa      	movs	r2, #250	; 0xfa
    c7a8:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    c7aa:	2317      	movs	r3, #23
    c7ac:	18fb      	adds	r3, r7, r3
    c7ae:	781b      	ldrb	r3, [r3, #0]
    c7b0:	b25b      	sxtb	r3, r3
}
    c7b2:	0018      	movs	r0, r3
    c7b4:	46bd      	mov	sp, r7
    c7b6:	b007      	add	sp, #28
    c7b8:	bd90      	pop	{r4, r7, pc}
    c7ba:	46c0      	nop			; (mov r8, r8)
    c7bc:	0000c2d9 	.word	0x0000c2d9

0000c7c0 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    c7c0:	b590      	push	{r4, r7, lr}
    c7c2:	b087      	sub	sp, #28
    c7c4:	af00      	add	r7, sp, #0
    c7c6:	60f8      	str	r0, [r7, #12]
    c7c8:	60b9      	str	r1, [r7, #8]
    c7ca:	1dbb      	adds	r3, r7, #6
    c7cc:	801a      	strh	r2, [r3, #0]
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);
    c7ce:	2317      	movs	r3, #23
    c7d0:	18fc      	adds	r4, r7, r3
    c7d2:	1dbb      	adds	r3, r7, #6
    c7d4:	881a      	ldrh	r2, [r3, #0]
    c7d6:	68b9      	ldr	r1, [r7, #8]
    c7d8:	68fb      	ldr	r3, [r7, #12]
    c7da:	0018      	movs	r0, r3
    c7dc:	4b0d      	ldr	r3, [pc, #52]	; (c814 <nm_spi_write_block+0x54>)
    c7de:	4798      	blx	r3
    c7e0:	0003      	movs	r3, r0
    c7e2:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    c7e4:	2317      	movs	r3, #23
    c7e6:	18fb      	adds	r3, r7, r3
    c7e8:	781b      	ldrb	r3, [r3, #0]
    c7ea:	b25b      	sxtb	r3, r3
    c7ec:	2b01      	cmp	r3, #1
    c7ee:	d104      	bne.n	c7fa <nm_spi_write_block+0x3a>
    c7f0:	2317      	movs	r3, #23
    c7f2:	18fb      	adds	r3, r7, r3
    c7f4:	2200      	movs	r2, #0
    c7f6:	701a      	strb	r2, [r3, #0]
    c7f8:	e003      	b.n	c802 <nm_spi_write_block+0x42>
	else s8Ret = M2M_ERR_BUS_FAIL;
    c7fa:	2317      	movs	r3, #23
    c7fc:	18fb      	adds	r3, r7, r3
    c7fe:	22fa      	movs	r2, #250	; 0xfa
    c800:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    c802:	2317      	movs	r3, #23
    c804:	18fb      	adds	r3, r7, r3
    c806:	781b      	ldrb	r3, [r3, #0]
    c808:	b25b      	sxtb	r3, r3
}
    c80a:	0018      	movs	r0, r3
    c80c:	46bd      	mov	sp, r7
    c80e:	b007      	add	sp, #28
    c810:	bd90      	pop	{r4, r7, pc}
    c812:	46c0      	nop			; (mov r8, r8)
    c814:	0000bedd 	.word	0x0000bedd

0000c818 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    c818:	b590      	push	{r4, r7, lr}
    c81a:	b089      	sub	sp, #36	; 0x24
    c81c:	af00      	add	r7, sp, #0
    c81e:	60b9      	str	r1, [r7, #8]
    c820:	0011      	movs	r1, r2
    c822:	607b      	str	r3, [r7, #4]
    c824:	230f      	movs	r3, #15
    c826:	18fb      	adds	r3, r7, r3
    c828:	1c02      	adds	r2, r0, #0
    c82a:	701a      	strb	r2, [r3, #0]
    c82c:	230e      	movs	r3, #14
    c82e:	18fb      	adds	r3, r7, r3
    c830:	1c0a      	adds	r2, r1, #0
    c832:	701a      	strb	r2, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    c834:	2330      	movs	r3, #48	; 0x30
    c836:	18fb      	adds	r3, r7, r3
    c838:	881b      	ldrh	r3, [r3, #0]
    c83a:	2b00      	cmp	r3, #0
    c83c:	d100      	bne.n	c840 <Socket_ReadSocketData+0x28>
    c83e:	e0d6      	b.n	c9ee <Socket_ReadSocketData+0x1d6>
    c840:	230f      	movs	r3, #15
    c842:	18fb      	adds	r3, r7, r3
    c844:	2200      	movs	r2, #0
    c846:	569a      	ldrsb	r2, [r3, r2]
    c848:	4b6b      	ldr	r3, [pc, #428]	; (c9f8 <Socket_ReadSocketData+0x1e0>)
    c84a:	0112      	lsls	r2, r2, #4
    c84c:	58d3      	ldr	r3, [r2, r3]
    c84e:	2b00      	cmp	r3, #0
    c850:	d100      	bne.n	c854 <Socket_ReadSocketData+0x3c>
    c852:	e0cc      	b.n	c9ee <Socket_ReadSocketData+0x1d6>
    c854:	230f      	movs	r3, #15
    c856:	18fb      	adds	r3, r7, r3
    c858:	781b      	ldrb	r3, [r3, #0]
    c85a:	b25b      	sxtb	r3, r3
    c85c:	4a66      	ldr	r2, [pc, #408]	; (c9f8 <Socket_ReadSocketData+0x1e0>)
    c85e:	011b      	lsls	r3, r3, #4
    c860:	18d3      	adds	r3, r2, r3
    c862:	3304      	adds	r3, #4
    c864:	881b      	ldrh	r3, [r3, #0]
    c866:	b29b      	uxth	r3, r3
    c868:	2b00      	cmp	r3, #0
    c86a:	d100      	bne.n	c86e <Socket_ReadSocketData+0x56>
    c86c:	e0bf      	b.n	c9ee <Socket_ReadSocketData+0x1d6>
    c86e:	230f      	movs	r3, #15
    c870:	18fb      	adds	r3, r7, r3
    c872:	781b      	ldrb	r3, [r3, #0]
    c874:	b25b      	sxtb	r3, r3
    c876:	4a60      	ldr	r2, [pc, #384]	; (c9f8 <Socket_ReadSocketData+0x1e0>)
    c878:	011b      	lsls	r3, r3, #4
    c87a:	18d3      	adds	r3, r2, r3
    c87c:	330a      	adds	r3, #10
    c87e:	781b      	ldrb	r3, [r3, #0]
    c880:	b2db      	uxtb	r3, r3
    c882:	2b01      	cmp	r3, #1
    c884:	d000      	beq.n	c888 <Socket_ReadSocketData+0x70>
    c886:	e0b2      	b.n	c9ee <Socket_ReadSocketData+0x1d6>
	{
		uint32	u32Address = u32StartAddress;
    c888:	687b      	ldr	r3, [r7, #4]
    c88a:	61fb      	str	r3, [r7, #28]
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    c88c:	68bb      	ldr	r3, [r7, #8]
    c88e:	2230      	movs	r2, #48	; 0x30
    c890:	18ba      	adds	r2, r7, r2
    c892:	8812      	ldrh	r2, [r2, #0]
    c894:	80da      	strh	r2, [r3, #6]
		do
		{
			u8SetRxDone = 1;
    c896:	2319      	movs	r3, #25
    c898:	18fb      	adds	r3, r7, r3
    c89a:	2201      	movs	r2, #1
    c89c:	701a      	strb	r2, [r3, #0]
			u16Read = u16ReadCount;
    c89e:	231a      	movs	r3, #26
    c8a0:	18fb      	adds	r3, r7, r3
    c8a2:	2230      	movs	r2, #48	; 0x30
    c8a4:	18ba      	adds	r2, r7, r2
    c8a6:	8812      	ldrh	r2, [r2, #0]
    c8a8:	801a      	strh	r2, [r3, #0]
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    c8aa:	230f      	movs	r3, #15
    c8ac:	18fb      	adds	r3, r7, r3
    c8ae:	781b      	ldrb	r3, [r3, #0]
    c8b0:	b25b      	sxtb	r3, r3
    c8b2:	4a51      	ldr	r2, [pc, #324]	; (c9f8 <Socket_ReadSocketData+0x1e0>)
    c8b4:	011b      	lsls	r3, r3, #4
    c8b6:	18d3      	adds	r3, r2, r3
    c8b8:	3304      	adds	r3, #4
    c8ba:	881b      	ldrh	r3, [r3, #0]
    c8bc:	b29b      	uxth	r3, r3
    c8be:	221a      	movs	r2, #26
    c8c0:	18ba      	adds	r2, r7, r2
    c8c2:	8812      	ldrh	r2, [r2, #0]
    c8c4:	1ad3      	subs	r3, r2, r3
    c8c6:	b29a      	uxth	r2, r3
    c8c8:	2316      	movs	r3, #22
    c8ca:	18fb      	adds	r3, r7, r3
    c8cc:	801a      	strh	r2, [r3, #0]
			if(s16Diff > 0)
    c8ce:	2316      	movs	r3, #22
    c8d0:	18fb      	adds	r3, r7, r3
    c8d2:	2200      	movs	r2, #0
    c8d4:	5e9b      	ldrsh	r3, [r3, r2]
    c8d6:	2b00      	cmp	r3, #0
    c8d8:	dd0f      	ble.n	c8fa <Socket_ReadSocketData+0xe2>
			{
				u8SetRxDone = 0;
    c8da:	2319      	movs	r3, #25
    c8dc:	18fb      	adds	r3, r7, r3
    c8de:	2200      	movs	r2, #0
    c8e0:	701a      	strb	r2, [r3, #0]
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    c8e2:	230f      	movs	r3, #15
    c8e4:	18fb      	adds	r3, r7, r3
    c8e6:	2200      	movs	r2, #0
    c8e8:	569a      	ldrsb	r2, [r3, r2]
    c8ea:	231a      	movs	r3, #26
    c8ec:	18fb      	adds	r3, r7, r3
    c8ee:	4942      	ldr	r1, [pc, #264]	; (c9f8 <Socket_ReadSocketData+0x1e0>)
    c8f0:	0112      	lsls	r2, r2, #4
    c8f2:	188a      	adds	r2, r1, r2
    c8f4:	3204      	adds	r2, #4
    c8f6:	8812      	ldrh	r2, [r2, #0]
    c8f8:	801a      	strh	r2, [r3, #0]
			}
			
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    c8fa:	230f      	movs	r3, #15
    c8fc:	18fb      	adds	r3, r7, r3
    c8fe:	2200      	movs	r2, #0
    c900:	569a      	ldrsb	r2, [r3, r2]
    c902:	4b3d      	ldr	r3, [pc, #244]	; (c9f8 <Socket_ReadSocketData+0x1e0>)
    c904:	0112      	lsls	r2, r2, #4
    c906:	58d1      	ldr	r1, [r2, r3]
    c908:	2319      	movs	r3, #25
    c90a:	18fb      	adds	r3, r7, r3
    c90c:	781c      	ldrb	r4, [r3, #0]
    c90e:	231a      	movs	r3, #26
    c910:	18fb      	adds	r3, r7, r3
    c912:	881a      	ldrh	r2, [r3, #0]
    c914:	69f8      	ldr	r0, [r7, #28]
    c916:	0023      	movs	r3, r4
    c918:	4c38      	ldr	r4, [pc, #224]	; (c9fc <Socket_ReadSocketData+0x1e4>)
    c91a:	47a0      	blx	r4
    c91c:	1e03      	subs	r3, r0, #0
    c91e:	d14f      	bne.n	c9c0 <Socket_ReadSocketData+0x1a8>
			{
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    c920:	230f      	movs	r3, #15
    c922:	18fb      	adds	r3, r7, r3
    c924:	2200      	movs	r2, #0
    c926:	569a      	ldrsb	r2, [r3, r2]
    c928:	4b33      	ldr	r3, [pc, #204]	; (c9f8 <Socket_ReadSocketData+0x1e0>)
    c92a:	0112      	lsls	r2, r2, #4
    c92c:	58d2      	ldr	r2, [r2, r3]
    c92e:	68bb      	ldr	r3, [r7, #8]
    c930:	601a      	str	r2, [r3, #0]
				pstrRecv->s16BufferSize		= u16Read;
    c932:	231a      	movs	r3, #26
    c934:	18fb      	adds	r3, r7, r3
    c936:	2200      	movs	r2, #0
    c938:	5e9a      	ldrsh	r2, [r3, r2]
    c93a:	68bb      	ldr	r3, [r7, #8]
    c93c:	809a      	strh	r2, [r3, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    c93e:	68bb      	ldr	r3, [r7, #8]
    c940:	88da      	ldrh	r2, [r3, #6]
    c942:	231a      	movs	r3, #26
    c944:	18fb      	adds	r3, r7, r3
    c946:	881b      	ldrh	r3, [r3, #0]
    c948:	1ad3      	subs	r3, r2, r3
    c94a:	b29a      	uxth	r2, r3
    c94c:	68bb      	ldr	r3, [r7, #8]
    c94e:	80da      	strh	r2, [r3, #6]

				if (gpfAppSocketCb)
    c950:	4b2b      	ldr	r3, [pc, #172]	; (ca00 <Socket_ReadSocketData+0x1e8>)
    c952:	681b      	ldr	r3, [r3, #0]
    c954:	2b00      	cmp	r3, #0
    c956:	d00b      	beq.n	c970 <Socket_ReadSocketData+0x158>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    c958:	4b29      	ldr	r3, [pc, #164]	; (ca00 <Socket_ReadSocketData+0x1e8>)
    c95a:	681b      	ldr	r3, [r3, #0]
    c95c:	68bc      	ldr	r4, [r7, #8]
    c95e:	220e      	movs	r2, #14
    c960:	18ba      	adds	r2, r7, r2
    c962:	7811      	ldrb	r1, [r2, #0]
    c964:	220f      	movs	r2, #15
    c966:	18ba      	adds	r2, r7, r2
    c968:	2000      	movs	r0, #0
    c96a:	5610      	ldrsb	r0, [r2, r0]
    c96c:	0022      	movs	r2, r4
    c96e:	4798      	blx	r3

				u16ReadCount -= u16Read;
    c970:	2330      	movs	r3, #48	; 0x30
    c972:	18f9      	adds	r1, r7, r3
    c974:	2330      	movs	r3, #48	; 0x30
    c976:	18fa      	adds	r2, r7, r3
    c978:	231a      	movs	r3, #26
    c97a:	18fb      	adds	r3, r7, r3
    c97c:	8812      	ldrh	r2, [r2, #0]
    c97e:	881b      	ldrh	r3, [r3, #0]
    c980:	1ad3      	subs	r3, r2, r3
    c982:	800b      	strh	r3, [r1, #0]
				u32Address += u16Read;
    c984:	231a      	movs	r3, #26
    c986:	18fb      	adds	r3, r7, r3
    c988:	881b      	ldrh	r3, [r3, #0]
    c98a:	69fa      	ldr	r2, [r7, #28]
    c98c:	18d3      	adds	r3, r2, r3
    c98e:	61fb      	str	r3, [r7, #28]

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    c990:	230f      	movs	r3, #15
    c992:	18fb      	adds	r3, r7, r3
    c994:	781b      	ldrb	r3, [r3, #0]
    c996:	b25b      	sxtb	r3, r3
    c998:	4a17      	ldr	r2, [pc, #92]	; (c9f8 <Socket_ReadSocketData+0x1e0>)
    c99a:	011b      	lsls	r3, r3, #4
    c99c:	18d3      	adds	r3, r2, r3
    c99e:	330a      	adds	r3, #10
    c9a0:	781b      	ldrb	r3, [r3, #0]
    c9a2:	b2db      	uxtb	r3, r3
    c9a4:	2b00      	cmp	r3, #0
    c9a6:	d11b      	bne.n	c9e0 <Socket_ReadSocketData+0x1c8>
    c9a8:	2330      	movs	r3, #48	; 0x30
    c9aa:	18fb      	adds	r3, r7, r3
    c9ac:	881b      	ldrh	r3, [r3, #0]
    c9ae:	2b00      	cmp	r3, #0
    c9b0:	d016      	beq.n	c9e0 <Socket_ReadSocketData+0x1c8>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    c9b2:	2301      	movs	r3, #1
    c9b4:	2200      	movs	r2, #0
    c9b6:	2100      	movs	r1, #0
    c9b8:	2000      	movs	r0, #0
    c9ba:	4c10      	ldr	r4, [pc, #64]	; (c9fc <Socket_ReadSocketData+0x1e4>)
    c9bc:	47a0      	blx	r4
						M2M_DBG("hif_receive Success\n");
					else
						M2M_DBG("hif_receive Fail\n");
					break;
    c9be:	e016      	b.n	c9ee <Socket_ReadSocketData+0x1d6>
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    c9c0:	4b10      	ldr	r3, [pc, #64]	; (ca04 <Socket_ReadSocketData+0x1ec>)
    c9c2:	0018      	movs	r0, r3
    c9c4:	4b10      	ldr	r3, [pc, #64]	; (ca08 <Socket_ReadSocketData+0x1f0>)
    c9c6:	4798      	blx	r3
    c9c8:	2330      	movs	r3, #48	; 0x30
    c9ca:	18fb      	adds	r3, r7, r3
    c9cc:	881a      	ldrh	r2, [r3, #0]
    c9ce:	4b0f      	ldr	r3, [pc, #60]	; (ca0c <Socket_ReadSocketData+0x1f4>)
    c9d0:	0011      	movs	r1, r2
    c9d2:	0018      	movs	r0, r3
    c9d4:	4b0c      	ldr	r3, [pc, #48]	; (ca08 <Socket_ReadSocketData+0x1f0>)
    c9d6:	4798      	blx	r3
    c9d8:	200d      	movs	r0, #13
    c9da:	4b0d      	ldr	r3, [pc, #52]	; (ca10 <Socket_ReadSocketData+0x1f8>)
    c9dc:	4798      	blx	r3
				break;
    c9de:	e006      	b.n	c9ee <Socket_ReadSocketData+0x1d6>
			}
		}while(u16ReadCount != 0);
    c9e0:	2330      	movs	r3, #48	; 0x30
    c9e2:	18fb      	adds	r3, r7, r3
    c9e4:	881b      	ldrh	r3, [r3, #0]
    c9e6:	2b00      	cmp	r3, #0
    c9e8:	d000      	beq.n	c9ec <Socket_ReadSocketData+0x1d4>
    c9ea:	e754      	b.n	c896 <Socket_ReadSocketData+0x7e>
	}
}
    c9ec:	e7ff      	b.n	c9ee <Socket_ReadSocketData+0x1d6>
    c9ee:	46c0      	nop			; (mov r8, r8)
    c9f0:	46bd      	mov	sp, r7
    c9f2:	b009      	add	sp, #36	; 0x24
    c9f4:	bd90      	pop	{r4, r7, pc}
    c9f6:	46c0      	nop			; (mov r8, r8)
    c9f8:	200002a4 	.word	0x200002a4
    c9fc:	00009779 	.word	0x00009779
    ca00:	20000354 	.word	0x20000354
    ca04:	000190e4 	.word	0x000190e4
    ca08:	00016b7d 	.word	0x00016b7d
    ca0c:	000190f0 	.word	0x000190f0
    ca10:	00016bb1 	.word	0x00016bb1

0000ca14 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    ca14:	b590      	push	{r4, r7, lr}
    ca16:	b0bb      	sub	sp, #236	; 0xec
    ca18:	af02      	add	r7, sp, #8
    ca1a:	603a      	str	r2, [r7, #0]
    ca1c:	1dfb      	adds	r3, r7, #7
    ca1e:	1c02      	adds	r2, r0, #0
    ca20:	701a      	strb	r2, [r3, #0]
    ca22:	1d3b      	adds	r3, r7, #4
    ca24:	1c0a      	adds	r2, r1, #0
    ca26:	801a      	strh	r2, [r3, #0]
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    ca28:	1dfb      	adds	r3, r7, #7
    ca2a:	781b      	ldrb	r3, [r3, #0]
    ca2c:	2b41      	cmp	r3, #65	; 0x41
    ca2e:	d003      	beq.n	ca38 <m2m_ip_cb+0x24>
    ca30:	1dfb      	adds	r3, r7, #7
    ca32:	781b      	ldrb	r3, [r3, #0]
    ca34:	2b54      	cmp	r3, #84	; 0x54
    ca36:	d120      	bne.n	ca7a <m2m_ip_cb+0x66>
	{
		tstrBindReply		strBindReply;
		tstrSocketBindMsg	strBind;

		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    ca38:	23cc      	movs	r3, #204	; 0xcc
    ca3a:	18f9      	adds	r1, r7, r3
    ca3c:	6838      	ldr	r0, [r7, #0]
    ca3e:	2300      	movs	r3, #0
    ca40:	2204      	movs	r2, #4
    ca42:	4c98      	ldr	r4, [pc, #608]	; (cca4 <m2m_ip_cb+0x290>)
    ca44:	47a0      	blx	r4
    ca46:	1e03      	subs	r3, r0, #0
    ca48:	d000      	beq.n	ca4c <m2m_ip_cb+0x38>
    ca4a:	e275      	b.n	cf38 <m2m_ip_cb+0x524>
		{
			strBind.status = strBindReply.s8Status;
    ca4c:	23cc      	movs	r3, #204	; 0xcc
    ca4e:	18fb      	adds	r3, r7, r3
    ca50:	2201      	movs	r2, #1
    ca52:	569a      	ldrsb	r2, [r3, r2]
    ca54:	23c8      	movs	r3, #200	; 0xc8
    ca56:	18fb      	adds	r3, r7, r3
    ca58:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    ca5a:	4b93      	ldr	r3, [pc, #588]	; (cca8 <m2m_ip_cb+0x294>)
    ca5c:	681b      	ldr	r3, [r3, #0]
    ca5e:	2b00      	cmp	r3, #0
    ca60:	d100      	bne.n	ca64 <m2m_ip_cb+0x50>
    ca62:	e269      	b.n	cf38 <m2m_ip_cb+0x524>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    ca64:	4b90      	ldr	r3, [pc, #576]	; (cca8 <m2m_ip_cb+0x294>)
    ca66:	681b      	ldr	r3, [r3, #0]
    ca68:	22cc      	movs	r2, #204	; 0xcc
    ca6a:	18ba      	adds	r2, r7, r2
    ca6c:	2000      	movs	r0, #0
    ca6e:	5610      	ldrsb	r0, [r2, r0]
    ca70:	22c8      	movs	r2, #200	; 0xc8
    ca72:	18ba      	adds	r2, r7, r2
    ca74:	2101      	movs	r1, #1
    ca76:	4798      	blx	r3
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
	{
    ca78:	e25e      	b.n	cf38 <m2m_ip_cb+0x524>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    ca7a:	1dfb      	adds	r3, r7, #7
    ca7c:	781b      	ldrb	r3, [r3, #0]
    ca7e:	2b42      	cmp	r3, #66	; 0x42
    ca80:	d120      	bne.n	cac4 <m2m_ip_cb+0xb0>
	{
		tstrListenReply			strListenReply;
		tstrSocketListenMsg		strListen;
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    ca82:	23c4      	movs	r3, #196	; 0xc4
    ca84:	18f9      	adds	r1, r7, r3
    ca86:	6838      	ldr	r0, [r7, #0]
    ca88:	2300      	movs	r3, #0
    ca8a:	2204      	movs	r2, #4
    ca8c:	4c85      	ldr	r4, [pc, #532]	; (cca4 <m2m_ip_cb+0x290>)
    ca8e:	47a0      	blx	r4
    ca90:	1e03      	subs	r3, r0, #0
    ca92:	d000      	beq.n	ca96 <m2m_ip_cb+0x82>
    ca94:	e257      	b.n	cf46 <m2m_ip_cb+0x532>
		{
			strListen.status = strListenReply.s8Status;
    ca96:	23c4      	movs	r3, #196	; 0xc4
    ca98:	18fb      	adds	r3, r7, r3
    ca9a:	2201      	movs	r2, #1
    ca9c:	569a      	ldrsb	r2, [r3, r2]
    ca9e:	23c0      	movs	r3, #192	; 0xc0
    caa0:	18fb      	adds	r3, r7, r3
    caa2:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    caa4:	4b80      	ldr	r3, [pc, #512]	; (cca8 <m2m_ip_cb+0x294>)
    caa6:	681b      	ldr	r3, [r3, #0]
    caa8:	2b00      	cmp	r3, #0
    caaa:	d100      	bne.n	caae <m2m_ip_cb+0x9a>
    caac:	e24b      	b.n	cf46 <m2m_ip_cb+0x532>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    caae:	4b7e      	ldr	r3, [pc, #504]	; (cca8 <m2m_ip_cb+0x294>)
    cab0:	681b      	ldr	r3, [r3, #0]
    cab2:	22c4      	movs	r2, #196	; 0xc4
    cab4:	18ba      	adds	r2, r7, r2
    cab6:	2000      	movs	r0, #0
    cab8:	5610      	ldrsb	r0, [r2, r0]
    caba:	22c0      	movs	r2, #192	; 0xc0
    cabc:	18ba      	adds	r2, r7, r2
    cabe:	2102      	movs	r1, #2
    cac0:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    cac2:	e240      	b.n	cf46 <m2m_ip_cb+0x532>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    cac4:	1dfb      	adds	r3, r7, #7
    cac6:	781b      	ldrb	r3, [r3, #0]
    cac8:	2b43      	cmp	r3, #67	; 0x43
    caca:	d000      	beq.n	cace <m2m_ip_cb+0xba>
    cacc:	e086      	b.n	cbdc <m2m_ip_cb+0x1c8>
	{
		tstrAcceptReply			strAcceptReply;
		tstrSocketAcceptMsg		strAccept;
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    cace:	23b4      	movs	r3, #180	; 0xb4
    cad0:	18f9      	adds	r1, r7, r3
    cad2:	6838      	ldr	r0, [r7, #0]
    cad4:	2300      	movs	r3, #0
    cad6:	220c      	movs	r2, #12
    cad8:	4c72      	ldr	r4, [pc, #456]	; (cca4 <m2m_ip_cb+0x290>)
    cada:	47a0      	blx	r4
    cadc:	1e03      	subs	r3, r0, #0
    cade:	d000      	beq.n	cae2 <m2m_ip_cb+0xce>
    cae0:	e231      	b.n	cf46 <m2m_ip_cb+0x532>
		{
			if(strAcceptReply.sConnectedSock >= 0)
    cae2:	23b4      	movs	r3, #180	; 0xb4
    cae4:	18fb      	adds	r3, r7, r3
    cae6:	7a5b      	ldrb	r3, [r3, #9]
    cae8:	b25b      	sxtb	r3, r3
    caea:	2b00      	cmp	r3, #0
    caec:	db4f      	blt.n	cb8e <m2m_ip_cb+0x17a>
			{
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    caee:	23b4      	movs	r3, #180	; 0xb4
    caf0:	18fb      	adds	r3, r7, r3
    caf2:	7a5b      	ldrb	r3, [r3, #9]
    caf4:	b25b      	sxtb	r3, r3
    caf6:	0018      	movs	r0, r3
    caf8:	23b4      	movs	r3, #180	; 0xb4
    cafa:	18fb      	adds	r3, r7, r3
    cafc:	7a1b      	ldrb	r3, [r3, #8]
    cafe:	b25b      	sxtb	r3, r3
    cb00:	4a6a      	ldr	r2, [pc, #424]	; (ccac <m2m_ip_cb+0x298>)
    cb02:	011b      	lsls	r3, r3, #4
    cb04:	18d3      	adds	r3, r2, r3
    cb06:	330b      	adds	r3, #11
    cb08:	781b      	ldrb	r3, [r3, #0]
    cb0a:	b2d9      	uxtb	r1, r3
    cb0c:	4a67      	ldr	r2, [pc, #412]	; (ccac <m2m_ip_cb+0x298>)
    cb0e:	0103      	lsls	r3, r0, #4
    cb10:	18d3      	adds	r3, r2, r3
    cb12:	330b      	adds	r3, #11
    cb14:	1c0a      	adds	r2, r1, #0
    cb16:	701a      	strb	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    cb18:	23b4      	movs	r3, #180	; 0xb4
    cb1a:	18fb      	adds	r3, r7, r3
    cb1c:	7a5b      	ldrb	r3, [r3, #9]
    cb1e:	b25b      	sxtb	r3, r3
    cb20:	4a62      	ldr	r2, [pc, #392]	; (ccac <m2m_ip_cb+0x298>)
    cb22:	011b      	lsls	r3, r3, #4
    cb24:	18d3      	adds	r3, r2, r3
    cb26:	330a      	adds	r3, #10
    cb28:	2201      	movs	r2, #1
    cb2a:	701a      	strb	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    cb2c:	23b4      	movs	r3, #180	; 0xb4
    cb2e:	18fb      	adds	r3, r7, r3
    cb30:	7a5b      	ldrb	r3, [r3, #9]
    cb32:	b25b      	sxtb	r3, r3
    cb34:	0018      	movs	r0, r3
    cb36:	23b4      	movs	r3, #180	; 0xb4
    cb38:	18fb      	adds	r3, r7, r3
    cb3a:	895b      	ldrh	r3, [r3, #10]
    cb3c:	3b08      	subs	r3, #8
    cb3e:	b299      	uxth	r1, r3
    cb40:	4a5a      	ldr	r2, [pc, #360]	; (ccac <m2m_ip_cb+0x298>)
    cb42:	0103      	lsls	r3, r0, #4
    cb44:	18d3      	adds	r3, r2, r3
    cb46:	3308      	adds	r3, #8
    cb48:	1c0a      	adds	r2, r1, #0
    cb4a:	801a      	strh	r2, [r3, #0]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
    cb4c:	4b58      	ldr	r3, [pc, #352]	; (ccb0 <m2m_ip_cb+0x29c>)
    cb4e:	881b      	ldrh	r3, [r3, #0]
    cb50:	b29b      	uxth	r3, r3
    cb52:	3301      	adds	r3, #1
    cb54:	b29a      	uxth	r2, r3
    cb56:	4b56      	ldr	r3, [pc, #344]	; (ccb0 <m2m_ip_cb+0x29c>)
    cb58:	801a      	strh	r2, [r3, #0]
				if(gu16SessionID == 0)
    cb5a:	4b55      	ldr	r3, [pc, #340]	; (ccb0 <m2m_ip_cb+0x29c>)
    cb5c:	881b      	ldrh	r3, [r3, #0]
    cb5e:	b29b      	uxth	r3, r3
    cb60:	2b00      	cmp	r3, #0
    cb62:	d106      	bne.n	cb72 <m2m_ip_cb+0x15e>
					++gu16SessionID;
    cb64:	4b52      	ldr	r3, [pc, #328]	; (ccb0 <m2m_ip_cb+0x29c>)
    cb66:	881b      	ldrh	r3, [r3, #0]
    cb68:	b29b      	uxth	r3, r3
    cb6a:	3301      	adds	r3, #1
    cb6c:	b29a      	uxth	r2, r3
    cb6e:	4b50      	ldr	r3, [pc, #320]	; (ccb0 <m2m_ip_cb+0x29c>)
    cb70:	801a      	strh	r2, [r3, #0]

				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    cb72:	23b4      	movs	r3, #180	; 0xb4
    cb74:	18fb      	adds	r3, r7, r3
    cb76:	7a5b      	ldrb	r3, [r3, #9]
    cb78:	b25b      	sxtb	r3, r3
    cb7a:	0018      	movs	r0, r3
    cb7c:	4b4c      	ldr	r3, [pc, #304]	; (ccb0 <m2m_ip_cb+0x29c>)
    cb7e:	881b      	ldrh	r3, [r3, #0]
    cb80:	b299      	uxth	r1, r3
    cb82:	4a4a      	ldr	r2, [pc, #296]	; (ccac <m2m_ip_cb+0x298>)
    cb84:	0103      	lsls	r3, r0, #4
    cb86:	18d3      	adds	r3, r2, r3
    cb88:	3306      	adds	r3, #6
    cb8a:	1c0a      	adds	r2, r1, #0
    cb8c:	801a      	strh	r2, [r3, #0]
				M2M_DBG("Socket %d session ID = %d\r\n",strAcceptReply.sConnectedSock , gu16SessionID );		
			}
			strAccept.sock = strAcceptReply.sConnectedSock;
    cb8e:	23b4      	movs	r3, #180	; 0xb4
    cb90:	18fb      	adds	r3, r7, r3
    cb92:	2209      	movs	r2, #9
    cb94:	569a      	ldrsb	r2, [r3, r2]
    cb96:	23a0      	movs	r3, #160	; 0xa0
    cb98:	18fb      	adds	r3, r7, r3
    cb9a:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    cb9c:	23a0      	movs	r3, #160	; 0xa0
    cb9e:	18fb      	adds	r3, r7, r3
    cba0:	2202      	movs	r2, #2
    cba2:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    cba4:	23b4      	movs	r3, #180	; 0xb4
    cba6:	18fb      	adds	r3, r7, r3
    cba8:	885a      	ldrh	r2, [r3, #2]
    cbaa:	23a0      	movs	r3, #160	; 0xa0
    cbac:	18fb      	adds	r3, r7, r3
    cbae:	80da      	strh	r2, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    cbb0:	23b4      	movs	r3, #180	; 0xb4
    cbb2:	18fb      	adds	r3, r7, r3
    cbb4:	685a      	ldr	r2, [r3, #4]
    cbb6:	23a0      	movs	r3, #160	; 0xa0
    cbb8:	18fb      	adds	r3, r7, r3
    cbba:	609a      	str	r2, [r3, #8]
			if(gpfAppSocketCb)
    cbbc:	4b3a      	ldr	r3, [pc, #232]	; (cca8 <m2m_ip_cb+0x294>)
    cbbe:	681b      	ldr	r3, [r3, #0]
    cbc0:	2b00      	cmp	r3, #0
    cbc2:	d100      	bne.n	cbc6 <m2m_ip_cb+0x1b2>
    cbc4:	e1bf      	b.n	cf46 <m2m_ip_cb+0x532>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    cbc6:	4b38      	ldr	r3, [pc, #224]	; (cca8 <m2m_ip_cb+0x294>)
    cbc8:	681b      	ldr	r3, [r3, #0]
    cbca:	22b4      	movs	r2, #180	; 0xb4
    cbcc:	18ba      	adds	r2, r7, r2
    cbce:	2008      	movs	r0, #8
    cbd0:	5610      	ldrsb	r0, [r2, r0]
    cbd2:	22a0      	movs	r2, #160	; 0xa0
    cbd4:	18ba      	adds	r2, r7, r2
    cbd6:	2104      	movs	r1, #4
    cbd8:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    cbda:	e1b4      	b.n	cf46 <m2m_ip_cb+0x532>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    cbdc:	1dfb      	adds	r3, r7, #7
    cbde:	781b      	ldrb	r3, [r3, #0]
    cbe0:	2b44      	cmp	r3, #68	; 0x44
    cbe2:	d003      	beq.n	cbec <m2m_ip_cb+0x1d8>
    cbe4:	1dfb      	adds	r3, r7, #7
    cbe6:	781b      	ldrb	r3, [r3, #0]
    cbe8:	2b4b      	cmp	r3, #75	; 0x4b
    cbea:	d13d      	bne.n	cc68 <m2m_ip_cb+0x254>
	{
		tstrConnectReply		strConnectReply;
		tstrSocketConnectMsg	strConnMsg;
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    cbec:	239c      	movs	r3, #156	; 0x9c
    cbee:	18f9      	adds	r1, r7, r3
    cbf0:	6838      	ldr	r0, [r7, #0]
    cbf2:	2300      	movs	r3, #0
    cbf4:	2204      	movs	r2, #4
    cbf6:	4c2b      	ldr	r4, [pc, #172]	; (cca4 <m2m_ip_cb+0x290>)
    cbf8:	47a0      	blx	r4
    cbfa:	1e03      	subs	r3, r0, #0
    cbfc:	d000      	beq.n	cc00 <m2m_ip_cb+0x1ec>
    cbfe:	e19d      	b.n	cf3c <m2m_ip_cb+0x528>
		{
			strConnMsg.sock		= strConnectReply.sock;
    cc00:	239c      	movs	r3, #156	; 0x9c
    cc02:	18fb      	adds	r3, r7, r3
    cc04:	2200      	movs	r2, #0
    cc06:	569a      	ldrsb	r2, [r3, r2]
    cc08:	2398      	movs	r3, #152	; 0x98
    cc0a:	18fb      	adds	r3, r7, r3
    cc0c:	701a      	strb	r2, [r3, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    cc0e:	239c      	movs	r3, #156	; 0x9c
    cc10:	18fb      	adds	r3, r7, r3
    cc12:	2201      	movs	r2, #1
    cc14:	569a      	ldrsb	r2, [r3, r2]
    cc16:	2398      	movs	r3, #152	; 0x98
    cc18:	18fb      	adds	r3, r7, r3
    cc1a:	705a      	strb	r2, [r3, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    cc1c:	239c      	movs	r3, #156	; 0x9c
    cc1e:	18fb      	adds	r3, r7, r3
    cc20:	785b      	ldrb	r3, [r3, #1]
    cc22:	b25b      	sxtb	r3, r3
    cc24:	2b00      	cmp	r3, #0
    cc26:	d10f      	bne.n	cc48 <m2m_ip_cb+0x234>
			{
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    cc28:	239c      	movs	r3, #156	; 0x9c
    cc2a:	18fb      	adds	r3, r7, r3
    cc2c:	781b      	ldrb	r3, [r3, #0]
    cc2e:	b25b      	sxtb	r3, r3
    cc30:	0018      	movs	r0, r3
    cc32:	239c      	movs	r3, #156	; 0x9c
    cc34:	18fb      	adds	r3, r7, r3
    cc36:	885b      	ldrh	r3, [r3, #2]
    cc38:	3b08      	subs	r3, #8
    cc3a:	b299      	uxth	r1, r3
    cc3c:	4a1b      	ldr	r2, [pc, #108]	; (ccac <m2m_ip_cb+0x298>)
    cc3e:	0103      	lsls	r3, r0, #4
    cc40:	18d3      	adds	r3, r2, r3
    cc42:	3308      	adds	r3, #8
    cc44:	1c0a      	adds	r2, r1, #0
    cc46:	801a      	strh	r2, [r3, #0]
			}
			if(gpfAppSocketCb)
    cc48:	4b17      	ldr	r3, [pc, #92]	; (cca8 <m2m_ip_cb+0x294>)
    cc4a:	681b      	ldr	r3, [r3, #0]
    cc4c:	2b00      	cmp	r3, #0
    cc4e:	d100      	bne.n	cc52 <m2m_ip_cb+0x23e>
    cc50:	e174      	b.n	cf3c <m2m_ip_cb+0x528>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    cc52:	4b15      	ldr	r3, [pc, #84]	; (cca8 <m2m_ip_cb+0x294>)
    cc54:	681b      	ldr	r3, [r3, #0]
    cc56:	229c      	movs	r2, #156	; 0x9c
    cc58:	18ba      	adds	r2, r7, r2
    cc5a:	2000      	movs	r0, #0
    cc5c:	5610      	ldrsb	r0, [r2, r0]
    cc5e:	2298      	movs	r2, #152	; 0x98
    cc60:	18ba      	adds	r2, r7, r2
    cc62:	2105      	movs	r1, #5
    cc64:	4798      	blx	r3
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
	{
    cc66:	e169      	b.n	cf3c <m2m_ip_cb+0x528>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    cc68:	1dfb      	adds	r3, r7, #7
    cc6a:	781b      	ldrb	r3, [r3, #0]
    cc6c:	2b4a      	cmp	r3, #74	; 0x4a
    cc6e:	d123      	bne.n	ccb8 <m2m_ip_cb+0x2a4>
	{
		tstrDnsReply	strDnsReply;
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    cc70:	230c      	movs	r3, #12
    cc72:	18f9      	adds	r1, r7, r3
    cc74:	6838      	ldr	r0, [r7, #0]
    cc76:	2300      	movs	r3, #0
    cc78:	2244      	movs	r2, #68	; 0x44
    cc7a:	4c0a      	ldr	r4, [pc, #40]	; (cca4 <m2m_ip_cb+0x290>)
    cc7c:	47a0      	blx	r4
    cc7e:	1e03      	subs	r3, r0, #0
    cc80:	d000      	beq.n	cc84 <m2m_ip_cb+0x270>
    cc82:	e160      	b.n	cf46 <m2m_ip_cb+0x532>
		{
			if(gpfAppResolveCb)
    cc84:	4b0b      	ldr	r3, [pc, #44]	; (ccb4 <m2m_ip_cb+0x2a0>)
    cc86:	681b      	ldr	r3, [r3, #0]
    cc88:	2b00      	cmp	r3, #0
    cc8a:	d100      	bne.n	cc8e <m2m_ip_cb+0x27a>
    cc8c:	e15b      	b.n	cf46 <m2m_ip_cb+0x532>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    cc8e:	4b09      	ldr	r3, [pc, #36]	; (ccb4 <m2m_ip_cb+0x2a0>)
    cc90:	681a      	ldr	r2, [r3, #0]
    cc92:	230c      	movs	r3, #12
    cc94:	18fb      	adds	r3, r7, r3
    cc96:	6c19      	ldr	r1, [r3, #64]	; 0x40
    cc98:	230c      	movs	r3, #12
    cc9a:	18fb      	adds	r3, r7, r3
    cc9c:	0018      	movs	r0, r3
    cc9e:	4790      	blx	r2
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    cca0:	e151      	b.n	cf46 <m2m_ip_cb+0x532>
    cca2:	46c0      	nop			; (mov r8, r8)
    cca4:	00009779 	.word	0x00009779
    cca8:	20000354 	.word	0x20000354
    ccac:	200002a4 	.word	0x200002a4
    ccb0:	200000ae 	.word	0x200000ae
    ccb4:	2000035c 	.word	0x2000035c
		{
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    ccb8:	1dfb      	adds	r3, r7, #7
    ccba:	781b      	ldrb	r3, [r3, #0]
    ccbc:	2b46      	cmp	r3, #70	; 0x46
    ccbe:	d008      	beq.n	ccd2 <m2m_ip_cb+0x2be>
    ccc0:	1dfb      	adds	r3, r7, #7
    ccc2:	781b      	ldrb	r3, [r3, #0]
    ccc4:	2b48      	cmp	r3, #72	; 0x48
    ccc6:	d004      	beq.n	ccd2 <m2m_ip_cb+0x2be>
    ccc8:	1dfb      	adds	r3, r7, #7
    ccca:	781b      	ldrb	r3, [r3, #0]
    cccc:	2b4d      	cmp	r3, #77	; 0x4d
    ccce:	d000      	beq.n	ccd2 <m2m_ip_cb+0x2be>
    ccd0:	e0b4      	b.n	ce3c <m2m_ip_cb+0x428>
		SOCKET				sock;
		sint16				s16RecvStatus;
		tstrRecvReply		strRecvReply;
		uint16				u16ReadSize;
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    ccd2:	23df      	movs	r3, #223	; 0xdf
    ccd4:	18fb      	adds	r3, r7, r3
    ccd6:	2206      	movs	r2, #6
    ccd8:	701a      	strb	r2, [r3, #0]
		uint16				u16DataOffset;

		if(u8OpCode == SOCKET_CMD_RECVFROM)
    ccda:	1dfb      	adds	r3, r7, #7
    ccdc:	781b      	ldrb	r3, [r3, #0]
    ccde:	2b48      	cmp	r3, #72	; 0x48
    cce0:	d103      	bne.n	ccea <m2m_ip_cb+0x2d6>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    cce2:	23df      	movs	r3, #223	; 0xdf
    cce4:	18fb      	adds	r3, r7, r3
    cce6:	2209      	movs	r2, #9
    cce8:	701a      	strb	r2, [r3, #0]

		/* Read RECV REPLY data structure.
		*/
		u16ReadSize = sizeof(tstrRecvReply);
    ccea:	23d8      	movs	r3, #216	; 0xd8
    ccec:	18fb      	adds	r3, r7, r3
    ccee:	2210      	movs	r2, #16
    ccf0:	801a      	strh	r2, [r3, #0]
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    ccf2:	23d8      	movs	r3, #216	; 0xd8
    ccf4:	18fb      	adds	r3, r7, r3
    ccf6:	881a      	ldrh	r2, [r3, #0]
    ccf8:	2388      	movs	r3, #136	; 0x88
    ccfa:	18f9      	adds	r1, r7, r3
    ccfc:	6838      	ldr	r0, [r7, #0]
    ccfe:	2300      	movs	r3, #0
    cd00:	4c93      	ldr	r4, [pc, #588]	; (cf50 <m2m_ip_cb+0x53c>)
    cd02:	47a0      	blx	r4
    cd04:	1e03      	subs	r3, r0, #0
    cd06:	d000      	beq.n	cd0a <m2m_ip_cb+0x2f6>
    cd08:	e11a      	b.n	cf40 <m2m_ip_cb+0x52c>
		{
			uint16 u16SessionID = 0;
    cd0a:	23d6      	movs	r3, #214	; 0xd6
    cd0c:	18fb      	adds	r3, r7, r3
    cd0e:	2200      	movs	r2, #0
    cd10:	801a      	strh	r2, [r3, #0]

			sock			= strRecvReply.sock;
    cd12:	23d5      	movs	r3, #213	; 0xd5
    cd14:	18fb      	adds	r3, r7, r3
    cd16:	2288      	movs	r2, #136	; 0x88
    cd18:	18ba      	adds	r2, r7, r2
    cd1a:	7b12      	ldrb	r2, [r2, #12]
    cd1c:	701a      	strb	r2, [r3, #0]
			u16SessionID = strRecvReply.u16SessionID;
    cd1e:	23d6      	movs	r3, #214	; 0xd6
    cd20:	18fb      	adds	r3, r7, r3
    cd22:	2288      	movs	r2, #136	; 0x88
    cd24:	18ba      	adds	r2, r7, r2
    cd26:	89d2      	ldrh	r2, [r2, #14]
    cd28:	801a      	strh	r2, [r3, #0]
			M2M_DBG("recv callback session ID = %d\r\n",u16SessionID);
			
			/* Reset the Socket RX Pending Flag.
			*/
			gastrSockets[sock].bIsRecvPending = 0;
    cd2a:	23d5      	movs	r3, #213	; 0xd5
    cd2c:	18fb      	adds	r3, r7, r3
    cd2e:	781b      	ldrb	r3, [r3, #0]
    cd30:	b25b      	sxtb	r3, r3
    cd32:	4a88      	ldr	r2, [pc, #544]	; (cf54 <m2m_ip_cb+0x540>)
    cd34:	011b      	lsls	r3, r3, #4
    cd36:	18d3      	adds	r3, r2, r3
    cd38:	330c      	adds	r3, #12
    cd3a:	2200      	movs	r2, #0
    cd3c:	701a      	strb	r2, [r3, #0]

			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    cd3e:	23d2      	movs	r3, #210	; 0xd2
    cd40:	18fb      	adds	r3, r7, r3
    cd42:	2288      	movs	r2, #136	; 0x88
    cd44:	18ba      	adds	r2, r7, r2
    cd46:	8912      	ldrh	r2, [r2, #8]
    cd48:	801a      	strh	r2, [r3, #0]
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    cd4a:	23d0      	movs	r3, #208	; 0xd0
    cd4c:	18fb      	adds	r3, r7, r3
    cd4e:	2288      	movs	r2, #136	; 0x88
    cd50:	18ba      	adds	r2, r7, r2
    cd52:	8952      	ldrh	r2, [r2, #10]
    cd54:	801a      	strh	r2, [r3, #0]
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    cd56:	2388      	movs	r3, #136	; 0x88
    cd58:	18fb      	adds	r3, r7, r3
    cd5a:	885a      	ldrh	r2, [r3, #2]
    cd5c:	2370      	movs	r3, #112	; 0x70
    cd5e:	18fb      	adds	r3, r7, r3
    cd60:	815a      	strh	r2, [r3, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    cd62:	2388      	movs	r3, #136	; 0x88
    cd64:	18fb      	adds	r3, r7, r3
    cd66:	685a      	ldr	r2, [r3, #4]
    cd68:	2370      	movs	r3, #112	; 0x70
    cd6a:	18fb      	adds	r3, r7, r3
    cd6c:	60da      	str	r2, [r3, #12]

			if(u16SessionID == gastrSockets[sock].u16SessionID)
    cd6e:	23d5      	movs	r3, #213	; 0xd5
    cd70:	18fb      	adds	r3, r7, r3
    cd72:	781b      	ldrb	r3, [r3, #0]
    cd74:	b25b      	sxtb	r3, r3
    cd76:	4a77      	ldr	r2, [pc, #476]	; (cf54 <m2m_ip_cb+0x540>)
    cd78:	011b      	lsls	r3, r3, #4
    cd7a:	18d3      	adds	r3, r2, r3
    cd7c:	3306      	adds	r3, #6
    cd7e:	881b      	ldrh	r3, [r3, #0]
    cd80:	b29b      	uxth	r3, r3
    cd82:	22d6      	movs	r2, #214	; 0xd6
    cd84:	18ba      	adds	r2, r7, r2
    cd86:	8812      	ldrh	r2, [r2, #0]
    cd88:	429a      	cmp	r2, r3
    cd8a:	d148      	bne.n	ce1e <m2m_ip_cb+0x40a>
			{
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    cd8c:	23d2      	movs	r3, #210	; 0xd2
    cd8e:	18fb      	adds	r3, r7, r3
    cd90:	2200      	movs	r2, #0
    cd92:	5e9b      	ldrsh	r3, [r3, r2]
    cd94:	2b00      	cmp	r3, #0
    cd96:	dd25      	ble.n	cde4 <m2m_ip_cb+0x3d0>
    cd98:	23d2      	movs	r3, #210	; 0xd2
    cd9a:	18fb      	adds	r3, r7, r3
    cd9c:	2200      	movs	r2, #0
    cd9e:	5e9a      	ldrsh	r2, [r3, r2]
    cda0:	1d3b      	adds	r3, r7, #4
    cda2:	881b      	ldrh	r3, [r3, #0]
    cda4:	429a      	cmp	r2, r3
    cda6:	da1d      	bge.n	cde4 <m2m_ip_cb+0x3d0>
				{
					/* Skip incoming bytes until reaching the Start of Application Data. 
					*/
					u32Address += u16DataOffset;
    cda8:	23d0      	movs	r3, #208	; 0xd0
    cdaa:	18fb      	adds	r3, r7, r3
    cdac:	881b      	ldrh	r3, [r3, #0]
    cdae:	683a      	ldr	r2, [r7, #0]
    cdb0:	18d3      	adds	r3, r2, r3
    cdb2:	603b      	str	r3, [r7, #0]

					/* Read the Application data and deliver it to the application callback in
					the given application buffer. If the buffer is smaller than the received data,
					the data is passed to the application in chunks according to its buffer size.
					*/
					u16ReadSize = (uint16)s16RecvStatus;
    cdb4:	23d8      	movs	r3, #216	; 0xd8
    cdb6:	18fb      	adds	r3, r7, r3
    cdb8:	22d2      	movs	r2, #210	; 0xd2
    cdba:	18ba      	adds	r2, r7, r2
    cdbc:	8812      	ldrh	r2, [r2, #0]
    cdbe:	801a      	strh	r2, [r3, #0]
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    cdc0:	683c      	ldr	r4, [r7, #0]
    cdc2:	23df      	movs	r3, #223	; 0xdf
    cdc4:	18fb      	adds	r3, r7, r3
    cdc6:	781a      	ldrb	r2, [r3, #0]
    cdc8:	2370      	movs	r3, #112	; 0x70
    cdca:	18f9      	adds	r1, r7, r3
    cdcc:	23d5      	movs	r3, #213	; 0xd5
    cdce:	18fb      	adds	r3, r7, r3
    cdd0:	2000      	movs	r0, #0
    cdd2:	5618      	ldrsb	r0, [r3, r0]
    cdd4:	23d8      	movs	r3, #216	; 0xd8
    cdd6:	18fb      	adds	r3, r7, r3
    cdd8:	881b      	ldrh	r3, [r3, #0]
    cdda:	9300      	str	r3, [sp, #0]
    cddc:	0023      	movs	r3, r4
    cdde:	4c5e      	ldr	r4, [pc, #376]	; (cf58 <m2m_ip_cb+0x544>)
    cde0:	47a0      	blx	r4
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    cde2:	e0ad      	b.n	cf40 <m2m_ip_cb+0x52c>
					u16ReadSize = (uint16)s16RecvStatus;
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
				}
				else
				{
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    cde4:	2370      	movs	r3, #112	; 0x70
    cde6:	18fb      	adds	r3, r7, r3
    cde8:	22d2      	movs	r2, #210	; 0xd2
    cdea:	18ba      	adds	r2, r7, r2
    cdec:	8812      	ldrh	r2, [r2, #0]
    cdee:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    cdf0:	2370      	movs	r3, #112	; 0x70
    cdf2:	18fb      	adds	r3, r7, r3
    cdf4:	2200      	movs	r2, #0
    cdf6:	601a      	str	r2, [r3, #0]
					if(gpfAppSocketCb)
    cdf8:	4b58      	ldr	r3, [pc, #352]	; (cf5c <m2m_ip_cb+0x548>)
    cdfa:	681b      	ldr	r3, [r3, #0]
    cdfc:	2b00      	cmp	r3, #0
    cdfe:	d100      	bne.n	ce02 <m2m_ip_cb+0x3ee>
    ce00:	e09e      	b.n	cf40 <m2m_ip_cb+0x52c>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    ce02:	4b56      	ldr	r3, [pc, #344]	; (cf5c <m2m_ip_cb+0x548>)
    ce04:	681b      	ldr	r3, [r3, #0]
    ce06:	2270      	movs	r2, #112	; 0x70
    ce08:	18bc      	adds	r4, r7, r2
    ce0a:	22df      	movs	r2, #223	; 0xdf
    ce0c:	18ba      	adds	r2, r7, r2
    ce0e:	7811      	ldrb	r1, [r2, #0]
    ce10:	22d5      	movs	r2, #213	; 0xd5
    ce12:	18ba      	adds	r2, r7, r2
    ce14:	2000      	movs	r0, #0
    ce16:	5610      	ldrsb	r0, [r2, r0]
    ce18:	0022      	movs	r2, r4
    ce1a:	4798      	blx	r3
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    ce1c:	e090      	b.n	cf40 <m2m_ip_cb+0x52c>
				}
			}
			else
			{
				M2M_DBG("Discard recv callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
				if(u16ReadSize < u16BufferSize)
    ce1e:	23d8      	movs	r3, #216	; 0xd8
    ce20:	18fa      	adds	r2, r7, r3
    ce22:	1d3b      	adds	r3, r7, #4
    ce24:	8812      	ldrh	r2, [r2, #0]
    ce26:	881b      	ldrh	r3, [r3, #0]
    ce28:	429a      	cmp	r2, r3
    ce2a:	d300      	bcc.n	ce2e <m2m_ip_cb+0x41a>
    ce2c:	e088      	b.n	cf40 <m2m_ip_cb+0x52c>
				{
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    ce2e:	2301      	movs	r3, #1
    ce30:	2200      	movs	r2, #0
    ce32:	2100      	movs	r1, #0
    ce34:	2000      	movs	r0, #0
    ce36:	4c46      	ldr	r4, [pc, #280]	; (cf50 <m2m_ip_cb+0x53c>)
    ce38:	47a0      	blx	r4
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    ce3a:	e081      	b.n	cf40 <m2m_ip_cb+0x52c>
						M2M_DBG("hif_receive Fail\n");
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    ce3c:	1dfb      	adds	r3, r7, #7
    ce3e:	781b      	ldrb	r3, [r3, #0]
    ce40:	2b45      	cmp	r3, #69	; 0x45
    ce42:	d007      	beq.n	ce54 <m2m_ip_cb+0x440>
    ce44:	1dfb      	adds	r3, r7, #7
    ce46:	781b      	ldrb	r3, [r3, #0]
    ce48:	2b47      	cmp	r3, #71	; 0x47
    ce4a:	d003      	beq.n	ce54 <m2m_ip_cb+0x440>
    ce4c:	1dfb      	adds	r3, r7, #7
    ce4e:	781b      	ldrb	r3, [r3, #0]
    ce50:	2b4c      	cmp	r3, #76	; 0x4c
    ce52:	d14c      	bne.n	ceee <m2m_ip_cb+0x4da>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    ce54:	23de      	movs	r3, #222	; 0xde
    ce56:	18fb      	adds	r3, r7, r3
    ce58:	2207      	movs	r2, #7
    ce5a:	701a      	strb	r2, [r3, #0]

		if(u8OpCode == SOCKET_CMD_SENDTO)
    ce5c:	1dfb      	adds	r3, r7, #7
    ce5e:	781b      	ldrb	r3, [r3, #0]
    ce60:	2b47      	cmp	r3, #71	; 0x47
    ce62:	d103      	bne.n	ce6c <m2m_ip_cb+0x458>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    ce64:	23de      	movs	r3, #222	; 0xde
    ce66:	18fb      	adds	r3, r7, r3
    ce68:	2208      	movs	r2, #8
    ce6a:	701a      	strb	r2, [r3, #0]

		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    ce6c:	2364      	movs	r3, #100	; 0x64
    ce6e:	18f9      	adds	r1, r7, r3
    ce70:	6838      	ldr	r0, [r7, #0]
    ce72:	2300      	movs	r3, #0
    ce74:	2208      	movs	r2, #8
    ce76:	4c36      	ldr	r4, [pc, #216]	; (cf50 <m2m_ip_cb+0x53c>)
    ce78:	47a0      	blx	r4
    ce7a:	1e03      	subs	r3, r0, #0
    ce7c:	d162      	bne.n	cf44 <m2m_ip_cb+0x530>
		{
			uint16 u16SessionID = 0;
    ce7e:	23dc      	movs	r3, #220	; 0xdc
    ce80:	18fb      	adds	r3, r7, r3
    ce82:	2200      	movs	r2, #0
    ce84:	801a      	strh	r2, [r3, #0]
			
			sock = strReply.sock;
    ce86:	23db      	movs	r3, #219	; 0xdb
    ce88:	18fb      	adds	r3, r7, r3
    ce8a:	2264      	movs	r2, #100	; 0x64
    ce8c:	18ba      	adds	r2, r7, r2
    ce8e:	7812      	ldrb	r2, [r2, #0]
    ce90:	701a      	strb	r2, [r3, #0]
			u16SessionID = strReply.u16SessionID;
    ce92:	23dc      	movs	r3, #220	; 0xdc
    ce94:	18fb      	adds	r3, r7, r3
    ce96:	2264      	movs	r2, #100	; 0x64
    ce98:	18ba      	adds	r2, r7, r2
    ce9a:	8892      	ldrh	r2, [r2, #4]
    ce9c:	801a      	strh	r2, [r3, #0]
			M2M_DBG("send callback session ID = %d\r\n",u16SessionID);
			
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    ce9e:	2364      	movs	r3, #100	; 0x64
    cea0:	18fb      	adds	r3, r7, r3
    cea2:	2202      	movs	r2, #2
    cea4:	5e9a      	ldrsh	r2, [r3, r2]
    cea6:	236e      	movs	r3, #110	; 0x6e
    cea8:	18fb      	adds	r3, r7, r3
    ceaa:	801a      	strh	r2, [r3, #0]

			if(u16SessionID == gastrSockets[sock].u16SessionID)
    ceac:	23db      	movs	r3, #219	; 0xdb
    ceae:	18fb      	adds	r3, r7, r3
    ceb0:	781b      	ldrb	r3, [r3, #0]
    ceb2:	b25b      	sxtb	r3, r3
    ceb4:	4a27      	ldr	r2, [pc, #156]	; (cf54 <m2m_ip_cb+0x540>)
    ceb6:	011b      	lsls	r3, r3, #4
    ceb8:	18d3      	adds	r3, r2, r3
    ceba:	3306      	adds	r3, #6
    cebc:	881b      	ldrh	r3, [r3, #0]
    cebe:	b29b      	uxth	r3, r3
    cec0:	22dc      	movs	r2, #220	; 0xdc
    cec2:	18ba      	adds	r2, r7, r2
    cec4:	8812      	ldrh	r2, [r2, #0]
    cec6:	429a      	cmp	r2, r3
    cec8:	d13c      	bne.n	cf44 <m2m_ip_cb+0x530>
			{
				if(gpfAppSocketCb)
    ceca:	4b24      	ldr	r3, [pc, #144]	; (cf5c <m2m_ip_cb+0x548>)
    cecc:	681b      	ldr	r3, [r3, #0]
    cece:	2b00      	cmp	r3, #0
    ced0:	d038      	beq.n	cf44 <m2m_ip_cb+0x530>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    ced2:	4b22      	ldr	r3, [pc, #136]	; (cf5c <m2m_ip_cb+0x548>)
    ced4:	681b      	ldr	r3, [r3, #0]
    ced6:	226e      	movs	r2, #110	; 0x6e
    ced8:	18bc      	adds	r4, r7, r2
    ceda:	22de      	movs	r2, #222	; 0xde
    cedc:	18ba      	adds	r2, r7, r2
    cede:	7811      	ldrb	r1, [r2, #0]
    cee0:	22db      	movs	r2, #219	; 0xdb
    cee2:	18ba      	adds	r2, r7, r2
    cee4:	2000      	movs	r0, #0
    cee6:	5610      	ldrsb	r0, [r2, r0]
    cee8:	0022      	movs	r2, r4
    ceea:	4798      	blx	r3
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
	{
    ceec:	e02a      	b.n	cf44 <m2m_ip_cb+0x530>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    ceee:	1dfb      	adds	r3, r7, #7
    cef0:	781b      	ldrb	r3, [r3, #0]
    cef2:	2b52      	cmp	r3, #82	; 0x52
    cef4:	d127      	bne.n	cf46 <m2m_ip_cb+0x532>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    cef6:	2350      	movs	r3, #80	; 0x50
    cef8:	18f9      	adds	r1, r7, r3
    cefa:	6838      	ldr	r0, [r7, #0]
    cefc:	2301      	movs	r3, #1
    cefe:	2214      	movs	r2, #20
    cf00:	4c13      	ldr	r4, [pc, #76]	; (cf50 <m2m_ip_cb+0x53c>)
    cf02:	47a0      	blx	r4
    cf04:	1e03      	subs	r3, r0, #0
    cf06:	d11e      	bne.n	cf46 <m2m_ip_cb+0x532>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    cf08:	2350      	movs	r3, #80	; 0x50
    cf0a:	18fb      	adds	r3, r7, r3
    cf0c:	685b      	ldr	r3, [r3, #4]
    cf0e:	001a      	movs	r2, r3
    cf10:	4b13      	ldr	r3, [pc, #76]	; (cf60 <m2m_ip_cb+0x54c>)
    cf12:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    cf14:	4b12      	ldr	r3, [pc, #72]	; (cf60 <m2m_ip_cb+0x54c>)
    cf16:	681b      	ldr	r3, [r3, #0]
    cf18:	2b00      	cmp	r3, #0
    cf1a:	d014      	beq.n	cf46 <m2m_ip_cb+0x532>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    cf1c:	4b10      	ldr	r3, [pc, #64]	; (cf60 <m2m_ip_cb+0x54c>)
    cf1e:	681c      	ldr	r4, [r3, #0]
    cf20:	2350      	movs	r3, #80	; 0x50
    cf22:	18fb      	adds	r3, r7, r3
    cf24:	6818      	ldr	r0, [r3, #0]
    cf26:	2350      	movs	r3, #80	; 0x50
    cf28:	18fb      	adds	r3, r7, r3
    cf2a:	6899      	ldr	r1, [r3, #8]
    cf2c:	2350      	movs	r3, #80	; 0x50
    cf2e:	18fb      	adds	r3, r7, r3
    cf30:	7c1b      	ldrb	r3, [r3, #16]
    cf32:	001a      	movs	r2, r3
    cf34:	47a0      	blx	r4
			}
		}
	}
}
    cf36:	e006      	b.n	cf46 <m2m_ip_cb+0x532>
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
	{
    cf38:	46c0      	nop			; (mov r8, r8)
    cf3a:	e004      	b.n	cf46 <m2m_ip_cb+0x532>
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
	{
    cf3c:	46c0      	nop			; (mov r8, r8)
    cf3e:	e002      	b.n	cf46 <m2m_ip_cb+0x532>
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    cf40:	46c0      	nop			; (mov r8, r8)
    cf42:	e000      	b.n	cf46 <m2m_ip_cb+0x532>
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
	{
    cf44:	46c0      	nop			; (mov r8, r8)
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    cf46:	46c0      	nop			; (mov r8, r8)
    cf48:	46bd      	mov	sp, r7
    cf4a:	b039      	add	sp, #228	; 0xe4
    cf4c:	bd90      	pop	{r4, r7, pc}
    cf4e:	46c0      	nop			; (mov r8, r8)
    cf50:	00009779 	.word	0x00009779
    cf54:	200002a4 	.word	0x200002a4
    cf58:	0000c819 	.word	0x0000c819
    cf5c:	20000354 	.word	0x20000354
    cf60:	20000358 	.word	0x20000358

0000cf64 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    cf64:	b580      	push	{r7, lr}
    cf66:	af00      	add	r7, sp, #0
	if(gbSocketInit == 0)
    cf68:	4b0c      	ldr	r3, [pc, #48]	; (cf9c <socketInit+0x38>)
    cf6a:	781b      	ldrb	r3, [r3, #0]
    cf6c:	b2db      	uxtb	r3, r3
    cf6e:	2b00      	cmp	r3, #0
    cf70:	d110      	bne.n	cf94 <socketInit+0x30>
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    cf72:	4b0b      	ldr	r3, [pc, #44]	; (cfa0 <socketInit+0x3c>)
    cf74:	22b0      	movs	r2, #176	; 0xb0
    cf76:	2100      	movs	r1, #0
    cf78:	0018      	movs	r0, r3
    cf7a:	4b0a      	ldr	r3, [pc, #40]	; (cfa4 <socketInit+0x40>)
    cf7c:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    cf7e:	4b0a      	ldr	r3, [pc, #40]	; (cfa8 <socketInit+0x44>)
    cf80:	0019      	movs	r1, r3
    cf82:	2002      	movs	r0, #2
    cf84:	4b09      	ldr	r3, [pc, #36]	; (cfac <socketInit+0x48>)
    cf86:	4798      	blx	r3
		gbSocketInit	= 1;
    cf88:	4b04      	ldr	r3, [pc, #16]	; (cf9c <socketInit+0x38>)
    cf8a:	2201      	movs	r2, #1
    cf8c:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    cf8e:	4b08      	ldr	r3, [pc, #32]	; (cfb0 <socketInit+0x4c>)
    cf90:	2200      	movs	r2, #0
    cf92:	801a      	strh	r2, [r3, #0]
	}
}
    cf94:	46c0      	nop			; (mov r8, r8)
    cf96:	46bd      	mov	sp, r7
    cf98:	bd80      	pop	{r7, pc}
    cf9a:	46c0      	nop			; (mov r8, r8)
    cf9c:	200000b0 	.word	0x200000b0
    cfa0:	200002a4 	.word	0x200002a4
    cfa4:	00008c25 	.word	0x00008c25
    cfa8:	0000ca15 	.word	0x0000ca15
    cfac:	000098f9 	.word	0x000098f9
    cfb0:	200000ae 	.word	0x200000ae

0000cfb4 <registerSocketCallback>:

Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
    cfb4:	b580      	push	{r7, lr}
    cfb6:	b082      	sub	sp, #8
    cfb8:	af00      	add	r7, sp, #0
    cfba:	6078      	str	r0, [r7, #4]
    cfbc:	6039      	str	r1, [r7, #0]
	gpfAppSocketCb = pfAppSocketCb;
    cfbe:	4b05      	ldr	r3, [pc, #20]	; (cfd4 <registerSocketCallback+0x20>)
    cfc0:	687a      	ldr	r2, [r7, #4]
    cfc2:	601a      	str	r2, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    cfc4:	4b04      	ldr	r3, [pc, #16]	; (cfd8 <registerSocketCallback+0x24>)
    cfc6:	683a      	ldr	r2, [r7, #0]
    cfc8:	601a      	str	r2, [r3, #0]
}
    cfca:	46c0      	nop			; (mov r8, r8)
    cfcc:	46bd      	mov	sp, r7
    cfce:	b002      	add	sp, #8
    cfd0:	bd80      	pop	{r7, pc}
    cfd2:	46c0      	nop			; (mov r8, r8)
    cfd4:	20000354 	.word	0x20000354
    cfd8:	2000035c 	.word	0x2000035c

0000cfdc <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    cfdc:	b590      	push	{r4, r7, lr}
    cfde:	b08d      	sub	sp, #52	; 0x34
    cfe0:	af04      	add	r7, sp, #16
    cfe2:	0004      	movs	r4, r0
    cfe4:	0008      	movs	r0, r1
    cfe6:	0011      	movs	r1, r2
    cfe8:	1dbb      	adds	r3, r7, #6
    cfea:	1c22      	adds	r2, r4, #0
    cfec:	801a      	strh	r2, [r3, #0]
    cfee:	1d7b      	adds	r3, r7, #5
    cff0:	1c02      	adds	r2, r0, #0
    cff2:	701a      	strb	r2, [r3, #0]
    cff4:	1d3b      	adds	r3, r7, #4
    cff6:	1c0a      	adds	r2, r1, #0
    cff8:	701a      	strb	r2, [r3, #0]
	SOCKET					sock = -1;
    cffa:	231f      	movs	r3, #31
    cffc:	18fb      	adds	r3, r7, r3
    cffe:	22ff      	movs	r2, #255	; 0xff
    d000:	701a      	strb	r2, [r3, #0]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    d002:	1dbb      	adds	r3, r7, #6
    d004:	881b      	ldrh	r3, [r3, #0]
    d006:	2b02      	cmp	r3, #2
    d008:	d000      	beq.n	d00c <socket+0x30>
    d00a:	e0cd      	b.n	d1a8 <socket+0x1cc>
	{
		if(u8Type == SOCK_STREAM)
    d00c:	1d7b      	adds	r3, r7, #5
    d00e:	781b      	ldrb	r3, [r3, #0]
    d010:	2b01      	cmp	r3, #1
    d012:	d135      	bne.n	d080 <socket+0xa4>
		{
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    d014:	231e      	movs	r3, #30
    d016:	18fb      	adds	r3, r7, r3
    d018:	2200      	movs	r2, #0
    d01a:	701a      	strb	r2, [r3, #0]
    d01c:	e02a      	b.n	d074 <socket+0x98>
			{
				u8SockID	= u8NextTcpSock;
    d01e:	2317      	movs	r3, #23
    d020:	18fb      	adds	r3, r7, r3
    d022:	4a65      	ldr	r2, [pc, #404]	; (d1b8 <socket+0x1dc>)
    d024:	7812      	ldrb	r2, [r2, #0]
    d026:	701a      	strb	r2, [r3, #0]
				pstrSock	= &gastrSockets[u8NextTcpSock];
    d028:	4b63      	ldr	r3, [pc, #396]	; (d1b8 <socket+0x1dc>)
    d02a:	781b      	ldrb	r3, [r3, #0]
    d02c:	b2db      	uxtb	r3, r3
    d02e:	011a      	lsls	r2, r3, #4
    d030:	4b62      	ldr	r3, [pc, #392]	; (d1bc <socket+0x1e0>)
    d032:	18d3      	adds	r3, r2, r3
    d034:	61bb      	str	r3, [r7, #24]
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    d036:	4b60      	ldr	r3, [pc, #384]	; (d1b8 <socket+0x1dc>)
    d038:	781b      	ldrb	r3, [r3, #0]
    d03a:	b2db      	uxtb	r3, r3
    d03c:	1c5a      	adds	r2, r3, #1
    d03e:	4b60      	ldr	r3, [pc, #384]	; (d1c0 <socket+0x1e4>)
    d040:	2107      	movs	r1, #7
    d042:	0010      	movs	r0, r2
    d044:	4798      	blx	r3
    d046:	000b      	movs	r3, r1
    d048:	b2da      	uxtb	r2, r3
    d04a:	4b5b      	ldr	r3, [pc, #364]	; (d1b8 <socket+0x1dc>)
    d04c:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    d04e:	69bb      	ldr	r3, [r7, #24]
    d050:	7a9b      	ldrb	r3, [r3, #10]
    d052:	b2db      	uxtb	r3, r3
    d054:	2b00      	cmp	r3, #0
    d056:	d106      	bne.n	d066 <socket+0x8a>
				{
					sock = (SOCKET)u8SockID;
    d058:	231f      	movs	r3, #31
    d05a:	18fb      	adds	r3, r7, r3
    d05c:	2217      	movs	r2, #23
    d05e:	18ba      	adds	r2, r7, r2
    d060:	7812      	ldrb	r2, [r2, #0]
    d062:	701a      	strb	r2, [r3, #0]
					break;
    d064:	e04c      	b.n	d100 <socket+0x124>
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
	{
		if(u8Type == SOCK_STREAM)
		{
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    d066:	231e      	movs	r3, #30
    d068:	18fb      	adds	r3, r7, r3
    d06a:	781a      	ldrb	r2, [r3, #0]
    d06c:	231e      	movs	r3, #30
    d06e:	18fb      	adds	r3, r7, r3
    d070:	3201      	adds	r2, #1
    d072:	701a      	strb	r2, [r3, #0]
    d074:	231e      	movs	r3, #30
    d076:	18fb      	adds	r3, r7, r3
    d078:	781b      	ldrb	r3, [r3, #0]
    d07a:	2b06      	cmp	r3, #6
    d07c:	d9cf      	bls.n	d01e <socket+0x42>
    d07e:	e03f      	b.n	d100 <socket+0x124>
					sock = (SOCKET)u8SockID;
					break;
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    d080:	1d7b      	adds	r3, r7, #5
    d082:	781b      	ldrb	r3, [r3, #0]
    d084:	2b02      	cmp	r3, #2
    d086:	d13b      	bne.n	d100 <socket+0x124>
		{
			volatile tstrSocket	*pastrUDPSockets = &gastrSockets[TCP_SOCK_MAX];
    d088:	4b4e      	ldr	r3, [pc, #312]	; (d1c4 <socket+0x1e8>)
    d08a:	613b      	str	r3, [r7, #16]
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    d08c:	231e      	movs	r3, #30
    d08e:	18fb      	adds	r3, r7, r3
    d090:	2200      	movs	r2, #0
    d092:	701a      	strb	r2, [r3, #0]
    d094:	e02f      	b.n	d0f6 <socket+0x11a>
			{
				u8SockID		= u8NextUdpSock;
    d096:	2317      	movs	r3, #23
    d098:	18fb      	adds	r3, r7, r3
    d09a:	4a4b      	ldr	r2, [pc, #300]	; (d1c8 <socket+0x1ec>)
    d09c:	7812      	ldrb	r2, [r2, #0]
    d09e:	701a      	strb	r2, [r3, #0]
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    d0a0:	4b49      	ldr	r3, [pc, #292]	; (d1c8 <socket+0x1ec>)
    d0a2:	781b      	ldrb	r3, [r3, #0]
    d0a4:	b2db      	uxtb	r3, r3
    d0a6:	011b      	lsls	r3, r3, #4
    d0a8:	693a      	ldr	r2, [r7, #16]
    d0aa:	18d3      	adds	r3, r2, r3
    d0ac:	61bb      	str	r3, [r7, #24]
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    d0ae:	4b46      	ldr	r3, [pc, #280]	; (d1c8 <socket+0x1ec>)
    d0b0:	781b      	ldrb	r3, [r3, #0]
    d0b2:	b2db      	uxtb	r3, r3
    d0b4:	3301      	adds	r3, #1
    d0b6:	4a45      	ldr	r2, [pc, #276]	; (d1cc <socket+0x1f0>)
    d0b8:	4013      	ands	r3, r2
    d0ba:	d504      	bpl.n	d0c6 <socket+0xea>
    d0bc:	3b01      	subs	r3, #1
    d0be:	2204      	movs	r2, #4
    d0c0:	4252      	negs	r2, r2
    d0c2:	4313      	orrs	r3, r2
    d0c4:	3301      	adds	r3, #1
    d0c6:	b2da      	uxtb	r2, r3
    d0c8:	4b3f      	ldr	r3, [pc, #252]	; (d1c8 <socket+0x1ec>)
    d0ca:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    d0cc:	69bb      	ldr	r3, [r7, #24]
    d0ce:	7a9b      	ldrb	r3, [r3, #10]
    d0d0:	b2db      	uxtb	r3, r3
    d0d2:	2b00      	cmp	r3, #0
    d0d4:	d108      	bne.n	d0e8 <socket+0x10c>
				{
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    d0d6:	2317      	movs	r3, #23
    d0d8:	18fb      	adds	r3, r7, r3
    d0da:	781b      	ldrb	r3, [r3, #0]
    d0dc:	3307      	adds	r3, #7
    d0de:	b2da      	uxtb	r2, r3
    d0e0:	231f      	movs	r3, #31
    d0e2:	18fb      	adds	r3, r7, r3
    d0e4:	701a      	strb	r2, [r3, #0]
					break;
    d0e6:	e00b      	b.n	d100 <socket+0x124>
			}
		}
		else if(u8Type == SOCK_DGRAM)
		{
			volatile tstrSocket	*pastrUDPSockets = &gastrSockets[TCP_SOCK_MAX];
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    d0e8:	231e      	movs	r3, #30
    d0ea:	18fb      	adds	r3, r7, r3
    d0ec:	781a      	ldrb	r2, [r3, #0]
    d0ee:	231e      	movs	r3, #30
    d0f0:	18fb      	adds	r3, r7, r3
    d0f2:	3201      	adds	r2, #1
    d0f4:	701a      	strb	r2, [r3, #0]
    d0f6:	231e      	movs	r3, #30
    d0f8:	18fb      	adds	r3, r7, r3
    d0fa:	781b      	ldrb	r3, [r3, #0]
    d0fc:	2b03      	cmp	r3, #3
    d0fe:	d9ca      	bls.n	d096 <socket+0xba>
					break;
				}
			}
		}

		if(sock >= 0)
    d100:	231f      	movs	r3, #31
    d102:	18fb      	adds	r3, r7, r3
    d104:	781b      	ldrb	r3, [r3, #0]
    d106:	2b7f      	cmp	r3, #127	; 0x7f
    d108:	d84e      	bhi.n	d1a8 <socket+0x1cc>
		{
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    d10a:	69bb      	ldr	r3, [r7, #24]
    d10c:	2210      	movs	r2, #16
    d10e:	2100      	movs	r1, #0
    d110:	0018      	movs	r0, r3
    d112:	4b2f      	ldr	r3, [pc, #188]	; (d1d0 <socket+0x1f4>)
    d114:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    d116:	69bb      	ldr	r3, [r7, #24]
    d118:	2201      	movs	r2, #1
    d11a:	729a      	strb	r2, [r3, #10]

			/* The session ID is used to distinguish different socket connections
				by comparing the assigned session ID to the one reported by the firmware*/
			++gu16SessionID;
    d11c:	4b2d      	ldr	r3, [pc, #180]	; (d1d4 <socket+0x1f8>)
    d11e:	881b      	ldrh	r3, [r3, #0]
    d120:	b29b      	uxth	r3, r3
    d122:	3301      	adds	r3, #1
    d124:	b29a      	uxth	r2, r3
    d126:	4b2b      	ldr	r3, [pc, #172]	; (d1d4 <socket+0x1f8>)
    d128:	801a      	strh	r2, [r3, #0]
			if(gu16SessionID == 0)
    d12a:	4b2a      	ldr	r3, [pc, #168]	; (d1d4 <socket+0x1f8>)
    d12c:	881b      	ldrh	r3, [r3, #0]
    d12e:	b29b      	uxth	r3, r3
    d130:	2b00      	cmp	r3, #0
    d132:	d106      	bne.n	d142 <socket+0x166>
				++gu16SessionID;
    d134:	4b27      	ldr	r3, [pc, #156]	; (d1d4 <socket+0x1f8>)
    d136:	881b      	ldrh	r3, [r3, #0]
    d138:	b29b      	uxth	r3, r3
    d13a:	3301      	adds	r3, #1
    d13c:	b29a      	uxth	r2, r3
    d13e:	4b25      	ldr	r3, [pc, #148]	; (d1d4 <socket+0x1f8>)
    d140:	801a      	strh	r2, [r3, #0]
				
			pstrSock->u16SessionID = gu16SessionID;
    d142:	4b24      	ldr	r3, [pc, #144]	; (d1d4 <socket+0x1f8>)
    d144:	881b      	ldrh	r3, [r3, #0]
    d146:	b29a      	uxth	r2, r3
    d148:	69bb      	ldr	r3, [r7, #24]
    d14a:	80da      	strh	r2, [r3, #6]
            M2M_INFO("Socket %d session ID = %d\r\n",sock, gu16SessionID );
    d14c:	4b22      	ldr	r3, [pc, #136]	; (d1d8 <socket+0x1fc>)
    d14e:	0018      	movs	r0, r3
    d150:	4b22      	ldr	r3, [pc, #136]	; (d1dc <socket+0x200>)
    d152:	4798      	blx	r3
    d154:	231f      	movs	r3, #31
    d156:	18fb      	adds	r3, r7, r3
    d158:	2100      	movs	r1, #0
    d15a:	5659      	ldrsb	r1, [r3, r1]
    d15c:	4b1d      	ldr	r3, [pc, #116]	; (d1d4 <socket+0x1f8>)
    d15e:	881b      	ldrh	r3, [r3, #0]
    d160:	b29b      	uxth	r3, r3
    d162:	001a      	movs	r2, r3
    d164:	4b1e      	ldr	r3, [pc, #120]	; (d1e0 <socket+0x204>)
    d166:	0018      	movs	r0, r3
    d168:	4b1c      	ldr	r3, [pc, #112]	; (d1dc <socket+0x200>)
    d16a:	4798      	blx	r3
    d16c:	200d      	movs	r0, #13
    d16e:	4b1d      	ldr	r3, [pc, #116]	; (d1e4 <socket+0x208>)
    d170:	4798      	blx	r3

			if(u8Flags & SOCKET_FLAGS_SSL)
    d172:	1d3b      	adds	r3, r7, #4
    d174:	781b      	ldrb	r3, [r3, #0]
    d176:	2201      	movs	r2, #1
    d178:	4013      	ands	r3, r2
    d17a:	d015      	beq.n	d1a8 <socket+0x1cc>
			{
				tstrSSLSocketCreateCmd	strSSLCreate;
				strSSLCreate.sslSock = sock;
    d17c:	230c      	movs	r3, #12
    d17e:	18fb      	adds	r3, r7, r3
    d180:	221f      	movs	r2, #31
    d182:	18ba      	adds	r2, r7, r2
    d184:	7812      	ldrb	r2, [r2, #0]
    d186:	701a      	strb	r2, [r3, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    d188:	69bb      	ldr	r3, [r7, #24]
    d18a:	2221      	movs	r2, #33	; 0x21
    d18c:	72da      	strb	r2, [r3, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    d18e:	230c      	movs	r3, #12
    d190:	18fa      	adds	r2, r7, r3
    d192:	2300      	movs	r3, #0
    d194:	9302      	str	r3, [sp, #8]
    d196:	2300      	movs	r3, #0
    d198:	9301      	str	r3, [sp, #4]
    d19a:	2300      	movs	r3, #0
    d19c:	9300      	str	r3, [sp, #0]
    d19e:	2304      	movs	r3, #4
    d1a0:	2150      	movs	r1, #80	; 0x50
    d1a2:	2002      	movs	r0, #2
    d1a4:	4c10      	ldr	r4, [pc, #64]	; (d1e8 <socket+0x20c>)
    d1a6:	47a0      	blx	r4
			}
		}
	}
	return sock;
    d1a8:	231f      	movs	r3, #31
    d1aa:	18fb      	adds	r3, r7, r3
    d1ac:	781b      	ldrb	r3, [r3, #0]
    d1ae:	b25b      	sxtb	r3, r3
}
    d1b0:	0018      	movs	r0, r3
    d1b2:	46bd      	mov	sp, r7
    d1b4:	b009      	add	sp, #36	; 0x24
    d1b6:	bd90      	pop	{r4, r7, pc}
    d1b8:	200000b1 	.word	0x200000b1
    d1bc:	200002a4 	.word	0x200002a4
    d1c0:	00016915 	.word	0x00016915
    d1c4:	20000314 	.word	0x20000314
    d1c8:	200000b2 	.word	0x200000b2
    d1cc:	80000003 	.word	0x80000003
    d1d0:	00008c25 	.word	0x00008c25
    d1d4:	200000ae 	.word	0x200000ae
    d1d8:	000190e4 	.word	0x000190e4
    d1dc:	00016b7d 	.word	0x00016b7d
    d1e0:	00019104 	.word	0x00019104
    d1e4:	00016bb1 	.word	0x00016bb1
    d1e8:	00008e85 	.word	0x00008e85

0000d1ec <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    d1ec:	b5b0      	push	{r4, r5, r7, lr}
    d1ee:	b08a      	sub	sp, #40	; 0x28
    d1f0:	af04      	add	r7, sp, #16
    d1f2:	6039      	str	r1, [r7, #0]
    d1f4:	0011      	movs	r1, r2
    d1f6:	1dfb      	adds	r3, r7, #7
    d1f8:	1c02      	adds	r2, r0, #0
    d1fa:	701a      	strb	r2, [r3, #0]
    d1fc:	1dbb      	adds	r3, r7, #6
    d1fe:	1c0a      	adds	r2, r1, #0
    d200:	701a      	strb	r2, [r3, #0]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    d202:	2317      	movs	r3, #23
    d204:	18fb      	adds	r3, r7, r3
    d206:	22fa      	movs	r2, #250	; 0xfa
    d208:	701a      	strb	r2, [r3, #0]
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    d20a:	1dfb      	adds	r3, r7, #7
    d20c:	781b      	ldrb	r3, [r3, #0]
    d20e:	2b7f      	cmp	r3, #127	; 0x7f
    d210:	d867      	bhi.n	d2e2 <connect+0xf6>
    d212:	683b      	ldr	r3, [r7, #0]
    d214:	2b00      	cmp	r3, #0
    d216:	d064      	beq.n	d2e2 <connect+0xf6>
    d218:	1dfb      	adds	r3, r7, #7
    d21a:	781b      	ldrb	r3, [r3, #0]
    d21c:	b25b      	sxtb	r3, r3
    d21e:	4a35      	ldr	r2, [pc, #212]	; (d2f4 <connect+0x108>)
    d220:	011b      	lsls	r3, r3, #4
    d222:	18d3      	adds	r3, r2, r3
    d224:	330a      	adds	r3, #10
    d226:	781b      	ldrb	r3, [r3, #0]
    d228:	b2db      	uxtb	r3, r3
    d22a:	2b01      	cmp	r3, #1
    d22c:	d159      	bne.n	d2e2 <connect+0xf6>
    d22e:	1dbb      	adds	r3, r7, #6
    d230:	781b      	ldrb	r3, [r3, #0]
    d232:	2b00      	cmp	r3, #0
    d234:	d055      	beq.n	d2e2 <connect+0xf6>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    d236:	2316      	movs	r3, #22
    d238:	18fb      	adds	r3, r7, r3
    d23a:	2244      	movs	r2, #68	; 0x44
    d23c:	701a      	strb	r2, [r3, #0]
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    d23e:	1dfb      	adds	r3, r7, #7
    d240:	781b      	ldrb	r3, [r3, #0]
    d242:	b25b      	sxtb	r3, r3
    d244:	4a2b      	ldr	r2, [pc, #172]	; (d2f4 <connect+0x108>)
    d246:	011b      	lsls	r3, r3, #4
    d248:	18d3      	adds	r3, r2, r3
    d24a:	330b      	adds	r3, #11
    d24c:	781b      	ldrb	r3, [r3, #0]
    d24e:	b2db      	uxtb	r3, r3
    d250:	001a      	movs	r2, r3
    d252:	2301      	movs	r3, #1
    d254:	4013      	ands	r3, r2
    d256:	d00f      	beq.n	d278 <connect+0x8c>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    d258:	2316      	movs	r3, #22
    d25a:	18fb      	adds	r3, r7, r3
    d25c:	224b      	movs	r2, #75	; 0x4b
    d25e:	701a      	strb	r2, [r3, #0]
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    d260:	1dfb      	adds	r3, r7, #7
    d262:	781b      	ldrb	r3, [r3, #0]
    d264:	b25b      	sxtb	r3, r3
    d266:	4a23      	ldr	r2, [pc, #140]	; (d2f4 <connect+0x108>)
    d268:	011b      	lsls	r3, r3, #4
    d26a:	18d3      	adds	r3, r2, r3
    d26c:	330b      	adds	r3, #11
    d26e:	781b      	ldrb	r3, [r3, #0]
    d270:	b2da      	uxtb	r2, r3
    d272:	2308      	movs	r3, #8
    d274:	18fb      	adds	r3, r7, r3
    d276:	725a      	strb	r2, [r3, #9]
		}
		strConnect.sock = sock;
    d278:	2308      	movs	r3, #8
    d27a:	18fb      	adds	r3, r7, r3
    d27c:	1dfa      	adds	r2, r7, #7
    d27e:	7812      	ldrb	r2, [r2, #0]
    d280:	721a      	strb	r2, [r3, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    d282:	6839      	ldr	r1, [r7, #0]
    d284:	2308      	movs	r3, #8
    d286:	18fb      	adds	r3, r7, r3
    d288:	2208      	movs	r2, #8
    d28a:	0018      	movs	r0, r3
    d28c:	4b1a      	ldr	r3, [pc, #104]	; (d2f8 <connect+0x10c>)
    d28e:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    d290:	1dfb      	adds	r3, r7, #7
    d292:	781b      	ldrb	r3, [r3, #0]
    d294:	b25b      	sxtb	r3, r3
    d296:	4a17      	ldr	r2, [pc, #92]	; (d2f4 <connect+0x108>)
    d298:	011b      	lsls	r3, r3, #4
    d29a:	18d3      	adds	r3, r2, r3
    d29c:	3306      	adds	r3, #6
    d29e:	881b      	ldrh	r3, [r3, #0]
    d2a0:	b29a      	uxth	r2, r3
    d2a2:	2308      	movs	r3, #8
    d2a4:	18fb      	adds	r3, r7, r3
    d2a6:	815a      	strh	r2, [r3, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    d2a8:	2317      	movs	r3, #23
    d2aa:	18fc      	adds	r4, r7, r3
    d2ac:	2308      	movs	r3, #8
    d2ae:	18fa      	adds	r2, r7, r3
    d2b0:	2316      	movs	r3, #22
    d2b2:	18fb      	adds	r3, r7, r3
    d2b4:	7819      	ldrb	r1, [r3, #0]
    d2b6:	2300      	movs	r3, #0
    d2b8:	9302      	str	r3, [sp, #8]
    d2ba:	2300      	movs	r3, #0
    d2bc:	9301      	str	r3, [sp, #4]
    d2be:	2300      	movs	r3, #0
    d2c0:	9300      	str	r3, [sp, #0]
    d2c2:	230c      	movs	r3, #12
    d2c4:	2002      	movs	r0, #2
    d2c6:	4d0d      	ldr	r5, [pc, #52]	; (d2fc <connect+0x110>)
    d2c8:	47a8      	blx	r5
    d2ca:	0003      	movs	r3, r0
    d2cc:	7023      	strb	r3, [r4, #0]
		if(s8Ret != SOCK_ERR_NO_ERROR)
    d2ce:	2317      	movs	r3, #23
    d2d0:	18fb      	adds	r3, r7, r3
    d2d2:	781b      	ldrb	r3, [r3, #0]
    d2d4:	b25b      	sxtb	r3, r3
    d2d6:	2b00      	cmp	r3, #0
    d2d8:	d003      	beq.n	d2e2 <connect+0xf6>
		{
			s8Ret = SOCK_ERR_INVALID;
    d2da:	2317      	movs	r3, #23
    d2dc:	18fb      	adds	r3, r7, r3
    d2de:	22f7      	movs	r2, #247	; 0xf7
    d2e0:	701a      	strb	r2, [r3, #0]
		}
	}
	return s8Ret;
    d2e2:	2317      	movs	r3, #23
    d2e4:	18fb      	adds	r3, r7, r3
    d2e6:	781b      	ldrb	r3, [r3, #0]
    d2e8:	b25b      	sxtb	r3, r3
}
    d2ea:	0018      	movs	r0, r3
    d2ec:	46bd      	mov	sp, r7
    d2ee:	b006      	add	sp, #24
    d2f0:	bdb0      	pop	{r4, r5, r7, pc}
    d2f2:	46c0      	nop			; (mov r8, r8)
    d2f4:	200002a4 	.word	0x200002a4
    d2f8:	00008be9 	.word	0x00008be9
    d2fc:	00008e85 	.word	0x00008e85

0000d300 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    d300:	b590      	push	{r4, r7, lr}
    d302:	b08f      	sub	sp, #60	; 0x3c
    d304:	af04      	add	r7, sp, #16
    d306:	0004      	movs	r4, r0
    d308:	60b9      	str	r1, [r7, #8]
    d30a:	0010      	movs	r0, r2
    d30c:	0019      	movs	r1, r3
    d30e:	230f      	movs	r3, #15
    d310:	18fb      	adds	r3, r7, r3
    d312:	1c22      	adds	r2, r4, #0
    d314:	701a      	strb	r2, [r3, #0]
    d316:	230c      	movs	r3, #12
    d318:	18fb      	adds	r3, r7, r3
    d31a:	1c02      	adds	r2, r0, #0
    d31c:	801a      	strh	r2, [r3, #0]
    d31e:	1dbb      	adds	r3, r7, #6
    d320:	1c0a      	adds	r2, r1, #0
    d322:	801a      	strh	r2, [r3, #0]
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    d324:	2326      	movs	r3, #38	; 0x26
    d326:	18fb      	adds	r3, r7, r3
    d328:	2206      	movs	r2, #6
    d32a:	4252      	negs	r2, r2
    d32c:	801a      	strh	r2, [r3, #0]
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    d32e:	230f      	movs	r3, #15
    d330:	18fb      	adds	r3, r7, r3
    d332:	781b      	ldrb	r3, [r3, #0]
    d334:	2b7f      	cmp	r3, #127	; 0x7f
    d336:	d900      	bls.n	d33a <send+0x3a>
    d338:	e087      	b.n	d44a <send+0x14a>
    d33a:	68bb      	ldr	r3, [r7, #8]
    d33c:	2b00      	cmp	r3, #0
    d33e:	d100      	bne.n	d342 <send+0x42>
    d340:	e083      	b.n	d44a <send+0x14a>
    d342:	230c      	movs	r3, #12
    d344:	18fb      	adds	r3, r7, r3
    d346:	881a      	ldrh	r2, [r3, #0]
    d348:	23af      	movs	r3, #175	; 0xaf
    d34a:	00db      	lsls	r3, r3, #3
    d34c:	429a      	cmp	r2, r3
    d34e:	d900      	bls.n	d352 <send+0x52>
    d350:	e07b      	b.n	d44a <send+0x14a>
    d352:	230f      	movs	r3, #15
    d354:	18fb      	adds	r3, r7, r3
    d356:	781b      	ldrb	r3, [r3, #0]
    d358:	b25b      	sxtb	r3, r3
    d35a:	4a40      	ldr	r2, [pc, #256]	; (d45c <send+0x15c>)
    d35c:	011b      	lsls	r3, r3, #4
    d35e:	18d3      	adds	r3, r2, r3
    d360:	330a      	adds	r3, #10
    d362:	781b      	ldrb	r3, [r3, #0]
    d364:	b2db      	uxtb	r3, r3
    d366:	2b01      	cmp	r3, #1
    d368:	d16f      	bne.n	d44a <send+0x14a>
	{
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
    d36a:	2323      	movs	r3, #35	; 0x23
    d36c:	18fb      	adds	r3, r7, r3
    d36e:	2245      	movs	r2, #69	; 0x45
    d370:	701a      	strb	r2, [r3, #0]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    d372:	2324      	movs	r3, #36	; 0x24
    d374:	18fb      	adds	r3, r7, r3
    d376:	2250      	movs	r2, #80	; 0x50
    d378:	801a      	strh	r2, [r3, #0]

		strSend.sock			= sock;
    d37a:	2310      	movs	r3, #16
    d37c:	18fb      	adds	r3, r7, r3
    d37e:	220f      	movs	r2, #15
    d380:	18ba      	adds	r2, r7, r2
    d382:	7812      	ldrb	r2, [r2, #0]
    d384:	701a      	strb	r2, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    d386:	2310      	movs	r3, #16
    d388:	18fb      	adds	r3, r7, r3
    d38a:	220c      	movs	r2, #12
    d38c:	18ba      	adds	r2, r7, r2
    d38e:	8812      	ldrh	r2, [r2, #0]
    d390:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    d392:	230f      	movs	r3, #15
    d394:	18fb      	adds	r3, r7, r3
    d396:	781b      	ldrb	r3, [r3, #0]
    d398:	b25b      	sxtb	r3, r3
    d39a:	4a30      	ldr	r2, [pc, #192]	; (d45c <send+0x15c>)
    d39c:	011b      	lsls	r3, r3, #4
    d39e:	18d3      	adds	r3, r2, r3
    d3a0:	3306      	adds	r3, #6
    d3a2:	881b      	ldrh	r3, [r3, #0]
    d3a4:	b29a      	uxth	r2, r3
    d3a6:	2310      	movs	r3, #16
    d3a8:	18fb      	adds	r3, r7, r3
    d3aa:	819a      	strh	r2, [r3, #12]

		if(sock >= TCP_SOCK_MAX)
    d3ac:	230f      	movs	r3, #15
    d3ae:	18fb      	adds	r3, r7, r3
    d3b0:	781b      	ldrb	r3, [r3, #0]
    d3b2:	b25b      	sxtb	r3, r3
    d3b4:	2b06      	cmp	r3, #6
    d3b6:	dd03      	ble.n	d3c0 <send+0xc0>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    d3b8:	2324      	movs	r3, #36	; 0x24
    d3ba:	18fb      	adds	r3, r7, r3
    d3bc:	2244      	movs	r2, #68	; 0x44
    d3be:	801a      	strh	r2, [r3, #0]
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    d3c0:	230f      	movs	r3, #15
    d3c2:	18fb      	adds	r3, r7, r3
    d3c4:	781b      	ldrb	r3, [r3, #0]
    d3c6:	b25b      	sxtb	r3, r3
    d3c8:	4a24      	ldr	r2, [pc, #144]	; (d45c <send+0x15c>)
    d3ca:	011b      	lsls	r3, r3, #4
    d3cc:	18d3      	adds	r3, r2, r3
    d3ce:	330b      	adds	r3, #11
    d3d0:	781b      	ldrb	r3, [r3, #0]
    d3d2:	b2db      	uxtb	r3, r3
    d3d4:	001a      	movs	r2, r3
    d3d6:	2301      	movs	r3, #1
    d3d8:	4013      	ands	r3, r2
    d3da:	d00f      	beq.n	d3fc <send+0xfc>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    d3dc:	2323      	movs	r3, #35	; 0x23
    d3de:	18fb      	adds	r3, r7, r3
    d3e0:	224c      	movs	r2, #76	; 0x4c
    d3e2:	701a      	strb	r2, [r3, #0]
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    d3e4:	230f      	movs	r3, #15
    d3e6:	18fb      	adds	r3, r7, r3
    d3e8:	2200      	movs	r2, #0
    d3ea:	569a      	ldrsb	r2, [r3, r2]
    d3ec:	2324      	movs	r3, #36	; 0x24
    d3ee:	18fb      	adds	r3, r7, r3
    d3f0:	491a      	ldr	r1, [pc, #104]	; (d45c <send+0x15c>)
    d3f2:	0112      	lsls	r2, r2, #4
    d3f4:	188a      	adds	r2, r1, r2
    d3f6:	3208      	adds	r2, #8
    d3f8:	8812      	ldrh	r2, [r2, #0]
    d3fa:	801a      	strh	r2, [r3, #0]
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    d3fc:	2323      	movs	r3, #35	; 0x23
    d3fe:	18fb      	adds	r3, r7, r3
    d400:	781b      	ldrb	r3, [r3, #0]
    d402:	2280      	movs	r2, #128	; 0x80
    d404:	4252      	negs	r2, r2
    d406:	4313      	orrs	r3, r2
    d408:	b2d9      	uxtb	r1, r3
    d40a:	2310      	movs	r3, #16
    d40c:	18fa      	adds	r2, r7, r3
    d40e:	2324      	movs	r3, #36	; 0x24
    d410:	18fb      	adds	r3, r7, r3
    d412:	881b      	ldrh	r3, [r3, #0]
    d414:	9302      	str	r3, [sp, #8]
    d416:	230c      	movs	r3, #12
    d418:	18fb      	adds	r3, r7, r3
    d41a:	881b      	ldrh	r3, [r3, #0]
    d41c:	9301      	str	r3, [sp, #4]
    d41e:	68bb      	ldr	r3, [r7, #8]
    d420:	9300      	str	r3, [sp, #0]
    d422:	2310      	movs	r3, #16
    d424:	2002      	movs	r0, #2
    d426:	4c0e      	ldr	r4, [pc, #56]	; (d460 <send+0x160>)
    d428:	47a0      	blx	r4
    d42a:	0003      	movs	r3, r0
    d42c:	001a      	movs	r2, r3
    d42e:	2326      	movs	r3, #38	; 0x26
    d430:	18fb      	adds	r3, r7, r3
    d432:	801a      	strh	r2, [r3, #0]
		if(s16Ret != SOCK_ERR_NO_ERROR)
    d434:	2326      	movs	r3, #38	; 0x26
    d436:	18fb      	adds	r3, r7, r3
    d438:	2200      	movs	r2, #0
    d43a:	5e9b      	ldrsh	r3, [r3, r2]
    d43c:	2b00      	cmp	r3, #0
    d43e:	d004      	beq.n	d44a <send+0x14a>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    d440:	2326      	movs	r3, #38	; 0x26
    d442:	18fb      	adds	r3, r7, r3
    d444:	220e      	movs	r2, #14
    d446:	4252      	negs	r2, r2
    d448:	801a      	strh	r2, [r3, #0]
		}
	}
	return s16Ret;
    d44a:	2326      	movs	r3, #38	; 0x26
    d44c:	18fb      	adds	r3, r7, r3
    d44e:	2200      	movs	r2, #0
    d450:	5e9b      	ldrsh	r3, [r3, r2]
}
    d452:	0018      	movs	r0, r3
    d454:	46bd      	mov	sp, r7
    d456:	b00b      	add	sp, #44	; 0x2c
    d458:	bd90      	pop	{r4, r7, pc}
    d45a:	46c0      	nop			; (mov r8, r8)
    d45c:	200002a4 	.word	0x200002a4
    d460:	00008e85 	.word	0x00008e85

0000d464 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    d464:	b590      	push	{r4, r7, lr}
    d466:	b08d      	sub	sp, #52	; 0x34
    d468:	af04      	add	r7, sp, #16
    d46a:	60b9      	str	r1, [r7, #8]
    d46c:	0011      	movs	r1, r2
    d46e:	607b      	str	r3, [r7, #4]
    d470:	230f      	movs	r3, #15
    d472:	18fb      	adds	r3, r7, r3
    d474:	1c02      	adds	r2, r0, #0
    d476:	701a      	strb	r2, [r3, #0]
    d478:	230c      	movs	r3, #12
    d47a:	18fb      	adds	r3, r7, r3
    d47c:	1c0a      	adds	r2, r1, #0
    d47e:	801a      	strh	r2, [r3, #0]
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    d480:	231e      	movs	r3, #30
    d482:	18fb      	adds	r3, r7, r3
    d484:	2206      	movs	r2, #6
    d486:	4252      	negs	r2, r2
    d488:	801a      	strh	r2, [r3, #0]
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    d48a:	230f      	movs	r3, #15
    d48c:	18fb      	adds	r3, r7, r3
    d48e:	781b      	ldrb	r3, [r3, #0]
    d490:	2b7f      	cmp	r3, #127	; 0x7f
    d492:	d900      	bls.n	d496 <recv+0x32>
    d494:	e099      	b.n	d5ca <recv+0x166>
    d496:	68bb      	ldr	r3, [r7, #8]
    d498:	2b00      	cmp	r3, #0
    d49a:	d100      	bne.n	d49e <recv+0x3a>
    d49c:	e095      	b.n	d5ca <recv+0x166>
    d49e:	230c      	movs	r3, #12
    d4a0:	18fb      	adds	r3, r7, r3
    d4a2:	881b      	ldrh	r3, [r3, #0]
    d4a4:	2b00      	cmp	r3, #0
    d4a6:	d100      	bne.n	d4aa <recv+0x46>
    d4a8:	e08f      	b.n	d5ca <recv+0x166>
    d4aa:	230f      	movs	r3, #15
    d4ac:	18fb      	adds	r3, r7, r3
    d4ae:	781b      	ldrb	r3, [r3, #0]
    d4b0:	b25b      	sxtb	r3, r3
    d4b2:	4a4a      	ldr	r2, [pc, #296]	; (d5dc <recv+0x178>)
    d4b4:	011b      	lsls	r3, r3, #4
    d4b6:	18d3      	adds	r3, r2, r3
    d4b8:	330a      	adds	r3, #10
    d4ba:	781b      	ldrb	r3, [r3, #0]
    d4bc:	b2db      	uxtb	r3, r3
    d4be:	2b01      	cmp	r3, #1
    d4c0:	d000      	beq.n	d4c4 <recv+0x60>
    d4c2:	e082      	b.n	d5ca <recv+0x166>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
    d4c4:	231e      	movs	r3, #30
    d4c6:	18fb      	adds	r3, r7, r3
    d4c8:	2200      	movs	r2, #0
    d4ca:	801a      	strh	r2, [r3, #0]
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    d4cc:	230f      	movs	r3, #15
    d4ce:	18fb      	adds	r3, r7, r3
    d4d0:	2200      	movs	r2, #0
    d4d2:	569a      	ldrsb	r2, [r3, r2]
    d4d4:	4b41      	ldr	r3, [pc, #260]	; (d5dc <recv+0x178>)
    d4d6:	0112      	lsls	r2, r2, #4
    d4d8:	68b9      	ldr	r1, [r7, #8]
    d4da:	50d1      	str	r1, [r2, r3]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    d4dc:	230f      	movs	r3, #15
    d4de:	18fb      	adds	r3, r7, r3
    d4e0:	781b      	ldrb	r3, [r3, #0]
    d4e2:	b25b      	sxtb	r3, r3
    d4e4:	4a3d      	ldr	r2, [pc, #244]	; (d5dc <recv+0x178>)
    d4e6:	011b      	lsls	r3, r3, #4
    d4e8:	18d3      	adds	r3, r2, r3
    d4ea:	3304      	adds	r3, #4
    d4ec:	220c      	movs	r2, #12
    d4ee:	18ba      	adds	r2, r7, r2
    d4f0:	8812      	ldrh	r2, [r2, #0]
    d4f2:	801a      	strh	r2, [r3, #0]

		if(!gastrSockets[sock].bIsRecvPending)
    d4f4:	230f      	movs	r3, #15
    d4f6:	18fb      	adds	r3, r7, r3
    d4f8:	781b      	ldrb	r3, [r3, #0]
    d4fa:	b25b      	sxtb	r3, r3
    d4fc:	4a37      	ldr	r2, [pc, #220]	; (d5dc <recv+0x178>)
    d4fe:	011b      	lsls	r3, r3, #4
    d500:	18d3      	adds	r3, r2, r3
    d502:	330c      	adds	r3, #12
    d504:	781b      	ldrb	r3, [r3, #0]
    d506:	b2db      	uxtb	r3, r3
    d508:	2b00      	cmp	r3, #0
    d50a:	d15e      	bne.n	d5ca <recv+0x166>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;
    d50c:	231d      	movs	r3, #29
    d50e:	18fb      	adds	r3, r7, r3
    d510:	2246      	movs	r2, #70	; 0x46
    d512:	701a      	strb	r2, [r3, #0]

			gastrSockets[sock].bIsRecvPending = 1;
    d514:	230f      	movs	r3, #15
    d516:	18fb      	adds	r3, r7, r3
    d518:	781b      	ldrb	r3, [r3, #0]
    d51a:	b25b      	sxtb	r3, r3
    d51c:	4a2f      	ldr	r2, [pc, #188]	; (d5dc <recv+0x178>)
    d51e:	011b      	lsls	r3, r3, #4
    d520:	18d3      	adds	r3, r2, r3
    d522:	330c      	adds	r3, #12
    d524:	2201      	movs	r2, #1
    d526:	701a      	strb	r2, [r3, #0]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    d528:	230f      	movs	r3, #15
    d52a:	18fb      	adds	r3, r7, r3
    d52c:	781b      	ldrb	r3, [r3, #0]
    d52e:	b25b      	sxtb	r3, r3
    d530:	4a2a      	ldr	r2, [pc, #168]	; (d5dc <recv+0x178>)
    d532:	011b      	lsls	r3, r3, #4
    d534:	18d3      	adds	r3, r2, r3
    d536:	330b      	adds	r3, #11
    d538:	781b      	ldrb	r3, [r3, #0]
    d53a:	b2db      	uxtb	r3, r3
    d53c:	001a      	movs	r2, r3
    d53e:	2301      	movs	r3, #1
    d540:	4013      	ands	r3, r2
    d542:	d003      	beq.n	d54c <recv+0xe8>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    d544:	231d      	movs	r3, #29
    d546:	18fb      	adds	r3, r7, r3
    d548:	224d      	movs	r2, #77	; 0x4d
    d54a:	701a      	strb	r2, [r3, #0]
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    d54c:	687b      	ldr	r3, [r7, #4]
    d54e:	2b00      	cmp	r3, #0
    d550:	d105      	bne.n	d55e <recv+0xfa>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    d552:	2314      	movs	r3, #20
    d554:	18fb      	adds	r3, r7, r3
    d556:	2201      	movs	r2, #1
    d558:	4252      	negs	r2, r2
    d55a:	601a      	str	r2, [r3, #0]
    d55c:	e003      	b.n	d566 <recv+0x102>
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    d55e:	2314      	movs	r3, #20
    d560:	18fb      	adds	r3, r7, r3
    d562:	687a      	ldr	r2, [r7, #4]
    d564:	601a      	str	r2, [r3, #0]
			strRecv.sock = sock;
    d566:	2314      	movs	r3, #20
    d568:	18fb      	adds	r3, r7, r3
    d56a:	220f      	movs	r2, #15
    d56c:	18ba      	adds	r2, r7, r2
    d56e:	7812      	ldrb	r2, [r2, #0]
    d570:	711a      	strb	r2, [r3, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    d572:	230f      	movs	r3, #15
    d574:	18fb      	adds	r3, r7, r3
    d576:	781b      	ldrb	r3, [r3, #0]
    d578:	b25b      	sxtb	r3, r3
    d57a:	4a18      	ldr	r2, [pc, #96]	; (d5dc <recv+0x178>)
    d57c:	011b      	lsls	r3, r3, #4
    d57e:	18d3      	adds	r3, r2, r3
    d580:	3306      	adds	r3, #6
    d582:	881b      	ldrh	r3, [r3, #0]
    d584:	b29a      	uxth	r2, r3
    d586:	2314      	movs	r3, #20
    d588:	18fb      	adds	r3, r7, r3
    d58a:	80da      	strh	r2, [r3, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    d58c:	2314      	movs	r3, #20
    d58e:	18fa      	adds	r2, r7, r3
    d590:	231d      	movs	r3, #29
    d592:	18fb      	adds	r3, r7, r3
    d594:	7819      	ldrb	r1, [r3, #0]
    d596:	2300      	movs	r3, #0
    d598:	9302      	str	r3, [sp, #8]
    d59a:	2300      	movs	r3, #0
    d59c:	9301      	str	r3, [sp, #4]
    d59e:	2300      	movs	r3, #0
    d5a0:	9300      	str	r3, [sp, #0]
    d5a2:	2308      	movs	r3, #8
    d5a4:	2002      	movs	r0, #2
    d5a6:	4c0e      	ldr	r4, [pc, #56]	; (d5e0 <recv+0x17c>)
    d5a8:	47a0      	blx	r4
    d5aa:	0003      	movs	r3, r0
    d5ac:	001a      	movs	r2, r3
    d5ae:	231e      	movs	r3, #30
    d5b0:	18fb      	adds	r3, r7, r3
    d5b2:	801a      	strh	r2, [r3, #0]
			if(s16Ret != SOCK_ERR_NO_ERROR)
    d5b4:	231e      	movs	r3, #30
    d5b6:	18fb      	adds	r3, r7, r3
    d5b8:	2200      	movs	r2, #0
    d5ba:	5e9b      	ldrsh	r3, [r3, r2]
    d5bc:	2b00      	cmp	r3, #0
    d5be:	d004      	beq.n	d5ca <recv+0x166>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    d5c0:	231e      	movs	r3, #30
    d5c2:	18fb      	adds	r3, r7, r3
    d5c4:	220e      	movs	r2, #14
    d5c6:	4252      	negs	r2, r2
    d5c8:	801a      	strh	r2, [r3, #0]
			}
		}
	}
	return s16Ret;
    d5ca:	231e      	movs	r3, #30
    d5cc:	18fb      	adds	r3, r7, r3
    d5ce:	2200      	movs	r2, #0
    d5d0:	5e9b      	ldrsh	r3, [r3, r2]
}
    d5d2:	0018      	movs	r0, r3
    d5d4:	46bd      	mov	sp, r7
    d5d6:	b009      	add	sp, #36	; 0x24
    d5d8:	bd90      	pop	{r4, r7, pc}
    d5da:	46c0      	nop			; (mov r8, r8)
    d5dc:	200002a4 	.word	0x200002a4
    d5e0:	00008e85 	.word	0x00008e85

0000d5e4 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    d5e4:	b5b0      	push	{r4, r5, r7, lr}
    d5e6:	b088      	sub	sp, #32
    d5e8:	af04      	add	r7, sp, #16
    d5ea:	0002      	movs	r2, r0
    d5ec:	1dfb      	adds	r3, r7, #7
    d5ee:	701a      	strb	r2, [r3, #0]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    d5f0:	230f      	movs	r3, #15
    d5f2:	18fb      	adds	r3, r7, r3
    d5f4:	22fa      	movs	r2, #250	; 0xfa
    d5f6:	701a      	strb	r2, [r3, #0]
    M2M_INFO("Sock to delete <%d>\n", sock);
    d5f8:	4b42      	ldr	r3, [pc, #264]	; (d704 <close+0x120>)
    d5fa:	0018      	movs	r0, r3
    d5fc:	4b42      	ldr	r3, [pc, #264]	; (d708 <close+0x124>)
    d5fe:	4798      	blx	r3
    d600:	1dfb      	adds	r3, r7, #7
    d602:	2200      	movs	r2, #0
    d604:	569a      	ldrsb	r2, [r3, r2]
    d606:	4b41      	ldr	r3, [pc, #260]	; (d70c <close+0x128>)
    d608:	0011      	movs	r1, r2
    d60a:	0018      	movs	r0, r3
    d60c:	4b3e      	ldr	r3, [pc, #248]	; (d708 <close+0x124>)
    d60e:	4798      	blx	r3
    d610:	200d      	movs	r0, #13
    d612:	4b3f      	ldr	r3, [pc, #252]	; (d710 <close+0x12c>)
    d614:	4798      	blx	r3
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    d616:	1dfb      	adds	r3, r7, #7
    d618:	781b      	ldrb	r3, [r3, #0]
    d61a:	2b7f      	cmp	r3, #127	; 0x7f
    d61c:	d86a      	bhi.n	d6f4 <close+0x110>
    d61e:	1dfb      	adds	r3, r7, #7
    d620:	781b      	ldrb	r3, [r3, #0]
    d622:	b25b      	sxtb	r3, r3
    d624:	4a3b      	ldr	r2, [pc, #236]	; (d714 <close+0x130>)
    d626:	011b      	lsls	r3, r3, #4
    d628:	18d3      	adds	r3, r2, r3
    d62a:	330a      	adds	r3, #10
    d62c:	781b      	ldrb	r3, [r3, #0]
    d62e:	b2db      	uxtb	r3, r3
    d630:	2b01      	cmp	r3, #1
    d632:	d15f      	bne.n	d6f4 <close+0x110>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    d634:	230e      	movs	r3, #14
    d636:	18fb      	adds	r3, r7, r3
    d638:	2249      	movs	r2, #73	; 0x49
    d63a:	701a      	strb	r2, [r3, #0]
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    d63c:	2308      	movs	r3, #8
    d63e:	18fb      	adds	r3, r7, r3
    d640:	1dfa      	adds	r2, r7, #7
    d642:	7812      	ldrb	r2, [r2, #0]
    d644:	701a      	strb	r2, [r3, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    d646:	1dfb      	adds	r3, r7, #7
    d648:	781b      	ldrb	r3, [r3, #0]
    d64a:	b25b      	sxtb	r3, r3
    d64c:	4a31      	ldr	r2, [pc, #196]	; (d714 <close+0x130>)
    d64e:	011b      	lsls	r3, r3, #4
    d650:	18d3      	adds	r3, r2, r3
    d652:	3306      	adds	r3, #6
    d654:	881b      	ldrh	r3, [r3, #0]
    d656:	b29a      	uxth	r2, r3
    d658:	2308      	movs	r3, #8
    d65a:	18fb      	adds	r3, r7, r3
    d65c:	805a      	strh	r2, [r3, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    d65e:	1dfb      	adds	r3, r7, #7
    d660:	781b      	ldrb	r3, [r3, #0]
    d662:	b25b      	sxtb	r3, r3
    d664:	4a2b      	ldr	r2, [pc, #172]	; (d714 <close+0x130>)
    d666:	011b      	lsls	r3, r3, #4
    d668:	18d3      	adds	r3, r2, r3
    d66a:	330a      	adds	r3, #10
    d66c:	2200      	movs	r2, #0
    d66e:	701a      	strb	r2, [r3, #0]
		gastrSockets[sock].u16SessionID =0;
    d670:	1dfb      	adds	r3, r7, #7
    d672:	781b      	ldrb	r3, [r3, #0]
    d674:	b25b      	sxtb	r3, r3
    d676:	4a27      	ldr	r2, [pc, #156]	; (d714 <close+0x130>)
    d678:	011b      	lsls	r3, r3, #4
    d67a:	18d3      	adds	r3, r2, r3
    d67c:	3306      	adds	r3, #6
    d67e:	2200      	movs	r2, #0
    d680:	801a      	strh	r2, [r3, #0]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    d682:	1dfb      	adds	r3, r7, #7
    d684:	781b      	ldrb	r3, [r3, #0]
    d686:	b25b      	sxtb	r3, r3
    d688:	4a22      	ldr	r2, [pc, #136]	; (d714 <close+0x130>)
    d68a:	011b      	lsls	r3, r3, #4
    d68c:	18d3      	adds	r3, r2, r3
    d68e:	330b      	adds	r3, #11
    d690:	781b      	ldrb	r3, [r3, #0]
    d692:	b2db      	uxtb	r3, r3
    d694:	001a      	movs	r2, r3
    d696:	2301      	movs	r3, #1
    d698:	4013      	ands	r3, r2
    d69a:	d003      	beq.n	d6a4 <close+0xc0>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    d69c:	230e      	movs	r3, #14
    d69e:	18fb      	adds	r3, r7, r3
    d6a0:	224e      	movs	r2, #78	; 0x4e
    d6a2:	701a      	strb	r2, [r3, #0]
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    d6a4:	230f      	movs	r3, #15
    d6a6:	18fc      	adds	r4, r7, r3
    d6a8:	2308      	movs	r3, #8
    d6aa:	18fa      	adds	r2, r7, r3
    d6ac:	230e      	movs	r3, #14
    d6ae:	18fb      	adds	r3, r7, r3
    d6b0:	7819      	ldrb	r1, [r3, #0]
    d6b2:	2300      	movs	r3, #0
    d6b4:	9302      	str	r3, [sp, #8]
    d6b6:	2300      	movs	r3, #0
    d6b8:	9301      	str	r3, [sp, #4]
    d6ba:	2300      	movs	r3, #0
    d6bc:	9300      	str	r3, [sp, #0]
    d6be:	2304      	movs	r3, #4
    d6c0:	2002      	movs	r0, #2
    d6c2:	4d15      	ldr	r5, [pc, #84]	; (d718 <close+0x134>)
    d6c4:	47a8      	blx	r5
    d6c6:	0003      	movs	r3, r0
    d6c8:	7023      	strb	r3, [r4, #0]
		if(s8Ret != SOCK_ERR_NO_ERROR)
    d6ca:	230f      	movs	r3, #15
    d6cc:	18fb      	adds	r3, r7, r3
    d6ce:	781b      	ldrb	r3, [r3, #0]
    d6d0:	b25b      	sxtb	r3, r3
    d6d2:	2b00      	cmp	r3, #0
    d6d4:	d003      	beq.n	d6de <close+0xfa>
		{
			s8Ret = SOCK_ERR_INVALID;
    d6d6:	230f      	movs	r3, #15
    d6d8:	18fb      	adds	r3, r7, r3
    d6da:	22f7      	movs	r2, #247	; 0xf7
    d6dc:	701a      	strb	r2, [r3, #0]
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    d6de:	1dfb      	adds	r3, r7, #7
    d6e0:	781b      	ldrb	r3, [r3, #0]
    d6e2:	b25b      	sxtb	r3, r3
    d6e4:	011a      	lsls	r2, r3, #4
    d6e6:	4b0b      	ldr	r3, [pc, #44]	; (d714 <close+0x130>)
    d6e8:	18d3      	adds	r3, r2, r3
    d6ea:	2210      	movs	r2, #16
    d6ec:	2100      	movs	r1, #0
    d6ee:	0018      	movs	r0, r3
    d6f0:	4b0a      	ldr	r3, [pc, #40]	; (d71c <close+0x138>)
    d6f2:	4798      	blx	r3
	}
	return s8Ret;
    d6f4:	230f      	movs	r3, #15
    d6f6:	18fb      	adds	r3, r7, r3
    d6f8:	781b      	ldrb	r3, [r3, #0]
    d6fa:	b25b      	sxtb	r3, r3
}
    d6fc:	0018      	movs	r0, r3
    d6fe:	46bd      	mov	sp, r7
    d700:	b004      	add	sp, #16
    d702:	bdb0      	pop	{r4, r5, r7, pc}
    d704:	000190e4 	.word	0x000190e4
    d708:	00016b7d 	.word	0x00016b7d
    d70c:	00019120 	.word	0x00019120
    d710:	00016bb1 	.word	0x00016bb1
    d714:	200002a4 	.word	0x200002a4
    d718:	00008e85 	.word	0x00008e85
    d71c:	00008c25 	.word	0x00008c25

0000d720 <nmi_inet_addr>:

Date
		4 June 2012
*********************************************************************/
uint32 nmi_inet_addr(char *pcIpAddr)
{
    d720:	b580      	push	{r7, lr}
    d722:	b086      	sub	sp, #24
    d724:	af00      	add	r7, sp, #0
    d726:	6078      	str	r0, [r7, #4]
	uint8	tmp;
	uint32	u32IP = 0;
    d728:	2300      	movs	r3, #0
    d72a:	613b      	str	r3, [r7, #16]
	uint8	au8IP[4];
	uint8 	c;
	uint8	i, j;

	tmp = 0;
    d72c:	2317      	movs	r3, #23
    d72e:	18fb      	adds	r3, r7, r3
    d730:	2200      	movs	r2, #0
    d732:	701a      	strb	r2, [r3, #0]

	for(i = 0; i < 4; ++i)
    d734:	2316      	movs	r3, #22
    d736:	18fb      	adds	r3, r7, r3
    d738:	2200      	movs	r2, #0
    d73a:	701a      	strb	r2, [r3, #0]
    d73c:	e060      	b.n	d800 <nmi_inet_addr+0xe0>
	{
		j = 0;
    d73e:	2315      	movs	r3, #21
    d740:	18fb      	adds	r3, r7, r3
    d742:	2200      	movs	r2, #0
    d744:	701a      	strb	r2, [r3, #0]
		do
		{
			c = *pcIpAddr;
    d746:	2314      	movs	r3, #20
    d748:	18fb      	adds	r3, r7, r3
    d74a:	687a      	ldr	r2, [r7, #4]
    d74c:	7812      	ldrb	r2, [r2, #0]
    d74e:	701a      	strb	r2, [r3, #0]
			++j;
    d750:	2315      	movs	r3, #21
    d752:	18fb      	adds	r3, r7, r3
    d754:	2215      	movs	r2, #21
    d756:	18ba      	adds	r2, r7, r2
    d758:	7812      	ldrb	r2, [r2, #0]
    d75a:	3201      	adds	r2, #1
    d75c:	701a      	strb	r2, [r3, #0]
			if(j > 4)
    d75e:	2315      	movs	r3, #21
    d760:	18fb      	adds	r3, r7, r3
    d762:	781b      	ldrb	r3, [r3, #0]
    d764:	2b04      	cmp	r3, #4
    d766:	d901      	bls.n	d76c <nmi_inet_addr+0x4c>
			{
				return 0;
    d768:	2300      	movs	r3, #0
    d76a:	e057      	b.n	d81c <nmi_inet_addr+0xfc>
			}
			if(c == '.' || c == 0)
    d76c:	2314      	movs	r3, #20
    d76e:	18fb      	adds	r3, r7, r3
    d770:	781b      	ldrb	r3, [r3, #0]
    d772:	2b2e      	cmp	r3, #46	; 0x2e
    d774:	d004      	beq.n	d780 <nmi_inet_addr+0x60>
    d776:	2314      	movs	r3, #20
    d778:	18fb      	adds	r3, r7, r3
    d77a:	781b      	ldrb	r3, [r3, #0]
    d77c:	2b00      	cmp	r3, #0
    d77e:	d10d      	bne.n	d79c <nmi_inet_addr+0x7c>
			{
				au8IP[i] = tmp;
    d780:	2316      	movs	r3, #22
    d782:	18fb      	adds	r3, r7, r3
    d784:	781b      	ldrb	r3, [r3, #0]
    d786:	220c      	movs	r2, #12
    d788:	18ba      	adds	r2, r7, r2
    d78a:	2117      	movs	r1, #23
    d78c:	1879      	adds	r1, r7, r1
    d78e:	7809      	ldrb	r1, [r1, #0]
    d790:	54d1      	strb	r1, [r2, r3]
				tmp = 0;
    d792:	2317      	movs	r3, #23
    d794:	18fb      	adds	r3, r7, r3
    d796:	2200      	movs	r2, #0
    d798:	701a      	strb	r2, [r3, #0]
    d79a:	e01d      	b.n	d7d8 <nmi_inet_addr+0xb8>
			}
			else if(c >= '0' && c <= '9')
    d79c:	2314      	movs	r3, #20
    d79e:	18fb      	adds	r3, r7, r3
    d7a0:	781b      	ldrb	r3, [r3, #0]
    d7a2:	2b2f      	cmp	r3, #47	; 0x2f
    d7a4:	d916      	bls.n	d7d4 <nmi_inet_addr+0xb4>
    d7a6:	2314      	movs	r3, #20
    d7a8:	18fb      	adds	r3, r7, r3
    d7aa:	781b      	ldrb	r3, [r3, #0]
    d7ac:	2b39      	cmp	r3, #57	; 0x39
    d7ae:	d811      	bhi.n	d7d4 <nmi_inet_addr+0xb4>
			{
				tmp = (tmp * 10) + (c - '0');
    d7b0:	2317      	movs	r3, #23
    d7b2:	18fb      	adds	r3, r7, r3
    d7b4:	781b      	ldrb	r3, [r3, #0]
    d7b6:	1c1a      	adds	r2, r3, #0
    d7b8:	0092      	lsls	r2, r2, #2
    d7ba:	18d3      	adds	r3, r2, r3
    d7bc:	18db      	adds	r3, r3, r3
    d7be:	b2da      	uxtb	r2, r3
    d7c0:	2314      	movs	r3, #20
    d7c2:	18fb      	adds	r3, r7, r3
    d7c4:	781b      	ldrb	r3, [r3, #0]
    d7c6:	18d3      	adds	r3, r2, r3
    d7c8:	b2da      	uxtb	r2, r3
    d7ca:	2317      	movs	r3, #23
    d7cc:	18fb      	adds	r3, r7, r3
    d7ce:	3a30      	subs	r2, #48	; 0x30
    d7d0:	701a      	strb	r2, [r3, #0]
    d7d2:	e001      	b.n	d7d8 <nmi_inet_addr+0xb8>
			}
			else
			{
				return 0;
    d7d4:	2300      	movs	r3, #0
    d7d6:	e021      	b.n	d81c <nmi_inet_addr+0xfc>
			}
			++pcIpAddr;
    d7d8:	687b      	ldr	r3, [r7, #4]
    d7da:	3301      	adds	r3, #1
    d7dc:	607b      	str	r3, [r7, #4]
		} while(c != '.' && c != 0);
    d7de:	2314      	movs	r3, #20
    d7e0:	18fb      	adds	r3, r7, r3
    d7e2:	781b      	ldrb	r3, [r3, #0]
    d7e4:	2b2e      	cmp	r3, #46	; 0x2e
    d7e6:	d004      	beq.n	d7f2 <nmi_inet_addr+0xd2>
    d7e8:	2314      	movs	r3, #20
    d7ea:	18fb      	adds	r3, r7, r3
    d7ec:	781b      	ldrb	r3, [r3, #0]
    d7ee:	2b00      	cmp	r3, #0
    d7f0:	d1a9      	bne.n	d746 <nmi_inet_addr+0x26>
	uint8 	c;
	uint8	i, j;

	tmp = 0;

	for(i = 0; i < 4; ++i)
    d7f2:	2316      	movs	r3, #22
    d7f4:	18fb      	adds	r3, r7, r3
    d7f6:	2216      	movs	r2, #22
    d7f8:	18ba      	adds	r2, r7, r2
    d7fa:	7812      	ldrb	r2, [r2, #0]
    d7fc:	3201      	adds	r2, #1
    d7fe:	701a      	strb	r2, [r3, #0]
    d800:	2316      	movs	r3, #22
    d802:	18fb      	adds	r3, r7, r3
    d804:	781b      	ldrb	r3, [r3, #0]
    d806:	2b03      	cmp	r3, #3
    d808:	d999      	bls.n	d73e <nmi_inet_addr+0x1e>
				return 0;
			}
			++pcIpAddr;
		} while(c != '.' && c != 0);
	}
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
    d80a:	230c      	movs	r3, #12
    d80c:	18f9      	adds	r1, r7, r3
    d80e:	2310      	movs	r3, #16
    d810:	18fb      	adds	r3, r7, r3
    d812:	2204      	movs	r2, #4
    d814:	0018      	movs	r0, r3
    d816:	4b03      	ldr	r3, [pc, #12]	; (d824 <nmi_inet_addr+0x104>)
    d818:	4798      	blx	r3
	return u32IP;
    d81a:	693b      	ldr	r3, [r7, #16]
}
    d81c:	0018      	movs	r0, r3
    d81e:	46bd      	mov	sp, r7
    d820:	b006      	add	sp, #24
    d822:	bd80      	pop	{r7, pc}
    d824:	00008be9 	.word	0x00008be9

0000d828 <gethostbyname>:

Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
    d828:	b5b0      	push	{r4, r5, r7, lr}
    d82a:	b088      	sub	sp, #32
    d82c:	af04      	add	r7, sp, #16
    d82e:	6078      	str	r0, [r7, #4]
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
    d830:	230f      	movs	r3, #15
    d832:	18fb      	adds	r3, r7, r3
    d834:	22fa      	movs	r2, #250	; 0xfa
    d836:	701a      	strb	r2, [r3, #0]
	uint8	u8HostNameSize = (uint8)m2m_strlen(pcHostName);
    d838:	687b      	ldr	r3, [r7, #4]
    d83a:	0018      	movs	r0, r3
    d83c:	4b14      	ldr	r3, [pc, #80]	; (d890 <gethostbyname+0x68>)
    d83e:	4798      	blx	r3
    d840:	0003      	movs	r3, r0
    d842:	001a      	movs	r2, r3
    d844:	230e      	movs	r3, #14
    d846:	18fb      	adds	r3, r7, r3
    d848:	701a      	strb	r2, [r3, #0]
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
    d84a:	230e      	movs	r3, #14
    d84c:	18fb      	adds	r3, r7, r3
    d84e:	781b      	ldrb	r3, [r3, #0]
    d850:	2b40      	cmp	r3, #64	; 0x40
    d852:	d815      	bhi.n	d880 <gethostbyname+0x58>
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
    d854:	230e      	movs	r3, #14
    d856:	18fb      	adds	r3, r7, r3
    d858:	781b      	ldrb	r3, [r3, #0]
    d85a:	b29b      	uxth	r3, r3
    d85c:	3301      	adds	r3, #1
    d85e:	b299      	uxth	r1, r3
    d860:	230f      	movs	r3, #15
    d862:	18fc      	adds	r4, r7, r3
    d864:	687a      	ldr	r2, [r7, #4]
    d866:	2300      	movs	r3, #0
    d868:	9302      	str	r3, [sp, #8]
    d86a:	2300      	movs	r3, #0
    d86c:	9301      	str	r3, [sp, #4]
    d86e:	2300      	movs	r3, #0
    d870:	9300      	str	r3, [sp, #0]
    d872:	000b      	movs	r3, r1
    d874:	214a      	movs	r1, #74	; 0x4a
    d876:	2002      	movs	r0, #2
    d878:	4d06      	ldr	r5, [pc, #24]	; (d894 <gethostbyname+0x6c>)
    d87a:	47a8      	blx	r5
    d87c:	0003      	movs	r3, r0
    d87e:	7023      	strb	r3, [r4, #0]
	}
	return s8Err;
    d880:	230f      	movs	r3, #15
    d882:	18fb      	adds	r3, r7, r3
    d884:	781b      	ldrb	r3, [r3, #0]
    d886:	b25b      	sxtb	r3, r3
}
    d888:	0018      	movs	r0, r3
    d88a:	46bd      	mov	sp, r7
    d88c:	b004      	add	sp, #16
    d88e:	bdb0      	pop	{r4, r5, r7, pc}
    d890:	00008c65 	.word	0x00008c65
    d894:	00008e85 	.word	0x00008e85

0000d898 <spi_flash_enter_low_power_mode>:
		spi_flash_write_enable();
		spi_flash_gang_unblock();
	}
}
#endif
static void spi_flash_enter_low_power_mode(void) {
    d898:	b580      	push	{r7, lr}
    d89a:	b082      	sub	sp, #8
    d89c:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
    d89e:	003b      	movs	r3, r7
    d8a0:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xb9;
    d8a2:	687b      	ldr	r3, [r7, #4]
    d8a4:	22b9      	movs	r2, #185	; 0xb9
    d8a6:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    d8a8:	4b13      	ldr	r3, [pc, #76]	; (d8f8 <spi_flash_enter_low_power_mode+0x60>)
    d8aa:	2100      	movs	r1, #0
    d8ac:	0018      	movs	r0, r3
    d8ae:	4b13      	ldr	r3, [pc, #76]	; (d8fc <spi_flash_enter_low_power_mode+0x64>)
    d8b0:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    d8b2:	687b      	ldr	r3, [r7, #4]
    d8b4:	781b      	ldrb	r3, [r3, #0]
    d8b6:	001a      	movs	r2, r3
    d8b8:	4b11      	ldr	r3, [pc, #68]	; (d900 <spi_flash_enter_low_power_mode+0x68>)
    d8ba:	0011      	movs	r1, r2
    d8bc:	0018      	movs	r0, r3
    d8be:	4b0f      	ldr	r3, [pc, #60]	; (d8fc <spi_flash_enter_low_power_mode+0x64>)
    d8c0:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    d8c2:	4b10      	ldr	r3, [pc, #64]	; (d904 <spi_flash_enter_low_power_mode+0x6c>)
    d8c4:	2101      	movs	r1, #1
    d8c6:	0018      	movs	r0, r3
    d8c8:	4b0c      	ldr	r3, [pc, #48]	; (d8fc <spi_flash_enter_low_power_mode+0x64>)
    d8ca:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    d8cc:	4b0e      	ldr	r3, [pc, #56]	; (d908 <spi_flash_enter_low_power_mode+0x70>)
    d8ce:	2100      	movs	r1, #0
    d8d0:	0018      	movs	r0, r3
    d8d2:	4b0a      	ldr	r3, [pc, #40]	; (d8fc <spi_flash_enter_low_power_mode+0x64>)
    d8d4:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    d8d6:	4b0d      	ldr	r3, [pc, #52]	; (d90c <spi_flash_enter_low_power_mode+0x74>)
    d8d8:	2181      	movs	r1, #129	; 0x81
    d8da:	0018      	movs	r0, r3
    d8dc:	4b07      	ldr	r3, [pc, #28]	; (d8fc <spi_flash_enter_low_power_mode+0x64>)
    d8de:	4798      	blx	r3
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    d8e0:	46c0      	nop			; (mov r8, r8)
    d8e2:	4b0b      	ldr	r3, [pc, #44]	; (d910 <spi_flash_enter_low_power_mode+0x78>)
    d8e4:	0018      	movs	r0, r3
    d8e6:	4b0b      	ldr	r3, [pc, #44]	; (d914 <spi_flash_enter_low_power_mode+0x7c>)
    d8e8:	4798      	blx	r3
    d8ea:	1e03      	subs	r3, r0, #0
    d8ec:	2b01      	cmp	r3, #1
    d8ee:	d1f8      	bne.n	d8e2 <spi_flash_enter_low_power_mode+0x4a>
}
    d8f0:	46c0      	nop			; (mov r8, r8)
    d8f2:	46bd      	mov	sp, r7
    d8f4:	b002      	add	sp, #8
    d8f6:	bd80      	pop	{r7, pc}
    d8f8:	00010208 	.word	0x00010208
    d8fc:	0000ac8d 	.word	0x0000ac8d
    d900:	0001020c 	.word	0x0001020c
    d904:	00010214 	.word	0x00010214
    d908:	0001021c 	.word	0x0001021c
    d90c:	00010204 	.word	0x00010204
    d910:	00010218 	.word	0x00010218
    d914:	0000ac49 	.word	0x0000ac49

0000d918 <spi_flash_leave_low_power_mode>:


static void spi_flash_leave_low_power_mode(void) {
    d918:	b580      	push	{r7, lr}
    d91a:	b082      	sub	sp, #8
    d91c:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
    d91e:	003b      	movs	r3, r7
    d920:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xab;
    d922:	687b      	ldr	r3, [r7, #4]
    d924:	22ab      	movs	r2, #171	; 0xab
    d926:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    d928:	4b13      	ldr	r3, [pc, #76]	; (d978 <spi_flash_leave_low_power_mode+0x60>)
    d92a:	2100      	movs	r1, #0
    d92c:	0018      	movs	r0, r3
    d92e:	4b13      	ldr	r3, [pc, #76]	; (d97c <spi_flash_leave_low_power_mode+0x64>)
    d930:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    d932:	687b      	ldr	r3, [r7, #4]
    d934:	781b      	ldrb	r3, [r3, #0]
    d936:	001a      	movs	r2, r3
    d938:	4b11      	ldr	r3, [pc, #68]	; (d980 <spi_flash_leave_low_power_mode+0x68>)
    d93a:	0011      	movs	r1, r2
    d93c:	0018      	movs	r0, r3
    d93e:	4b0f      	ldr	r3, [pc, #60]	; (d97c <spi_flash_leave_low_power_mode+0x64>)
    d940:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    d942:	4b10      	ldr	r3, [pc, #64]	; (d984 <spi_flash_leave_low_power_mode+0x6c>)
    d944:	2101      	movs	r1, #1
    d946:	0018      	movs	r0, r3
    d948:	4b0c      	ldr	r3, [pc, #48]	; (d97c <spi_flash_leave_low_power_mode+0x64>)
    d94a:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    d94c:	4b0e      	ldr	r3, [pc, #56]	; (d988 <spi_flash_leave_low_power_mode+0x70>)
    d94e:	2100      	movs	r1, #0
    d950:	0018      	movs	r0, r3
    d952:	4b0a      	ldr	r3, [pc, #40]	; (d97c <spi_flash_leave_low_power_mode+0x64>)
    d954:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    d956:	4b0d      	ldr	r3, [pc, #52]	; (d98c <spi_flash_leave_low_power_mode+0x74>)
    d958:	2181      	movs	r1, #129	; 0x81
    d95a:	0018      	movs	r0, r3
    d95c:	4b07      	ldr	r3, [pc, #28]	; (d97c <spi_flash_leave_low_power_mode+0x64>)
    d95e:	4798      	blx	r3
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    d960:	46c0      	nop			; (mov r8, r8)
    d962:	4b0b      	ldr	r3, [pc, #44]	; (d990 <spi_flash_leave_low_power_mode+0x78>)
    d964:	0018      	movs	r0, r3
    d966:	4b0b      	ldr	r3, [pc, #44]	; (d994 <spi_flash_leave_low_power_mode+0x7c>)
    d968:	4798      	blx	r3
    d96a:	1e03      	subs	r3, r0, #0
    d96c:	2b01      	cmp	r3, #1
    d96e:	d1f8      	bne.n	d962 <spi_flash_leave_low_power_mode+0x4a>
}
    d970:	46c0      	nop			; (mov r8, r8)
    d972:	46bd      	mov	sp, r7
    d974:	b002      	add	sp, #8
    d976:	bd80      	pop	{r7, pc}
    d978:	00010208 	.word	0x00010208
    d97c:	0000ac8d 	.word	0x0000ac8d
    d980:	0001020c 	.word	0x0001020c
    d984:	00010214 	.word	0x00010214
    d988:	0001021c 	.word	0x0001021c
    d98c:	00010204 	.word	0x00010204
    d990:	00010218 	.word	0x00010218
    d994:	0000ac49 	.word	0x0000ac49

0000d998 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    d998:	b590      	push	{r4, r7, lr}
    d99a:	b085      	sub	sp, #20
    d99c:	af00      	add	r7, sp, #0
    d99e:	0002      	movs	r2, r0
    d9a0:	1dfb      	adds	r3, r7, #7
    d9a2:	701a      	strb	r2, [r3, #0]
	sint8 s8Ret = M2M_SUCCESS;
    d9a4:	230f      	movs	r3, #15
    d9a6:	18fb      	adds	r3, r7, r3
    d9a8:	2200      	movs	r2, #0
    d9aa:	701a      	strb	r2, [r3, #0]
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    d9ac:	4b24      	ldr	r3, [pc, #144]	; (da40 <spi_flash_enable+0xa8>)
    d9ae:	4798      	blx	r3
    d9b0:	0003      	movs	r3, r0
    d9b2:	051b      	lsls	r3, r3, #20
    d9b4:	0d1b      	lsrs	r3, r3, #20
    d9b6:	4a23      	ldr	r2, [pc, #140]	; (da44 <spi_flash_enable+0xac>)
    d9b8:	4293      	cmp	r3, r2
    d9ba:	d938      	bls.n	da2e <spi_flash_enable+0x96>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    d9bc:	230f      	movs	r3, #15
    d9be:	18fc      	adds	r4, r7, r3
    d9c0:	2308      	movs	r3, #8
    d9c2:	18fb      	adds	r3, r7, r3
    d9c4:	4a20      	ldr	r2, [pc, #128]	; (da48 <spi_flash_enable+0xb0>)
    d9c6:	0019      	movs	r1, r3
    d9c8:	0010      	movs	r0, r2
    d9ca:	4b20      	ldr	r3, [pc, #128]	; (da4c <spi_flash_enable+0xb4>)
    d9cc:	4798      	blx	r3
    d9ce:	0003      	movs	r3, r0
    d9d0:	7023      	strb	r3, [r4, #0]
		if(s8Ret != M2M_SUCCESS) {
    d9d2:	230f      	movs	r3, #15
    d9d4:	18fb      	adds	r3, r7, r3
    d9d6:	781b      	ldrb	r3, [r3, #0]
    d9d8:	b25b      	sxtb	r3, r3
    d9da:	2b00      	cmp	r3, #0
    d9dc:	d126      	bne.n	da2c <spi_flash_enable+0x94>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
    d9de:	68bb      	ldr	r3, [r7, #8]
    d9e0:	4a1b      	ldr	r2, [pc, #108]	; (da50 <spi_flash_enable+0xb8>)
    d9e2:	4013      	ands	r3, r2
    d9e4:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x1111ul) << 12);
    d9e6:	68bb      	ldr	r3, [r7, #8]
    d9e8:	4a1a      	ldr	r2, [pc, #104]	; (da54 <spi_flash_enable+0xbc>)
    d9ea:	4313      	orrs	r3, r2
    d9ec:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
    d9ee:	68bb      	ldr	r3, [r7, #8]
    d9f0:	4a15      	ldr	r2, [pc, #84]	; (da48 <spi_flash_enable+0xb0>)
    d9f2:	0019      	movs	r1, r3
    d9f4:	0010      	movs	r0, r2
    d9f6:	4b18      	ldr	r3, [pc, #96]	; (da58 <spi_flash_enable+0xc0>)
    d9f8:	4798      	blx	r3
		if(enable) {
    d9fa:	1dfb      	adds	r3, r7, #7
    d9fc:	781b      	ldrb	r3, [r3, #0]
    d9fe:	2b00      	cmp	r3, #0
    da00:	d002      	beq.n	da08 <spi_flash_enable+0x70>
			spi_flash_leave_low_power_mode();
    da02:	4b16      	ldr	r3, [pc, #88]	; (da5c <spi_flash_enable+0xc4>)
    da04:	4798      	blx	r3
    da06:	e001      	b.n	da0c <spi_flash_enable+0x74>
		} else {
			spi_flash_enter_low_power_mode();
    da08:	4b15      	ldr	r3, [pc, #84]	; (da60 <spi_flash_enable+0xc8>)
    da0a:	4798      	blx	r3
		}
		/* Disable pinmux to SPI flash to minimize leakage. */
		u32Val &= ~((0x7777ul) << 12);
    da0c:	68bb      	ldr	r3, [r7, #8]
    da0e:	4a10      	ldr	r2, [pc, #64]	; (da50 <spi_flash_enable+0xb8>)
    da10:	4013      	ands	r3, r2
    da12:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x0010ul) << 12);
    da14:	68bb      	ldr	r3, [r7, #8]
    da16:	2280      	movs	r2, #128	; 0x80
    da18:	0252      	lsls	r2, r2, #9
    da1a:	4313      	orrs	r3, r2
    da1c:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
    da1e:	68bb      	ldr	r3, [r7, #8]
    da20:	4a09      	ldr	r2, [pc, #36]	; (da48 <spi_flash_enable+0xb0>)
    da22:	0019      	movs	r1, r3
    da24:	0010      	movs	r0, r2
    da26:	4b0c      	ldr	r3, [pc, #48]	; (da58 <spi_flash_enable+0xc0>)
    da28:	4798      	blx	r3
    da2a:	e000      	b.n	da2e <spi_flash_enable+0x96>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
		if(s8Ret != M2M_SUCCESS) {
			goto ERR1;
    da2c:	46c0      	nop			; (mov r8, r8)
		u32Val &= ~((0x7777ul) << 12);
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
    da2e:	230f      	movs	r3, #15
    da30:	18fb      	adds	r3, r7, r3
    da32:	781b      	ldrb	r3, [r3, #0]
    da34:	b25b      	sxtb	r3, r3
}
    da36:	0018      	movs	r0, r3
    da38:	46bd      	mov	sp, r7
    da3a:	b005      	add	sp, #20
    da3c:	bd90      	pop	{r4, r7, pc}
    da3e:	46c0      	nop			; (mov r8, r8)
    da40:	0000a56d 	.word	0x0000a56d
    da44:	0000039f 	.word	0x0000039f
    da48:	00001410 	.word	0x00001410
    da4c:	0000ac69 	.word	0x0000ac69
    da50:	f8888fff 	.word	0xf8888fff
    da54:	01111000 	.word	0x01111000
    da58:	0000ac8d 	.word	0x0000ac8d
    da5c:	0000d919 	.word	0x0000d919
    da60:	0000d899 	.word	0x0000d899

0000da64 <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    da64:	b580      	push	{r7, lr}
    da66:	b084      	sub	sp, #16
    da68:	af00      	add	r7, sp, #0
    da6a:	0002      	movs	r2, r0
    da6c:	1dfb      	adds	r3, r7, #7
    da6e:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    da70:	230f      	movs	r3, #15
    da72:	18fb      	adds	r3, r7, r3
    da74:	1dfa      	adds	r2, r7, #7
    da76:	7812      	ldrb	r2, [r2, #0]
    da78:	0952      	lsrs	r2, r2, #5
    da7a:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    da7c:	230f      	movs	r3, #15
    da7e:	18fb      	adds	r3, r7, r3
    da80:	781b      	ldrb	r3, [r3, #0]
    da82:	2b00      	cmp	r3, #0
    da84:	d10c      	bne.n	daa0 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    da86:	4b09      	ldr	r3, [pc, #36]	; (daac <_extint_get_eic_from_channel+0x48>)
    da88:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    da8a:	230f      	movs	r3, #15
    da8c:	18fb      	adds	r3, r7, r3
    da8e:	781b      	ldrb	r3, [r3, #0]
    da90:	009b      	lsls	r3, r3, #2
    da92:	2210      	movs	r2, #16
    da94:	4694      	mov	ip, r2
    da96:	44bc      	add	ip, r7
    da98:	4463      	add	r3, ip
    da9a:	3b08      	subs	r3, #8
    da9c:	681b      	ldr	r3, [r3, #0]
    da9e:	e000      	b.n	daa2 <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    daa0:	2300      	movs	r3, #0
	}
}
    daa2:	0018      	movs	r0, r3
    daa4:	46bd      	mov	sp, r7
    daa6:	b004      	add	sp, #16
    daa8:	bd80      	pop	{r7, pc}
    daaa:	46c0      	nop			; (mov r8, r8)
    daac:	40001800 	.word	0x40001800

0000dab0 <extint_chan_is_detected>:
 *  \retval true   If the channel's edge/level detection criteria was met
 *  \retval false  If the channel has not detected its configured criteria
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
    dab0:	b580      	push	{r7, lr}
    dab2:	b084      	sub	sp, #16
    dab4:	af00      	add	r7, sp, #0
    dab6:	0002      	movs	r2, r0
    dab8:	1dfb      	adds	r3, r7, #7
    daba:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    dabc:	1dfb      	adds	r3, r7, #7
    dabe:	781b      	ldrb	r3, [r3, #0]
    dac0:	0018      	movs	r0, r3
    dac2:	4b0b      	ldr	r3, [pc, #44]	; (daf0 <extint_chan_is_detected+0x40>)
    dac4:	4798      	blx	r3
    dac6:	0003      	movs	r3, r0
    dac8:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    daca:	1dfb      	adds	r3, r7, #7
    dacc:	781b      	ldrb	r3, [r3, #0]
    dace:	221f      	movs	r2, #31
    dad0:	4013      	ands	r3, r2
    dad2:	2201      	movs	r2, #1
    dad4:	409a      	lsls	r2, r3
    dad6:	0013      	movs	r3, r2
    dad8:	60bb      	str	r3, [r7, #8]

	return (eic_module->INTFLAG.reg & eic_mask);
    dada:	68fb      	ldr	r3, [r7, #12]
    dadc:	691b      	ldr	r3, [r3, #16]
    dade:	68ba      	ldr	r2, [r7, #8]
    dae0:	4013      	ands	r3, r2
    dae2:	1e5a      	subs	r2, r3, #1
    dae4:	4193      	sbcs	r3, r2
    dae6:	b2db      	uxtb	r3, r3
}
    dae8:	0018      	movs	r0, r3
    daea:	46bd      	mov	sp, r7
    daec:	b004      	add	sp, #16
    daee:	bd80      	pop	{r7, pc}
    daf0:	0000da65 	.word	0x0000da65

0000daf4 <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
    daf4:	b580      	push	{r7, lr}
    daf6:	b084      	sub	sp, #16
    daf8:	af00      	add	r7, sp, #0
    dafa:	0002      	movs	r2, r0
    dafc:	1dfb      	adds	r3, r7, #7
    dafe:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    db00:	1dfb      	adds	r3, r7, #7
    db02:	781b      	ldrb	r3, [r3, #0]
    db04:	0018      	movs	r0, r3
    db06:	4b09      	ldr	r3, [pc, #36]	; (db2c <extint_chan_clear_detected+0x38>)
    db08:	4798      	blx	r3
    db0a:	0003      	movs	r3, r0
    db0c:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    db0e:	1dfb      	adds	r3, r7, #7
    db10:	781b      	ldrb	r3, [r3, #0]
    db12:	221f      	movs	r2, #31
    db14:	4013      	ands	r3, r2
    db16:	2201      	movs	r2, #1
    db18:	409a      	lsls	r2, r3
    db1a:	0013      	movs	r3, r2
    db1c:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
    db1e:	68fb      	ldr	r3, [r7, #12]
    db20:	68ba      	ldr	r2, [r7, #8]
    db22:	611a      	str	r2, [r3, #16]
}
    db24:	46c0      	nop			; (mov r8, r8)
    db26:	46bd      	mov	sp, r7
    db28:	b004      	add	sp, #16
    db2a:	bd80      	pop	{r7, pc}
    db2c:	0000da65 	.word	0x0000da65

0000db30 <extint_register_callback>:
 */
enum status_code extint_register_callback(
	const extint_callback_t callback,
	const uint8_t channel,
	const enum extint_callback_type type)
{
    db30:	b580      	push	{r7, lr}
    db32:	b082      	sub	sp, #8
    db34:	af00      	add	r7, sp, #0
    db36:	6078      	str	r0, [r7, #4]
    db38:	0008      	movs	r0, r1
    db3a:	0011      	movs	r1, r2
    db3c:	1cfb      	adds	r3, r7, #3
    db3e:	1c02      	adds	r2, r0, #0
    db40:	701a      	strb	r2, [r3, #0]
    db42:	1cbb      	adds	r3, r7, #2
    db44:	1c0a      	adds	r2, r1, #0
    db46:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    db48:	1cbb      	adds	r3, r7, #2
    db4a:	781b      	ldrb	r3, [r3, #0]
    db4c:	2b00      	cmp	r3, #0
    db4e:	d001      	beq.n	db54 <extint_register_callback+0x24>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    db50:	2317      	movs	r3, #23
    db52:	e019      	b.n	db88 <extint_register_callback+0x58>
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    db54:	1cfb      	adds	r3, r7, #3
    db56:	781a      	ldrb	r2, [r3, #0]
    db58:	4b0d      	ldr	r3, [pc, #52]	; (db90 <extint_register_callback+0x60>)
    db5a:	0092      	lsls	r2, r2, #2
    db5c:	58d3      	ldr	r3, [r2, r3]
    db5e:	2b00      	cmp	r3, #0
    db60:	d107      	bne.n	db72 <extint_register_callback+0x42>
		_extint_dev.callbacks[channel] = callback;
    db62:	1cfb      	adds	r3, r7, #3
    db64:	781a      	ldrb	r2, [r3, #0]
    db66:	4b0a      	ldr	r3, [pc, #40]	; (db90 <extint_register_callback+0x60>)
    db68:	0092      	lsls	r2, r2, #2
    db6a:	6879      	ldr	r1, [r7, #4]
    db6c:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    db6e:	2300      	movs	r3, #0
    db70:	e00a      	b.n	db88 <extint_register_callback+0x58>
	} else if (_extint_dev.callbacks[channel] == callback) {
    db72:	1cfb      	adds	r3, r7, #3
    db74:	781a      	ldrb	r2, [r3, #0]
    db76:	4b06      	ldr	r3, [pc, #24]	; (db90 <extint_register_callback+0x60>)
    db78:	0092      	lsls	r2, r2, #2
    db7a:	58d2      	ldr	r2, [r2, r3]
    db7c:	687b      	ldr	r3, [r7, #4]
    db7e:	429a      	cmp	r2, r3
    db80:	d101      	bne.n	db86 <extint_register_callback+0x56>
		return STATUS_OK;
    db82:	2300      	movs	r3, #0
    db84:	e000      	b.n	db88 <extint_register_callback+0x58>
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    db86:	231d      	movs	r3, #29
}
    db88:	0018      	movs	r0, r3
    db8a:	46bd      	mov	sp, r7
    db8c:	b002      	add	sp, #8
    db8e:	bd80      	pop	{r7, pc}
    db90:	20000364 	.word	0x20000364

0000db94 <extint_chan_enable_callback>:
 * \retval STATUS_ERR_INVALID_ARG  If an invalid callback type was supplied
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
    db94:	b580      	push	{r7, lr}
    db96:	b084      	sub	sp, #16
    db98:	af00      	add	r7, sp, #0
    db9a:	0002      	movs	r2, r0
    db9c:	1dfb      	adds	r3, r7, #7
    db9e:	701a      	strb	r2, [r3, #0]
    dba0:	1dbb      	adds	r3, r7, #6
    dba2:	1c0a      	adds	r2, r1, #0
    dba4:	701a      	strb	r2, [r3, #0]
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    dba6:	1dbb      	adds	r3, r7, #6
    dba8:	781b      	ldrb	r3, [r3, #0]
    dbaa:	2b00      	cmp	r3, #0
    dbac:	d10e      	bne.n	dbcc <extint_chan_enable_callback+0x38>
		Eic *const eic = _extint_get_eic_from_channel(channel);
    dbae:	1dfb      	adds	r3, r7, #7
    dbb0:	781b      	ldrb	r3, [r3, #0]
    dbb2:	0018      	movs	r0, r3
    dbb4:	4b08      	ldr	r3, [pc, #32]	; (dbd8 <extint_chan_enable_callback+0x44>)
    dbb6:	4798      	blx	r3
    dbb8:	0003      	movs	r3, r0
    dbba:	60fb      	str	r3, [r7, #12]

		eic->INTENSET.reg = (1UL << channel);
    dbbc:	1dfb      	adds	r3, r7, #7
    dbbe:	781b      	ldrb	r3, [r3, #0]
    dbc0:	2201      	movs	r2, #1
    dbc2:	409a      	lsls	r2, r3
    dbc4:	68fb      	ldr	r3, [r7, #12]
    dbc6:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    dbc8:	2300      	movs	r3, #0
    dbca:	e000      	b.n	dbce <extint_chan_enable_callback+0x3a>

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    dbcc:	2317      	movs	r3, #23
	}

	return STATUS_OK;
}
    dbce:	0018      	movs	r0, r3
    dbd0:	46bd      	mov	sp, r7
    dbd2:	b004      	add	sp, #16
    dbd4:	bd80      	pop	{r7, pc}
    dbd6:	46c0      	nop			; (mov r8, r8)
    dbd8:	0000da65 	.word	0x0000da65

0000dbdc <extint_chan_disable_callback>:
 * \retval STATUS_ERR_INVALID_ARG  If an invalid callback type was supplied
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
    dbdc:	b580      	push	{r7, lr}
    dbde:	b084      	sub	sp, #16
    dbe0:	af00      	add	r7, sp, #0
    dbe2:	0002      	movs	r2, r0
    dbe4:	1dfb      	adds	r3, r7, #7
    dbe6:	701a      	strb	r2, [r3, #0]
    dbe8:	1dbb      	adds	r3, r7, #6
    dbea:	1c0a      	adds	r2, r1, #0
    dbec:	701a      	strb	r2, [r3, #0]
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    dbee:	1dbb      	adds	r3, r7, #6
    dbf0:	781b      	ldrb	r3, [r3, #0]
    dbf2:	2b00      	cmp	r3, #0
    dbf4:	d10e      	bne.n	dc14 <extint_chan_disable_callback+0x38>
		Eic *const eic = _extint_get_eic_from_channel(channel);
    dbf6:	1dfb      	adds	r3, r7, #7
    dbf8:	781b      	ldrb	r3, [r3, #0]
    dbfa:	0018      	movs	r0, r3
    dbfc:	4b08      	ldr	r3, [pc, #32]	; (dc20 <extint_chan_disable_callback+0x44>)
    dbfe:	4798      	blx	r3
    dc00:	0003      	movs	r3, r0
    dc02:	60fb      	str	r3, [r7, #12]

		eic->INTENCLR.reg = (1UL << channel);
    dc04:	1dfb      	adds	r3, r7, #7
    dc06:	781b      	ldrb	r3, [r3, #0]
    dc08:	2201      	movs	r2, #1
    dc0a:	409a      	lsls	r2, r3
    dc0c:	68fb      	ldr	r3, [r7, #12]
    dc0e:	609a      	str	r2, [r3, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    dc10:	2300      	movs	r3, #0
    dc12:	e000      	b.n	dc16 <extint_chan_disable_callback+0x3a>

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    dc14:	2317      	movs	r3, #23
	}

	return STATUS_OK;
}
    dc16:	0018      	movs	r0, r3
    dc18:	46bd      	mov	sp, r7
    dc1a:	b004      	add	sp, #16
    dc1c:	bd80      	pop	{r7, pc}
    dc1e:	46c0      	nop			; (mov r8, r8)
    dc20:	0000da65 	.word	0x0000da65

0000dc24 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    dc24:	b580      	push	{r7, lr}
    dc26:	af00      	add	r7, sp, #0
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    dc28:	4b15      	ldr	r3, [pc, #84]	; (dc80 <EIC_Handler+0x5c>)
    dc2a:	2200      	movs	r2, #0
    dc2c:	701a      	strb	r2, [r3, #0]
    dc2e:	e020      	b.n	dc72 <EIC_Handler+0x4e>
		if (extint_chan_is_detected(_current_channel)) {
    dc30:	4b13      	ldr	r3, [pc, #76]	; (dc80 <EIC_Handler+0x5c>)
    dc32:	781b      	ldrb	r3, [r3, #0]
    dc34:	0018      	movs	r0, r3
    dc36:	4b13      	ldr	r3, [pc, #76]	; (dc84 <EIC_Handler+0x60>)
    dc38:	4798      	blx	r3
    dc3a:	1e03      	subs	r3, r0, #0
    dc3c:	d013      	beq.n	dc66 <EIC_Handler+0x42>
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
    dc3e:	4b10      	ldr	r3, [pc, #64]	; (dc80 <EIC_Handler+0x5c>)
    dc40:	781b      	ldrb	r3, [r3, #0]
    dc42:	0018      	movs	r0, r3
    dc44:	4b10      	ldr	r3, [pc, #64]	; (dc88 <EIC_Handler+0x64>)
    dc46:	4798      	blx	r3
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    dc48:	4b0d      	ldr	r3, [pc, #52]	; (dc80 <EIC_Handler+0x5c>)
    dc4a:	781b      	ldrb	r3, [r3, #0]
    dc4c:	001a      	movs	r2, r3
    dc4e:	4b0f      	ldr	r3, [pc, #60]	; (dc8c <EIC_Handler+0x68>)
    dc50:	0092      	lsls	r2, r2, #2
    dc52:	58d3      	ldr	r3, [r2, r3]
    dc54:	2b00      	cmp	r3, #0
    dc56:	d006      	beq.n	dc66 <EIC_Handler+0x42>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    dc58:	4b09      	ldr	r3, [pc, #36]	; (dc80 <EIC_Handler+0x5c>)
    dc5a:	781b      	ldrb	r3, [r3, #0]
    dc5c:	001a      	movs	r2, r3
    dc5e:	4b0b      	ldr	r3, [pc, #44]	; (dc8c <EIC_Handler+0x68>)
    dc60:	0092      	lsls	r2, r2, #2
    dc62:	58d3      	ldr	r3, [r2, r3]
    dc64:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    dc66:	4b06      	ldr	r3, [pc, #24]	; (dc80 <EIC_Handler+0x5c>)
    dc68:	781b      	ldrb	r3, [r3, #0]
    dc6a:	3301      	adds	r3, #1
    dc6c:	b2da      	uxtb	r2, r3
    dc6e:	4b04      	ldr	r3, [pc, #16]	; (dc80 <EIC_Handler+0x5c>)
    dc70:	701a      	strb	r2, [r3, #0]
    dc72:	4b03      	ldr	r3, [pc, #12]	; (dc80 <EIC_Handler+0x5c>)
    dc74:	781b      	ldrb	r3, [r3, #0]
    dc76:	2b0f      	cmp	r3, #15
    dc78:	d9da      	bls.n	dc30 <EIC_Handler+0xc>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    dc7a:	46c0      	nop			; (mov r8, r8)
    dc7c:	46bd      	mov	sp, r7
    dc7e:	bd80      	pop	{r7, pc}
    dc80:	20000360 	.word	0x20000360
    dc84:	0000dab1 	.word	0x0000dab1
    dc88:	0000daf5 	.word	0x0000daf5
    dc8c:	20000364 	.word	0x20000364

0000dc90 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    dc90:	b580      	push	{r7, lr}
    dc92:	b082      	sub	sp, #8
    dc94:	af00      	add	r7, sp, #0
    dc96:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    dc98:	687b      	ldr	r3, [r7, #4]
    dc9a:	2200      	movs	r2, #0
    dc9c:	701a      	strb	r2, [r3, #0]
}
    dc9e:	46c0      	nop			; (mov r8, r8)
    dca0:	46bd      	mov	sp, r7
    dca2:	b002      	add	sp, #8
    dca4:	bd80      	pop	{r7, pc}
    dca6:	46c0      	nop			; (mov r8, r8)

0000dca8 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    dca8:	b580      	push	{r7, lr}
    dcaa:	b082      	sub	sp, #8
    dcac:	af00      	add	r7, sp, #0
    dcae:	0002      	movs	r2, r0
    dcb0:	6039      	str	r1, [r7, #0]
    dcb2:	1dfb      	adds	r3, r7, #7
    dcb4:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    dcb6:	1dfb      	adds	r3, r7, #7
    dcb8:	781b      	ldrb	r3, [r3, #0]
    dcba:	2b01      	cmp	r3, #1
    dcbc:	d00a      	beq.n	dcd4 <system_apb_clock_set_mask+0x2c>
    dcbe:	2b02      	cmp	r3, #2
    dcc0:	d00f      	beq.n	dce2 <system_apb_clock_set_mask+0x3a>
    dcc2:	2b00      	cmp	r3, #0
    dcc4:	d114      	bne.n	dcf0 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    dcc6:	4b0e      	ldr	r3, [pc, #56]	; (dd00 <system_apb_clock_set_mask+0x58>)
    dcc8:	4a0d      	ldr	r2, [pc, #52]	; (dd00 <system_apb_clock_set_mask+0x58>)
    dcca:	6991      	ldr	r1, [r2, #24]
    dccc:	683a      	ldr	r2, [r7, #0]
    dcce:	430a      	orrs	r2, r1
    dcd0:	619a      	str	r2, [r3, #24]
			break;
    dcd2:	e00f      	b.n	dcf4 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    dcd4:	4b0a      	ldr	r3, [pc, #40]	; (dd00 <system_apb_clock_set_mask+0x58>)
    dcd6:	4a0a      	ldr	r2, [pc, #40]	; (dd00 <system_apb_clock_set_mask+0x58>)
    dcd8:	69d1      	ldr	r1, [r2, #28]
    dcda:	683a      	ldr	r2, [r7, #0]
    dcdc:	430a      	orrs	r2, r1
    dcde:	61da      	str	r2, [r3, #28]
			break;
    dce0:	e008      	b.n	dcf4 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    dce2:	4b07      	ldr	r3, [pc, #28]	; (dd00 <system_apb_clock_set_mask+0x58>)
    dce4:	4a06      	ldr	r2, [pc, #24]	; (dd00 <system_apb_clock_set_mask+0x58>)
    dce6:	6a11      	ldr	r1, [r2, #32]
    dce8:	683a      	ldr	r2, [r7, #0]
    dcea:	430a      	orrs	r2, r1
    dcec:	621a      	str	r2, [r3, #32]
			break;
    dcee:	e001      	b.n	dcf4 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    dcf0:	2317      	movs	r3, #23
    dcf2:	e000      	b.n	dcf6 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    dcf4:	2300      	movs	r3, #0
}
    dcf6:	0018      	movs	r0, r3
    dcf8:	46bd      	mov	sp, r7
    dcfa:	b002      	add	sp, #8
    dcfc:	bd80      	pop	{r7, pc}
    dcfe:	46c0      	nop			; (mov r8, r8)
    dd00:	40000400 	.word	0x40000400

0000dd04 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    dd04:	b580      	push	{r7, lr}
    dd06:	b082      	sub	sp, #8
    dd08:	af00      	add	r7, sp, #0
    dd0a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    dd0c:	687b      	ldr	r3, [r7, #4]
    dd0e:	2280      	movs	r2, #128	; 0x80
    dd10:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    dd12:	687b      	ldr	r3, [r7, #4]
    dd14:	2200      	movs	r2, #0
    dd16:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    dd18:	687b      	ldr	r3, [r7, #4]
    dd1a:	2201      	movs	r2, #1
    dd1c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    dd1e:	687b      	ldr	r3, [r7, #4]
    dd20:	2200      	movs	r2, #0
    dd22:	70da      	strb	r2, [r3, #3]
}
    dd24:	46c0      	nop			; (mov r8, r8)
    dd26:	46bd      	mov	sp, r7
    dd28:	b002      	add	sp, #8
    dd2a:	bd80      	pop	{r7, pc}

0000dd2c <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    dd2c:	b580      	push	{r7, lr}
    dd2e:	b082      	sub	sp, #8
    dd30:	af00      	add	r7, sp, #0
    dd32:	0002      	movs	r2, r0
    dd34:	1dfb      	adds	r3, r7, #7
    dd36:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    dd38:	4b06      	ldr	r3, [pc, #24]	; (dd54 <system_interrupt_enable+0x28>)
    dd3a:	1dfa      	adds	r2, r7, #7
    dd3c:	7812      	ldrb	r2, [r2, #0]
    dd3e:	0011      	movs	r1, r2
    dd40:	221f      	movs	r2, #31
    dd42:	400a      	ands	r2, r1
    dd44:	2101      	movs	r1, #1
    dd46:	4091      	lsls	r1, r2
    dd48:	000a      	movs	r2, r1
    dd4a:	601a      	str	r2, [r3, #0]
}
    dd4c:	46c0      	nop			; (mov r8, r8)
    dd4e:	46bd      	mov	sp, r7
    dd50:	b002      	add	sp, #8
    dd52:	bd80      	pop	{r7, pc}
    dd54:	e000e100 	.word	0xe000e100

0000dd58 <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    dd58:	b580      	push	{r7, lr}
    dd5a:	b084      	sub	sp, #16
    dd5c:	af00      	add	r7, sp, #0
    dd5e:	0002      	movs	r2, r0
    dd60:	1dfb      	adds	r3, r7, #7
    dd62:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    dd64:	230f      	movs	r3, #15
    dd66:	18fb      	adds	r3, r7, r3
    dd68:	1dfa      	adds	r2, r7, #7
    dd6a:	7812      	ldrb	r2, [r2, #0]
    dd6c:	0952      	lsrs	r2, r2, #5
    dd6e:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    dd70:	230f      	movs	r3, #15
    dd72:	18fb      	adds	r3, r7, r3
    dd74:	781b      	ldrb	r3, [r3, #0]
    dd76:	2b00      	cmp	r3, #0
    dd78:	d10c      	bne.n	dd94 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    dd7a:	4b09      	ldr	r3, [pc, #36]	; (dda0 <_extint_get_eic_from_channel+0x48>)
    dd7c:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    dd7e:	230f      	movs	r3, #15
    dd80:	18fb      	adds	r3, r7, r3
    dd82:	781b      	ldrb	r3, [r3, #0]
    dd84:	009b      	lsls	r3, r3, #2
    dd86:	2210      	movs	r2, #16
    dd88:	4694      	mov	ip, r2
    dd8a:	44bc      	add	ip, r7
    dd8c:	4463      	add	r3, ip
    dd8e:	3b08      	subs	r3, #8
    dd90:	681b      	ldr	r3, [r3, #0]
    dd92:	e000      	b.n	dd96 <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    dd94:	2300      	movs	r3, #0
	}
}
    dd96:	0018      	movs	r0, r3
    dd98:	46bd      	mov	sp, r7
    dd9a:	b004      	add	sp, #16
    dd9c:	bd80      	pop	{r7, pc}
    dd9e:	46c0      	nop			; (mov r8, r8)
    dda0:	40001800 	.word	0x40001800

0000dda4 <extint_is_syncing>:
 *
 * \retval true  If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
static inline bool extint_is_syncing(void)
{
    dda4:	b580      	push	{r7, lr}
    dda6:	b082      	sub	sp, #8
    dda8:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    ddaa:	4b0f      	ldr	r3, [pc, #60]	; (dde8 <extint_is_syncing+0x44>)
    ddac:	603b      	str	r3, [r7, #0]

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    ddae:	2300      	movs	r3, #0
    ddb0:	607b      	str	r3, [r7, #4]
    ddb2:	e011      	b.n	ddd8 <extint_is_syncing+0x34>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    ddb4:	687b      	ldr	r3, [r7, #4]
    ddb6:	009b      	lsls	r3, r3, #2
    ddb8:	2208      	movs	r2, #8
    ddba:	4694      	mov	ip, r2
    ddbc:	44bc      	add	ip, r7
    ddbe:	4463      	add	r3, ip
    ddc0:	3b08      	subs	r3, #8
    ddc2:	681b      	ldr	r3, [r3, #0]
    ddc4:	785b      	ldrb	r3, [r3, #1]
    ddc6:	b2db      	uxtb	r3, r3
    ddc8:	b25b      	sxtb	r3, r3
    ddca:	2b00      	cmp	r3, #0
    ddcc:	da01      	bge.n	ddd2 <extint_is_syncing+0x2e>
			return true;
    ddce:	2301      	movs	r3, #1
    ddd0:	e006      	b.n	dde0 <extint_is_syncing+0x3c>
 */
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    ddd2:	687b      	ldr	r3, [r7, #4]
    ddd4:	3301      	adds	r3, #1
    ddd6:	607b      	str	r3, [r7, #4]
    ddd8:	687b      	ldr	r3, [r7, #4]
    ddda:	2b00      	cmp	r3, #0
    dddc:	d0ea      	beq.n	ddb4 <extint_is_syncing+0x10>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
			return true;
		}
	}
	return false;
    ddde:	2300      	movs	r3, #0
}
    dde0:	0018      	movs	r0, r3
    dde2:	46bd      	mov	sp, r7
    dde4:	b002      	add	sp, #8
    dde6:	bd80      	pop	{r7, pc}
    dde8:	40001800 	.word	0x40001800

0000ddec <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    ddec:	b580      	push	{r7, lr}
    ddee:	b084      	sub	sp, #16
    ddf0:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    ddf2:	4b2d      	ldr	r3, [pc, #180]	; (dea8 <_system_extint_init+0xbc>)
    ddf4:	607b      	str	r3, [r7, #4]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC);
    ddf6:	2140      	movs	r1, #64	; 0x40
    ddf8:	2000      	movs	r0, #0
    ddfa:	4b2c      	ldr	r3, [pc, #176]	; (deac <_system_extint_init+0xc0>)
    ddfc:	4798      	blx	r3

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    ddfe:	003b      	movs	r3, r7
    de00:	0018      	movs	r0, r3
    de02:	4b2b      	ldr	r3, [pc, #172]	; (deb0 <_system_extint_init+0xc4>)
    de04:	4798      	blx	r3
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
    de06:	003b      	movs	r3, r7
    de08:	2200      	movs	r2, #0
    de0a:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    de0c:	003b      	movs	r3, r7
    de0e:	0019      	movs	r1, r3
    de10:	2005      	movs	r0, #5
    de12:	4b28      	ldr	r3, [pc, #160]	; (deb4 <_system_extint_init+0xc8>)
    de14:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    de16:	2005      	movs	r0, #5
    de18:	4b27      	ldr	r3, [pc, #156]	; (deb8 <_system_extint_init+0xcc>)
    de1a:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    de1c:	2300      	movs	r3, #0
    de1e:	60fb      	str	r3, [r7, #12]
    de20:	e018      	b.n	de54 <_system_extint_init+0x68>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    de22:	68fb      	ldr	r3, [r7, #12]
    de24:	009b      	lsls	r3, r3, #2
    de26:	2210      	movs	r2, #16
    de28:	4694      	mov	ip, r2
    de2a:	44bc      	add	ip, r7
    de2c:	4463      	add	r3, ip
    de2e:	3b0c      	subs	r3, #12
    de30:	681a      	ldr	r2, [r3, #0]
    de32:	68fb      	ldr	r3, [r7, #12]
    de34:	009b      	lsls	r3, r3, #2
    de36:	2110      	movs	r1, #16
    de38:	468c      	mov	ip, r1
    de3a:	44bc      	add	ip, r7
    de3c:	4463      	add	r3, ip
    de3e:	3b0c      	subs	r3, #12
    de40:	681b      	ldr	r3, [r3, #0]
    de42:	781b      	ldrb	r3, [r3, #0]
    de44:	b2db      	uxtb	r3, r3
    de46:	2101      	movs	r1, #1
    de48:	430b      	orrs	r3, r1
    de4a:	b2db      	uxtb	r3, r3
    de4c:	7013      	strb	r3, [r2, #0]
	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    de4e:	68fb      	ldr	r3, [r7, #12]
    de50:	3301      	adds	r3, #1
    de52:	60fb      	str	r3, [r7, #12]
    de54:	68fb      	ldr	r3, [r7, #12]
    de56:	2b00      	cmp	r3, #0
    de58:	d0e3      	beq.n	de22 <_system_extint_init+0x36>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
	}

	while (extint_is_syncing()) {
    de5a:	46c0      	nop			; (mov r8, r8)
    de5c:	4b17      	ldr	r3, [pc, #92]	; (debc <_system_extint_init+0xd0>)
    de5e:	4798      	blx	r3
    de60:	1e03      	subs	r3, r0, #0
    de62:	d1fb      	bne.n	de5c <_system_extint_init+0x70>
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    de64:	230b      	movs	r3, #11
    de66:	18fb      	adds	r3, r7, r3
    de68:	2200      	movs	r2, #0
    de6a:	701a      	strb	r2, [r3, #0]
    de6c:	e00d      	b.n	de8a <_system_extint_init+0x9e>
		_extint_dev.callbacks[j] = NULL;
    de6e:	230b      	movs	r3, #11
    de70:	18fb      	adds	r3, r7, r3
    de72:	781a      	ldrb	r2, [r3, #0]
    de74:	4b12      	ldr	r3, [pc, #72]	; (dec0 <_system_extint_init+0xd4>)
    de76:	0092      	lsls	r2, r2, #2
    de78:	2100      	movs	r1, #0
    de7a:	50d1      	str	r1, [r2, r3]
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    de7c:	230b      	movs	r3, #11
    de7e:	18fb      	adds	r3, r7, r3
    de80:	781a      	ldrb	r2, [r3, #0]
    de82:	230b      	movs	r3, #11
    de84:	18fb      	adds	r3, r7, r3
    de86:	3201      	adds	r2, #1
    de88:	701a      	strb	r2, [r3, #0]
    de8a:	230b      	movs	r3, #11
    de8c:	18fb      	adds	r3, r7, r3
    de8e:	781b      	ldrb	r3, [r3, #0]
    de90:	2b0f      	cmp	r3, #15
    de92:	d9ec      	bls.n	de6e <_system_extint_init+0x82>
		_extint_dev.callbacks[j] = NULL;
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
    de94:	2004      	movs	r0, #4
    de96:	4b0b      	ldr	r3, [pc, #44]	; (dec4 <_system_extint_init+0xd8>)
    de98:	4798      	blx	r3
#endif

	/* Enables the driver for further use */
	_extint_enable();
    de9a:	4b0b      	ldr	r3, [pc, #44]	; (dec8 <_system_extint_init+0xdc>)
    de9c:	4798      	blx	r3
}
    de9e:	46c0      	nop			; (mov r8, r8)
    dea0:	46bd      	mov	sp, r7
    dea2:	b004      	add	sp, #16
    dea4:	bd80      	pop	{r7, pc}
    dea6:	46c0      	nop			; (mov r8, r8)
    dea8:	40001800 	.word	0x40001800
    deac:	0000dca9 	.word	0x0000dca9
    deb0:	0000dc91 	.word	0x0000dc91
    deb4:	00015065 	.word	0x00015065
    deb8:	000150a9 	.word	0x000150a9
    debc:	0000dda5 	.word	0x0000dda5
    dec0:	20000364 	.word	0x20000364
    dec4:	0000dd2d 	.word	0x0000dd2d
    dec8:	0000decd 	.word	0x0000decd

0000decc <_extint_enable>:
 *
 * Enables EIC modules.
 * Registered callback list will not be affected if callback mode is used.
 */
void _extint_enable(void)
{
    decc:	b580      	push	{r7, lr}
    dece:	b082      	sub	sp, #8
    ded0:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    ded2:	4b15      	ldr	r3, [pc, #84]	; (df28 <_extint_enable+0x5c>)
    ded4:	603b      	str	r3, [r7, #0]

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    ded6:	2300      	movs	r3, #0
    ded8:	607b      	str	r3, [r7, #4]
    deda:	e018      	b.n	df0e <_extint_enable+0x42>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    dedc:	687b      	ldr	r3, [r7, #4]
    dede:	009b      	lsls	r3, r3, #2
    dee0:	2208      	movs	r2, #8
    dee2:	4694      	mov	ip, r2
    dee4:	44bc      	add	ip, r7
    dee6:	4463      	add	r3, ip
    dee8:	3b08      	subs	r3, #8
    deea:	681a      	ldr	r2, [r3, #0]
    deec:	687b      	ldr	r3, [r7, #4]
    deee:	009b      	lsls	r3, r3, #2
    def0:	2108      	movs	r1, #8
    def2:	468c      	mov	ip, r1
    def4:	44bc      	add	ip, r7
    def6:	4463      	add	r3, ip
    def8:	3b08      	subs	r3, #8
    defa:	681b      	ldr	r3, [r3, #0]
    defc:	781b      	ldrb	r3, [r3, #0]
    defe:	b2db      	uxtb	r3, r3
    df00:	2102      	movs	r1, #2
    df02:	430b      	orrs	r3, r1
    df04:	b2db      	uxtb	r3, r3
    df06:	7013      	strb	r3, [r2, #0]
void _extint_enable(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    df08:	687b      	ldr	r3, [r7, #4]
    df0a:	3301      	adds	r3, #1
    df0c:	607b      	str	r3, [r7, #4]
    df0e:	687b      	ldr	r3, [r7, #4]
    df10:	2b00      	cmp	r3, #0
    df12:	d0e3      	beq.n	dedc <_extint_enable+0x10>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
	}

	while (extint_is_syncing()) {
    df14:	46c0      	nop			; (mov r8, r8)
    df16:	4b05      	ldr	r3, [pc, #20]	; (df2c <_extint_enable+0x60>)
    df18:	4798      	blx	r3
    df1a:	1e03      	subs	r3, r0, #0
    df1c:	d1fb      	bne.n	df16 <_extint_enable+0x4a>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    df1e:	46c0      	nop			; (mov r8, r8)
    df20:	46bd      	mov	sp, r7
    df22:	b002      	add	sp, #8
    df24:	bd80      	pop	{r7, pc}
    df26:	46c0      	nop			; (mov r8, r8)
    df28:	40001800 	.word	0x40001800
    df2c:	0000dda5 	.word	0x0000dda5

0000df30 <extint_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
void extint_chan_get_config_defaults(
		struct extint_chan_conf *const config)
{
    df30:	b580      	push	{r7, lr}
    df32:	b082      	sub	sp, #8
    df34:	af00      	add	r7, sp, #0
    df36:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    df38:	687b      	ldr	r3, [r7, #4]
    df3a:	2200      	movs	r2, #0
    df3c:	601a      	str	r2, [r3, #0]
	config->gpio_pin_mux        = 0;
    df3e:	687b      	ldr	r3, [r7, #4]
    df40:	2200      	movs	r2, #0
    df42:	605a      	str	r2, [r3, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    df44:	687b      	ldr	r3, [r7, #4]
    df46:	2201      	movs	r2, #1
    df48:	721a      	strb	r2, [r3, #8]
	config->wake_if_sleeping    = true;
    df4a:	687b      	ldr	r3, [r7, #4]
    df4c:	2201      	movs	r2, #1
    df4e:	725a      	strb	r2, [r3, #9]
	config->filter_input_signal = false;
    df50:	687b      	ldr	r3, [r7, #4]
    df52:	2200      	movs	r2, #0
    df54:	729a      	strb	r2, [r3, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    df56:	687b      	ldr	r3, [r7, #4]
    df58:	2202      	movs	r2, #2
    df5a:	72da      	strb	r2, [r3, #11]
}
    df5c:	46c0      	nop			; (mov r8, r8)
    df5e:	46bd      	mov	sp, r7
    df60:	b002      	add	sp, #8
    df62:	bd80      	pop	{r7, pc}

0000df64 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    df64:	b580      	push	{r7, lr}
    df66:	b086      	sub	sp, #24
    df68:	af00      	add	r7, sp, #0
    df6a:	0002      	movs	r2, r0
    df6c:	6039      	str	r1, [r7, #0]
    df6e:	1dfb      	adds	r3, r7, #7
    df70:	701a      	strb	r2, [r3, #0]
	Assert(!(!system_gclk_gen_is_enabled(EXTINT_CLOCK_SOURCE) &&
		_extint_is_gclk_required(config->filter_input_signal,
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    df72:	2308      	movs	r3, #8
    df74:	18fb      	adds	r3, r7, r3
    df76:	0018      	movs	r0, r3
    df78:	4b36      	ldr	r3, [pc, #216]	; (e054 <extint_chan_set_config+0xf0>)
    df7a:	4798      	blx	r3

	pinmux_config.mux_position = config->gpio_pin_mux;
    df7c:	683b      	ldr	r3, [r7, #0]
    df7e:	685b      	ldr	r3, [r3, #4]
    df80:	b2da      	uxtb	r2, r3
    df82:	2308      	movs	r3, #8
    df84:	18fb      	adds	r3, r7, r3
    df86:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    df88:	2308      	movs	r3, #8
    df8a:	18fb      	adds	r3, r7, r3
    df8c:	2200      	movs	r2, #0
    df8e:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    df90:	683b      	ldr	r3, [r7, #0]
    df92:	7a1a      	ldrb	r2, [r3, #8]
    df94:	2308      	movs	r3, #8
    df96:	18fb      	adds	r3, r7, r3
    df98:	709a      	strb	r2, [r3, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    df9a:	683b      	ldr	r3, [r7, #0]
    df9c:	681b      	ldr	r3, [r3, #0]
    df9e:	b2db      	uxtb	r3, r3
    dfa0:	2208      	movs	r2, #8
    dfa2:	18ba      	adds	r2, r7, r2
    dfa4:	0011      	movs	r1, r2
    dfa6:	0018      	movs	r0, r3
    dfa8:	4b2b      	ldr	r3, [pc, #172]	; (e058 <extint_chan_set_config+0xf4>)
    dfaa:	4798      	blx	r3

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);
    dfac:	1dfb      	adds	r3, r7, #7
    dfae:	781b      	ldrb	r3, [r3, #0]
    dfb0:	0018      	movs	r0, r3
    dfb2:	4b2a      	ldr	r3, [pc, #168]	; (e05c <extint_chan_set_config+0xf8>)
    dfb4:	4798      	blx	r3
    dfb6:	0003      	movs	r3, r0
    dfb8:	613b      	str	r3, [r7, #16]

	uint32_t config_pos = (4 * (channel % 8));
    dfba:	1dfb      	adds	r3, r7, #7
    dfbc:	781b      	ldrb	r3, [r3, #0]
    dfbe:	2207      	movs	r2, #7
    dfc0:	4013      	ands	r3, r2
    dfc2:	009b      	lsls	r3, r3, #2
    dfc4:	60fb      	str	r3, [r7, #12]
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    dfc6:	683b      	ldr	r3, [r7, #0]
    dfc8:	7adb      	ldrb	r3, [r3, #11]
    dfca:	617b      	str	r3, [r7, #20]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    dfcc:	683b      	ldr	r3, [r7, #0]
    dfce:	7a9b      	ldrb	r3, [r3, #10]
    dfd0:	2b00      	cmp	r3, #0
    dfd2:	d003      	beq.n	dfdc <extint_chan_set_config+0x78>
		new_config |= EIC_CONFIG_FILTEN0;
    dfd4:	697b      	ldr	r3, [r7, #20]
    dfd6:	2208      	movs	r2, #8
    dfd8:	4313      	orrs	r3, r2
    dfda:	617b      	str	r3, [r7, #20]
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    dfdc:	1dfb      	adds	r3, r7, #7
    dfde:	781b      	ldrb	r3, [r3, #0]
    dfe0:	08db      	lsrs	r3, r3, #3
    dfe2:	b2db      	uxtb	r3, r3
    dfe4:	0018      	movs	r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    dfe6:	1dfb      	adds	r3, r7, #7
    dfe8:	781b      	ldrb	r3, [r3, #0]
    dfea:	08db      	lsrs	r3, r3, #3
    dfec:	b2db      	uxtb	r3, r3
    dfee:	001a      	movs	r2, r3
    dff0:	693b      	ldr	r3, [r7, #16]
    dff2:	3206      	adds	r2, #6
    dff4:	0092      	lsls	r2, r2, #2
    dff6:	58d3      	ldr	r3, [r2, r3]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    dff8:	210f      	movs	r1, #15
    dffa:	68fa      	ldr	r2, [r7, #12]
    dffc:	4091      	lsls	r1, r2
    dffe:	000a      	movs	r2, r1
    e000:	43d2      	mvns	r2, r2
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    e002:	401a      	ands	r2, r3
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
    e004:	6979      	ldr	r1, [r7, #20]
    e006:	68fb      	ldr	r3, [r7, #12]
    e008:	4099      	lsls	r1, r3
    e00a:	000b      	movs	r3, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    e00c:	431a      	orrs	r2, r3
    e00e:	0011      	movs	r1, r2
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    e010:	693b      	ldr	r3, [r7, #16]
    e012:	1d82      	adds	r2, r0, #6
    e014:	0092      	lsls	r2, r2, #2
    e016:	50d1      	str	r1, [r2, r3]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    e018:	683b      	ldr	r3, [r7, #0]
    e01a:	7a5b      	ldrb	r3, [r3, #9]
    e01c:	2b00      	cmp	r3, #0
    e01e:	d00a      	beq.n	e036 <extint_chan_set_config+0xd2>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    e020:	693b      	ldr	r3, [r7, #16]
    e022:	695a      	ldr	r2, [r3, #20]
    e024:	1dfb      	adds	r3, r7, #7
    e026:	781b      	ldrb	r3, [r3, #0]
    e028:	2101      	movs	r1, #1
    e02a:	4099      	lsls	r1, r3
    e02c:	000b      	movs	r3, r1
    e02e:	431a      	orrs	r2, r3
    e030:	693b      	ldr	r3, [r7, #16]
    e032:	615a      	str	r2, [r3, #20]
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
	}
}
    e034:	e00a      	b.n	e04c <extint_chan_set_config+0xe8>

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    e036:	693b      	ldr	r3, [r7, #16]
    e038:	695b      	ldr	r3, [r3, #20]
    e03a:	1dfa      	adds	r2, r7, #7
    e03c:	7812      	ldrb	r2, [r2, #0]
    e03e:	2101      	movs	r1, #1
    e040:	4091      	lsls	r1, r2
    e042:	000a      	movs	r2, r1
    e044:	43d2      	mvns	r2, r2
    e046:	401a      	ands	r2, r3
    e048:	693b      	ldr	r3, [r7, #16]
    e04a:	615a      	str	r2, [r3, #20]
	}
}
    e04c:	46c0      	nop			; (mov r8, r8)
    e04e:	46bd      	mov	sp, r7
    e050:	b006      	add	sp, #24
    e052:	bd80      	pop	{r7, pc}
    e054:	0000dd05 	.word	0x0000dd05
    e058:	00015351 	.word	0x00015351
    e05c:	0000dd59 	.word	0x0000dd59

0000e060 <_rtc_interrupt_handler>:
 * \internal Interrupt handler for RTC
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
    e060:	b580      	push	{r7, lr}
    e062:	b086      	sub	sp, #24
    e064:	af00      	add	r7, sp, #0
    e066:	6078      	str	r0, [r7, #4]
	struct rtc_module *module = _rtc_instance[instance_index];
    e068:	4b28      	ldr	r3, [pc, #160]	; (e10c <_rtc_interrupt_handler+0xac>)
    e06a:	687a      	ldr	r2, [r7, #4]
    e06c:	0092      	lsls	r2, r2, #2
    e06e:	58d3      	ldr	r3, [r2, r3]
    e070:	617b      	str	r3, [r7, #20]

	Rtc *const rtc_module = module->hw;
    e072:	697b      	ldr	r3, [r7, #20]
    e074:	681b      	ldr	r3, [r3, #0]
    e076:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
    e078:	230e      	movs	r3, #14
    e07a:	18fb      	adds	r3, r7, r3
    e07c:	697a      	ldr	r2, [r7, #20]
    e07e:	8a52      	ldrh	r2, [r2, #18]
    e080:	801a      	strh	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    e082:	697b      	ldr	r3, [r7, #20]
    e084:	8a1b      	ldrh	r3, [r3, #16]
    e086:	b29a      	uxth	r2, r3
    e088:	230e      	movs	r3, #14
    e08a:	18fb      	adds	r3, r7, r3
    e08c:	210e      	movs	r1, #14
    e08e:	1879      	adds	r1, r7, r1
    e090:	8809      	ldrh	r1, [r1, #0]
    e092:	400a      	ands	r2, r1
    e094:	801a      	strh	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    e096:	693b      	ldr	r3, [r7, #16]
    e098:	7a1b      	ldrb	r3, [r3, #8]
    e09a:	b2da      	uxtb	r2, r3
    e09c:	230c      	movs	r3, #12
    e09e:	18fb      	adds	r3, r7, r3
    e0a0:	801a      	strh	r2, [r3, #0]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    e0a2:	693b      	ldr	r3, [r7, #16]
    e0a4:	79db      	ldrb	r3, [r3, #7]
    e0a6:	b2db      	uxtb	r3, r3
    e0a8:	b29a      	uxth	r2, r3
    e0aa:	230c      	movs	r3, #12
    e0ac:	18fb      	adds	r3, r7, r3
    e0ae:	210c      	movs	r1, #12
    e0b0:	1879      	adds	r1, r7, r1
    e0b2:	8809      	ldrh	r1, [r1, #0]
    e0b4:	400a      	ands	r2, r1
    e0b6:	801a      	strh	r2, [r3, #0]

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    e0b8:	230c      	movs	r3, #12
    e0ba:	18fb      	adds	r3, r7, r3
    e0bc:	881b      	ldrh	r3, [r3, #0]
    e0be:	2280      	movs	r2, #128	; 0x80
    e0c0:	4013      	ands	r3, r2
    e0c2:	d00c      	beq.n	e0de <_rtc_interrupt_handler+0x7e>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    e0c4:	230e      	movs	r3, #14
    e0c6:	18fb      	adds	r3, r7, r3
    e0c8:	881b      	ldrh	r3, [r3, #0]
    e0ca:	2202      	movs	r2, #2
    e0cc:	4013      	ands	r3, r2
    e0ce:	d002      	beq.n	e0d6 <_rtc_interrupt_handler+0x76>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    e0d0:	697b      	ldr	r3, [r7, #20]
    e0d2:	68db      	ldr	r3, [r3, #12]
    e0d4:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    e0d6:	693b      	ldr	r3, [r7, #16]
    e0d8:	2280      	movs	r2, #128	; 0x80
    e0da:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 3);
		#endif
	}
}
    e0dc:	e011      	b.n	e102 <_rtc_interrupt_handler+0xa2>
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    e0de:	230c      	movs	r3, #12
    e0e0:	18fb      	adds	r3, r7, r3
    e0e2:	881b      	ldrh	r3, [r3, #0]
    e0e4:	2201      	movs	r2, #1
    e0e6:	4013      	ands	r3, r2
    e0e8:	d00b      	beq.n	e102 <_rtc_interrupt_handler+0xa2>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    e0ea:	230e      	movs	r3, #14
    e0ec:	18fb      	adds	r3, r7, r3
    e0ee:	881b      	ldrh	r3, [r3, #0]
    e0f0:	2201      	movs	r2, #1
    e0f2:	4013      	ands	r3, r2
    e0f4:	d002      	beq.n	e0fc <_rtc_interrupt_handler+0x9c>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    e0f6:	697b      	ldr	r3, [r7, #20]
    e0f8:	689b      	ldr	r3, [r3, #8]
    e0fa:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    e0fc:	693b      	ldr	r3, [r7, #16]
    e0fe:	2201      	movs	r2, #1
    e100:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 3);
		#endif
	}
}
    e102:	46c0      	nop			; (mov r8, r8)
    e104:	46bd      	mov	sp, r7
    e106:	b006      	add	sp, #24
    e108:	bd80      	pop	{r7, pc}
    e10a:	46c0      	nop			; (mov r8, r8)
    e10c:	200003a4 	.word	0x200003a4

0000e110 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    e110:	b580      	push	{r7, lr}
    e112:	af00      	add	r7, sp, #0
	_rtc_interrupt_handler(0);
    e114:	2000      	movs	r0, #0
    e116:	4b02      	ldr	r3, [pc, #8]	; (e120 <RTC_Handler+0x10>)
    e118:	4798      	blx	r3
}
    e11a:	46c0      	nop			; (mov r8, r8)
    e11c:	46bd      	mov	sp, r7
    e11e:	bd80      	pop	{r7, pc}
    e120:	0000e061 	.word	0x0000e061

0000e124 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    e124:	b580      	push	{r7, lr}
    e126:	b082      	sub	sp, #8
    e128:	af00      	add	r7, sp, #0
    e12a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    e12c:	687b      	ldr	r3, [r7, #4]
    e12e:	2200      	movs	r2, #0
    e130:	701a      	strb	r2, [r3, #0]
}
    e132:	46c0      	nop			; (mov r8, r8)
    e134:	46bd      	mov	sp, r7
    e136:	b002      	add	sp, #8
    e138:	bd80      	pop	{r7, pc}
    e13a:	46c0      	nop			; (mov r8, r8)

0000e13c <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    e13c:	b580      	push	{r7, lr}
    e13e:	b082      	sub	sp, #8
    e140:	af00      	add	r7, sp, #0
    e142:	0002      	movs	r2, r0
    e144:	6039      	str	r1, [r7, #0]
    e146:	1dfb      	adds	r3, r7, #7
    e148:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    e14a:	1dfb      	adds	r3, r7, #7
    e14c:	781b      	ldrb	r3, [r3, #0]
    e14e:	2b01      	cmp	r3, #1
    e150:	d00a      	beq.n	e168 <system_apb_clock_set_mask+0x2c>
    e152:	2b02      	cmp	r3, #2
    e154:	d00f      	beq.n	e176 <system_apb_clock_set_mask+0x3a>
    e156:	2b00      	cmp	r3, #0
    e158:	d114      	bne.n	e184 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    e15a:	4b0e      	ldr	r3, [pc, #56]	; (e194 <system_apb_clock_set_mask+0x58>)
    e15c:	4a0d      	ldr	r2, [pc, #52]	; (e194 <system_apb_clock_set_mask+0x58>)
    e15e:	6991      	ldr	r1, [r2, #24]
    e160:	683a      	ldr	r2, [r7, #0]
    e162:	430a      	orrs	r2, r1
    e164:	619a      	str	r2, [r3, #24]
			break;
    e166:	e00f      	b.n	e188 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    e168:	4b0a      	ldr	r3, [pc, #40]	; (e194 <system_apb_clock_set_mask+0x58>)
    e16a:	4a0a      	ldr	r2, [pc, #40]	; (e194 <system_apb_clock_set_mask+0x58>)
    e16c:	69d1      	ldr	r1, [r2, #28]
    e16e:	683a      	ldr	r2, [r7, #0]
    e170:	430a      	orrs	r2, r1
    e172:	61da      	str	r2, [r3, #28]
			break;
    e174:	e008      	b.n	e188 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    e176:	4b07      	ldr	r3, [pc, #28]	; (e194 <system_apb_clock_set_mask+0x58>)
    e178:	4a06      	ldr	r2, [pc, #24]	; (e194 <system_apb_clock_set_mask+0x58>)
    e17a:	6a11      	ldr	r1, [r2, #32]
    e17c:	683a      	ldr	r2, [r7, #0]
    e17e:	430a      	orrs	r2, r1
    e180:	621a      	str	r2, [r3, #32]
			break;
    e182:	e001      	b.n	e188 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    e184:	2317      	movs	r3, #23
    e186:	e000      	b.n	e18a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    e188:	2300      	movs	r3, #0
}
    e18a:	0018      	movs	r0, r3
    e18c:	46bd      	mov	sp, r7
    e18e:	b002      	add	sp, #8
    e190:	bd80      	pop	{r7, pc}
    e192:	46c0      	nop			; (mov r8, r8)
    e194:	40000400 	.word	0x40000400

0000e198 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    e198:	b580      	push	{r7, lr}
    e19a:	b082      	sub	sp, #8
    e19c:	af00      	add	r7, sp, #0
    e19e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    e1a0:	687b      	ldr	r3, [r7, #4]
    e1a2:	2280      	movs	r2, #128	; 0x80
    e1a4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    e1a6:	687b      	ldr	r3, [r7, #4]
    e1a8:	2200      	movs	r2, #0
    e1aa:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    e1ac:	687b      	ldr	r3, [r7, #4]
    e1ae:	2201      	movs	r2, #1
    e1b0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    e1b2:	687b      	ldr	r3, [r7, #4]
    e1b4:	2200      	movs	r2, #0
    e1b6:	70da      	strb	r2, [r3, #3]
}
    e1b8:	46c0      	nop			; (mov r8, r8)
    e1ba:	46bd      	mov	sp, r7
    e1bc:	b002      	add	sp, #8
    e1be:	bd80      	pop	{r7, pc}

0000e1c0 <_tcc_get_inst_index>:
 *
 * \return Index of the given TCC module instance.
 */
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
    e1c0:	b580      	push	{r7, lr}
    e1c2:	b084      	sub	sp, #16
    e1c4:	af00      	add	r7, sp, #0
    e1c6:	6078      	str	r0, [r7, #4]
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    e1c8:	2300      	movs	r3, #0
    e1ca:	60fb      	str	r3, [r7, #12]
    e1cc:	e00c      	b.n	e1e8 <_tcc_get_inst_index+0x28>
		if (hw == tcc_modules[i]) {
    e1ce:	4b0a      	ldr	r3, [pc, #40]	; (e1f8 <_tcc_get_inst_index+0x38>)
    e1d0:	68fa      	ldr	r2, [r7, #12]
    e1d2:	0092      	lsls	r2, r2, #2
    e1d4:	58d2      	ldr	r2, [r2, r3]
    e1d6:	687b      	ldr	r3, [r7, #4]
    e1d8:	429a      	cmp	r2, r3
    e1da:	d102      	bne.n	e1e2 <_tcc_get_inst_index+0x22>
			return i;
    e1dc:	68fb      	ldr	r3, [r7, #12]
    e1de:	b2db      	uxtb	r3, r3
    e1e0:	e006      	b.n	e1f0 <_tcc_get_inst_index+0x30>
 */
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    e1e2:	68fb      	ldr	r3, [r7, #12]
    e1e4:	3301      	adds	r3, #1
    e1e6:	60fb      	str	r3, [r7, #12]
    e1e8:	68fb      	ldr	r3, [r7, #12]
    e1ea:	2b02      	cmp	r3, #2
    e1ec:	d9ef      	bls.n	e1ce <_tcc_get_inst_index+0xe>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    e1ee:	2300      	movs	r3, #0
}
    e1f0:	0018      	movs	r0, r3
    e1f2:	46bd      	mov	sp, r7
    e1f4:	b004      	add	sp, #16
    e1f6:	bd80      	pop	{r7, pc}
    e1f8:	00019194 	.word	0x00019194

0000e1fc <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    e1fc:	b590      	push	{r4, r7, lr}
    e1fe:	b085      	sub	sp, #20
    e200:	af00      	add	r7, sp, #0
    e202:	6078      	str	r0, [r7, #4]
    e204:	6039      	str	r1, [r7, #0]
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    e206:	230f      	movs	r3, #15
    e208:	18fc      	adds	r4, r7, r3
    e20a:	683b      	ldr	r3, [r7, #0]
    e20c:	0018      	movs	r0, r3
    e20e:	4bad      	ldr	r3, [pc, #692]	; (e4c4 <tcc_get_config_defaults+0x2c8>)
    e210:	4798      	blx	r3
    e212:	0003      	movs	r3, r0
    e214:	7023      	strb	r3, [r4, #0]

	/* Base counter defaults */
	config->counter.count                  = 0;
    e216:	687b      	ldr	r3, [r7, #4]
    e218:	2200      	movs	r2, #0
    e21a:	601a      	str	r2, [r3, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    e21c:	230f      	movs	r3, #15
    e21e:	18fb      	adds	r3, r7, r3
    e220:	781a      	ldrb	r2, [r3, #0]
    e222:	4ba9      	ldr	r3, [pc, #676]	; (e4c8 <tcc_get_config_defaults+0x2cc>)
    e224:	0092      	lsls	r2, r2, #2
    e226:	58d2      	ldr	r2, [r2, r3]
    e228:	687b      	ldr	r3, [r7, #4]
    e22a:	605a      	str	r2, [r3, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    e22c:	687b      	ldr	r3, [r7, #4]
    e22e:	2200      	movs	r2, #0
    e230:	729a      	strb	r2, [r3, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    e232:	687b      	ldr	r3, [r7, #4]
    e234:	2200      	movs	r2, #0
    e236:	72da      	strb	r2, [r3, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    e238:	687b      	ldr	r3, [r7, #4]
    e23a:	2200      	movs	r2, #0
    e23c:	731a      	strb	r2, [r3, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    e23e:	687b      	ldr	r3, [r7, #4]
    e240:	2200      	movs	r2, #0
    e242:	725a      	strb	r2, [r3, #9]
	config->counter.oneshot                = false;
    e244:	687b      	ldr	r3, [r7, #4]
    e246:	2200      	movs	r2, #0
    e248:	721a      	strb	r2, [r3, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    e24a:	687b      	ldr	r3, [r7, #4]
    e24c:	2200      	movs	r2, #0
    e24e:	61da      	str	r2, [r3, #28]
    e250:	687b      	ldr	r3, [r7, #4]
    e252:	2200      	movs	r2, #0
    e254:	621a      	str	r2, [r3, #32]
    e256:	687b      	ldr	r3, [r7, #4]
    e258:	2200      	movs	r2, #0
    e25a:	625a      	str	r2, [r3, #36]	; 0x24
    e25c:	687b      	ldr	r3, [r7, #4]
    e25e:	2200      	movs	r2, #0
    e260:	629a      	str	r2, [r3, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    e262:	687b      	ldr	r3, [r7, #4]
    e264:	2200      	movs	r2, #0
    e266:	751a      	strb	r2, [r3, #20]
    e268:	687b      	ldr	r3, [r7, #4]
    e26a:	2200      	movs	r2, #0
    e26c:	755a      	strb	r2, [r3, #21]
    e26e:	687b      	ldr	r3, [r7, #4]
    e270:	2200      	movs	r2, #0
    e272:	759a      	strb	r2, [r3, #22]
    e274:	687b      	ldr	r3, [r7, #4]
    e276:	2200      	movs	r2, #0
    e278:	75da      	strb	r2, [r3, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    e27a:	687b      	ldr	r3, [r7, #4]
    e27c:	2200      	movs	r2, #0
    e27e:	761a      	strb	r2, [r3, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    e280:	687b      	ldr	r3, [r7, #4]
    e282:	2200      	movs	r2, #0
    e284:	765a      	strb	r2, [r3, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    e286:	687b      	ldr	r3, [r7, #4]
    e288:	2200      	movs	r2, #0
    e28a:	741a      	strb	r2, [r3, #16]
    e28c:	687b      	ldr	r3, [r7, #4]
    e28e:	2200      	movs	r2, #0
    e290:	745a      	strb	r2, [r3, #17]
    e292:	687b      	ldr	r3, [r7, #4]
    e294:	2200      	movs	r2, #0
    e296:	749a      	strb	r2, [r3, #18]
    e298:	687b      	ldr	r3, [r7, #4]
    e29a:	2200      	movs	r2, #0
    e29c:	74da      	strb	r2, [r3, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    e29e:	687b      	ldr	r3, [r7, #4]
    e2a0:	222c      	movs	r2, #44	; 0x2c
    e2a2:	2100      	movs	r1, #0
    e2a4:	5499      	strb	r1, [r3, r2]
    e2a6:	687b      	ldr	r3, [r7, #4]
    e2a8:	222d      	movs	r2, #45	; 0x2d
    e2aa:	2100      	movs	r1, #0
    e2ac:	5499      	strb	r1, [r3, r2]
    e2ae:	687b      	ldr	r3, [r7, #4]
    e2b0:	222e      	movs	r2, #46	; 0x2e
    e2b2:	2100      	movs	r1, #0
    e2b4:	5499      	strb	r1, [r3, r2]
    e2b6:	687b      	ldr	r3, [r7, #4]
    e2b8:	222f      	movs	r2, #47	; 0x2f
    e2ba:	2100      	movs	r1, #0
    e2bc:	5499      	strb	r1, [r3, r2]
    e2be:	687b      	ldr	r3, [r7, #4]
    e2c0:	2230      	movs	r2, #48	; 0x30
    e2c2:	2100      	movs	r1, #0
    e2c4:	5499      	strb	r1, [r3, r2]
    e2c6:	687b      	ldr	r3, [r7, #4]
    e2c8:	2231      	movs	r2, #49	; 0x31
    e2ca:	2100      	movs	r1, #0
    e2cc:	5499      	strb	r1, [r3, r2]
    e2ce:	687b      	ldr	r3, [r7, #4]
    e2d0:	2232      	movs	r2, #50	; 0x32
    e2d2:	2100      	movs	r1, #0
    e2d4:	5499      	strb	r1, [r3, r2]
    e2d6:	687b      	ldr	r3, [r7, #4]
    e2d8:	2233      	movs	r2, #51	; 0x33
    e2da:	2100      	movs	r1, #0
    e2dc:	5499      	strb	r1, [r3, r2]
    e2de:	687b      	ldr	r3, [r7, #4]
    e2e0:	2234      	movs	r2, #52	; 0x34
    e2e2:	2100      	movs	r1, #0
    e2e4:	5499      	strb	r1, [r3, r2]
    e2e6:	687b      	ldr	r3, [r7, #4]
    e2e8:	2235      	movs	r2, #53	; 0x35
    e2ea:	2100      	movs	r1, #0
    e2ec:	5499      	strb	r1, [r3, r2]
    e2ee:	687b      	ldr	r3, [r7, #4]
    e2f0:	2236      	movs	r2, #54	; 0x36
    e2f2:	2100      	movs	r1, #0
    e2f4:	5499      	strb	r1, [r3, r2]
    e2f6:	687b      	ldr	r3, [r7, #4]
    e2f8:	2237      	movs	r2, #55	; 0x37
    e2fa:	2100      	movs	r1, #0
    e2fc:	5499      	strb	r1, [r3, r2]
    e2fe:	687b      	ldr	r3, [r7, #4]
    e300:	2238      	movs	r2, #56	; 0x38
    e302:	2100      	movs	r1, #0
    e304:	5499      	strb	r1, [r3, r2]
    e306:	687b      	ldr	r3, [r7, #4]
    e308:	2239      	movs	r2, #57	; 0x39
    e30a:	2100      	movs	r1, #0
    e30c:	5499      	strb	r1, [r3, r2]
    e30e:	687b      	ldr	r3, [r7, #4]
    e310:	223a      	movs	r2, #58	; 0x3a
    e312:	2100      	movs	r1, #0
    e314:	5499      	strb	r1, [r3, r2]
    e316:	687b      	ldr	r3, [r7, #4]
    e318:	223b      	movs	r2, #59	; 0x3b
    e31a:	2100      	movs	r1, #0
    e31c:	5499      	strb	r1, [r3, r2]
    e31e:	687b      	ldr	r3, [r7, #4]
    e320:	223c      	movs	r2, #60	; 0x3c
    e322:	2100      	movs	r1, #0
    e324:	5499      	strb	r1, [r3, r2]
    e326:	687b      	ldr	r3, [r7, #4]
    e328:	223d      	movs	r2, #61	; 0x3d
    e32a:	2100      	movs	r1, #0
    e32c:	5499      	strb	r1, [r3, r2]
    e32e:	687b      	ldr	r3, [r7, #4]
    e330:	223e      	movs	r2, #62	; 0x3e
    e332:	2100      	movs	r1, #0
    e334:	5499      	strb	r1, [r3, r2]
    e336:	687b      	ldr	r3, [r7, #4]
    e338:	223f      	movs	r2, #63	; 0x3f
    e33a:	2100      	movs	r1, #0
    e33c:	5499      	strb	r1, [r3, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    e33e:	687b      	ldr	r3, [r7, #4]
    e340:	2240      	movs	r2, #64	; 0x40
    e342:	2100      	movs	r1, #0
    e344:	5499      	strb	r1, [r3, r2]
    e346:	687b      	ldr	r3, [r7, #4]
    e348:	2241      	movs	r2, #65	; 0x41
    e34a:	2100      	movs	r1, #0
    e34c:	5499      	strb	r1, [r3, r2]
    e34e:	687b      	ldr	r3, [r7, #4]
    e350:	2242      	movs	r2, #66	; 0x42
    e352:	2100      	movs	r1, #0
    e354:	5499      	strb	r1, [r3, r2]
    e356:	687b      	ldr	r3, [r7, #4]
    e358:	2243      	movs	r2, #67	; 0x43
    e35a:	2100      	movs	r1, #0
    e35c:	5499      	strb	r1, [r3, r2]
    e35e:	687b      	ldr	r3, [r7, #4]
    e360:	2244      	movs	r2, #68	; 0x44
    e362:	2100      	movs	r1, #0
    e364:	5499      	strb	r1, [r3, r2]
    e366:	687b      	ldr	r3, [r7, #4]
    e368:	2245      	movs	r2, #69	; 0x45
    e36a:	2100      	movs	r1, #0
    e36c:	5499      	strb	r1, [r3, r2]
    e36e:	687b      	ldr	r3, [r7, #4]
    e370:	2246      	movs	r2, #70	; 0x46
    e372:	2100      	movs	r1, #0
    e374:	5499      	strb	r1, [r3, r2]
    e376:	687b      	ldr	r3, [r7, #4]
    e378:	2247      	movs	r2, #71	; 0x47
    e37a:	2100      	movs	r1, #0
    e37c:	5499      	strb	r1, [r3, r2]
    e37e:	687b      	ldr	r3, [r7, #4]
    e380:	2248      	movs	r2, #72	; 0x48
    e382:	2100      	movs	r1, #0
    e384:	5499      	strb	r1, [r3, r2]
    e386:	687b      	ldr	r3, [r7, #4]
    e388:	2249      	movs	r2, #73	; 0x49
    e38a:	2100      	movs	r1, #0
    e38c:	5499      	strb	r1, [r3, r2]
    e38e:	687b      	ldr	r3, [r7, #4]
    e390:	224a      	movs	r2, #74	; 0x4a
    e392:	2100      	movs	r1, #0
    e394:	5499      	strb	r1, [r3, r2]
    e396:	687b      	ldr	r3, [r7, #4]
    e398:	224b      	movs	r2, #75	; 0x4b
    e39a:	2100      	movs	r1, #0
    e39c:	5499      	strb	r1, [r3, r2]
    e39e:	687b      	ldr	r3, [r7, #4]
    e3a0:	224c      	movs	r2, #76	; 0x4c
    e3a2:	2100      	movs	r1, #0
    e3a4:	5499      	strb	r1, [r3, r2]
    e3a6:	687b      	ldr	r3, [r7, #4]
    e3a8:	224d      	movs	r2, #77	; 0x4d
    e3aa:	2100      	movs	r1, #0
    e3ac:	5499      	strb	r1, [r3, r2]
    e3ae:	687b      	ldr	r3, [r7, #4]
    e3b0:	224e      	movs	r2, #78	; 0x4e
    e3b2:	2100      	movs	r1, #0
    e3b4:	5499      	strb	r1, [r3, r2]
    e3b6:	687b      	ldr	r3, [r7, #4]
    e3b8:	224f      	movs	r2, #79	; 0x4f
    e3ba:	2100      	movs	r1, #0
    e3bc:	5499      	strb	r1, [r3, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    e3be:	687b      	ldr	r3, [r7, #4]
    e3c0:	2250      	movs	r2, #80	; 0x50
    e3c2:	2100      	movs	r1, #0
    e3c4:	5499      	strb	r1, [r3, r2]
    e3c6:	687b      	ldr	r3, [r7, #4]
    e3c8:	2251      	movs	r2, #81	; 0x51
    e3ca:	2100      	movs	r1, #0
    e3cc:	5499      	strb	r1, [r3, r2]
    e3ce:	687b      	ldr	r3, [r7, #4]
    e3d0:	2252      	movs	r2, #82	; 0x52
    e3d2:	2100      	movs	r1, #0
    e3d4:	5499      	strb	r1, [r3, r2]
    e3d6:	687b      	ldr	r3, [r7, #4]
    e3d8:	2253      	movs	r2, #83	; 0x53
    e3da:	2100      	movs	r1, #0
    e3dc:	5499      	strb	r1, [r3, r2]
    e3de:	687b      	ldr	r3, [r7, #4]
    e3e0:	2254      	movs	r2, #84	; 0x54
    e3e2:	2100      	movs	r1, #0
    e3e4:	5499      	strb	r1, [r3, r2]
    e3e6:	687b      	ldr	r3, [r7, #4]
    e3e8:	2255      	movs	r2, #85	; 0x55
    e3ea:	2100      	movs	r1, #0
    e3ec:	5499      	strb	r1, [r3, r2]
    e3ee:	687b      	ldr	r3, [r7, #4]
    e3f0:	2256      	movs	r2, #86	; 0x56
    e3f2:	2100      	movs	r1, #0
    e3f4:	5499      	strb	r1, [r3, r2]
    e3f6:	687b      	ldr	r3, [r7, #4]
    e3f8:	2257      	movs	r2, #87	; 0x57
    e3fa:	2100      	movs	r1, #0
    e3fc:	5499      	strb	r1, [r3, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    e3fe:	687b      	ldr	r3, [r7, #4]
    e400:	2298      	movs	r2, #152	; 0x98
    e402:	2100      	movs	r1, #0
    e404:	5499      	strb	r1, [r3, r2]
    e406:	687b      	ldr	r3, [r7, #4]
    e408:	2200      	movs	r2, #0
    e40a:	659a      	str	r2, [r3, #88]	; 0x58
    e40c:	687b      	ldr	r3, [r7, #4]
    e40e:	2200      	movs	r2, #0
    e410:	679a      	str	r2, [r3, #120]	; 0x78
    e412:	687b      	ldr	r3, [r7, #4]
    e414:	2299      	movs	r2, #153	; 0x99
    e416:	2100      	movs	r1, #0
    e418:	5499      	strb	r1, [r3, r2]
    e41a:	687b      	ldr	r3, [r7, #4]
    e41c:	2200      	movs	r2, #0
    e41e:	65da      	str	r2, [r3, #92]	; 0x5c
    e420:	687b      	ldr	r3, [r7, #4]
    e422:	2200      	movs	r2, #0
    e424:	67da      	str	r2, [r3, #124]	; 0x7c
    e426:	687b      	ldr	r3, [r7, #4]
    e428:	229a      	movs	r2, #154	; 0x9a
    e42a:	2100      	movs	r1, #0
    e42c:	5499      	strb	r1, [r3, r2]
    e42e:	687b      	ldr	r3, [r7, #4]
    e430:	2200      	movs	r2, #0
    e432:	661a      	str	r2, [r3, #96]	; 0x60
    e434:	687b      	ldr	r3, [r7, #4]
    e436:	2280      	movs	r2, #128	; 0x80
    e438:	2100      	movs	r1, #0
    e43a:	5099      	str	r1, [r3, r2]
    e43c:	687b      	ldr	r3, [r7, #4]
    e43e:	229b      	movs	r2, #155	; 0x9b
    e440:	2100      	movs	r1, #0
    e442:	5499      	strb	r1, [r3, r2]
    e444:	687b      	ldr	r3, [r7, #4]
    e446:	2200      	movs	r2, #0
    e448:	665a      	str	r2, [r3, #100]	; 0x64
    e44a:	687b      	ldr	r3, [r7, #4]
    e44c:	2284      	movs	r2, #132	; 0x84
    e44e:	2100      	movs	r1, #0
    e450:	5099      	str	r1, [r3, r2]
    e452:	687b      	ldr	r3, [r7, #4]
    e454:	229c      	movs	r2, #156	; 0x9c
    e456:	2100      	movs	r1, #0
    e458:	5499      	strb	r1, [r3, r2]
    e45a:	687b      	ldr	r3, [r7, #4]
    e45c:	2200      	movs	r2, #0
    e45e:	669a      	str	r2, [r3, #104]	; 0x68
    e460:	687b      	ldr	r3, [r7, #4]
    e462:	2288      	movs	r2, #136	; 0x88
    e464:	2100      	movs	r1, #0
    e466:	5099      	str	r1, [r3, r2]
    e468:	687b      	ldr	r3, [r7, #4]
    e46a:	229d      	movs	r2, #157	; 0x9d
    e46c:	2100      	movs	r1, #0
    e46e:	5499      	strb	r1, [r3, r2]
    e470:	687b      	ldr	r3, [r7, #4]
    e472:	2200      	movs	r2, #0
    e474:	66da      	str	r2, [r3, #108]	; 0x6c
    e476:	687b      	ldr	r3, [r7, #4]
    e478:	228c      	movs	r2, #140	; 0x8c
    e47a:	2100      	movs	r1, #0
    e47c:	5099      	str	r1, [r3, r2]
    e47e:	687b      	ldr	r3, [r7, #4]
    e480:	229e      	movs	r2, #158	; 0x9e
    e482:	2100      	movs	r1, #0
    e484:	5499      	strb	r1, [r3, r2]
    e486:	687b      	ldr	r3, [r7, #4]
    e488:	2200      	movs	r2, #0
    e48a:	671a      	str	r2, [r3, #112]	; 0x70
    e48c:	687b      	ldr	r3, [r7, #4]
    e48e:	2290      	movs	r2, #144	; 0x90
    e490:	2100      	movs	r1, #0
    e492:	5099      	str	r1, [r3, r2]
    e494:	687b      	ldr	r3, [r7, #4]
    e496:	229f      	movs	r2, #159	; 0x9f
    e498:	2100      	movs	r1, #0
    e49a:	5499      	strb	r1, [r3, r2]
    e49c:	687b      	ldr	r3, [r7, #4]
    e49e:	2200      	movs	r2, #0
    e4a0:	675a      	str	r2, [r3, #116]	; 0x74
    e4a2:	687b      	ldr	r3, [r7, #4]
    e4a4:	2294      	movs	r2, #148	; 0x94
    e4a6:	2100      	movs	r1, #0
    e4a8:	5099      	str	r1, [r3, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    e4aa:	687b      	ldr	r3, [r7, #4]
    e4ac:	22a0      	movs	r2, #160	; 0xa0
    e4ae:	2101      	movs	r1, #1
    e4b0:	5499      	strb	r1, [r3, r2]
	config->run_in_standby            = false;
    e4b2:	687b      	ldr	r3, [r7, #4]
    e4b4:	22a1      	movs	r2, #161	; 0xa1
    e4b6:	2100      	movs	r1, #0
    e4b8:	5499      	strb	r1, [r3, r2]
}
    e4ba:	46c0      	nop			; (mov r8, r8)
    e4bc:	46bd      	mov	sp, r7
    e4be:	b005      	add	sp, #20
    e4c0:	bd90      	pop	{r4, r7, pc}
    e4c2:	46c0      	nop			; (mov r8, r8)
    e4c4:	0000e1c1 	.word	0x0000e1c1
    e4c8:	000191b0 	.word	0x000191b0

0000e4cc <_tcc_build_ctrla>:
 */
static inline enum status_code _tcc_build_ctrla(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    e4cc:	b580      	push	{r7, lr}
    e4ce:	b086      	sub	sp, #24
    e4d0:	af00      	add	r7, sp, #0
    e4d2:	60b9      	str	r1, [r7, #8]
    e4d4:	607a      	str	r2, [r7, #4]
    e4d6:	230f      	movs	r3, #15
    e4d8:	18fb      	adds	r3, r7, r3
    e4da:	1c02      	adds	r2, r0, #0
    e4dc:	701a      	strb	r2, [r3, #0]
	uint32_t ctrla = 0;
    e4de:	2300      	movs	r3, #0
    e4e0:	617b      	str	r3, [r7, #20]

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    e4e2:	2300      	movs	r3, #0
    e4e4:	613b      	str	r3, [r7, #16]
    e4e6:	e01d      	b.n	e524 <_tcc_build_ctrla+0x58>
		if (config->capture.channel_function[i] ==
    e4e8:	68ba      	ldr	r2, [r7, #8]
    e4ea:	693b      	ldr	r3, [r7, #16]
    e4ec:	18d3      	adds	r3, r2, r3
    e4ee:	3310      	adds	r3, #16
    e4f0:	781b      	ldrb	r3, [r3, #0]
    e4f2:	2b01      	cmp	r3, #1
    e4f4:	d113      	bne.n	e51e <_tcc_build_ctrla+0x52>
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
    e4f6:	230f      	movs	r3, #15
    e4f8:	18fb      	adds	r3, r7, r3
    e4fa:	781b      	ldrb	r3, [r3, #0]
    e4fc:	4a1b      	ldr	r2, [pc, #108]	; (e56c <_tcc_build_ctrla+0xa0>)
    e4fe:	5cd3      	ldrb	r3, [r2, r3]
    e500:	1e1a      	subs	r2, r3, #0
    e502:	693b      	ldr	r3, [r7, #16]
    e504:	429a      	cmp	r2, r3
    e506:	da01      	bge.n	e50c <_tcc_build_ctrla+0x40>
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
    e508:	2317      	movs	r3, #23
    e50a:	e02a      	b.n	e562 <_tcc_build_ctrla+0x96>
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    e50c:	2380      	movs	r3, #128	; 0x80
    e50e:	045a      	lsls	r2, r3, #17
    e510:	693b      	ldr	r3, [r7, #16]
    e512:	409a      	lsls	r2, r3
    e514:	0013      	movs	r3, r2
    e516:	001a      	movs	r2, r3
    e518:	697b      	ldr	r3, [r7, #20]
    e51a:	4313      	orrs	r3, r2
    e51c:	617b      	str	r3, [r7, #20]
		uint32_t *value_buffer)
{
	uint32_t ctrla = 0;

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    e51e:	693b      	ldr	r3, [r7, #16]
    e520:	3301      	adds	r3, #1
    e522:	613b      	str	r3, [r7, #16]
    e524:	693b      	ldr	r3, [r7, #16]
    e526:	2b03      	cmp	r3, #3
    e528:	ddde      	ble.n	e4e8 <_tcc_build_ctrla+0x1c>
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
		}
	}

	if (config->run_in_standby) {
    e52a:	68bb      	ldr	r3, [r7, #8]
    e52c:	22a1      	movs	r2, #161	; 0xa1
    e52e:	5c9b      	ldrb	r3, [r3, r2]
    e530:	2b00      	cmp	r3, #0
    e532:	d004      	beq.n	e53e <_tcc_build_ctrla+0x72>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    e534:	697b      	ldr	r3, [r7, #20]
    e536:	2280      	movs	r2, #128	; 0x80
    e538:	0112      	lsls	r2, r2, #4
    e53a:	4313      	orrs	r3, r2
    e53c:	617b      	str	r3, [r7, #20]
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    e53e:	68bb      	ldr	r3, [r7, #8]
    e540:	7b1b      	ldrb	r3, [r3, #12]
    e542:	031b      	lsls	r3, r3, #12
    e544:	001a      	movs	r2, r3
    e546:	697b      	ldr	r3, [r7, #20]
    e548:	4313      	orrs	r3, r2
    e54a:	617b      	str	r3, [r7, #20]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    e54c:	68bb      	ldr	r3, [r7, #8]
    e54e:	7adb      	ldrb	r3, [r3, #11]
    e550:	021b      	lsls	r3, r3, #8
    e552:	001a      	movs	r2, r3
    e554:	697b      	ldr	r3, [r7, #20]
    e556:	4313      	orrs	r3, r2
    e558:	617b      	str	r3, [r7, #20]

	*value_buffer = ctrla;
    e55a:	687b      	ldr	r3, [r7, #4]
    e55c:	697a      	ldr	r2, [r7, #20]
    e55e:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    e560:	2300      	movs	r3, #0
}
    e562:	0018      	movs	r0, r3
    e564:	46bd      	mov	sp, r7
    e566:	b006      	add	sp, #24
    e568:	bd80      	pop	{r7, pc}
    e56a:	46c0      	nop			; (mov r8, r8)
    e56c:	000191bc 	.word	0x000191bc

0000e570 <_tcc_build_ctrlb>:
 */
static inline void _tcc_build_ctrlb(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint8_t *value_buffer)
{
    e570:	b580      	push	{r7, lr}
    e572:	b086      	sub	sp, #24
    e574:	af00      	add	r7, sp, #0
    e576:	60b9      	str	r1, [r7, #8]
    e578:	607a      	str	r2, [r7, #4]
    e57a:	230f      	movs	r3, #15
    e57c:	18fb      	adds	r3, r7, r3
    e57e:	1c02      	adds	r2, r0, #0
    e580:	701a      	strb	r2, [r3, #0]
	uint8_t ctrlb = 0;
    e582:	2317      	movs	r3, #23
    e584:	18fb      	adds	r3, r7, r3
    e586:	2200      	movs	r2, #0
    e588:	701a      	strb	r2, [r3, #0]

	if (config->counter.oneshot) {
    e58a:	68bb      	ldr	r3, [r7, #8]
    e58c:	7a1b      	ldrb	r3, [r3, #8]
    e58e:	2b00      	cmp	r3, #0
    e590:	d007      	beq.n	e5a2 <_tcc_build_ctrlb+0x32>
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    e592:	2317      	movs	r3, #23
    e594:	18fb      	adds	r3, r7, r3
    e596:	2217      	movs	r2, #23
    e598:	18ba      	adds	r2, r7, r2
    e59a:	7812      	ldrb	r2, [r2, #0]
    e59c:	2104      	movs	r1, #4
    e59e:	430a      	orrs	r2, r1
    e5a0:	701a      	strb	r2, [r3, #0]
	}
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    e5a2:	68bb      	ldr	r3, [r7, #8]
    e5a4:	7a5b      	ldrb	r3, [r3, #9]
    e5a6:	2b01      	cmp	r3, #1
    e5a8:	d107      	bne.n	e5ba <_tcc_build_ctrlb+0x4a>
		ctrlb |= TCC_CTRLBSET_DIR;
    e5aa:	2317      	movs	r3, #23
    e5ac:	18fb      	adds	r3, r7, r3
    e5ae:	2217      	movs	r2, #23
    e5b0:	18ba      	adds	r2, r7, r2
    e5b2:	7812      	ldrb	r2, [r2, #0]
    e5b4:	2101      	movs	r1, #1
    e5b6:	430a      	orrs	r2, r1
    e5b8:	701a      	strb	r2, [r3, #0]
	}

	*value_buffer = ctrlb;
    e5ba:	687b      	ldr	r3, [r7, #4]
    e5bc:	2217      	movs	r2, #23
    e5be:	18ba      	adds	r2, r7, r2
    e5c0:	7812      	ldrb	r2, [r2, #0]
    e5c2:	701a      	strb	r2, [r3, #0]
}
    e5c4:	46c0      	nop			; (mov r8, r8)
    e5c6:	46bd      	mov	sp, r7
    e5c8:	b006      	add	sp, #24
    e5ca:	bd80      	pop	{r7, pc}

0000e5cc <_tcc_build_faults>:
 */
static inline enum status_code _tcc_build_faults(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    e5cc:	b580      	push	{r7, lr}
    e5ce:	b088      	sub	sp, #32
    e5d0:	af00      	add	r7, sp, #0
    e5d2:	60b9      	str	r1, [r7, #8]
    e5d4:	607a      	str	r2, [r7, #4]
    e5d6:	230f      	movs	r3, #15
    e5d8:	18fb      	adds	r3, r7, r3
    e5da:	1c02      	adds	r2, r0, #0
    e5dc:	701a      	strb	r2, [r3, #0]
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
    e5de:	230f      	movs	r3, #15
    e5e0:	18fb      	adds	r3, r7, r3
    e5e2:	781a      	ldrb	r2, [r3, #0]
    e5e4:	231b      	movs	r3, #27
    e5e6:	18fb      	adds	r3, r7, r3
    e5e8:	493e      	ldr	r1, [pc, #248]	; (e6e4 <_tcc_build_faults+0x118>)
    e5ea:	5c8a      	ldrb	r2, [r1, r2]
    e5ec:	701a      	strb	r2, [r3, #0]
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    e5ee:	2300      	movs	r3, #0
    e5f0:	61fb      	str	r3, [r7, #28]
    e5f2:	e06e      	b.n	e6d2 <_tcc_build_faults+0x106>
		cfg = (struct tcc_recoverable_fault_config *)
    e5f4:	69fa      	ldr	r2, [r7, #28]
    e5f6:	0013      	movs	r3, r2
    e5f8:	009b      	lsls	r3, r3, #2
    e5fa:	189b      	adds	r3, r3, r2
    e5fc:	005b      	lsls	r3, r3, #1
    e5fe:	3328      	adds	r3, #40	; 0x28
    e600:	68ba      	ldr	r2, [r7, #8]
    e602:	18d3      	adds	r3, r2, r3
    e604:	3304      	adds	r3, #4
    e606:	617b      	str	r3, [r7, #20]
				&config->wave_ext.recoverable_fault[i];
		if (cfg->capture_channel >= cc_num) {
    e608:	697b      	ldr	r3, [r7, #20]
    e60a:	7a5b      	ldrb	r3, [r3, #9]
    e60c:	221b      	movs	r2, #27
    e60e:	18ba      	adds	r2, r7, r2
    e610:	7812      	ldrb	r2, [r2, #0]
    e612:	429a      	cmp	r2, r3
    e614:	d801      	bhi.n	e61a <_tcc_build_faults+0x4e>
			return STATUS_ERR_INVALID_ARG;
    e616:	2317      	movs	r3, #23
    e618:	e05f      	b.n	e6da <_tcc_build_faults+0x10e>
		}
		if (cfg->filter_value > 0xF) {
    e61a:	697b      	ldr	r3, [r7, #20]
    e61c:	781b      	ldrb	r3, [r3, #0]
    e61e:	2b0f      	cmp	r3, #15
    e620:	d901      	bls.n	e626 <_tcc_build_faults+0x5a>
			return STATUS_ERR_INVALID_ARG;
    e622:	2317      	movs	r3, #23
    e624:	e059      	b.n	e6da <_tcc_build_faults+0x10e>
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    e626:	697b      	ldr	r3, [r7, #20]
    e628:	781b      	ldrb	r3, [r3, #0]
    e62a:	061b      	lsls	r3, r3, #24
    e62c:	001a      	movs	r2, r3
    e62e:	23f0      	movs	r3, #240	; 0xf0
    e630:	051b      	lsls	r3, r3, #20
    e632:	401a      	ands	r2, r3
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    e634:	697b      	ldr	r3, [r7, #20]
    e636:	785b      	ldrb	r3, [r3, #1]
    e638:	041b      	lsls	r3, r3, #16
    e63a:	0019      	movs	r1, r3
    e63c:	23ff      	movs	r3, #255	; 0xff
    e63e:	041b      	lsls	r3, r3, #16
    e640:	400b      	ands	r3, r1
    e642:	431a      	orrs	r2, r3
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    e644:	697b      	ldr	r3, [r7, #20]
    e646:	789b      	ldrb	r3, [r3, #2]
    e648:	2b00      	cmp	r3, #0
    e64a:	d001      	beq.n	e650 <_tcc_build_faults+0x84>
    e64c:	2380      	movs	r3, #128	; 0x80
    e64e:	e000      	b.n	e652 <_tcc_build_faults+0x86>
    e650:	2300      	movs	r3, #0
    e652:	431a      	orrs	r2, r3
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    e654:	697b      	ldr	r3, [r7, #20]
    e656:	78db      	ldrb	r3, [r3, #3]
    e658:	2b00      	cmp	r3, #0
    e65a:	d001      	beq.n	e660 <_tcc_build_faults+0x94>
    e65c:	2308      	movs	r3, #8
    e65e:	e000      	b.n	e662 <_tcc_build_faults+0x96>
    e660:	2300      	movs	r3, #0
    e662:	431a      	orrs	r2, r3
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    e664:	697b      	ldr	r3, [r7, #20]
    e666:	791b      	ldrb	r3, [r3, #4]
    e668:	2b00      	cmp	r3, #0
    e66a:	d001      	beq.n	e670 <_tcc_build_faults+0xa4>
    e66c:	2310      	movs	r3, #16
    e66e:	e000      	b.n	e672 <_tcc_build_faults+0xa6>
    e670:	2300      	movs	r3, #0
    e672:	431a      	orrs	r2, r3
				| TCC_FCTRLA_SRC(cfg->source)
    e674:	697b      	ldr	r3, [r7, #20]
    e676:	795b      	ldrb	r3, [r3, #5]
    e678:	0019      	movs	r1, r3
    e67a:	2303      	movs	r3, #3
    e67c:	400b      	ands	r3, r1
    e67e:	431a      	orrs	r2, r3
				| TCC_FCTRLA_BLANK(cfg->blanking)
    e680:	697b      	ldr	r3, [r7, #20]
    e682:	799b      	ldrb	r3, [r3, #6]
    e684:	015b      	lsls	r3, r3, #5
    e686:	0019      	movs	r1, r3
    e688:	2360      	movs	r3, #96	; 0x60
    e68a:	400b      	ands	r3, r1
    e68c:	431a      	orrs	r2, r3
				| TCC_FCTRLA_HALT(cfg->halt_action)
    e68e:	697b      	ldr	r3, [r7, #20]
    e690:	79db      	ldrb	r3, [r3, #7]
    e692:	021b      	lsls	r3, r3, #8
    e694:	0019      	movs	r1, r3
    e696:	23c0      	movs	r3, #192	; 0xc0
    e698:	009b      	lsls	r3, r3, #2
    e69a:	400b      	ands	r3, r1
    e69c:	431a      	orrs	r2, r3
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    e69e:	697b      	ldr	r3, [r7, #20]
    e6a0:	7a1b      	ldrb	r3, [r3, #8]
    e6a2:	031b      	lsls	r3, r3, #12
    e6a4:	0019      	movs	r1, r3
    e6a6:	23e0      	movs	r3, #224	; 0xe0
    e6a8:	01db      	lsls	r3, r3, #7
    e6aa:	400b      	ands	r3, r1
    e6ac:	431a      	orrs	r2, r3
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    e6ae:	697b      	ldr	r3, [r7, #20]
    e6b0:	7a5b      	ldrb	r3, [r3, #9]
    e6b2:	029b      	lsls	r3, r3, #10
    e6b4:	0019      	movs	r1, r3
    e6b6:	23c0      	movs	r3, #192	; 0xc0
    e6b8:	011b      	lsls	r3, r3, #4
    e6ba:	400b      	ands	r3, r1
			return STATUS_ERR_INVALID_ARG;
		}
		if (cfg->filter_value > 0xF) {
			return STATUS_ERR_INVALID_ARG;
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    e6bc:	4313      	orrs	r3, r2
    e6be:	613b      	str	r3, [r7, #16]
				| TCC_FCTRLA_SRC(cfg->source)
				| TCC_FCTRLA_BLANK(cfg->blanking)
				| TCC_FCTRLA_HALT(cfg->halt_action)
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
		value_buffer[i] = fault;
    e6c0:	69fb      	ldr	r3, [r7, #28]
    e6c2:	009b      	lsls	r3, r3, #2
    e6c4:	687a      	ldr	r2, [r7, #4]
    e6c6:	18d3      	adds	r3, r2, r3
    e6c8:	693a      	ldr	r2, [r7, #16]
    e6ca:	601a      	str	r2, [r3, #0]
{
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    e6cc:	69fb      	ldr	r3, [r7, #28]
    e6ce:	3301      	adds	r3, #1
    e6d0:	61fb      	str	r3, [r7, #28]
    e6d2:	69fb      	ldr	r3, [r7, #28]
    e6d4:	2b01      	cmp	r3, #1
    e6d6:	dd8d      	ble.n	e5f4 <_tcc_build_faults+0x28>
				| TCC_FCTRLA_HALT(cfg->halt_action)
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
		value_buffer[i] = fault;
	}
	return STATUS_OK;
    e6d8:	2300      	movs	r3, #0
}
    e6da:	0018      	movs	r0, r3
    e6dc:	46bd      	mov	sp, r7
    e6de:	b008      	add	sp, #32
    e6e0:	bd80      	pop	{r7, pc}
    e6e2:	46c0      	nop			; (mov r8, r8)
    e6e4:	000191bc 	.word	0x000191bc

0000e6e8 <_tcc_build_drvctrl>:
 */
static inline enum status_code _tcc_build_drvctrl(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    e6e8:	b580      	push	{r7, lr}
    e6ea:	b088      	sub	sp, #32
    e6ec:	af00      	add	r7, sp, #0
    e6ee:	60b9      	str	r1, [r7, #8]
    e6f0:	607a      	str	r2, [r7, #4]
    e6f2:	230f      	movs	r3, #15
    e6f4:	18fb      	adds	r3, r7, r3
    e6f6:	1c02      	adds	r2, r0, #0
    e6f8:	701a      	strb	r2, [r3, #0]
	uint32_t i;
	uint8_t ow_num = _tcc_ow_nums[module_index];
    e6fa:	230f      	movs	r3, #15
    e6fc:	18fb      	adds	r3, r7, r3
    e6fe:	781a      	ldrb	r2, [r3, #0]
    e700:	2317      	movs	r3, #23
    e702:	18fb      	adds	r3, r7, r3
    e704:	492d      	ldr	r1, [pc, #180]	; (e7bc <_tcc_build_drvctrl+0xd4>)
    e706:	5c8a      	ldrb	r2, [r1, r2]
    e708:	701a      	strb	r2, [r3, #0]
	uint32_t drvctrl;

	drvctrl = 0;
    e70a:	2300      	movs	r3, #0
    e70c:	61bb      	str	r3, [r7, #24]

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    e70e:	2300      	movs	r3, #0
    e710:	61fb      	str	r3, [r7, #28]
    e712:	e048      	b.n	e7a6 <_tcc_build_drvctrl+0xbe>
		if (config->wave_ext.invert[i]) {
    e714:	68ba      	ldr	r2, [r7, #8]
    e716:	2150      	movs	r1, #80	; 0x50
    e718:	69fb      	ldr	r3, [r7, #28]
    e71a:	18d3      	adds	r3, r2, r3
    e71c:	185b      	adds	r3, r3, r1
    e71e:	781b      	ldrb	r3, [r3, #0]
    e720:	2b00      	cmp	r3, #0
    e722:	d010      	beq.n	e746 <_tcc_build_drvctrl+0x5e>
			if (i >= ow_num) {
    e724:	2317      	movs	r3, #23
    e726:	18fb      	adds	r3, r7, r3
    e728:	781a      	ldrb	r2, [r3, #0]
    e72a:	69fb      	ldr	r3, [r7, #28]
    e72c:	429a      	cmp	r2, r3
    e72e:	d801      	bhi.n	e734 <_tcc_build_drvctrl+0x4c>
				return STATUS_ERR_INVALID_ARG;
    e730:	2317      	movs	r3, #23
    e732:	e03f      	b.n	e7b4 <_tcc_build_drvctrl+0xcc>
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    e734:	2380      	movs	r3, #128	; 0x80
    e736:	025a      	lsls	r2, r3, #9
    e738:	69fb      	ldr	r3, [r7, #28]
    e73a:	409a      	lsls	r2, r3
    e73c:	0013      	movs	r3, r2
    e73e:	001a      	movs	r2, r3
    e740:	69bb      	ldr	r3, [r7, #24]
    e742:	4313      	orrs	r3, r2
    e744:	61bb      	str	r3, [r7, #24]
		}
		if (config->wave_ext.non_recoverable_fault[i].output !=
    e746:	68ba      	ldr	r2, [r7, #8]
    e748:	69fb      	ldr	r3, [r7, #28]
    e74a:	331c      	adds	r3, #28
    e74c:	005b      	lsls	r3, r3, #1
    e74e:	18d3      	adds	r3, r2, r3
    e750:	3309      	adds	r3, #9
    e752:	781b      	ldrb	r3, [r3, #0]
    e754:	2b00      	cmp	r3, #0
    e756:	d023      	beq.n	e7a0 <_tcc_build_drvctrl+0xb8>
			TCC_FAULT_STATE_OUTPUT_OFF) {
			if (i >= ow_num) {
    e758:	2317      	movs	r3, #23
    e75a:	18fb      	adds	r3, r7, r3
    e75c:	781a      	ldrb	r2, [r3, #0]
    e75e:	69fb      	ldr	r3, [r7, #28]
    e760:	429a      	cmp	r2, r3
    e762:	d801      	bhi.n	e768 <_tcc_build_drvctrl+0x80>
				return STATUS_ERR_INVALID_ARG;
    e764:	2317      	movs	r3, #23
    e766:	e025      	b.n	e7b4 <_tcc_build_drvctrl+0xcc>
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
    e768:	68ba      	ldr	r2, [r7, #8]
    e76a:	69fb      	ldr	r3, [r7, #28]
    e76c:	331c      	adds	r3, #28
    e76e:	005b      	lsls	r3, r3, #1
    e770:	18d3      	adds	r3, r2, r3
    e772:	3309      	adds	r3, #9
    e774:	781b      	ldrb	r3, [r3, #0]
    e776:	2b02      	cmp	r3, #2
    e778:	d10a      	bne.n	e790 <_tcc_build_drvctrl+0xa8>
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    e77a:	2302      	movs	r3, #2
    e77c:	33ff      	adds	r3, #255	; 0xff
    e77e:	001a      	movs	r2, r3
    e780:	69fb      	ldr	r3, [r7, #28]
    e782:	409a      	lsls	r2, r3
    e784:	0013      	movs	r3, r2
    e786:	001a      	movs	r2, r3
    e788:	69bb      	ldr	r3, [r7, #24]
    e78a:	4313      	orrs	r3, r2
    e78c:	61bb      	str	r3, [r7, #24]
    e78e:	e007      	b.n	e7a0 <_tcc_build_drvctrl+0xb8>
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    e790:	2201      	movs	r2, #1
    e792:	69fb      	ldr	r3, [r7, #28]
    e794:	409a      	lsls	r2, r3
    e796:	0013      	movs	r3, r2
    e798:	001a      	movs	r2, r3
    e79a:	69bb      	ldr	r3, [r7, #24]
    e79c:	4313      	orrs	r3, r2
    e79e:	61bb      	str	r3, [r7, #24]
	uint8_t ow_num = _tcc_ow_nums[module_index];
	uint32_t drvctrl;

	drvctrl = 0;

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    e7a0:	69fb      	ldr	r3, [r7, #28]
    e7a2:	3301      	adds	r3, #1
    e7a4:	61fb      	str	r3, [r7, #28]
    e7a6:	69fb      	ldr	r3, [r7, #28]
    e7a8:	2b07      	cmp	r3, #7
    e7aa:	d9b3      	bls.n	e714 <_tcc_build_drvctrl+0x2c>
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
			}
		}
	}
	*value_buffer = drvctrl;
    e7ac:	687b      	ldr	r3, [r7, #4]
    e7ae:	69ba      	ldr	r2, [r7, #24]
    e7b0:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    e7b2:	2300      	movs	r3, #0
}
    e7b4:	0018      	movs	r0, r3
    e7b6:	46bd      	mov	sp, r7
    e7b8:	b008      	add	sp, #32
    e7ba:	bd80      	pop	{r7, pc}
    e7bc:	000191c0 	.word	0x000191c0

0000e7c0 <_tcc_build_waves>:
 */
static inline enum status_code _tcc_build_waves(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    e7c0:	b580      	push	{r7, lr}
    e7c2:	b088      	sub	sp, #32
    e7c4:	af00      	add	r7, sp, #0
    e7c6:	60b9      	str	r1, [r7, #8]
    e7c8:	607a      	str	r2, [r7, #4]
    e7ca:	230f      	movs	r3, #15
    e7cc:	18fb      	adds	r3, r7, r3
    e7ce:	1c02      	adds	r2, r0, #0
    e7d0:	701a      	strb	r2, [r3, #0]
	int n;

	uint8_t cc_num = _tcc_cc_nums[module_index];
    e7d2:	230f      	movs	r3, #15
    e7d4:	18fb      	adds	r3, r7, r3
    e7d6:	781a      	ldrb	r2, [r3, #0]
    e7d8:	2317      	movs	r3, #23
    e7da:	18fb      	adds	r3, r7, r3
    e7dc:	491d      	ldr	r1, [pc, #116]	; (e854 <_tcc_build_waves+0x94>)
    e7de:	5c8a      	ldrb	r2, [r1, r2]
    e7e0:	701a      	strb	r2, [r3, #0]
	struct tcc_match_wave_config const *wav_cfg = &config->compare;
    e7e2:	68bb      	ldr	r3, [r7, #8]
    e7e4:	3310      	adds	r3, #16
    e7e6:	613b      	str	r3, [r7, #16]

	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    e7e8:	693b      	ldr	r3, [r7, #16]
    e7ea:	7a5b      	ldrb	r3, [r3, #9]
    e7ec:	011b      	lsls	r3, r3, #4
    e7ee:	001a      	movs	r2, r3
    e7f0:	2330      	movs	r3, #48	; 0x30
    e7f2:	401a      	ands	r2, r3
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    e7f4:	693b      	ldr	r3, [r7, #16]
    e7f6:	7a1b      	ldrb	r3, [r3, #8]
    e7f8:	0019      	movs	r1, r3
    e7fa:	2307      	movs	r3, #7
    e7fc:	400b      	ands	r3, r1
	uint8_t cc_num = _tcc_cc_nums[module_index];
	struct tcc_match_wave_config const *wav_cfg = &config->compare;

	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    e7fe:	4313      	orrs	r3, r2
    e800:	61bb      	str	r3, [r7, #24]
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    e802:	2300      	movs	r3, #0
    e804:	61fb      	str	r3, [r7, #28]
    e806:	e01a      	b.n	e83e <_tcc_build_waves+0x7e>
		if (wav_cfg->wave_polarity[n]) {
    e808:	693a      	ldr	r2, [r7, #16]
    e80a:	69fb      	ldr	r3, [r7, #28]
    e80c:	18d3      	adds	r3, r2, r3
    e80e:	3304      	adds	r3, #4
    e810:	781b      	ldrb	r3, [r3, #0]
    e812:	2b00      	cmp	r3, #0
    e814:	d010      	beq.n	e838 <_tcc_build_waves+0x78>
			if (n >= cc_num) {
    e816:	2317      	movs	r3, #23
    e818:	18fb      	adds	r3, r7, r3
    e81a:	781a      	ldrb	r2, [r3, #0]
    e81c:	69fb      	ldr	r3, [r7, #28]
    e81e:	429a      	cmp	r2, r3
    e820:	dc01      	bgt.n	e826 <_tcc_build_waves+0x66>
				return STATUS_ERR_INVALID_ARG;
    e822:	2317      	movs	r3, #23
    e824:	e012      	b.n	e84c <_tcc_build_waves+0x8c>
			}
			wave |= (TCC_WAVE_POL0 << n);
    e826:	2380      	movs	r3, #128	; 0x80
    e828:	025a      	lsls	r2, r3, #9
    e82a:	69fb      	ldr	r3, [r7, #28]
    e82c:	409a      	lsls	r2, r3
    e82e:	0013      	movs	r3, r2
    e830:	001a      	movs	r2, r3
    e832:	69bb      	ldr	r3, [r7, #24]
    e834:	4313      	orrs	r3, r2
    e836:	61bb      	str	r3, [r7, #24]
	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    e838:	69fb      	ldr	r3, [r7, #28]
    e83a:	3301      	adds	r3, #1
    e83c:	61fb      	str	r3, [r7, #28]
    e83e:	69fb      	ldr	r3, [r7, #28]
    e840:	2b03      	cmp	r3, #3
    e842:	dde1      	ble.n	e808 <_tcc_build_waves+0x48>
			}
			wave |= (TCC_WAVE_POL0 << n);
		}
	}

	value_buffer[0] = wave;
    e844:	687b      	ldr	r3, [r7, #4]
    e846:	69ba      	ldr	r2, [r7, #24]
    e848:	601a      	str	r2, [r3, #0]

	return STATUS_OK;
    e84a:	2300      	movs	r3, #0
}
    e84c:	0018      	movs	r0, r3
    e84e:	46bd      	mov	sp, r7
    e850:	b008      	add	sp, #32
    e852:	bd80      	pop	{r7, pc}
    e854:	000191bc 	.word	0x000191bc

0000e858 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    e858:	b590      	push	{r4, r7, lr}
    e85a:	b091      	sub	sp, #68	; 0x44
    e85c:	af00      	add	r7, sp, #0
    e85e:	60f8      	str	r0, [r7, #12]
    e860:	60b9      	str	r1, [r7, #8]
    e862:	607a      	str	r2, [r7, #4]
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    e864:	233b      	movs	r3, #59	; 0x3b
    e866:	18fc      	adds	r4, r7, r3
    e868:	68bb      	ldr	r3, [r7, #8]
    e86a:	0018      	movs	r0, r3
    e86c:	4bc4      	ldr	r3, [pc, #784]	; (eb80 <tcc_init+0x328>)
    e86e:	4798      	blx	r3
    e870:	0003      	movs	r3, r0
    e872:	7023      	strb	r3, [r4, #0]

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    e874:	233b      	movs	r3, #59	; 0x3b
    e876:	18fb      	adds	r3, r7, r3
    e878:	781a      	ldrb	r2, [r3, #0]
    e87a:	4bc2      	ldr	r3, [pc, #776]	; (eb84 <tcc_init+0x32c>)
    e87c:	0092      	lsls	r2, r2, #2
    e87e:	58d3      	ldr	r3, [r2, r3]
    e880:	0019      	movs	r1, r3
    e882:	2002      	movs	r0, #2
    e884:	4bc0      	ldr	r3, [pc, #768]	; (eb88 <tcc_init+0x330>)
    e886:	4798      	blx	r3
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    e888:	68bb      	ldr	r3, [r7, #8]
    e88a:	681b      	ldr	r3, [r3, #0]
    e88c:	2202      	movs	r2, #2
    e88e:	4013      	ands	r3, r2
    e890:	d001      	beq.n	e896 <tcc_init+0x3e>
		return STATUS_ERR_DENIED;
    e892:	231c      	movs	r3, #28
    e894:	e1be      	b.n	ec14 <tcc_init+0x3bc>
	}
	/* Check if it's resetting */
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    e896:	68bb      	ldr	r3, [r7, #8]
    e898:	681b      	ldr	r3, [r3, #0]
    e89a:	2201      	movs	r2, #1
    e89c:	4013      	ands	r3, r2
    e89e:	d001      	beq.n	e8a4 <tcc_init+0x4c>
		return STATUS_ERR_DENIED;
    e8a0:	231c      	movs	r3, #28
    e8a2:	e1b7      	b.n	ec14 <tcc_init+0x3bc>
	}

	enum status_code status;

	/* Check COUNT, PER, CCx */
	uint32_t count_max  = _tcc_maxs[module_index];
    e8a4:	233b      	movs	r3, #59	; 0x3b
    e8a6:	18fb      	adds	r3, r7, r3
    e8a8:	781a      	ldrb	r2, [r3, #0]
    e8aa:	4bb8      	ldr	r3, [pc, #736]	; (eb8c <tcc_init+0x334>)
    e8ac:	0092      	lsls	r2, r2, #2
    e8ae:	58d3      	ldr	r3, [r2, r3]
    e8b0:	637b      	str	r3, [r7, #52]	; 0x34

	/* Check all counter values */
	if ((config->counter.count > count_max)
    e8b2:	687b      	ldr	r3, [r7, #4]
    e8b4:	681a      	ldr	r2, [r3, #0]
    e8b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    e8b8:	429a      	cmp	r2, r3
    e8ba:	d804      	bhi.n	e8c6 <tcc_init+0x6e>
		|| (config->counter.period > count_max)
    e8bc:	687b      	ldr	r3, [r7, #4]
    e8be:	685a      	ldr	r2, [r3, #4]
    e8c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    e8c2:	429a      	cmp	r2, r3
    e8c4:	d901      	bls.n	e8ca <tcc_init+0x72>
		) {
		return STATUS_ERR_INVALID_ARG;
    e8c6:	2317      	movs	r3, #23
    e8c8:	e1a4      	b.n	ec14 <tcc_init+0x3bc>
	}

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    e8ca:	2300      	movs	r3, #0
    e8cc:	63fb      	str	r3, [r7, #60]	; 0x3c
    e8ce:	e00e      	b.n	e8ee <tcc_init+0x96>
		if ((config->compare.match[i] > count_max)
    e8d0:	687a      	ldr	r2, [r7, #4]
    e8d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e8d4:	3306      	adds	r3, #6
    e8d6:	009b      	lsls	r3, r3, #2
    e8d8:	18d3      	adds	r3, r2, r3
    e8da:	3304      	adds	r3, #4
    e8dc:	681a      	ldr	r2, [r3, #0]
    e8de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    e8e0:	429a      	cmp	r2, r3
    e8e2:	d901      	bls.n	e8e8 <tcc_init+0x90>
			) {
			return STATUS_ERR_INVALID_ARG;
    e8e4:	2317      	movs	r3, #23
    e8e6:	e195      	b.n	ec14 <tcc_init+0x3bc>
		) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    e8e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e8ea:	3301      	adds	r3, #1
    e8ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    e8ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e8f0:	2b03      	cmp	r3, #3
    e8f2:	dded      	ble.n	e8d0 <tcc_init+0x78>
			return STATUS_ERR_INVALID_ARG;
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    e8f4:	2300      	movs	r3, #0
    e8f6:	63fb      	str	r3, [r7, #60]	; 0x3c
    e8f8:	e019      	b.n	e92e <tcc_init+0xd6>
		if (!config->pins.enable_wave_out_pin[i]) {
    e8fa:	687a      	ldr	r2, [r7, #4]
    e8fc:	2198      	movs	r1, #152	; 0x98
    e8fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e900:	18d3      	adds	r3, r2, r3
    e902:	185b      	adds	r3, r3, r1
    e904:	781b      	ldrb	r3, [r3, #0]
    e906:	2201      	movs	r2, #1
    e908:	4053      	eors	r3, r2
    e90a:	b2db      	uxtb	r3, r3
    e90c:	2b00      	cmp	r3, #0
    e90e:	d10a      	bne.n	e926 <tcc_init+0xce>
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
    e910:	233b      	movs	r3, #59	; 0x3b
    e912:	18fb      	adds	r3, r7, r3
    e914:	781b      	ldrb	r3, [r3, #0]
    e916:	4a9e      	ldr	r2, [pc, #632]	; (eb90 <tcc_init+0x338>)
    e918:	5cd3      	ldrb	r3, [r2, r3]
    e91a:	1e1a      	subs	r2, r3, #0
    e91c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e91e:	429a      	cmp	r2, r3
    e920:	dc02      	bgt.n	e928 <tcc_init+0xd0>
			return STATUS_ERR_INVALID_ARG;
    e922:	2317      	movs	r3, #23
    e924:	e176      	b.n	ec14 <tcc_init+0x3bc>
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (!config->pins.enable_wave_out_pin[i]) {
			continue;
    e926:	46c0      	nop			; (mov r8, r8)
			return STATUS_ERR_INVALID_ARG;
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    e928:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e92a:	3301      	adds	r3, #1
    e92c:	63fb      	str	r3, [r7, #60]	; 0x3c
    e92e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e930:	2b07      	cmp	r3, #7
    e932:	dde2      	ble.n	e8fa <tcc_init+0xa2>
			return STATUS_ERR_INVALID_ARG;
		}
	}

	/* CTRLA settings */
	uint32_t ctrla = 0;
    e934:	2300      	movs	r3, #0
    e936:	62fb      	str	r3, [r7, #44]	; 0x2c
	status = _tcc_build_ctrla(module_index, config, &ctrla);
    e938:	2333      	movs	r3, #51	; 0x33
    e93a:	18fc      	adds	r4, r7, r3
    e93c:	232c      	movs	r3, #44	; 0x2c
    e93e:	18fa      	adds	r2, r7, r3
    e940:	6879      	ldr	r1, [r7, #4]
    e942:	233b      	movs	r3, #59	; 0x3b
    e944:	18fb      	adds	r3, r7, r3
    e946:	781b      	ldrb	r3, [r3, #0]
    e948:	0018      	movs	r0, r3
    e94a:	4b92      	ldr	r3, [pc, #584]	; (eb94 <tcc_init+0x33c>)
    e94c:	4798      	blx	r3
    e94e:	0003      	movs	r3, r0
    e950:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    e952:	2333      	movs	r3, #51	; 0x33
    e954:	18fb      	adds	r3, r7, r3
    e956:	781b      	ldrb	r3, [r3, #0]
    e958:	2b00      	cmp	r3, #0
    e95a:	d003      	beq.n	e964 <tcc_init+0x10c>
		return status;
    e95c:	2333      	movs	r3, #51	; 0x33
    e95e:	18fb      	adds	r3, r7, r3
    e960:	781b      	ldrb	r3, [r3, #0]
    e962:	e157      	b.n	ec14 <tcc_init+0x3bc>
	}

	/* CTRLB settings */
	uint8_t ctrlb;
	_tcc_build_ctrlb(module_index, config, &ctrlb);
    e964:	232b      	movs	r3, #43	; 0x2b
    e966:	18fa      	adds	r2, r7, r3
    e968:	6879      	ldr	r1, [r7, #4]
    e96a:	233b      	movs	r3, #59	; 0x3b
    e96c:	18fb      	adds	r3, r7, r3
    e96e:	781b      	ldrb	r3, [r3, #0]
    e970:	0018      	movs	r0, r3
    e972:	4b89      	ldr	r3, [pc, #548]	; (eb98 <tcc_init+0x340>)
    e974:	4798      	blx	r3

	/* FAULTs settings */
	uint32_t faults[TCC_NUM_FAULTS];

	status = _tcc_build_faults(module_index, config, faults);
    e976:	2333      	movs	r3, #51	; 0x33
    e978:	18fc      	adds	r4, r7, r3
    e97a:	2320      	movs	r3, #32
    e97c:	18fa      	adds	r2, r7, r3
    e97e:	6879      	ldr	r1, [r7, #4]
    e980:	233b      	movs	r3, #59	; 0x3b
    e982:	18fb      	adds	r3, r7, r3
    e984:	781b      	ldrb	r3, [r3, #0]
    e986:	0018      	movs	r0, r3
    e988:	4b84      	ldr	r3, [pc, #528]	; (eb9c <tcc_init+0x344>)
    e98a:	4798      	blx	r3
    e98c:	0003      	movs	r3, r0
    e98e:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    e990:	2333      	movs	r3, #51	; 0x33
    e992:	18fb      	adds	r3, r7, r3
    e994:	781b      	ldrb	r3, [r3, #0]
    e996:	2b00      	cmp	r3, #0
    e998:	d003      	beq.n	e9a2 <tcc_init+0x14a>
		return status;
    e99a:	2333      	movs	r3, #51	; 0x33
    e99c:	18fb      	adds	r3, r7, r3
    e99e:	781b      	ldrb	r3, [r3, #0]
    e9a0:	e138      	b.n	ec14 <tcc_init+0x3bc>
	}

	/* DRVCTRL */
	uint32_t drvctrl = 0;
    e9a2:	2300      	movs	r3, #0
    e9a4:	61fb      	str	r3, [r7, #28]

	status = _tcc_build_drvctrl(module_index, config, &drvctrl);
    e9a6:	2333      	movs	r3, #51	; 0x33
    e9a8:	18fc      	adds	r4, r7, r3
    e9aa:	231c      	movs	r3, #28
    e9ac:	18fa      	adds	r2, r7, r3
    e9ae:	6879      	ldr	r1, [r7, #4]
    e9b0:	233b      	movs	r3, #59	; 0x3b
    e9b2:	18fb      	adds	r3, r7, r3
    e9b4:	781b      	ldrb	r3, [r3, #0]
    e9b6:	0018      	movs	r0, r3
    e9b8:	4b79      	ldr	r3, [pc, #484]	; (eba0 <tcc_init+0x348>)
    e9ba:	4798      	blx	r3
    e9bc:	0003      	movs	r3, r0
    e9be:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    e9c0:	2333      	movs	r3, #51	; 0x33
    e9c2:	18fb      	adds	r3, r7, r3
    e9c4:	781b      	ldrb	r3, [r3, #0]
    e9c6:	2b00      	cmp	r3, #0
    e9c8:	d003      	beq.n	e9d2 <tcc_init+0x17a>
		return status;
    e9ca:	2333      	movs	r3, #51	; 0x33
    e9cc:	18fb      	adds	r3, r7, r3
    e9ce:	781b      	ldrb	r3, [r3, #0]
    e9d0:	e120      	b.n	ec14 <tcc_init+0x3bc>
	}

	/* WAVE */
	uint32_t waves[1];

	status = _tcc_build_waves(module_index, config, waves);
    e9d2:	2333      	movs	r3, #51	; 0x33
    e9d4:	18fc      	adds	r4, r7, r3
    e9d6:	2318      	movs	r3, #24
    e9d8:	18fa      	adds	r2, r7, r3
    e9da:	6879      	ldr	r1, [r7, #4]
    e9dc:	233b      	movs	r3, #59	; 0x3b
    e9de:	18fb      	adds	r3, r7, r3
    e9e0:	781b      	ldrb	r3, [r3, #0]
    e9e2:	0018      	movs	r0, r3
    e9e4:	4b6f      	ldr	r3, [pc, #444]	; (eba4 <tcc_init+0x34c>)
    e9e6:	4798      	blx	r3
    e9e8:	0003      	movs	r3, r0
    e9ea:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    e9ec:	2333      	movs	r3, #51	; 0x33
    e9ee:	18fb      	adds	r3, r7, r3
    e9f0:	781b      	ldrb	r3, [r3, #0]
    e9f2:	2b00      	cmp	r3, #0
    e9f4:	d003      	beq.n	e9fe <tcc_init+0x1a6>
		return status;
    e9f6:	2333      	movs	r3, #51	; 0x33
    e9f8:	18fb      	adds	r3, r7, r3
    e9fa:	781b      	ldrb	r3, [r3, #0]
    e9fc:	e10a      	b.n	ec14 <tcc_init+0x3bc>
	}

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    e9fe:	2300      	movs	r3, #0
    ea00:	63fb      	str	r3, [r7, #60]	; 0x3c
    ea02:	e009      	b.n	ea18 <tcc_init+0x1c0>
		module_inst->callback[i] = NULL;
    ea04:	68fa      	ldr	r2, [r7, #12]
    ea06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ea08:	009b      	lsls	r3, r3, #2
    ea0a:	18d3      	adds	r3, r2, r3
    ea0c:	3304      	adds	r3, #4
    ea0e:	2200      	movs	r2, #0
    ea10:	601a      	str	r2, [r3, #0]
	}

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    ea12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ea14:	3301      	adds	r3, #1
    ea16:	63fb      	str	r3, [r7, #60]	; 0x3c
    ea18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ea1a:	2b0b      	cmp	r3, #11
    ea1c:	ddf2      	ble.n	ea04 <tcc_init+0x1ac>
		module_inst->callback[i] = NULL;
	}
	module_inst->register_callback_mask = 0;
    ea1e:	68fb      	ldr	r3, [r7, #12]
    ea20:	2200      	movs	r2, #0
    ea22:	635a      	str	r2, [r3, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    ea24:	68fb      	ldr	r3, [r7, #12]
    ea26:	2200      	movs	r2, #0
    ea28:	639a      	str	r2, [r3, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    ea2a:	233b      	movs	r3, #59	; 0x3b
    ea2c:	18fb      	adds	r3, r7, r3
    ea2e:	781a      	ldrb	r2, [r3, #0]
    ea30:	4b5d      	ldr	r3, [pc, #372]	; (eba8 <tcc_init+0x350>)
    ea32:	0092      	lsls	r2, r2, #2
    ea34:	68f9      	ldr	r1, [r7, #12]
    ea36:	50d1      	str	r1, [r2, r3]
#endif

	module_inst->hw = hw;
    ea38:	68fb      	ldr	r3, [r7, #12]
    ea3a:	68ba      	ldr	r2, [r7, #8]
    ea3c:	601a      	str	r2, [r3, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    ea3e:	687b      	ldr	r3, [r7, #4]
    ea40:	22a0      	movs	r2, #160	; 0xa0
    ea42:	5c99      	ldrb	r1, [r3, r2]
    ea44:	68fb      	ldr	r3, [r7, #12]
    ea46:	223c      	movs	r2, #60	; 0x3c
    ea48:	5499      	strb	r1, [r3, r2]

	/* Setup clock for module */
	struct system_gclk_chan_config gclk_chan_config;
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
    ea4a:	2314      	movs	r3, #20
    ea4c:	18fb      	adds	r3, r7, r3
    ea4e:	0018      	movs	r0, r3
    ea50:	4b56      	ldr	r3, [pc, #344]	; (ebac <tcc_init+0x354>)
    ea52:	4798      	blx	r3
	gclk_chan_config.source_generator = config->counter.clock_source;
    ea54:	687b      	ldr	r3, [r7, #4]
    ea56:	7a9a      	ldrb	r2, [r3, #10]
    ea58:	2314      	movs	r3, #20
    ea5a:	18fb      	adds	r3, r7, r3
    ea5c:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    ea5e:	233b      	movs	r3, #59	; 0x3b
    ea60:	18fb      	adds	r3, r7, r3
    ea62:	781b      	ldrb	r3, [r3, #0]
    ea64:	4a52      	ldr	r2, [pc, #328]	; (ebb0 <tcc_init+0x358>)
    ea66:	5cd3      	ldrb	r3, [r2, r3]
    ea68:	2214      	movs	r2, #20
    ea6a:	18ba      	adds	r2, r7, r2
    ea6c:	0011      	movs	r1, r2
    ea6e:	0018      	movs	r0, r3
    ea70:	4b50      	ldr	r3, [pc, #320]	; (ebb4 <tcc_init+0x35c>)
    ea72:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    ea74:	233b      	movs	r3, #59	; 0x3b
    ea76:	18fb      	adds	r3, r7, r3
    ea78:	781b      	ldrb	r3, [r3, #0]
    ea7a:	4a4d      	ldr	r2, [pc, #308]	; (ebb0 <tcc_init+0x358>)
    ea7c:	5cd3      	ldrb	r3, [r2, r3]
    ea7e:	0018      	movs	r0, r3
    ea80:	4b4d      	ldr	r3, [pc, #308]	; (ebb8 <tcc_init+0x360>)
    ea82:	4798      	blx	r3

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    ea84:	2300      	movs	r3, #0
    ea86:	63fb      	str	r3, [r7, #60]	; 0x3c
    ea88:	e02d      	b.n	eae6 <tcc_init+0x28e>
		if (!config->pins.enable_wave_out_pin[i]) {
    ea8a:	687a      	ldr	r2, [r7, #4]
    ea8c:	2198      	movs	r1, #152	; 0x98
    ea8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ea90:	18d3      	adds	r3, r2, r3
    ea92:	185b      	adds	r3, r3, r1
    ea94:	781b      	ldrb	r3, [r3, #0]
    ea96:	2201      	movs	r2, #1
    ea98:	4053      	eors	r3, r2
    ea9a:	b2db      	uxtb	r3, r3
    ea9c:	2b00      	cmp	r3, #0
    ea9e:	d11e      	bne.n	eade <tcc_init+0x286>
			continue;
		}

		system_pinmux_get_config_defaults(&pin_config);
    eaa0:	2310      	movs	r3, #16
    eaa2:	18fb      	adds	r3, r7, r3
    eaa4:	0018      	movs	r0, r3
    eaa6:	4b45      	ldr	r3, [pc, #276]	; (ebbc <tcc_init+0x364>)
    eaa8:	4798      	blx	r3
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    eaaa:	687b      	ldr	r3, [r7, #4]
    eaac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    eaae:	321e      	adds	r2, #30
    eab0:	0092      	lsls	r2, r2, #2
    eab2:	58d3      	ldr	r3, [r2, r3]
    eab4:	b2da      	uxtb	r2, r3
    eab6:	2310      	movs	r3, #16
    eab8:	18fb      	adds	r3, r7, r3
    eaba:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    eabc:	2310      	movs	r3, #16
    eabe:	18fb      	adds	r3, r7, r3
    eac0:	2201      	movs	r2, #1
    eac2:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pins.wave_out_pin[i], &pin_config);
    eac4:	687b      	ldr	r3, [r7, #4]
    eac6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    eac8:	3216      	adds	r2, #22
    eaca:	0092      	lsls	r2, r2, #2
    eacc:	58d3      	ldr	r3, [r2, r3]
		}

		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
		system_pinmux_pin_set_config(
    eace:	b2db      	uxtb	r3, r3
    ead0:	2210      	movs	r2, #16
    ead2:	18ba      	adds	r2, r7, r2
    ead4:	0011      	movs	r1, r2
    ead6:	0018      	movs	r0, r3
    ead8:	4b39      	ldr	r3, [pc, #228]	; (ebc0 <tcc_init+0x368>)
    eada:	4798      	blx	r3
    eadc:	e000      	b.n	eae0 <tcc_init+0x288>

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
		if (!config->pins.enable_wave_out_pin[i]) {
			continue;
    eade:	46c0      	nop			; (mov r8, r8)
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    eae0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    eae2:	3301      	adds	r3, #1
    eae4:	63fb      	str	r3, [r7, #60]	; 0x3c
    eae6:	233b      	movs	r3, #59	; 0x3b
    eae8:	18fb      	adds	r3, r7, r3
    eaea:	781b      	ldrb	r3, [r3, #0]
    eaec:	4a28      	ldr	r2, [pc, #160]	; (eb90 <tcc_init+0x338>)
    eaee:	5cd3      	ldrb	r3, [r2, r3]
    eaf0:	1e1a      	subs	r2, r3, #0
    eaf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    eaf4:	429a      	cmp	r2, r3
    eaf6:	dcc8      	bgt.n	ea8a <tcc_init+0x232>
				config->pins.wave_out_pin[i], &pin_config);
	}

	/* Write to registers */

	hw->CTRLA.reg = ctrla;
    eaf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    eafa:	68bb      	ldr	r3, [r7, #8]
    eafc:	601a      	str	r2, [r3, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    eafe:	46c0      	nop			; (mov r8, r8)
    eb00:	68bb      	ldr	r3, [r7, #8]
    eb02:	689b      	ldr	r3, [r3, #8]
    eb04:	2204      	movs	r2, #4
    eb06:	4013      	ands	r3, r2
    eb08:	d1fa      	bne.n	eb00 <tcc_init+0x2a8>
		/* Wait for sync */
	}

	hw->CTRLBCLR.reg = 0xFF;
    eb0a:	68bb      	ldr	r3, [r7, #8]
    eb0c:	22ff      	movs	r2, #255	; 0xff
    eb0e:	711a      	strb	r2, [r3, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    eb10:	46c0      	nop			; (mov r8, r8)
    eb12:	68bb      	ldr	r3, [r7, #8]
    eb14:	689b      	ldr	r3, [r3, #8]
    eb16:	2204      	movs	r2, #4
    eb18:	4013      	ands	r3, r2
    eb1a:	d1fa      	bne.n	eb12 <tcc_init+0x2ba>
		/* Wait for sync */
	}
	hw->CTRLBSET.reg = ctrlb;
    eb1c:	232b      	movs	r3, #43	; 0x2b
    eb1e:	18fb      	adds	r3, r7, r3
    eb20:	781a      	ldrb	r2, [r3, #0]
    eb22:	68bb      	ldr	r3, [r7, #8]
    eb24:	715a      	strb	r2, [r3, #5]

	hw->FCTRLA.reg = faults[0];
    eb26:	2320      	movs	r3, #32
    eb28:	18fb      	adds	r3, r7, r3
    eb2a:	681a      	ldr	r2, [r3, #0]
    eb2c:	68bb      	ldr	r3, [r7, #8]
    eb2e:	60da      	str	r2, [r3, #12]
	hw->FCTRLB.reg = faults[1];
    eb30:	2320      	movs	r3, #32
    eb32:	18fb      	adds	r3, r7, r3
    eb34:	685a      	ldr	r2, [r3, #4]
    eb36:	68bb      	ldr	r3, [r7, #8]
    eb38:	611a      	str	r2, [r3, #16]

	hw->DRVCTRL.reg = drvctrl;
    eb3a:	69fa      	ldr	r2, [r7, #28]
    eb3c:	68bb      	ldr	r3, [r7, #8]
    eb3e:	619a      	str	r2, [r3, #24]

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    eb40:	46c0      	nop			; (mov r8, r8)
    eb42:	68bb      	ldr	r3, [r7, #8]
    eb44:	689b      	ldr	r3, [r3, #8]
    eb46:	4a1f      	ldr	r2, [pc, #124]	; (ebc4 <tcc_init+0x36c>)
    eb48:	4013      	ands	r3, r2
    eb4a:	d1fa      	bne.n	eb42 <tcc_init+0x2ea>
		/* Wait for sync */
	}
#endif
	hw->WAVE.reg = waves[0];
    eb4c:	69ba      	ldr	r2, [r7, #24]
    eb4e:	68bb      	ldr	r3, [r7, #8]
    eb50:	63da      	str	r2, [r3, #60]	; 0x3c

	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    eb52:	46c0      	nop			; (mov r8, r8)
    eb54:	68bb      	ldr	r3, [r7, #8]
    eb56:	689b      	ldr	r3, [r3, #8]
    eb58:	2210      	movs	r2, #16
    eb5a:	4013      	ands	r3, r2
    eb5c:	d1fa      	bne.n	eb54 <tcc_init+0x2fc>
		/* Wait for sync */
	}
	hw->COUNT.reg = config->counter.count;
    eb5e:	687b      	ldr	r3, [r7, #4]
    eb60:	681a      	ldr	r2, [r3, #0]
    eb62:	68bb      	ldr	r3, [r7, #8]
    eb64:	635a      	str	r2, [r3, #52]	; 0x34

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    eb66:	46c0      	nop			; (mov r8, r8)
    eb68:	68bb      	ldr	r3, [r7, #8]
    eb6a:	689b      	ldr	r3, [r3, #8]
    eb6c:	4a16      	ldr	r2, [pc, #88]	; (ebc8 <tcc_init+0x370>)
    eb6e:	4013      	ands	r3, r2
    eb70:	d1fa      	bne.n	eb68 <tcc_init+0x310>
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);
    eb72:	687b      	ldr	r3, [r7, #4]
    eb74:	685a      	ldr	r2, [r3, #4]
    eb76:	68bb      	ldr	r3, [r7, #8]
    eb78:	641a      	str	r2, [r3, #64]	; 0x40

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    eb7a:	2300      	movs	r3, #0
    eb7c:	63fb      	str	r3, [r7, #60]	; 0x3c
    eb7e:	e03f      	b.n	ec00 <tcc_init+0x3a8>
    eb80:	0000e1c1 	.word	0x0000e1c1
    eb84:	000191a4 	.word	0x000191a4
    eb88:	0000e13d 	.word	0x0000e13d
    eb8c:	000191b0 	.word	0x000191b0
    eb90:	000191c0 	.word	0x000191c0
    eb94:	0000e4cd 	.word	0x0000e4cd
    eb98:	0000e571 	.word	0x0000e571
    eb9c:	0000e5cd 	.word	0x0000e5cd
    eba0:	0000e6e9 	.word	0x0000e6e9
    eba4:	0000e7c1 	.word	0x0000e7c1
    eba8:	200003a8 	.word	0x200003a8
    ebac:	0000e125 	.word	0x0000e125
    ebb0:	000191a0 	.word	0x000191a0
    ebb4:	00015065 	.word	0x00015065
    ebb8:	000150a9 	.word	0x000150a9
    ebbc:	0000e199 	.word	0x0000e199
    ebc0:	00015351 	.word	0x00015351
    ebc4:	00020040 	.word	0x00020040
    ebc8:	00040080 	.word	0x00040080
#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
		while (hw->SYNCBUSY.reg & (
    ebcc:	46c0      	nop			; (mov r8, r8)
    ebce:	68bb      	ldr	r3, [r7, #8]
    ebd0:	689b      	ldr	r3, [r3, #8]
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    ebd2:	4912      	ldr	r1, [pc, #72]	; (ec1c <tcc_init+0x3c4>)
    ebd4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    ebd6:	4091      	lsls	r1, r2
    ebd8:	000a      	movs	r2, r1
#endif
	hw->PER.reg = (config->counter.period);

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
		while (hw->SYNCBUSY.reg & (
    ebda:	4013      	ands	r3, r2
    ebdc:	d1f7      	bne.n	ebce <tcc_init+0x376>
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
			/* Wait for sync */
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
    ebde:	687a      	ldr	r2, [r7, #4]
    ebe0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ebe2:	3306      	adds	r3, #6
    ebe4:	009b      	lsls	r3, r3, #2
    ebe6:	18d3      	adds	r3, r2, r3
    ebe8:	3304      	adds	r3, #4
    ebea:	681a      	ldr	r2, [r3, #0]
    ebec:	68b9      	ldr	r1, [r7, #8]
    ebee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ebf0:	3310      	adds	r3, #16
    ebf2:	009b      	lsls	r3, r3, #2
    ebf4:	18cb      	adds	r3, r1, r3
    ebf6:	3304      	adds	r3, #4
    ebf8:	601a      	str	r2, [r3, #0]
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    ebfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ebfc:	3301      	adds	r3, #1
    ebfe:	63fb      	str	r3, [r7, #60]	; 0x3c
    ec00:	233b      	movs	r3, #59	; 0x3b
    ec02:	18fb      	adds	r3, r7, r3
    ec04:	781b      	ldrb	r3, [r3, #0]
    ec06:	4a06      	ldr	r2, [pc, #24]	; (ec20 <tcc_init+0x3c8>)
    ec08:	5cd3      	ldrb	r3, [r2, r3]
    ec0a:	1e1a      	subs	r2, r3, #0
    ec0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ec0e:	429a      	cmp	r2, r3
    ec10:	dcdc      	bgt.n	ebcc <tcc_init+0x374>
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
    ec12:	2300      	movs	r3, #0
}
    ec14:	0018      	movs	r0, r3
    ec16:	46bd      	mov	sp, r7
    ec18:	b011      	add	sp, #68	; 0x44
    ec1a:	bd90      	pop	{r4, r7, pc}
    ec1c:	00080100 	.word	0x00080100
    ec20:	000191bc 	.word	0x000191bc

0000ec24 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    ec24:	b580      	push	{r7, lr}
    ec26:	b082      	sub	sp, #8
    ec28:	af00      	add	r7, sp, #0
    ec2a:	0002      	movs	r2, r0
    ec2c:	1dfb      	adds	r3, r7, #7
    ec2e:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    ec30:	4b06      	ldr	r3, [pc, #24]	; (ec4c <system_interrupt_enable+0x28>)
    ec32:	1dfa      	adds	r2, r7, #7
    ec34:	7812      	ldrb	r2, [r2, #0]
    ec36:	0011      	movs	r1, r2
    ec38:	221f      	movs	r2, #31
    ec3a:	400a      	ands	r2, r1
    ec3c:	2101      	movs	r1, #1
    ec3e:	4091      	lsls	r1, r2
    ec40:	000a      	movs	r2, r1
    ec42:	601a      	str	r2, [r3, #0]
}
    ec44:	46c0      	nop			; (mov r8, r8)
    ec46:	46bd      	mov	sp, r7
    ec48:	b002      	add	sp, #8
    ec4a:	bd80      	pop	{r7, pc}
    ec4c:	e000e100 	.word	0xe000e100

0000ec50 <_tcc_interrupt_get_interrupt_vector>:
 *
 * \return Interrupt vector for of the given TCC module instance.
 */
static enum system_interrupt_vector _tcc_interrupt_get_interrupt_vector(
		uint32_t inst_num)
{
    ec50:	b580      	push	{r7, lr}
    ec52:	b082      	sub	sp, #8
    ec54:	af00      	add	r7, sp, #0
    ec56:	6078      	str	r0, [r7, #4]
	static uint8_t tcc_interrupt_vectors[TCC_INST_NUM] = {
		MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_VECT_NUM, 0)
	};

	return (enum system_interrupt_vector)tcc_interrupt_vectors[inst_num];
    ec58:	4a04      	ldr	r2, [pc, #16]	; (ec6c <_tcc_interrupt_get_interrupt_vector+0x1c>)
    ec5a:	687b      	ldr	r3, [r7, #4]
    ec5c:	18d3      	adds	r3, r2, r3
    ec5e:	781b      	ldrb	r3, [r3, #0]
    ec60:	b25b      	sxtb	r3, r3
}
    ec62:	0018      	movs	r0, r3
    ec64:	46bd      	mov	sp, r7
    ec66:	b002      	add	sp, #8
    ec68:	bd80      	pop	{r7, pc}
    ec6a:	46c0      	nop			; (mov r8, r8)
    ec6c:	20000004 	.word	0x20000004

0000ec70 <tcc_register_callback>:
 */
enum status_code tcc_register_callback(
		struct tcc_module *const module,
		tcc_callback_t callback_func,
		const enum tcc_callback callback_type)
{
    ec70:	b580      	push	{r7, lr}
    ec72:	b084      	sub	sp, #16
    ec74:	af00      	add	r7, sp, #0
    ec76:	60f8      	str	r0, [r7, #12]
    ec78:	60b9      	str	r1, [r7, #8]
    ec7a:	1dfb      	adds	r3, r7, #7
    ec7c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    ec7e:	1dfb      	adds	r3, r7, #7
    ec80:	781b      	ldrb	r3, [r3, #0]
    ec82:	68fa      	ldr	r2, [r7, #12]
    ec84:	009b      	lsls	r3, r3, #2
    ec86:	18d3      	adds	r3, r2, r3
    ec88:	3304      	adds	r3, #4
    ec8a:	68ba      	ldr	r2, [r7, #8]
    ec8c:	601a      	str	r2, [r3, #0]

	/* Set the bit corresponding to the callback_type */
	module->register_callback_mask |= _tcc_intflag[callback_type];
    ec8e:	68fb      	ldr	r3, [r7, #12]
    ec90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    ec92:	1dfb      	adds	r3, r7, #7
    ec94:	7819      	ldrb	r1, [r3, #0]
    ec96:	4b05      	ldr	r3, [pc, #20]	; (ecac <tcc_register_callback+0x3c>)
    ec98:	0089      	lsls	r1, r1, #2
    ec9a:	58cb      	ldr	r3, [r1, r3]
    ec9c:	431a      	orrs	r2, r3
    ec9e:	68fb      	ldr	r3, [r7, #12]
    eca0:	635a      	str	r2, [r3, #52]	; 0x34

	return STATUS_OK;
    eca2:	2300      	movs	r3, #0
}
    eca4:	0018      	movs	r0, r3
    eca6:	46bd      	mov	sp, r7
    eca8:	b004      	add	sp, #16
    ecaa:	bd80      	pop	{r7, pc}
    ecac:	000191c4 	.word	0x000191c4

0000ecb0 <tcc_enable_callback>:
 * \param[in]     callback_type Callback type given by an enum
 */
void tcc_enable_callback(
		struct tcc_module *const module,
		const enum tcc_callback callback_type)
{
    ecb0:	b580      	push	{r7, lr}
    ecb2:	b082      	sub	sp, #8
    ecb4:	af00      	add	r7, sp, #0
    ecb6:	6078      	str	r0, [r7, #4]
    ecb8:	000a      	movs	r2, r1
    ecba:	1cfb      	adds	r3, r7, #3
    ecbc:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);

	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));
    ecbe:	687b      	ldr	r3, [r7, #4]
    ecc0:	681b      	ldr	r3, [r3, #0]
    ecc2:	0018      	movs	r0, r3
    ecc4:	4b0f      	ldr	r3, [pc, #60]	; (ed04 <tcc_enable_callback+0x54>)
    ecc6:	4798      	blx	r3
    ecc8:	0003      	movs	r3, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
    ecca:	0018      	movs	r0, r3
    eccc:	4b0e      	ldr	r3, [pc, #56]	; (ed08 <tcc_enable_callback+0x58>)
    ecce:	4798      	blx	r3
    ecd0:	0003      	movs	r3, r0
    ecd2:	0018      	movs	r0, r3
    ecd4:	4b0d      	ldr	r3, [pc, #52]	; (ed0c <tcc_enable_callback+0x5c>)
    ecd6:	4798      	blx	r3
			_tcc_get_inst_index(module->hw)));

	/* Enable channel or other callbacks */
	module->enable_callback_mask |= _tcc_intflag[callback_type];
    ecd8:	687b      	ldr	r3, [r7, #4]
    ecda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    ecdc:	1cfb      	adds	r3, r7, #3
    ecde:	7819      	ldrb	r1, [r3, #0]
    ece0:	4b0b      	ldr	r3, [pc, #44]	; (ed10 <tcc_enable_callback+0x60>)
    ece2:	0089      	lsls	r1, r1, #2
    ece4:	58cb      	ldr	r3, [r1, r3]
    ece6:	431a      	orrs	r2, r3
    ece8:	687b      	ldr	r3, [r7, #4]
    ecea:	639a      	str	r2, [r3, #56]	; 0x38
	module->hw->INTENSET.reg = _tcc_intflag[callback_type];
    ecec:	687b      	ldr	r3, [r7, #4]
    ecee:	681b      	ldr	r3, [r3, #0]
    ecf0:	1cfa      	adds	r2, r7, #3
    ecf2:	7811      	ldrb	r1, [r2, #0]
    ecf4:	4a06      	ldr	r2, [pc, #24]	; (ed10 <tcc_enable_callback+0x60>)
    ecf6:	0089      	lsls	r1, r1, #2
    ecf8:	588a      	ldr	r2, [r1, r2]
    ecfa:	629a      	str	r2, [r3, #40]	; 0x28
}
    ecfc:	46c0      	nop			; (mov r8, r8)
    ecfe:	46bd      	mov	sp, r7
    ed00:	b002      	add	sp, #8
    ed02:	bd80      	pop	{r7, pc}
    ed04:	0000e1c1 	.word	0x0000e1c1
    ed08:	0000ec51 	.word	0x0000ec51
    ed0c:	0000ec25 	.word	0x0000ec25
    ed10:	000191c4 	.word	0x000191c4

0000ed14 <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    ed14:	b580      	push	{r7, lr}
    ed16:	af00      	add	r7, sp, #0
    ed18:	2000      	movs	r0, #0
    ed1a:	4b02      	ldr	r3, [pc, #8]	; (ed24 <TCC0_Handler+0x10>)
    ed1c:	4798      	blx	r3
    ed1e:	46c0      	nop			; (mov r8, r8)
    ed20:	46bd      	mov	sp, r7
    ed22:	bd80      	pop	{r7, pc}
    ed24:	0000ed51 	.word	0x0000ed51

0000ed28 <TCC1_Handler>:
    ed28:	b580      	push	{r7, lr}
    ed2a:	af00      	add	r7, sp, #0
    ed2c:	2001      	movs	r0, #1
    ed2e:	4b02      	ldr	r3, [pc, #8]	; (ed38 <TCC1_Handler+0x10>)
    ed30:	4798      	blx	r3
    ed32:	46c0      	nop			; (mov r8, r8)
    ed34:	46bd      	mov	sp, r7
    ed36:	bd80      	pop	{r7, pc}
    ed38:	0000ed51 	.word	0x0000ed51

0000ed3c <TCC2_Handler>:
    ed3c:	b580      	push	{r7, lr}
    ed3e:	af00      	add	r7, sp, #0
    ed40:	2002      	movs	r0, #2
    ed42:	4b02      	ldr	r3, [pc, #8]	; (ed4c <TCC2_Handler+0x10>)
    ed44:	4798      	blx	r3
    ed46:	46c0      	nop			; (mov r8, r8)
    ed48:	46bd      	mov	sp, r7
    ed4a:	bd80      	pop	{r7, pc}
    ed4c:	0000ed51 	.word	0x0000ed51

0000ed50 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    ed50:	b580      	push	{r7, lr}
    ed52:	b086      	sub	sp, #24
    ed54:	af00      	add	r7, sp, #0
    ed56:	0002      	movs	r2, r0
    ed58:	1dfb      	adds	r3, r7, #7
    ed5a:	701a      	strb	r2, [r3, #0]
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];
    ed5c:	1dfb      	adds	r3, r7, #7
    ed5e:	781a      	ldrb	r2, [r3, #0]
{
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    ed60:	4b18      	ldr	r3, [pc, #96]	; (edc4 <_tcc_interrupt_handler+0x74>)
    ed62:	0092      	lsls	r2, r2, #2
    ed64:	58d3      	ldr	r3, [r2, r3]
    ed66:	613b      	str	r3, [r7, #16]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    ed68:	693b      	ldr	r3, [r7, #16]
    ed6a:	681b      	ldr	r3, [r3, #0]
    ed6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			module->register_callback_mask &
    ed6e:	693b      	ldr	r3, [r7, #16]
    ed70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    ed72:	401a      	ands	r2, r3
			module->register_callback_mask &
			module->enable_callback_mask);
    ed74:	693b      	ldr	r3, [r7, #16]
    ed76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    ed78:	4013      	ands	r3, r2
    ed7a:	60fb      	str	r3, [r7, #12]
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    ed7c:	2300      	movs	r3, #0
    ed7e:	617b      	str	r3, [r7, #20]
    ed80:	e019      	b.n	edb6 <_tcc_interrupt_handler+0x66>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    ed82:	4b11      	ldr	r3, [pc, #68]	; (edc8 <_tcc_interrupt_handler+0x78>)
    ed84:	697a      	ldr	r2, [r7, #20]
    ed86:	0092      	lsls	r2, r2, #2
    ed88:	58d3      	ldr	r3, [r2, r3]
    ed8a:	68fa      	ldr	r2, [r7, #12]
    ed8c:	4013      	ands	r3, r2
    ed8e:	d00f      	beq.n	edb0 <_tcc_interrupt_handler+0x60>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    ed90:	693a      	ldr	r2, [r7, #16]
    ed92:	697b      	ldr	r3, [r7, #20]
    ed94:	009b      	lsls	r3, r3, #2
    ed96:	18d3      	adds	r3, r2, r3
    ed98:	3304      	adds	r3, #4
    ed9a:	681b      	ldr	r3, [r3, #0]
    ed9c:	693a      	ldr	r2, [r7, #16]
    ed9e:	0010      	movs	r0, r2
    eda0:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    eda2:	693b      	ldr	r3, [r7, #16]
    eda4:	681b      	ldr	r3, [r3, #0]
    eda6:	4a08      	ldr	r2, [pc, #32]	; (edc8 <_tcc_interrupt_handler+0x78>)
    eda8:	6979      	ldr	r1, [r7, #20]
    edaa:	0089      	lsls	r1, r1, #2
    edac:	588a      	ldr	r2, [r1, r2]
    edae:	62da      	str	r2, [r3, #44]	; 0x2c
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    edb0:	697b      	ldr	r3, [r7, #20]
    edb2:	3301      	adds	r3, #1
    edb4:	617b      	str	r3, [r7, #20]
    edb6:	697b      	ldr	r3, [r7, #20]
    edb8:	2b0b      	cmp	r3, #11
    edba:	dde2      	ble.n	ed82 <_tcc_interrupt_handler+0x32>
			(module->callback[i])(module);
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
		}
	}
}
    edbc:	46c0      	nop			; (mov r8, r8)
    edbe:	46bd      	mov	sp, r7
    edc0:	b006      	add	sp, #24
    edc2:	bd80      	pop	{r7, pc}
    edc4:	200003a8 	.word	0x200003a8
    edc8:	000191c4 	.word	0x000191c4

0000edcc <http_client_get_config_defaults>:
 * So it needed reference to HTTP client module instance.
 */
static struct http_client_module *module_ref_inst[TCP_SOCK_MAX] = {NULL,};

void http_client_get_config_defaults(struct http_client_config *const config)
{
    edcc:	b580      	push	{r7, lr}
    edce:	b082      	sub	sp, #8
    edd0:	af00      	add	r7, sp, #0
    edd2:	6078      	str	r0, [r7, #4]
	config->port = 80;
    edd4:	687b      	ldr	r3, [r7, #4]
    edd6:	2250      	movs	r2, #80	; 0x50
    edd8:	801a      	strh	r2, [r3, #0]
	config->tls = 0;
    edda:	687b      	ldr	r3, [r7, #4]
    eddc:	2200      	movs	r2, #0
    edde:	709a      	strb	r2, [r3, #2]
	config->timeout = 20000;
    ede0:	687b      	ldr	r3, [r7, #4]
    ede2:	4a0b      	ldr	r2, [pc, #44]	; (ee10 <http_client_get_config_defaults+0x44>)
    ede4:	811a      	strh	r2, [r3, #8]
	config->timer_inst = NULL;
    ede6:	687b      	ldr	r3, [r7, #4]
    ede8:	2200      	movs	r2, #0
    edea:	605a      	str	r2, [r3, #4]
	config->recv_buffer = NULL;
    edec:	687b      	ldr	r3, [r7, #4]
    edee:	2200      	movs	r2, #0
    edf0:	60da      	str	r2, [r3, #12]
	config->recv_buffer_size = 256;
    edf2:	687b      	ldr	r3, [r7, #4]
    edf4:	2280      	movs	r2, #128	; 0x80
    edf6:	0052      	lsls	r2, r2, #1
    edf8:	611a      	str	r2, [r3, #16]
	config->send_buffer_size = MIN_SEND_BUFFER_SIZE;
    edfa:	687b      	ldr	r3, [r7, #4]
    edfc:	2252      	movs	r2, #82	; 0x52
    edfe:	615a      	str	r2, [r3, #20]
	config->user_agent = DEFAULT_USER_AGENT;
    ee00:	687b      	ldr	r3, [r7, #4]
    ee02:	4a04      	ldr	r2, [pc, #16]	; (ee14 <http_client_get_config_defaults+0x48>)
    ee04:	619a      	str	r2, [r3, #24]
}
    ee06:	46c0      	nop			; (mov r8, r8)
    ee08:	46bd      	mov	sp, r7
    ee0a:	b002      	add	sp, #8
    ee0c:	bd80      	pop	{r7, pc}
    ee0e:	46c0      	nop			; (mov r8, r8)
    ee10:	00004e20 	.word	0x00004e20
    ee14:	000191f4 	.word	0x000191f4

0000ee18 <http_client_init>:

int http_client_init(struct http_client_module *const module, struct http_client_config *config)
{
    ee18:	b590      	push	{r4, r7, lr}
    ee1a:	b083      	sub	sp, #12
    ee1c:	af00      	add	r7, sp, #0
    ee1e:	6078      	str	r0, [r7, #4]
    ee20:	6039      	str	r1, [r7, #0]
	/* Checks the parameters. */
	if (module == NULL || config == NULL) {
    ee22:	687b      	ldr	r3, [r7, #4]
    ee24:	2b00      	cmp	r3, #0
    ee26:	d002      	beq.n	ee2e <http_client_init+0x16>
    ee28:	683b      	ldr	r3, [r7, #0]
    ee2a:	2b00      	cmp	r3, #0
    ee2c:	d102      	bne.n	ee34 <http_client_init+0x1c>
		return -EINVAL;
    ee2e:	2316      	movs	r3, #22
    ee30:	425b      	negs	r3, r3
    ee32:	e058      	b.n	eee6 <http_client_init+0xce>
	}

	if (config->recv_buffer_size == 0) {
    ee34:	683b      	ldr	r3, [r7, #0]
    ee36:	691b      	ldr	r3, [r3, #16]
    ee38:	2b00      	cmp	r3, #0
    ee3a:	d102      	bne.n	ee42 <http_client_init+0x2a>
		return -EINVAL;
    ee3c:	2316      	movs	r3, #22
    ee3e:	425b      	negs	r3, r3
    ee40:	e051      	b.n	eee6 <http_client_init+0xce>
	}

	if (config->timer_inst == NULL) {
    ee42:	683b      	ldr	r3, [r7, #0]
    ee44:	685b      	ldr	r3, [r3, #4]
    ee46:	2b00      	cmp	r3, #0
    ee48:	d102      	bne.n	ee50 <http_client_init+0x38>
		return -EINVAL;
    ee4a:	2316      	movs	r3, #22
    ee4c:	425b      	negs	r3, r3
    ee4e:	e04a      	b.n	eee6 <http_client_init+0xce>
	}

	if (config->send_buffer_size < MIN_SEND_BUFFER_SIZE) {
    ee50:	683b      	ldr	r3, [r7, #0]
    ee52:	695b      	ldr	r3, [r3, #20]
    ee54:	2b51      	cmp	r3, #81	; 0x51
    ee56:	d802      	bhi.n	ee5e <http_client_init+0x46>
		return -EINVAL;
    ee58:	2316      	movs	r3, #22
    ee5a:	425b      	negs	r3, r3
    ee5c:	e043      	b.n	eee6 <http_client_init+0xce>
	}

	memset(module, 0, sizeof(struct http_client_module));
    ee5e:	687b      	ldr	r3, [r7, #4]
    ee60:	22e8      	movs	r2, #232	; 0xe8
    ee62:	2100      	movs	r1, #0
    ee64:	0018      	movs	r0, r3
    ee66:	4b22      	ldr	r3, [pc, #136]	; (eef0 <http_client_init+0xd8>)
    ee68:	4798      	blx	r3
	memcpy(&module->config, config, sizeof(struct http_client_config));
    ee6a:	687b      	ldr	r3, [r7, #4]
    ee6c:	3350      	adds	r3, #80	; 0x50
    ee6e:	6839      	ldr	r1, [r7, #0]
    ee70:	221c      	movs	r2, #28
    ee72:	0018      	movs	r0, r3
    ee74:	4b1f      	ldr	r3, [pc, #124]	; (eef4 <http_client_init+0xdc>)
    ee76:	4798      	blx	r3

	/* Allocate the buffer in the heap. */
	if (module->config.recv_buffer == NULL) {
    ee78:	687b      	ldr	r3, [r7, #4]
    ee7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    ee7c:	2b00      	cmp	r3, #0
    ee7e:	d115      	bne.n	eeac <http_client_init+0x94>
		module->config.recv_buffer = malloc(config->recv_buffer_size);
    ee80:	683b      	ldr	r3, [r7, #0]
    ee82:	691b      	ldr	r3, [r3, #16]
    ee84:	0018      	movs	r0, r3
    ee86:	4b1c      	ldr	r3, [pc, #112]	; (eef8 <http_client_init+0xe0>)
    ee88:	4798      	blx	r3
    ee8a:	0003      	movs	r3, r0
    ee8c:	001a      	movs	r2, r3
    ee8e:	687b      	ldr	r3, [r7, #4]
    ee90:	65da      	str	r2, [r3, #92]	; 0x5c
		if (module->config.recv_buffer == NULL) {
    ee92:	687b      	ldr	r3, [r7, #4]
    ee94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    ee96:	2b00      	cmp	r3, #0
    ee98:	d102      	bne.n	eea0 <http_client_init+0x88>
			return -ENOMEM;
    ee9a:	230c      	movs	r3, #12
    ee9c:	425b      	negs	r3, r3
    ee9e:	e022      	b.n	eee6 <http_client_init+0xce>
		}
		module->alloc_buffer = 1;
    eea0:	687b      	ldr	r3, [r7, #4]
    eea2:	2241      	movs	r2, #65	; 0x41
    eea4:	5c99      	ldrb	r1, [r3, r2]
    eea6:	2004      	movs	r0, #4
    eea8:	4301      	orrs	r1, r0
    eeaa:	5499      	strb	r1, [r3, r2]
	}

	if (config->timeout > 0) {
    eeac:	683b      	ldr	r3, [r7, #0]
    eeae:	891b      	ldrh	r3, [r3, #8]
    eeb0:	2b00      	cmp	r3, #0
    eeb2:	d010      	beq.n	eed6 <http_client_init+0xbe>
		/* Enable the timer. */
		module->timer_id = sw_timer_register_callback(config->timer_inst, http_client_timer_callback, (void *)module, 0);
    eeb4:	683b      	ldr	r3, [r7, #0]
    eeb6:	6858      	ldr	r0, [r3, #4]
    eeb8:	687a      	ldr	r2, [r7, #4]
    eeba:	4910      	ldr	r1, [pc, #64]	; (eefc <http_client_init+0xe4>)
    eebc:	2300      	movs	r3, #0
    eebe:	4c10      	ldr	r4, [pc, #64]	; (ef00 <http_client_init+0xe8>)
    eec0:	47a0      	blx	r4
    eec2:	0002      	movs	r2, r0
    eec4:	687b      	ldr	r3, [r7, #4]
    eec6:	649a      	str	r2, [r3, #72]	; 0x48

		if (module->timer_id < 0) {
    eec8:	687b      	ldr	r3, [r7, #4]
    eeca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    eecc:	2b00      	cmp	r3, #0
    eece:	da02      	bge.n	eed6 <http_client_init+0xbe>
			return -ENOSPC;
    eed0:	231c      	movs	r3, #28
    eed2:	425b      	negs	r3, r3
    eed4:	e007      	b.n	eee6 <http_client_init+0xce>
		}
	}

	module->req.state = STATE_INIT;
    eed6:	687b      	ldr	r3, [r7, #4]
    eed8:	2200      	movs	r2, #0
    eeda:	66da      	str	r2, [r3, #108]	; 0x6c
	module->resp.state = STATE_PARSE_HEADER;
    eedc:	687b      	ldr	r3, [r7, #4]
    eede:	22d8      	movs	r2, #216	; 0xd8
    eee0:	2100      	movs	r1, #0
    eee2:	5099      	str	r1, [r3, r2]

	return 0;
    eee4:	2300      	movs	r3, #0
}
    eee6:	0018      	movs	r0, r3
    eee8:	46bd      	mov	sp, r7
    eeea:	b003      	add	sp, #12
    eeec:	bd90      	pop	{r4, r7, pc}
    eeee:	46c0      	nop			; (mov r8, r8)
    eef0:	00016a35 	.word	0x00016a35
    eef4:	000169f9 	.word	0x000169f9
    eef8:	000169d1 	.word	0x000169d1
    eefc:	0000f1c9 	.word	0x0000f1c9
    ef00:	00010851 	.word	0x00010851

0000ef04 <http_client_register_callback>:

	return 0;
}

int http_client_register_callback(struct http_client_module *const module, http_client_callback_t callback)
{
    ef04:	b580      	push	{r7, lr}
    ef06:	b082      	sub	sp, #8
    ef08:	af00      	add	r7, sp, #0
    ef0a:	6078      	str	r0, [r7, #4]
    ef0c:	6039      	str	r1, [r7, #0]
	/* Checks the parameters. */
	if (module == NULL) {
    ef0e:	687b      	ldr	r3, [r7, #4]
    ef10:	2b00      	cmp	r3, #0
    ef12:	d102      	bne.n	ef1a <http_client_register_callback+0x16>
		return -EINVAL;
    ef14:	2316      	movs	r3, #22
    ef16:	425b      	negs	r3, r3
    ef18:	e003      	b.n	ef22 <http_client_register_callback+0x1e>
	}

	module->cb = callback;
    ef1a:	687b      	ldr	r3, [r7, #4]
    ef1c:	683a      	ldr	r2, [r7, #0]
    ef1e:	64da      	str	r2, [r3, #76]	; 0x4c

	return 0;
    ef20:	2300      	movs	r3, #0
}
    ef22:	0018      	movs	r0, r3
    ef24:	46bd      	mov	sp, r7
    ef26:	b002      	add	sp, #8
    ef28:	bd80      	pop	{r7, pc}
    ef2a:	46c0      	nop			; (mov r8, r8)

0000ef2c <_hwerr_to_stderr>:

/**
 * \brief change HW error type to standard error.
 */
static inline int _hwerr_to_stderr(int err)
{
    ef2c:	b580      	push	{r7, lr}
    ef2e:	b082      	sub	sp, #8
    ef30:	af00      	add	r7, sp, #0
    ef32:	6078      	str	r0, [r7, #4]
	switch (err) {
    ef34:	687b      	ldr	r3, [r7, #4]
    ef36:	330e      	adds	r3, #14
    ef38:	2b0e      	cmp	r3, #14
    ef3a:	d825      	bhi.n	ef88 <_hwerr_to_stderr+0x5c>
    ef3c:	009a      	lsls	r2, r3, #2
    ef3e:	4b18      	ldr	r3, [pc, #96]	; (efa0 <_hwerr_to_stderr+0x74>)
    ef40:	18d3      	adds	r3, r2, r3
    ef42:	681b      	ldr	r3, [r3, #0]
    ef44:	469f      	mov	pc, r3
		case 0:
			return -EIO;
    ef46:	2305      	movs	r3, #5
    ef48:	425b      	negs	r3, r3
    ef4a:	e024      	b.n	ef96 <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_INVALID_ADDRESS:
			return -ENOENT;
    ef4c:	2302      	movs	r3, #2
    ef4e:	425b      	negs	r3, r3
    ef50:	e021      	b.n	ef96 <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_ADDR_ALREADY_IN_USE:
			return -EADDRINUSE;
    ef52:	2370      	movs	r3, #112	; 0x70
    ef54:	425b      	negs	r3, r3
    ef56:	e01e      	b.n	ef96 <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_MAX_TCP_SOCK:
		case SOCK_ERR_MAX_UDP_SOCK:
			return -ENOMEM;
    ef58:	230c      	movs	r3, #12
    ef5a:	425b      	negs	r3, r3
    ef5c:	e01b      	b.n	ef96 <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_INVALID_ARG:
			return -EINVAL;
    ef5e:	2316      	movs	r3, #22
    ef60:	425b      	negs	r3, r3
    ef62:	e018      	b.n	ef96 <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_MAX_LISTEN_SOCK:
			return -ENOMEM;
    ef64:	230c      	movs	r3, #12
    ef66:	425b      	negs	r3, r3
    ef68:	e015      	b.n	ef96 <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_INVALID:
			return -EIO;
    ef6a:	2305      	movs	r3, #5
    ef6c:	425b      	negs	r3, r3
    ef6e:	e012      	b.n	ef96 <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_ADDR_IS_REQUIRED:
			return -EDESTADDRREQ;
    ef70:	2379      	movs	r3, #121	; 0x79
    ef72:	425b      	negs	r3, r3
    ef74:	e00f      	b.n	ef96 <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_CONN_ABORTED:
			return -ECONNRESET;
    ef76:	2368      	movs	r3, #104	; 0x68
    ef78:	425b      	negs	r3, r3
    ef7a:	e00c      	b.n	ef96 <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_TIMEOUT:
			return -EAGAIN;
    ef7c:	230b      	movs	r3, #11
    ef7e:	425b      	negs	r3, r3
    ef80:	e009      	b.n	ef96 <_hwerr_to_stderr+0x6a>
		case SOCK_ERR_BUFFER_FULL:
			return -EBUSY; /* HW error occurred. Retry it*/
    ef82:	2310      	movs	r3, #16
    ef84:	425b      	negs	r3, r3
    ef86:	e006      	b.n	ef96 <_hwerr_to_stderr+0x6a>
		default:
			if (err < 0) {
    ef88:	687b      	ldr	r3, [r7, #4]
    ef8a:	2b00      	cmp	r3, #0
    ef8c:	da02      	bge.n	ef94 <_hwerr_to_stderr+0x68>
				return -EIO;
    ef8e:	2305      	movs	r3, #5
    ef90:	425b      	negs	r3, r3
    ef92:	e000      	b.n	ef96 <_hwerr_to_stderr+0x6a>
			}
			return 0;
    ef94:	2300      	movs	r3, #0
	}
}
    ef96:	0018      	movs	r0, r3
    ef98:	46bd      	mov	sp, r7
    ef9a:	b002      	add	sp, #8
    ef9c:	bd80      	pop	{r7, pc}
    ef9e:	46c0      	nop			; (mov r8, r8)
    efa0:	00019330 	.word	0x00019330

0000efa4 <http_client_socket_event_handler>:

void http_client_socket_event_handler(SOCKET sock, uint8_t msg_type, void *msg_data)
{
    efa4:	b580      	push	{r7, lr}
    efa6:	b08a      	sub	sp, #40	; 0x28
    efa8:	af00      	add	r7, sp, #0
    efaa:	603a      	str	r2, [r7, #0]
    efac:	1dfb      	adds	r3, r7, #7
    efae:	1c02      	adds	r2, r0, #0
    efb0:	701a      	strb	r2, [r3, #0]
    efb2:	1dbb      	adds	r3, r7, #6
    efb4:	1c0a      	adds	r2, r1, #0
    efb6:	701a      	strb	r2, [r3, #0]
	tstrSocketRecvMsg *msg_recv;
	int16_t send_ret;
	union http_client_data data;

	/* Find instance using the socket descriptor. */
	struct http_client_module *module = module_ref_inst[sock];
    efb8:	1dfb      	adds	r3, r7, #7
    efba:	2200      	movs	r2, #0
    efbc:	569a      	ldrsb	r2, [r3, r2]
    efbe:	4b4b      	ldr	r3, [pc, #300]	; (f0ec <http_client_socket_event_handler+0x148>)
    efc0:	0092      	lsls	r2, r2, #2
    efc2:	58d3      	ldr	r3, [r2, r3]
    efc4:	627b      	str	r3, [r7, #36]	; 0x24
	/* If cannot found reference, This socket is not HTTP client socket. */
	if (module == NULL) {
    efc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    efc8:	2b00      	cmp	r3, #0
    efca:	d100      	bne.n	efce <http_client_socket_event_handler+0x2a>
    efcc:	e08a      	b.n	f0e4 <http_client_socket_event_handler+0x140>
		return;
	}

	switch (msg_type) {
    efce:	1dbb      	adds	r3, r7, #6
    efd0:	781b      	ldrb	r3, [r3, #0]
    efd2:	2b06      	cmp	r3, #6
    efd4:	d040      	beq.n	f058 <http_client_socket_event_handler+0xb4>
    efd6:	2b07      	cmp	r3, #7
    efd8:	d060      	beq.n	f09c <http_client_socket_event_handler+0xf8>
    efda:	2b05      	cmp	r3, #5
    efdc:	d000      	beq.n	efe0 <http_client_socket_event_handler+0x3c>
		}
		/* Disable sending flag. */
		module->sending = 0;
    	break;
	default:
		break;
    efde:	e082      	b.n	f0e6 <http_client_socket_event_handler+0x142>
		return;
	}

	switch (msg_type) {
	case SOCKET_MSG_CONNECT:
    	msg_connect = (tstrSocketConnectMsg*)msg_data;
    efe0:	683b      	ldr	r3, [r7, #0]
    efe2:	623b      	str	r3, [r7, #32]
    	data.sock_connected.result = msg_connect->s8Error;
    efe4:	6a3b      	ldr	r3, [r7, #32]
    efe6:	785b      	ldrb	r3, [r3, #1]
    efe8:	b25b      	sxtb	r3, r3
    efea:	001a      	movs	r2, r3
    efec:	230c      	movs	r3, #12
    efee:	18fb      	adds	r3, r7, r3
    eff0:	601a      	str	r2, [r3, #0]
    	if (msg_connect->s8Error < 0) {
    eff2:	6a3b      	ldr	r3, [r7, #32]
    eff4:	785b      	ldrb	r3, [r3, #1]
    eff6:	b25b      	sxtb	r3, r3
    eff8:	2b00      	cmp	r3, #0
    effa:	da0c      	bge.n	f016 <http_client_socket_event_handler+0x72>
			/* Remove reference. */
			_http_client_clear_conn(module, _hwerr_to_stderr(msg_connect->s8Error));
    effc:	6a3b      	ldr	r3, [r7, #32]
    effe:	785b      	ldrb	r3, [r3, #1]
    f000:	b25b      	sxtb	r3, r3
    f002:	0018      	movs	r0, r3
    f004:	4b3a      	ldr	r3, [pc, #232]	; (f0f0 <http_client_socket_event_handler+0x14c>)
    f006:	4798      	blx	r3
    f008:	0002      	movs	r2, r0
    f00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f00c:	0011      	movs	r1, r2
    f00e:	0018      	movs	r0, r3
    f010:	4b38      	ldr	r3, [pc, #224]	; (f0f4 <http_client_socket_event_handler+0x150>)
    f012:	4798      	blx	r3
    		/* Start receive packet. */
    		_http_client_recv_packet(module);
			/* Try to check the FSM. */
			_http_client_request(module);
		}
    	break;
    f014:	e067      	b.n	f0e6 <http_client_socket_event_handler+0x142>
    	if (msg_connect->s8Error < 0) {
			/* Remove reference. */
			_http_client_clear_conn(module, _hwerr_to_stderr(msg_connect->s8Error));
		} else {
			/* Send event to callback. */
			if (module->cb != NULL) {
    f016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    f01a:	2b00      	cmp	r3, #0
    f01c:	d006      	beq.n	f02c <http_client_socket_event_handler+0x88>
				module->cb(module, HTTP_CLIENT_CALLBACK_SOCK_CONNECTED, &data);
    f01e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    f022:	220c      	movs	r2, #12
    f024:	18ba      	adds	r2, r7, r2
    f026:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f028:	2100      	movs	r1, #0
    f02a:	4798      	blx	r3
			}
			module->req.state = STATE_REQ_SEND_HEADER;
    f02c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f02e:	2203      	movs	r2, #3
    f030:	66da      	str	r2, [r3, #108]	; 0x6c
			/* Start timer. */
			sw_timer_enable_callback(module->config.timer_inst, module->timer_id, module->config.timeout);
    f032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f034:	6d58      	ldr	r0, [r3, #84]	; 0x54
    f036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f038:	6c99      	ldr	r1, [r3, #72]	; 0x48
    f03a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f03c:	2258      	movs	r2, #88	; 0x58
    f03e:	5a9b      	ldrh	r3, [r3, r2]
    f040:	001a      	movs	r2, r3
    f042:	4b2d      	ldr	r3, [pc, #180]	; (f0f8 <http_client_socket_event_handler+0x154>)
    f044:	4798      	blx	r3
    		/* Start receive packet. */
    		_http_client_recv_packet(module);
    f046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f048:	0018      	movs	r0, r3
    f04a:	4b2c      	ldr	r3, [pc, #176]	; (f0fc <http_client_socket_event_handler+0x158>)
    f04c:	4798      	blx	r3
			/* Try to check the FSM. */
			_http_client_request(module);
    f04e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f050:	0018      	movs	r0, r3
    f052:	4b2b      	ldr	r3, [pc, #172]	; (f100 <http_client_socket_event_handler+0x15c>)
    f054:	4798      	blx	r3
		}
    	break;
    f056:	e046      	b.n	f0e6 <http_client_socket_event_handler+0x142>
	case SOCKET_MSG_RECV:
    	msg_recv = (tstrSocketRecvMsg*)msg_data;
    f058:	683b      	ldr	r3, [r7, #0]
    f05a:	61fb      	str	r3, [r7, #28]
    	/* Start post processing. */
    	if (msg_recv->s16BufferSize > 0) {
    f05c:	69fb      	ldr	r3, [r7, #28]
    f05e:	2204      	movs	r2, #4
    f060:	5e9b      	ldrsh	r3, [r3, r2]
    f062:	2b00      	cmp	r3, #0
    f064:	dd09      	ble.n	f07a <http_client_socket_event_handler+0xd6>
    		_http_client_recved_packet(module, msg_recv->s16BufferSize);
    f066:	69fb      	ldr	r3, [r7, #28]
    f068:	2204      	movs	r2, #4
    f06a:	5e9b      	ldrsh	r3, [r3, r2]
    f06c:	001a      	movs	r2, r3
    f06e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f070:	0011      	movs	r1, r2
    f072:	0018      	movs	r0, r3
    f074:	4b23      	ldr	r3, [pc, #140]	; (f104 <http_client_socket_event_handler+0x160>)
    f076:	4798      	blx	r3
    f078:	e00b      	b.n	f092 <http_client_socket_event_handler+0xee>
		} else {
			/* Socket was occurred errors. Close this session. */
			_http_client_clear_conn(module, _hwerr_to_stderr(msg_recv->s16BufferSize));
    f07a:	69fb      	ldr	r3, [r7, #28]
    f07c:	2204      	movs	r2, #4
    f07e:	5e9b      	ldrsh	r3, [r3, r2]
    f080:	0018      	movs	r0, r3
    f082:	4b1b      	ldr	r3, [pc, #108]	; (f0f0 <http_client_socket_event_handler+0x14c>)
    f084:	4798      	blx	r3
    f086:	0002      	movs	r2, r0
    f088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f08a:	0011      	movs	r1, r2
    f08c:	0018      	movs	r0, r3
    f08e:	4b19      	ldr	r3, [pc, #100]	; (f0f4 <http_client_socket_event_handler+0x150>)
    f090:	4798      	blx	r3
		}
		/* COntinue to receive the packet. */
		_http_client_recv_packet(module);
    f092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f094:	0018      	movs	r0, r3
    f096:	4b19      	ldr	r3, [pc, #100]	; (f0fc <http_client_socket_event_handler+0x158>)
    f098:	4798      	blx	r3
		break;
    f09a:	e024      	b.n	f0e6 <http_client_socket_event_handler+0x142>
	case SOCKET_MSG_SEND:
		send_ret = *(int16_t*)msg_data;
    f09c:	231a      	movs	r3, #26
    f09e:	18fb      	adds	r3, r7, r3
    f0a0:	683a      	ldr	r2, [r7, #0]
    f0a2:	8812      	ldrh	r2, [r2, #0]
    f0a4:	801a      	strh	r2, [r3, #0]
		if (send_ret < 0) {
    f0a6:	231a      	movs	r3, #26
    f0a8:	18fb      	adds	r3, r7, r3
    f0aa:	2200      	movs	r2, #0
    f0ac:	5e9b      	ldrsh	r3, [r3, r2]
    f0ae:	2b00      	cmp	r3, #0
    f0b0:	da0d      	bge.n	f0ce <http_client_socket_event_handler+0x12a>
			/* Send failed. */
			_http_client_clear_conn(module, _hwerr_to_stderr(send_ret));
    f0b2:	231a      	movs	r3, #26
    f0b4:	18fb      	adds	r3, r7, r3
    f0b6:	2200      	movs	r2, #0
    f0b8:	5e9b      	ldrsh	r3, [r3, r2]
    f0ba:	0018      	movs	r0, r3
    f0bc:	4b0c      	ldr	r3, [pc, #48]	; (f0f0 <http_client_socket_event_handler+0x14c>)
    f0be:	4798      	blx	r3
    f0c0:	0002      	movs	r2, r0
    f0c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f0c4:	0011      	movs	r1, r2
    f0c6:	0018      	movs	r0, r3
    f0c8:	4b0a      	ldr	r3, [pc, #40]	; (f0f4 <http_client_socket_event_handler+0x150>)
    f0ca:	4798      	blx	r3
    f0cc:	e003      	b.n	f0d6 <http_client_socket_event_handler+0x132>
		} else {
			/* Try to check the FSM. */
    		_http_client_request(module);
    f0ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f0d0:	0018      	movs	r0, r3
    f0d2:	4b0b      	ldr	r3, [pc, #44]	; (f100 <http_client_socket_event_handler+0x15c>)
    f0d4:	4798      	blx	r3
		}
		/* Disable sending flag. */
		module->sending = 0;
    f0d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f0d8:	2241      	movs	r2, #65	; 0x41
    f0da:	5c99      	ldrb	r1, [r3, r2]
    f0dc:	2001      	movs	r0, #1
    f0de:	4381      	bics	r1, r0
    f0e0:	5499      	strb	r1, [r3, r2]
    	break;
    f0e2:	e000      	b.n	f0e6 <http_client_socket_event_handler+0x142>

	/* Find instance using the socket descriptor. */
	struct http_client_module *module = module_ref_inst[sock];
	/* If cannot found reference, This socket is not HTTP client socket. */
	if (module == NULL) {
		return;
    f0e4:	46c0      	nop			; (mov r8, r8)
    	break;
	default:
		break;
	}

}
    f0e6:	46bd      	mov	sp, r7
    f0e8:	b00a      	add	sp, #40	; 0x28
    f0ea:	bd80      	pop	{r7, pc}
    f0ec:	200000b4 	.word	0x200000b4
    f0f0:	0000ef2d 	.word	0x0000ef2d
    f0f4:	0000f5a1 	.word	0x0000f5a1
    f0f8:	000108e1 	.word	0x000108e1
    f0fc:	0000fe11 	.word	0x0000fe11
    f100:	0000f6f5 	.word	0x0000f6f5
    f104:	0000fe75 	.word	0x0000fe75

0000f108 <http_client_socket_resolve_handler>:

void http_client_socket_resolve_handler(uint8_t *doamin_name, uint32_t server_ip)
{
    f108:	b580      	push	{r7, lr}
    f10a:	b088      	sub	sp, #32
    f10c:	af00      	add	r7, sp, #0
    f10e:	6078      	str	r0, [r7, #4]
    f110:	6039      	str	r1, [r7, #0]
	int i;
	struct http_client_module *module;
	struct sockaddr_in addr_in;

	for (i = 0; i < TCP_SOCK_MAX; i++) {
    f112:	2300      	movs	r3, #0
    f114:	61fb      	str	r3, [r7, #28]
    f116:	e048      	b.n	f1aa <http_client_socket_resolve_handler+0xa2>
		if (module_ref_inst[i] != NULL) {
    f118:	4b27      	ldr	r3, [pc, #156]	; (f1b8 <http_client_socket_resolve_handler+0xb0>)
    f11a:	69fa      	ldr	r2, [r7, #28]
    f11c:	0092      	lsls	r2, r2, #2
    f11e:	58d3      	ldr	r3, [r2, r3]
    f120:	2b00      	cmp	r3, #0
    f122:	d03f      	beq.n	f1a4 <http_client_socket_resolve_handler+0x9c>
			module = module_ref_inst[i];
    f124:	4b24      	ldr	r3, [pc, #144]	; (f1b8 <http_client_socket_resolve_handler+0xb0>)
    f126:	69fa      	ldr	r2, [r7, #28]
    f128:	0092      	lsls	r2, r2, #2
    f12a:	58d3      	ldr	r3, [r2, r3]
    f12c:	61bb      	str	r3, [r7, #24]
			if (!strcmp((const char*)doamin_name, module->host) && module->req.state == STATE_TRY_SOCK_CONNECT) {
    f12e:	69bb      	ldr	r3, [r7, #24]
    f130:	1c5a      	adds	r2, r3, #1
    f132:	687b      	ldr	r3, [r7, #4]
    f134:	0011      	movs	r1, r2
    f136:	0018      	movs	r0, r3
    f138:	4b20      	ldr	r3, [pc, #128]	; (f1bc <http_client_socket_resolve_handler+0xb4>)
    f13a:	4798      	blx	r3
    f13c:	1e03      	subs	r3, r0, #0
    f13e:	d131      	bne.n	f1a4 <http_client_socket_resolve_handler+0x9c>
    f140:	69bb      	ldr	r3, [r7, #24]
    f142:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f144:	2b01      	cmp	r3, #1
    f146:	d12d      	bne.n	f1a4 <http_client_socket_resolve_handler+0x9c>
				if (server_ip == 0) { /* Host was not found or was not reachable. */ 
    f148:	683b      	ldr	r3, [r7, #0]
    f14a:	2b00      	cmp	r3, #0
    f14c:	d107      	bne.n	f15e <http_client_socket_resolve_handler+0x56>
					_http_client_clear_conn(module, -EHOSTUNREACH);
    f14e:	2376      	movs	r3, #118	; 0x76
    f150:	425a      	negs	r2, r3
    f152:	69bb      	ldr	r3, [r7, #24]
    f154:	0011      	movs	r1, r2
    f156:	0018      	movs	r0, r3
    f158:	4b19      	ldr	r3, [pc, #100]	; (f1c0 <http_client_socket_resolve_handler+0xb8>)
    f15a:	4798      	blx	r3
					return;
    f15c:	e028      	b.n	f1b0 <http_client_socket_resolve_handler+0xa8>
				}
				addr_in.sin_family = AF_INET;
    f15e:	2308      	movs	r3, #8
    f160:	18fb      	adds	r3, r7, r3
    f162:	2202      	movs	r2, #2
    f164:	801a      	strh	r2, [r3, #0]
				addr_in.sin_port = _htons(module->config.port);
    f166:	69bb      	ldr	r3, [r7, #24]
    f168:	2250      	movs	r2, #80	; 0x50
    f16a:	5a9b      	ldrh	r3, [r3, r2]
    f16c:	021b      	lsls	r3, r3, #8
    f16e:	b21a      	sxth	r2, r3
    f170:	69bb      	ldr	r3, [r7, #24]
    f172:	2150      	movs	r1, #80	; 0x50
    f174:	5a5b      	ldrh	r3, [r3, r1]
    f176:	0a1b      	lsrs	r3, r3, #8
    f178:	b29b      	uxth	r3, r3
    f17a:	b21b      	sxth	r3, r3
    f17c:	4313      	orrs	r3, r2
    f17e:	b21b      	sxth	r3, r3
    f180:	b29a      	uxth	r2, r3
    f182:	2308      	movs	r3, #8
    f184:	18fb      	adds	r3, r7, r3
    f186:	805a      	strh	r2, [r3, #2]
				addr_in.sin_addr.s_addr = server_ip;
    f188:	2308      	movs	r3, #8
    f18a:	18fb      	adds	r3, r7, r3
    f18c:	683a      	ldr	r2, [r7, #0]
    f18e:	605a      	str	r2, [r3, #4]
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
    f190:	69bb      	ldr	r3, [r7, #24]
    f192:	781b      	ldrb	r3, [r3, #0]
    f194:	b25b      	sxtb	r3, r3
    f196:	2208      	movs	r2, #8
    f198:	18b9      	adds	r1, r7, r2
    f19a:	2210      	movs	r2, #16
    f19c:	0018      	movs	r0, r3
    f19e:	4b09      	ldr	r3, [pc, #36]	; (f1c4 <http_client_socket_resolve_handler+0xbc>)
    f1a0:	4798      	blx	r3
				return;
    f1a2:	e005      	b.n	f1b0 <http_client_socket_resolve_handler+0xa8>
{
	int i;
	struct http_client_module *module;
	struct sockaddr_in addr_in;

	for (i = 0; i < TCP_SOCK_MAX; i++) {
    f1a4:	69fb      	ldr	r3, [r7, #28]
    f1a6:	3301      	adds	r3, #1
    f1a8:	61fb      	str	r3, [r7, #28]
    f1aa:	69fb      	ldr	r3, [r7, #28]
    f1ac:	2b06      	cmp	r3, #6
    f1ae:	ddb3      	ble.n	f118 <http_client_socket_resolve_handler+0x10>
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
				return;
			}
		}
	}
}
    f1b0:	46bd      	mov	sp, r7
    f1b2:	b008      	add	sp, #32
    f1b4:	bd80      	pop	{r7, pc}
    f1b6:	46c0      	nop			; (mov r8, r8)
    f1b8:	200000b4 	.word	0x200000b4
    f1bc:	00016e8d 	.word	0x00016e8d
    f1c0:	0000f5a1 	.word	0x0000f5a1
    f1c4:	0000d1ed 	.word	0x0000d1ed

0000f1c8 <http_client_timer_callback>:

void http_client_timer_callback(struct sw_timer_module *const module, int timer_id, void *context, int period)
{
    f1c8:	b580      	push	{r7, lr}
    f1ca:	b086      	sub	sp, #24
    f1cc:	af00      	add	r7, sp, #0
    f1ce:	60f8      	str	r0, [r7, #12]
    f1d0:	60b9      	str	r1, [r7, #8]
    f1d2:	607a      	str	r2, [r7, #4]
    f1d4:	603b      	str	r3, [r7, #0]
	struct http_client_module *module_inst = (struct http_client_module *)context;
    f1d6:	687b      	ldr	r3, [r7, #4]
    f1d8:	617b      	str	r3, [r7, #20]

	/* Checks invalid arguments. */
	if (module_inst == NULL) {
    f1da:	697b      	ldr	r3, [r7, #20]
    f1dc:	2b00      	cmp	r3, #0
    f1de:	d007      	beq.n	f1f0 <http_client_timer_callback+0x28>
		return;
	}

	_http_client_clear_conn(module_inst, -ETIME);
    f1e0:	233e      	movs	r3, #62	; 0x3e
    f1e2:	425a      	negs	r2, r3
    f1e4:	697b      	ldr	r3, [r7, #20]
    f1e6:	0011      	movs	r1, r2
    f1e8:	0018      	movs	r0, r3
    f1ea:	4b03      	ldr	r3, [pc, #12]	; (f1f8 <http_client_timer_callback+0x30>)
    f1ec:	4798      	blx	r3
    f1ee:	e000      	b.n	f1f2 <http_client_timer_callback+0x2a>
{
	struct http_client_module *module_inst = (struct http_client_module *)context;

	/* Checks invalid arguments. */
	if (module_inst == NULL) {
		return;
    f1f0:	46c0      	nop			; (mov r8, r8)
	}

	_http_client_clear_conn(module_inst, -ETIME);
}
    f1f2:	46bd      	mov	sp, r7
    f1f4:	b006      	add	sp, #24
    f1f6:	bd80      	pop	{r7, pc}
    f1f8:	0000f5a1 	.word	0x0000f5a1

0000f1fc <_is_ip>:

static int _is_ip(const char *host)
{
    f1fc:	b580      	push	{r7, lr}
    f1fe:	b084      	sub	sp, #16
    f200:	af00      	add	r7, sp, #0
    f202:	6078      	str	r0, [r7, #4]
	uint32_t isv6 = 0;
    f204:	2300      	movs	r3, #0
    f206:	60fb      	str	r3, [r7, #12]
	char ch;

	while (*host != '\0') {
    f208:	e03a      	b.n	f280 <_is_ip+0x84>
		ch = *host++;
    f20a:	687b      	ldr	r3, [r7, #4]
    f20c:	1c5a      	adds	r2, r3, #1
    f20e:	607a      	str	r2, [r7, #4]
    f210:	220b      	movs	r2, #11
    f212:	18ba      	adds	r2, r7, r2
    f214:	781b      	ldrb	r3, [r3, #0]
    f216:	7013      	strb	r3, [r2, #0]
		if ((ch >= 'a' && ch <= 'f') || (ch >= 'A' && ch <= 'F') || ch == ':' || ch == '/') {
    f218:	230b      	movs	r3, #11
    f21a:	18fb      	adds	r3, r7, r3
    f21c:	781b      	ldrb	r3, [r3, #0]
    f21e:	2b60      	cmp	r3, #96	; 0x60
    f220:	d904      	bls.n	f22c <_is_ip+0x30>
    f222:	230b      	movs	r3, #11
    f224:	18fb      	adds	r3, r7, r3
    f226:	781b      	ldrb	r3, [r3, #0]
    f228:	2b66      	cmp	r3, #102	; 0x66
    f22a:	d913      	bls.n	f254 <_is_ip+0x58>
    f22c:	230b      	movs	r3, #11
    f22e:	18fb      	adds	r3, r7, r3
    f230:	781b      	ldrb	r3, [r3, #0]
    f232:	2b40      	cmp	r3, #64	; 0x40
    f234:	d904      	bls.n	f240 <_is_ip+0x44>
    f236:	230b      	movs	r3, #11
    f238:	18fb      	adds	r3, r7, r3
    f23a:	781b      	ldrb	r3, [r3, #0]
    f23c:	2b46      	cmp	r3, #70	; 0x46
    f23e:	d909      	bls.n	f254 <_is_ip+0x58>
    f240:	230b      	movs	r3, #11
    f242:	18fb      	adds	r3, r7, r3
    f244:	781b      	ldrb	r3, [r3, #0]
    f246:	2b3a      	cmp	r3, #58	; 0x3a
    f248:	d004      	beq.n	f254 <_is_ip+0x58>
    f24a:	230b      	movs	r3, #11
    f24c:	18fb      	adds	r3, r7, r3
    f24e:	781b      	ldrb	r3, [r3, #0]
    f250:	2b2f      	cmp	r3, #47	; 0x2f
    f252:	d102      	bne.n	f25a <_is_ip+0x5e>
			isv6 = 1;
    f254:	2301      	movs	r3, #1
    f256:	60fb      	str	r3, [r7, #12]
    f258:	e012      	b.n	f280 <_is_ip+0x84>
		} else if (ch == '.') {
    f25a:	230b      	movs	r3, #11
    f25c:	18fb      	adds	r3, r7, r3
    f25e:	781b      	ldrb	r3, [r3, #0]
    f260:	2b2e      	cmp	r3, #46	; 0x2e
    f262:	d104      	bne.n	f26e <_is_ip+0x72>
			if (isv6) {
    f264:	68fb      	ldr	r3, [r7, #12]
    f266:	2b00      	cmp	r3, #0
    f268:	d00a      	beq.n	f280 <_is_ip+0x84>
				return 0;
    f26a:	2300      	movs	r3, #0
    f26c:	e00d      	b.n	f28a <_is_ip+0x8e>
			}
		} else if ((ch & 0x30) != 0x30) {
    f26e:	230b      	movs	r3, #11
    f270:	18fb      	adds	r3, r7, r3
    f272:	781b      	ldrb	r3, [r3, #0]
    f274:	2230      	movs	r2, #48	; 0x30
    f276:	4013      	ands	r3, r2
    f278:	2b30      	cmp	r3, #48	; 0x30
    f27a:	d001      	beq.n	f280 <_is_ip+0x84>
			return 0;
    f27c:	2300      	movs	r3, #0
    f27e:	e004      	b.n	f28a <_is_ip+0x8e>
static int _is_ip(const char *host)
{
	uint32_t isv6 = 0;
	char ch;

	while (*host != '\0') {
    f280:	687b      	ldr	r3, [r7, #4]
    f282:	781b      	ldrb	r3, [r3, #0]
    f284:	2b00      	cmp	r3, #0
    f286:	d1c0      	bne.n	f20a <_is_ip+0xe>
			}
		} else if ((ch & 0x30) != 0x30) {
			return 0;
		}
	}
	return 1;
    f288:	2301      	movs	r3, #1
}
    f28a:	0018      	movs	r0, r3
    f28c:	46bd      	mov	sp, r7
    f28e:	b004      	add	sp, #16
    f290:	bd80      	pop	{r7, pc}
    f292:	46c0      	nop			; (mov r8, r8)

0000f294 <http_client_send_request>:

int http_client_send_request(struct http_client_module *const module, const char *url,
	enum http_method method, struct http_entity *const entity, const char *ext_header)
{
    f294:	b5b0      	push	{r4, r5, r7, lr}
    f296:	b08e      	sub	sp, #56	; 0x38
    f298:	af00      	add	r7, sp, #0
    f29a:	60f8      	str	r0, [r7, #12]
    f29c:	60b9      	str	r1, [r7, #8]
    f29e:	603b      	str	r3, [r7, #0]
    f2a0:	1dfb      	adds	r3, r7, #7
    f2a2:	701a      	strb	r2, [r3, #0]
	uint8_t flag = 0;
    f2a4:	2337      	movs	r3, #55	; 0x37
    f2a6:	18fb      	adds	r3, r7, r3
    f2a8:	2200      	movs	r2, #0
    f2aa:	701a      	strb	r2, [r3, #0]
	struct sockaddr_in addr_in;
	const char *uri = NULL;
    f2ac:	2300      	movs	r3, #0
    f2ae:	62bb      	str	r3, [r7, #40]	; 0x28
	int i = 0, j = 0, reconnect = 0;
    f2b0:	2300      	movs	r3, #0
    f2b2:	633b      	str	r3, [r7, #48]	; 0x30
    f2b4:	2300      	movs	r3, #0
    f2b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    f2b8:	2300      	movs	r3, #0
    f2ba:	627b      	str	r3, [r7, #36]	; 0x24

	if (module == NULL) {
    f2bc:	68fb      	ldr	r3, [r7, #12]
    f2be:	2b00      	cmp	r3, #0
    f2c0:	d102      	bne.n	f2c8 <http_client_send_request+0x34>
		return -EINVAL;
    f2c2:	2316      	movs	r3, #22
    f2c4:	425b      	negs	r3, r3
    f2c6:	e145      	b.n	f554 <http_client_send_request+0x2c0>
	}

	if (module->req.state > STATE_SOCK_CONNECTED) {
    f2c8:	68fb      	ldr	r3, [r7, #12]
    f2ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f2cc:	2b02      	cmp	r3, #2
    f2ce:	d902      	bls.n	f2d6 <http_client_send_request+0x42>
		return -EBUSY;
    f2d0:	2310      	movs	r3, #16
    f2d2:	425b      	negs	r3, r3
    f2d4:	e13e      	b.n	f554 <http_client_send_request+0x2c0>
	}

	/* Separate host and uri */
	if (!strncmp(url, "http://", 7)) {
    f2d6:	49a1      	ldr	r1, [pc, #644]	; (f55c <http_client_send_request+0x2c8>)
    f2d8:	68bb      	ldr	r3, [r7, #8]
    f2da:	2207      	movs	r2, #7
    f2dc:	0018      	movs	r0, r3
    f2de:	4ba0      	ldr	r3, [pc, #640]	; (f560 <http_client_send_request+0x2cc>)
    f2e0:	4798      	blx	r3
    f2e2:	1e03      	subs	r3, r0, #0
    f2e4:	d102      	bne.n	f2ec <http_client_send_request+0x58>
		i = 7;
    f2e6:	2307      	movs	r3, #7
    f2e8:	633b      	str	r3, [r7, #48]	; 0x30
    f2ea:	e009      	b.n	f300 <http_client_send_request+0x6c>
	} else if (!strncmp(url, "https://", 8)) {
    f2ec:	499d      	ldr	r1, [pc, #628]	; (f564 <http_client_send_request+0x2d0>)
    f2ee:	68bb      	ldr	r3, [r7, #8]
    f2f0:	2208      	movs	r2, #8
    f2f2:	0018      	movs	r0, r3
    f2f4:	4b9a      	ldr	r3, [pc, #616]	; (f560 <http_client_send_request+0x2cc>)
    f2f6:	4798      	blx	r3
    f2f8:	1e03      	subs	r3, r0, #0
    f2fa:	d101      	bne.n	f300 <http_client_send_request+0x6c>
		i = 8;
    f2fc:	2308      	movs	r3, #8
    f2fe:	633b      	str	r3, [r7, #48]	; 0x30
	}
	reconnect = strncmp(module->host, url + i, strlen(module->host));
    f300:	68fb      	ldr	r3, [r7, #12]
    f302:	1c5c      	adds	r4, r3, #1
    f304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f306:	68ba      	ldr	r2, [r7, #8]
    f308:	18d5      	adds	r5, r2, r3
    f30a:	68fb      	ldr	r3, [r7, #12]
    f30c:	3301      	adds	r3, #1
    f30e:	0018      	movs	r0, r3
    f310:	4b95      	ldr	r3, [pc, #596]	; (f568 <http_client_send_request+0x2d4>)
    f312:	4798      	blx	r3
    f314:	0003      	movs	r3, r0
    f316:	001a      	movs	r2, r3
    f318:	0029      	movs	r1, r5
    f31a:	0020      	movs	r0, r4
    f31c:	4b90      	ldr	r3, [pc, #576]	; (f560 <http_client_send_request+0x2cc>)
    f31e:	4798      	blx	r3
    f320:	0003      	movs	r3, r0
    f322:	627b      	str	r3, [r7, #36]	; 0x24

	for (; url[i] != '\0' && url[i] != '/'; i++) {
    f324:	e00d      	b.n	f342 <http_client_send_request+0xae>
		module->host[j++] = url[i];
    f326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    f328:	1c5a      	adds	r2, r3, #1
    f32a:	62fa      	str	r2, [r7, #44]	; 0x2c
    f32c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    f32e:	68b9      	ldr	r1, [r7, #8]
    f330:	188a      	adds	r2, r1, r2
    f332:	7811      	ldrb	r1, [r2, #0]
    f334:	68fa      	ldr	r2, [r7, #12]
    f336:	18d3      	adds	r3, r2, r3
    f338:	1c0a      	adds	r2, r1, #0
    f33a:	705a      	strb	r2, [r3, #1]
	} else if (!strncmp(url, "https://", 8)) {
		i = 8;
	}
	reconnect = strncmp(module->host, url + i, strlen(module->host));

	for (; url[i] != '\0' && url[i] != '/'; i++) {
    f33c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f33e:	3301      	adds	r3, #1
    f340:	633b      	str	r3, [r7, #48]	; 0x30
    f342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f344:	68ba      	ldr	r2, [r7, #8]
    f346:	18d3      	adds	r3, r2, r3
    f348:	781b      	ldrb	r3, [r3, #0]
    f34a:	2b00      	cmp	r3, #0
    f34c:	d005      	beq.n	f35a <http_client_send_request+0xc6>
    f34e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f350:	68ba      	ldr	r2, [r7, #8]
    f352:	18d3      	adds	r3, r2, r3
    f354:	781b      	ldrb	r3, [r3, #0]
    f356:	2b2f      	cmp	r3, #47	; 0x2f
    f358:	d1e5      	bne.n	f326 <http_client_send_request+0x92>
		module->host[j++] = url[i];
	}
	module->host[j] = '\0';
    f35a:	68fa      	ldr	r2, [r7, #12]
    f35c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    f35e:	18d3      	adds	r3, r2, r3
    f360:	3301      	adds	r3, #1
    f362:	2200      	movs	r2, #0
    f364:	701a      	strb	r2, [r3, #0]
	uri = url + i;
    f366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f368:	68ba      	ldr	r2, [r7, #8]
    f36a:	18d3      	adds	r3, r2, r3
    f36c:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Checks the parameters. */
	if (strlen(module->host) == 0) {
    f36e:	68fb      	ldr	r3, [r7, #12]
    f370:	3301      	adds	r3, #1
    f372:	781b      	ldrb	r3, [r3, #0]
    f374:	2b00      	cmp	r3, #0
    f376:	d102      	bne.n	f37e <http_client_send_request+0xea>
		return -EINVAL;
    f378:	2316      	movs	r3, #22
    f37a:	425b      	negs	r3, r3
    f37c:	e0ea      	b.n	f554 <http_client_send_request+0x2c0>
	}

	if (strlen(uri) >= HTTP_MAX_URI_LENGTH) {
    f37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    f380:	0018      	movs	r0, r3
    f382:	4b79      	ldr	r3, [pc, #484]	; (f568 <http_client_send_request+0x2d4>)
    f384:	4798      	blx	r3
    f386:	1e03      	subs	r3, r0, #0
    f388:	2b3f      	cmp	r3, #63	; 0x3f
    f38a:	d902      	bls.n	f392 <http_client_send_request+0xfe>
		return -ENAMETOOLONG;
    f38c:	235b      	movs	r3, #91	; 0x5b
    f38e:	425b      	negs	r3, r3
    f390:	e0e0      	b.n	f554 <http_client_send_request+0x2c0>
	}

	if (module->req.ext_header != NULL) {
    f392:	68fb      	ldr	r3, [r7, #12]
    f394:	22d4      	movs	r2, #212	; 0xd4
    f396:	589b      	ldr	r3, [r3, r2]
    f398:	2b00      	cmp	r3, #0
    f39a:	d005      	beq.n	f3a8 <http_client_send_request+0x114>
		free(module->req.ext_header);
    f39c:	68fb      	ldr	r3, [r7, #12]
    f39e:	22d4      	movs	r2, #212	; 0xd4
    f3a0:	589b      	ldr	r3, [r3, r2]
    f3a2:	0018      	movs	r0, r3
    f3a4:	4b71      	ldr	r3, [pc, #452]	; (f56c <http_client_send_request+0x2d8>)
    f3a6:	4798      	blx	r3
	}
	if (ext_header != NULL) {
    f3a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    f3aa:	2b00      	cmp	r3, #0
    f3ac:	d010      	beq.n	f3d0 <http_client_send_request+0x13c>
		module->req.ext_header = strdup(ext_header);
    f3ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    f3b0:	0018      	movs	r0, r3
    f3b2:	4b6f      	ldr	r3, [pc, #444]	; (f570 <http_client_send_request+0x2dc>)
    f3b4:	4798      	blx	r3
    f3b6:	0003      	movs	r3, r0
    f3b8:	0019      	movs	r1, r3
    f3ba:	68fb      	ldr	r3, [r7, #12]
    f3bc:	22d4      	movs	r2, #212	; 0xd4
    f3be:	5099      	str	r1, [r3, r2]
		if (module->req.ext_header == NULL) {
    f3c0:	68fb      	ldr	r3, [r7, #12]
    f3c2:	22d4      	movs	r2, #212	; 0xd4
    f3c4:	589b      	ldr	r3, [r3, r2]
    f3c6:	2b00      	cmp	r3, #0
    f3c8:	d106      	bne.n	f3d8 <http_client_send_request+0x144>
			return -ENOMEM;
    f3ca:	230c      	movs	r3, #12
    f3cc:	425b      	negs	r3, r3
    f3ce:	e0c1      	b.n	f554 <http_client_send_request+0x2c0>
		}
	} else {
		module->req.ext_header = NULL;
    f3d0:	68fb      	ldr	r3, [r7, #12]
    f3d2:	22d4      	movs	r2, #212	; 0xd4
    f3d4:	2100      	movs	r1, #0
    f3d6:	5099      	str	r1, [r3, r2]
	}

	module->sending = 0;
    f3d8:	68fb      	ldr	r3, [r7, #12]
    f3da:	2241      	movs	r2, #65	; 0x41
    f3dc:	5c99      	ldrb	r1, [r3, r2]
    f3de:	2001      	movs	r0, #1
    f3e0:	4381      	bics	r1, r0
    f3e2:	5499      	strb	r1, [r3, r2]
	module->recved_size = 0;
    f3e4:	68fb      	ldr	r3, [r7, #12]
    f3e6:	2200      	movs	r2, #0
    f3e8:	645a      	str	r2, [r3, #68]	; 0x44
	if (uri[0] == '/') {
    f3ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
    f3ec:	781b      	ldrb	r3, [r3, #0]
    f3ee:	2b2f      	cmp	r3, #47	; 0x2f
    f3f0:	d107      	bne.n	f402 <http_client_send_request+0x16e>
		strcpy(module->req.uri, uri);
    f3f2:	68fb      	ldr	r3, [r7, #12]
    f3f4:	3370      	adds	r3, #112	; 0x70
    f3f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
    f3f8:	0011      	movs	r1, r2
    f3fa:	0018      	movs	r0, r3
    f3fc:	4b5d      	ldr	r3, [pc, #372]	; (f574 <http_client_send_request+0x2e0>)
    f3fe:	4798      	blx	r3
    f400:	e00f      	b.n	f422 <http_client_send_request+0x18e>
		} else {
		module->req.uri[0] = '/';
    f402:	68fb      	ldr	r3, [r7, #12]
    f404:	2270      	movs	r2, #112	; 0x70
    f406:	212f      	movs	r1, #47	; 0x2f
    f408:	5499      	strb	r1, [r3, r2]
		if (uri[0] != 0) {
    f40a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    f40c:	781b      	ldrb	r3, [r3, #0]
    f40e:	2b00      	cmp	r3, #0
    f410:	d007      	beq.n	f422 <http_client_send_request+0x18e>
			strcpy(module->req.uri + 1, uri);
    f412:	68fb      	ldr	r3, [r7, #12]
    f414:	3370      	adds	r3, #112	; 0x70
    f416:	3301      	adds	r3, #1
    f418:	6aba      	ldr	r2, [r7, #40]	; 0x28
    f41a:	0011      	movs	r1, r2
    f41c:	0018      	movs	r0, r3
    f41e:	4b55      	ldr	r3, [pc, #340]	; (f574 <http_client_send_request+0x2e0>)
    f420:	4798      	blx	r3
		}
	}

	if (entity != NULL) {
    f422:	683b      	ldr	r3, [r7, #0]
    f424:	2b00      	cmp	r3, #0
    f426:	d007      	beq.n	f438 <http_client_send_request+0x1a4>
		memcpy(&module->req.entity, entity, sizeof(struct http_entity));
    f428:	68fb      	ldr	r3, [r7, #12]
    f42a:	33b0      	adds	r3, #176	; 0xb0
    f42c:	6839      	ldr	r1, [r7, #0]
    f42e:	2218      	movs	r2, #24
    f430:	0018      	movs	r0, r3
    f432:	4b51      	ldr	r3, [pc, #324]	; (f578 <http_client_send_request+0x2e4>)
    f434:	4798      	blx	r3
    f436:	e006      	b.n	f446 <http_client_send_request+0x1b2>
		} else {
		memset(&module->req.entity, 0, sizeof(struct http_entity));
    f438:	68fb      	ldr	r3, [r7, #12]
    f43a:	33b0      	adds	r3, #176	; 0xb0
    f43c:	2218      	movs	r2, #24
    f43e:	2100      	movs	r1, #0
    f440:	0018      	movs	r0, r3
    f442:	4b4e      	ldr	r3, [pc, #312]	; (f57c <http_client_send_request+0x2e8>)
    f444:	4798      	blx	r3
	}

	module->req.method = method;
    f446:	68fb      	ldr	r3, [r7, #12]
    f448:	1dfa      	adds	r2, r7, #7
    f44a:	21c8      	movs	r1, #200	; 0xc8
    f44c:	7812      	ldrb	r2, [r2, #0]
    f44e:	545a      	strb	r2, [r3, r1]
	
	switch (module->req.state) {
    f450:	68fb      	ldr	r3, [r7, #12]
    f452:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f454:	2b01      	cmp	r3, #1
    f456:	d003      	beq.n	f460 <http_client_send_request+0x1cc>
    f458:	d316      	bcc.n	f488 <http_client_send_request+0x1f4>
    f45a:	2b02      	cmp	r3, #2
    f45c:	d004      	beq.n	f468 <http_client_send_request+0x1d4>
    f45e:	e074      	b.n	f54a <http_client_send_request+0x2b6>
	case STATE_TRY_SOCK_CONNECT:
		if (!reconnect) {
    f460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f462:	2b00      	cmp	r3, #0
    f464:	d100      	bne.n	f468 <http_client_send_request+0x1d4>
    f466:	e073      	b.n	f550 <http_client_send_request+0x2bc>
			break; /* Currently try to connect to the same server. */
		}
	case STATE_SOCK_CONNECTED:
		if (!reconnect) {
    f468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f46a:	2b00      	cmp	r3, #0
    f46c:	d107      	bne.n	f47e <http_client_send_request+0x1ea>
			module->req.state = STATE_REQ_SEND_HEADER;
    f46e:	68fb      	ldr	r3, [r7, #12]
    f470:	2203      	movs	r2, #3
    f472:	66da      	str	r2, [r3, #108]	; 0x6c
			/* Send request immediately. */
			_http_client_request(module);
    f474:	68fb      	ldr	r3, [r7, #12]
    f476:	0018      	movs	r0, r3
    f478:	4b41      	ldr	r3, [pc, #260]	; (f580 <http_client_send_request+0x2ec>)
    f47a:	4798      	blx	r3
			break;
    f47c:	e069      	b.n	f552 <http_client_send_request+0x2be>
		} else {
			/* Request to another peer. Disconnect and try connect again. */
			_http_client_clear_conn(module, 0);
    f47e:	68fb      	ldr	r3, [r7, #12]
    f480:	2100      	movs	r1, #0
    f482:	0018      	movs	r0, r3
    f484:	4b3f      	ldr	r3, [pc, #252]	; (f584 <http_client_send_request+0x2f0>)
    f486:	4798      	blx	r3
		}
	case STATE_INIT:
		if (module->config.tls) {
    f488:	68fb      	ldr	r3, [r7, #12]
    f48a:	2252      	movs	r2, #82	; 0x52
    f48c:	5c9b      	ldrb	r3, [r3, r2]
    f48e:	2b00      	cmp	r3, #0
    f490:	d007      	beq.n	f4a2 <http_client_send_request+0x20e>
			flag |= SOCKET_FLAGS_SSL;
    f492:	2337      	movs	r3, #55	; 0x37
    f494:	18fb      	adds	r3, r7, r3
    f496:	2237      	movs	r2, #55	; 0x37
    f498:	18ba      	adds	r2, r7, r2
    f49a:	7812      	ldrb	r2, [r2, #0]
    f49c:	2101      	movs	r1, #1
    f49e:	430a      	orrs	r2, r1
    f4a0:	701a      	strb	r2, [r3, #0]
		}
		module->sock = socket(AF_INET, SOCK_STREAM, flag);
    f4a2:	2337      	movs	r3, #55	; 0x37
    f4a4:	18fb      	adds	r3, r7, r3
    f4a6:	781b      	ldrb	r3, [r3, #0]
    f4a8:	001a      	movs	r2, r3
    f4aa:	2101      	movs	r1, #1
    f4ac:	2002      	movs	r0, #2
    f4ae:	4b36      	ldr	r3, [pc, #216]	; (f588 <http_client_send_request+0x2f4>)
    f4b0:	4798      	blx	r3
    f4b2:	0003      	movs	r3, r0
    f4b4:	001a      	movs	r2, r3
    f4b6:	68fb      	ldr	r3, [r7, #12]
    f4b8:	701a      	strb	r2, [r3, #0]
		if (module->sock >= 0) {
    f4ba:	68fb      	ldr	r3, [r7, #12]
    f4bc:	781b      	ldrb	r3, [r3, #0]
    f4be:	b25b      	sxtb	r3, r3
    f4c0:	2b00      	cmp	r3, #0
    f4c2:	db3f      	blt.n	f544 <http_client_send_request+0x2b0>
			module_ref_inst[module->sock] = module;
    f4c4:	68fb      	ldr	r3, [r7, #12]
    f4c6:	781b      	ldrb	r3, [r3, #0]
    f4c8:	b25b      	sxtb	r3, r3
    f4ca:	001a      	movs	r2, r3
    f4cc:	4b2f      	ldr	r3, [pc, #188]	; (f58c <http_client_send_request+0x2f8>)
    f4ce:	0092      	lsls	r2, r2, #2
    f4d0:	68f9      	ldr	r1, [r7, #12]
    f4d2:	50d1      	str	r1, [r2, r3]
			if (_is_ip(module->host)) {
    f4d4:	68fb      	ldr	r3, [r7, #12]
    f4d6:	3301      	adds	r3, #1
    f4d8:	0018      	movs	r0, r3
    f4da:	4b2d      	ldr	r3, [pc, #180]	; (f590 <http_client_send_request+0x2fc>)
    f4dc:	4798      	blx	r3
    f4de:	1e03      	subs	r3, r0, #0
    f4e0:	d027      	beq.n	f532 <http_client_send_request+0x29e>
				addr_in.sin_family = AF_INET;
    f4e2:	2314      	movs	r3, #20
    f4e4:	18fb      	adds	r3, r7, r3
    f4e6:	2202      	movs	r2, #2
    f4e8:	801a      	strh	r2, [r3, #0]
				addr_in.sin_port = _htons(module->config.port);
    f4ea:	68fb      	ldr	r3, [r7, #12]
    f4ec:	2250      	movs	r2, #80	; 0x50
    f4ee:	5a9b      	ldrh	r3, [r3, r2]
    f4f0:	021b      	lsls	r3, r3, #8
    f4f2:	b21a      	sxth	r2, r3
    f4f4:	68fb      	ldr	r3, [r7, #12]
    f4f6:	2150      	movs	r1, #80	; 0x50
    f4f8:	5a5b      	ldrh	r3, [r3, r1]
    f4fa:	0a1b      	lsrs	r3, r3, #8
    f4fc:	b29b      	uxth	r3, r3
    f4fe:	b21b      	sxth	r3, r3
    f500:	4313      	orrs	r3, r2
    f502:	b21b      	sxth	r3, r3
    f504:	b29a      	uxth	r2, r3
    f506:	2314      	movs	r3, #20
    f508:	18fb      	adds	r3, r7, r3
    f50a:	805a      	strh	r2, [r3, #2]
				addr_in.sin_addr.s_addr = nmi_inet_addr((char *)module->host);
    f50c:	68fb      	ldr	r3, [r7, #12]
    f50e:	3301      	adds	r3, #1
    f510:	0018      	movs	r0, r3
    f512:	4b20      	ldr	r3, [pc, #128]	; (f594 <http_client_send_request+0x300>)
    f514:	4798      	blx	r3
    f516:	0002      	movs	r2, r0
    f518:	2314      	movs	r3, #20
    f51a:	18fb      	adds	r3, r7, r3
    f51c:	605a      	str	r2, [r3, #4]
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
    f51e:	68fb      	ldr	r3, [r7, #12]
    f520:	781b      	ldrb	r3, [r3, #0]
    f522:	b25b      	sxtb	r3, r3
    f524:	2214      	movs	r2, #20
    f526:	18b9      	adds	r1, r7, r2
    f528:	2210      	movs	r2, #16
    f52a:	0018      	movs	r0, r3
    f52c:	4b1a      	ldr	r3, [pc, #104]	; (f598 <http_client_send_request+0x304>)
    f52e:	4798      	blx	r3
    f530:	e004      	b.n	f53c <http_client_send_request+0x2a8>
			} else {
				gethostbyname((uint8*)module->host);
    f532:	68fb      	ldr	r3, [r7, #12]
    f534:	3301      	adds	r3, #1
    f536:	0018      	movs	r0, r3
    f538:	4b18      	ldr	r3, [pc, #96]	; (f59c <http_client_send_request+0x308>)
    f53a:	4798      	blx	r3
			}
			module->req.state = STATE_TRY_SOCK_CONNECT;
    f53c:	68fb      	ldr	r3, [r7, #12]
    f53e:	2201      	movs	r2, #1
    f540:	66da      	str	r2, [r3, #108]	; 0x6c
		} else {
			return -ENOSPC;
		}
		break;
    f542:	e006      	b.n	f552 <http_client_send_request+0x2be>
			} else {
				gethostbyname((uint8*)module->host);
			}
			module->req.state = STATE_TRY_SOCK_CONNECT;
		} else {
			return -ENOSPC;
    f544:	231c      	movs	r3, #28
    f546:	425b      	negs	r3, r3
    f548:	e004      	b.n	f554 <http_client_send_request+0x2c0>
	default:
		/* STATE_TRY_REQ */
		/* STATE_WAIT_RESP */
		/* STATE_RECV_RESP */
		/* Session was busy. Try again later. */
		return -EAGAIN;
    f54a:	230b      	movs	r3, #11
    f54c:	425b      	negs	r3, r3
    f54e:	e001      	b.n	f554 <http_client_send_request+0x2c0>
	module->req.method = method;
	
	switch (module->req.state) {
	case STATE_TRY_SOCK_CONNECT:
		if (!reconnect) {
			break; /* Currently try to connect to the same server. */
    f550:	46c0      	nop			; (mov r8, r8)
		/* STATE_RECV_RESP */
		/* Session was busy. Try again later. */
		return -EAGAIN;
	}

	return 0;
    f552:	2300      	movs	r3, #0
}
    f554:	0018      	movs	r0, r3
    f556:	46bd      	mov	sp, r7
    f558:	b00e      	add	sp, #56	; 0x38
    f55a:	bdb0      	pop	{r4, r5, r7, pc}
    f55c:	00019200 	.word	0x00019200
    f560:	00016ef9 	.word	0x00016ef9
    f564:	00019208 	.word	0x00019208
    f568:	00016eeb 	.word	0x00016eeb
    f56c:	000169e5 	.word	0x000169e5
    f570:	00016eb1 	.word	0x00016eb1
    f574:	00016ea1 	.word	0x00016ea1
    f578:	000169f9 	.word	0x000169f9
    f57c:	00016a35 	.word	0x00016a35
    f580:	0000f6f5 	.word	0x0000f6f5
    f584:	0000f5a1 	.word	0x0000f5a1
    f588:	0000cfdd 	.word	0x0000cfdd
    f58c:	200000b4 	.word	0x200000b4
    f590:	0000f1fd 	.word	0x0000f1fd
    f594:	0000d721 	.word	0x0000d721
    f598:	0000d1ed 	.word	0x0000d1ed
    f59c:	0000d829 	.word	0x0000d829

0000f5a0 <_http_client_clear_conn>:

	return 0;
}

void _http_client_clear_conn(struct http_client_module *const module, int reason)
{
    f5a0:	b580      	push	{r7, lr}
    f5a2:	b086      	sub	sp, #24
    f5a4:	af00      	add	r7, sp, #0
    f5a6:	6078      	str	r0, [r7, #4]
    f5a8:	6039      	str	r1, [r7, #0]
	union http_client_data data;

	if (module->req.entity.close) {
    f5aa:	687b      	ldr	r3, [r7, #4]
    f5ac:	22c0      	movs	r2, #192	; 0xc0
    f5ae:	589b      	ldr	r3, [r3, r2]
    f5b0:	2b00      	cmp	r3, #0
    f5b2:	d007      	beq.n	f5c4 <_http_client_clear_conn+0x24>
		module->req.entity.close(module->req.entity.priv_data);
    f5b4:	687b      	ldr	r3, [r7, #4]
    f5b6:	22c0      	movs	r2, #192	; 0xc0
    f5b8:	589b      	ldr	r3, [r3, r2]
    f5ba:	687a      	ldr	r2, [r7, #4]
    f5bc:	21c4      	movs	r1, #196	; 0xc4
    f5be:	5852      	ldr	r2, [r2, r1]
    f5c0:	0010      	movs	r0, r2
    f5c2:	4798      	blx	r3
	}

	memset(&module->req.entity, 0, sizeof(struct http_entity));
    f5c4:	687b      	ldr	r3, [r7, #4]
    f5c6:	33b0      	adds	r3, #176	; 0xb0
    f5c8:	2218      	movs	r2, #24
    f5ca:	2100      	movs	r1, #0
    f5cc:	0018      	movs	r0, r3
    f5ce:	4b24      	ldr	r3, [pc, #144]	; (f660 <_http_client_clear_conn+0xc0>)
    f5d0:	4798      	blx	r3

	if (module->req.state >= STATE_TRY_SOCK_CONNECT) {
    f5d2:	687b      	ldr	r3, [r7, #4]
    f5d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f5d6:	2b00      	cmp	r3, #0
    f5d8:	d005      	beq.n	f5e6 <_http_client_clear_conn+0x46>
		close(module->sock);
    f5da:	687b      	ldr	r3, [r7, #4]
    f5dc:	781b      	ldrb	r3, [r3, #0]
    f5de:	b25b      	sxtb	r3, r3
    f5e0:	0018      	movs	r0, r3
    f5e2:	4b20      	ldr	r3, [pc, #128]	; (f664 <_http_client_clear_conn+0xc4>)
    f5e4:	4798      	blx	r3
	}

	module_ref_inst[module->sock] = NULL;
    f5e6:	687b      	ldr	r3, [r7, #4]
    f5e8:	781b      	ldrb	r3, [r3, #0]
    f5ea:	b25b      	sxtb	r3, r3
    f5ec:	001a      	movs	r2, r3
    f5ee:	4b1e      	ldr	r3, [pc, #120]	; (f668 <_http_client_clear_conn+0xc8>)
    f5f0:	0092      	lsls	r2, r2, #2
    f5f2:	2100      	movs	r1, #0
    f5f4:	50d1      	str	r1, [r2, r3]
	memset(&module->req, 0, sizeof(struct http_client_req));
    f5f6:	687b      	ldr	r3, [r7, #4]
    f5f8:	336c      	adds	r3, #108	; 0x6c
    f5fa:	226c      	movs	r2, #108	; 0x6c
    f5fc:	2100      	movs	r1, #0
    f5fe:	0018      	movs	r0, r3
    f600:	4b17      	ldr	r3, [pc, #92]	; (f660 <_http_client_clear_conn+0xc0>)
    f602:	4798      	blx	r3
	memset(&module->resp, 0, sizeof(struct http_client_resp));
    f604:	687b      	ldr	r3, [r7, #4]
    f606:	33d8      	adds	r3, #216	; 0xd8
    f608:	2210      	movs	r2, #16
    f60a:	2100      	movs	r1, #0
    f60c:	0018      	movs	r0, r3
    f60e:	4b14      	ldr	r3, [pc, #80]	; (f660 <_http_client_clear_conn+0xc0>)
    f610:	4798      	blx	r3
	module->req.state = STATE_INIT;
    f612:	687b      	ldr	r3, [r7, #4]
    f614:	2200      	movs	r2, #0
    f616:	66da      	str	r2, [r3, #108]	; 0x6c
	module->resp.state = STATE_PARSE_HEADER;
    f618:	687b      	ldr	r3, [r7, #4]
    f61a:	22d8      	movs	r2, #216	; 0xd8
    f61c:	2100      	movs	r1, #0
    f61e:	5099      	str	r1, [r3, r2]

	module->sending = 0;
    f620:	687b      	ldr	r3, [r7, #4]
    f622:	2241      	movs	r2, #65	; 0x41
    f624:	5c99      	ldrb	r1, [r3, r2]
    f626:	2001      	movs	r0, #1
    f628:	4381      	bics	r1, r0
    f62a:	5499      	strb	r1, [r3, r2]
	module->permanent = 0;
    f62c:	687b      	ldr	r3, [r7, #4]
    f62e:	2241      	movs	r2, #65	; 0x41
    f630:	5c99      	ldrb	r1, [r3, r2]
    f632:	2002      	movs	r0, #2
    f634:	4381      	bics	r1, r0
    f636:	5499      	strb	r1, [r3, r2]
	data.disconnected.reason = reason;
    f638:	230c      	movs	r3, #12
    f63a:	18fb      	adds	r3, r7, r3
    f63c:	683a      	ldr	r2, [r7, #0]
    f63e:	601a      	str	r2, [r3, #0]
	if (module->cb) {
    f640:	687b      	ldr	r3, [r7, #4]
    f642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    f644:	2b00      	cmp	r3, #0
    f646:	d006      	beq.n	f656 <_http_client_clear_conn+0xb6>
		module->cb(module, HTTP_CLIENT_CALLBACK_DISCONNECTED, &data);
    f648:	687b      	ldr	r3, [r7, #4]
    f64a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    f64c:	220c      	movs	r2, #12
    f64e:	18ba      	adds	r2, r7, r2
    f650:	6878      	ldr	r0, [r7, #4]
    f652:	2104      	movs	r1, #4
    f654:	4798      	blx	r3
	}
}
    f656:	46c0      	nop			; (mov r8, r8)
    f658:	46bd      	mov	sp, r7
    f65a:	b006      	add	sp, #24
    f65c:	bd80      	pop	{r7, pc}
    f65e:	46c0      	nop			; (mov r8, r8)
    f660:	00016a35 	.word	0x00016a35
    f664:	0000d5e5 	.word	0x0000d5e5
    f668:	200000b4 	.word	0x200000b4

0000f66c <_http_client_send_wait>:

int _http_client_send_wait(void *_module, char *buffer, size_t buffer_len)
{
    f66c:	b590      	push	{r4, r7, lr}
    f66e:	b087      	sub	sp, #28
    f670:	af00      	add	r7, sp, #0
    f672:	60f8      	str	r0, [r7, #12]
    f674:	60b9      	str	r1, [r7, #8]
    f676:	607a      	str	r2, [r7, #4]
	int result;
	struct http_client_module *const module = (struct http_client_module *const)_module;
    f678:	68fb      	ldr	r3, [r7, #12]
    f67a:	617b      	str	r3, [r7, #20]
	
	module->sending = 1;
    f67c:	697b      	ldr	r3, [r7, #20]
    f67e:	2241      	movs	r2, #65	; 0x41
    f680:	5c99      	ldrb	r1, [r3, r2]
    f682:	2001      	movs	r0, #1
    f684:	4301      	orrs	r1, r0
    f686:	5499      	strb	r1, [r3, r2]

	if ((result = send(module->sock, (void*)buffer, buffer_len, 0)) < 0) {
    f688:	697b      	ldr	r3, [r7, #20]
    f68a:	2000      	movs	r0, #0
    f68c:	5618      	ldrsb	r0, [r3, r0]
    f68e:	687b      	ldr	r3, [r7, #4]
    f690:	b29a      	uxth	r2, r3
    f692:	68b9      	ldr	r1, [r7, #8]
    f694:	2300      	movs	r3, #0
    f696:	4c14      	ldr	r4, [pc, #80]	; (f6e8 <_http_client_send_wait+0x7c>)
    f698:	47a0      	blx	r4
    f69a:	0003      	movs	r3, r0
    f69c:	613b      	str	r3, [r7, #16]
    f69e:	693b      	ldr	r3, [r7, #16]
    f6a0:	2b00      	cmp	r3, #0
    f6a2:	da0f      	bge.n	f6c4 <_http_client_send_wait+0x58>
		module->sending = 0;
    f6a4:	697b      	ldr	r3, [r7, #20]
    f6a6:	2241      	movs	r2, #65	; 0x41
    f6a8:	5c99      	ldrb	r1, [r3, r2]
    f6aa:	2001      	movs	r0, #1
    f6ac:	4381      	bics	r1, r0
    f6ae:	5499      	strb	r1, [r3, r2]
		return result;
    f6b0:	693b      	ldr	r3, [r7, #16]
    f6b2:	e014      	b.n	f6de <_http_client_send_wait+0x72>
	}
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
		m2m_wifi_handle_events(NULL);
    f6b4:	2000      	movs	r0, #0
    f6b6:	4b0d      	ldr	r3, [pc, #52]	; (f6ec <_http_client_send_wait+0x80>)
    f6b8:	4798      	blx	r3
		sw_timer_task(module->config.timer_inst);
    f6ba:	697b      	ldr	r3, [r7, #20]
    f6bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    f6be:	0018      	movs	r0, r3
    f6c0:	4b0b      	ldr	r3, [pc, #44]	; (f6f0 <_http_client_send_wait+0x84>)
    f6c2:	4798      	blx	r3

	if ((result = send(module->sock, (void*)buffer, buffer_len, 0)) < 0) {
		module->sending = 0;
		return result;
	}
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    f6c4:	697b      	ldr	r3, [r7, #20]
    f6c6:	2241      	movs	r2, #65	; 0x41
    f6c8:	5c9b      	ldrb	r3, [r3, r2]
    f6ca:	2201      	movs	r2, #1
    f6cc:	4013      	ands	r3, r2
    f6ce:	b2db      	uxtb	r3, r3
    f6d0:	2b00      	cmp	r3, #0
    f6d2:	d003      	beq.n	f6dc <_http_client_send_wait+0x70>
    f6d4:	697b      	ldr	r3, [r7, #20]
    f6d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f6d8:	2b02      	cmp	r3, #2
    f6da:	d8eb      	bhi.n	f6b4 <_http_client_send_wait+0x48>
		m2m_wifi_handle_events(NULL);
		sw_timer_task(module->config.timer_inst);
	}

	return 0;
    f6dc:	2300      	movs	r3, #0
}
    f6de:	0018      	movs	r0, r3
    f6e0:	46bd      	mov	sp, r7
    f6e2:	b007      	add	sp, #28
    f6e4:	bd90      	pop	{r4, r7, pc}
    f6e6:	46c0      	nop			; (mov r8, r8)
    f6e8:	0000d301 	.word	0x0000d301
    f6ec:	00009f4d 	.word	0x00009f4d
    f6f0:	0001095d 	.word	0x0001095d

0000f6f4 <_http_client_request>:

void _http_client_request(struct http_client_module *const module)
{
    f6f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    f6f6:	b0a1      	sub	sp, #132	; 0x84
    f6f8:	af02      	add	r7, sp, #8
    f6fa:	61f8      	str	r0, [r7, #28]
    f6fc:	466b      	mov	r3, sp
    f6fe:	61bb      	str	r3, [r7, #24]
	struct stream_writer writer;
	int size;
	int result;
	char length[11];
	char *ptr;
	const char CH_LUT[] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'a', 'b', 'c', 'd', 'e', 'f'};
    f700:	2318      	movs	r3, #24
    f702:	2218      	movs	r2, #24
    f704:	18ba      	adds	r2, r7, r2
    f706:	18d2      	adds	r2, r2, r3
    f708:	4bb8      	ldr	r3, [pc, #736]	; (f9ec <_http_client_request+0x2f8>)
    f70a:	0010      	movs	r0, r2
    f70c:	0019      	movs	r1, r3
    f70e:	2310      	movs	r3, #16
    f710:	001a      	movs	r2, r3
    f712:	4bb7      	ldr	r3, [pc, #732]	; (f9f0 <_http_client_request+0x2fc>)
    f714:	4798      	blx	r3
	struct http_entity * entity;
	union http_client_data data;
#define HTTP_CHUNKED_MAX_LENGTH 3 /*TCP MTU is 1400(0x578) */
	char buffer[module->config.send_buffer_size];
    f716:	69fb      	ldr	r3, [r7, #28]
    f718:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    f71a:	001a      	movs	r2, r3
    f71c:	3a01      	subs	r2, #1
    f71e:	66fa      	str	r2, [r7, #108]	; 0x6c
    f720:	60bb      	str	r3, [r7, #8]
    f722:	2200      	movs	r2, #0
    f724:	60fa      	str	r2, [r7, #12]
    f726:	68b8      	ldr	r0, [r7, #8]
    f728:	68f9      	ldr	r1, [r7, #12]
    f72a:	0002      	movs	r2, r0
    f72c:	0f52      	lsrs	r2, r2, #29
    f72e:	000e      	movs	r6, r1
    f730:	00f6      	lsls	r6, r6, #3
    f732:	617e      	str	r6, [r7, #20]
    f734:	697e      	ldr	r6, [r7, #20]
    f736:	4316      	orrs	r6, r2
    f738:	617e      	str	r6, [r7, #20]
    f73a:	0002      	movs	r2, r0
    f73c:	00d2      	lsls	r2, r2, #3
    f73e:	613a      	str	r2, [r7, #16]
    f740:	603b      	str	r3, [r7, #0]
    f742:	2200      	movs	r2, #0
    f744:	607a      	str	r2, [r7, #4]
    f746:	6838      	ldr	r0, [r7, #0]
    f748:	6879      	ldr	r1, [r7, #4]
    f74a:	0002      	movs	r2, r0
    f74c:	0f52      	lsrs	r2, r2, #29
    f74e:	000e      	movs	r6, r1
    f750:	00f5      	lsls	r5, r6, #3
    f752:	4315      	orrs	r5, r2
    f754:	0002      	movs	r2, r0
    f756:	00d4      	lsls	r4, r2, #3
    f758:	3307      	adds	r3, #7
    f75a:	08db      	lsrs	r3, r3, #3
    f75c:	00db      	lsls	r3, r3, #3
    f75e:	466a      	mov	r2, sp
    f760:	1ad3      	subs	r3, r2, r3
    f762:	469d      	mov	sp, r3
    f764:	ab02      	add	r3, sp, #8
    f766:	3300      	adds	r3, #0
    f768:	66bb      	str	r3, [r7, #104]	; 0x68

	if (module == NULL) {
    f76a:	69fb      	ldr	r3, [r7, #28]
    f76c:	2b00      	cmp	r3, #0
    f76e:	d100      	bne.n	f772 <_http_client_request+0x7e>
    f770:	e340      	b.n	fdf4 <_http_client_request+0x700>
		return;
	}

	if (module->sending != 0) {
    f772:	69fb      	ldr	r3, [r7, #28]
    f774:	2241      	movs	r2, #65	; 0x41
    f776:	5c9b      	ldrb	r3, [r3, r2]
    f778:	2201      	movs	r2, #1
    f77a:	4013      	ands	r3, r2
    f77c:	b2db      	uxtb	r3, r3
    f77e:	2b00      	cmp	r3, #0
    f780:	d000      	beq.n	f784 <_http_client_request+0x90>
    f782:	e339      	b.n	fdf8 <_http_client_request+0x704>
		/* Device is busy. */
		return;
	}

	entity = &module->req.entity;
    f784:	69fb      	ldr	r3, [r7, #28]
    f786:	33b0      	adds	r3, #176	; 0xb0
    f788:	667b      	str	r3, [r7, #100]	; 0x64

	switch (module->req.state) {
    f78a:	69fb      	ldr	r3, [r7, #28]
    f78c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f78e:	2b03      	cmp	r3, #3
    f790:	d003      	beq.n	f79a <_http_client_request+0xa6>
    f792:	2b04      	cmp	r3, #4
    f794:	d100      	bne.n	f798 <_http_client_request+0xa4>
    f796:	e1b4      	b.n	fb02 <_http_client_request+0x40e>
		}

		break;
	default:
		/* Invalid status. */
		break;
    f798:	e335      	b.n	fe06 <_http_client_request+0x712>
	entity = &module->req.entity;

	switch (module->req.state) {
	case STATE_REQ_SEND_HEADER:
		/* Initializing variables. */
		module->req.content_length = 0;
    f79a:	69fb      	ldr	r3, [r7, #28]
    f79c:	22cc      	movs	r2, #204	; 0xcc
    f79e:	2100      	movs	r1, #0
    f7a0:	5099      	str	r1, [r3, r2]
		module->req.sent_length = 0;
    f7a2:	69fb      	ldr	r3, [r7, #28]
    f7a4:	22d0      	movs	r2, #208	; 0xd0
    f7a6:	2100      	movs	r1, #0
    f7a8:	5099      	str	r1, [r3, r2]

		stream_writer_init(&writer, buffer, module->config.send_buffer_size, _http_client_send_wait, (void *)module);
    f7aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
    f7ac:	69fb      	ldr	r3, [r7, #28]
    f7ae:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    f7b0:	4c90      	ldr	r4, [pc, #576]	; (f9f4 <_http_client_request+0x300>)
    f7b2:	2334      	movs	r3, #52	; 0x34
    f7b4:	2018      	movs	r0, #24
    f7b6:	1838      	adds	r0, r7, r0
    f7b8:	18c0      	adds	r0, r0, r3
    f7ba:	69fb      	ldr	r3, [r7, #28]
    f7bc:	9300      	str	r3, [sp, #0]
    f7be:	0023      	movs	r3, r4
    f7c0:	4c8d      	ldr	r4, [pc, #564]	; (f9f8 <_http_client_request+0x304>)
    f7c2:	47a0      	blx	r4
		/* Write Method. */
		if (module->req.method == HTTP_METHOD_GET) {
    f7c4:	69fb      	ldr	r3, [r7, #28]
    f7c6:	22c8      	movs	r2, #200	; 0xc8
    f7c8:	5c9b      	ldrb	r3, [r3, r2]
    f7ca:	2b01      	cmp	r3, #1
    f7cc:	d10a      	bne.n	f7e4 <_http_client_request+0xf0>
			stream_writer_send_buffer(&writer, "GET ", 4);
    f7ce:	498b      	ldr	r1, [pc, #556]	; (f9fc <_http_client_request+0x308>)
    f7d0:	2334      	movs	r3, #52	; 0x34
    f7d2:	2218      	movs	r2, #24
    f7d4:	4694      	mov	ip, r2
    f7d6:	44bc      	add	ip, r7
    f7d8:	4463      	add	r3, ip
    f7da:	2204      	movs	r2, #4
    f7dc:	0018      	movs	r0, r3
    f7de:	4b88      	ldr	r3, [pc, #544]	; (fa00 <_http_client_request+0x30c>)
    f7e0:	4798      	blx	r3
    f7e2:	e04e      	b.n	f882 <_http_client_request+0x18e>
		} else if (module->req.method == HTTP_METHOD_POST) {
    f7e4:	69fb      	ldr	r3, [r7, #28]
    f7e6:	22c8      	movs	r2, #200	; 0xc8
    f7e8:	5c9b      	ldrb	r3, [r3, r2]
    f7ea:	2b02      	cmp	r3, #2
    f7ec:	d10a      	bne.n	f804 <_http_client_request+0x110>
			stream_writer_send_buffer(&writer, "POST ", 5);
    f7ee:	4985      	ldr	r1, [pc, #532]	; (fa04 <_http_client_request+0x310>)
    f7f0:	2334      	movs	r3, #52	; 0x34
    f7f2:	2218      	movs	r2, #24
    f7f4:	4694      	mov	ip, r2
    f7f6:	44bc      	add	ip, r7
    f7f8:	4463      	add	r3, ip
    f7fa:	2205      	movs	r2, #5
    f7fc:	0018      	movs	r0, r3
    f7fe:	4b80      	ldr	r3, [pc, #512]	; (fa00 <_http_client_request+0x30c>)
    f800:	4798      	blx	r3
    f802:	e03e      	b.n	f882 <_http_client_request+0x18e>
		} else if (module->req.method == HTTP_METHOD_DELETE) {
    f804:	69fb      	ldr	r3, [r7, #28]
    f806:	22c8      	movs	r2, #200	; 0xc8
    f808:	5c9b      	ldrb	r3, [r3, r2]
    f80a:	2b03      	cmp	r3, #3
    f80c:	d10a      	bne.n	f824 <_http_client_request+0x130>
			stream_writer_send_buffer(&writer, "DELETE ", 7);
    f80e:	497e      	ldr	r1, [pc, #504]	; (fa08 <_http_client_request+0x314>)
    f810:	2334      	movs	r3, #52	; 0x34
    f812:	2218      	movs	r2, #24
    f814:	4694      	mov	ip, r2
    f816:	44bc      	add	ip, r7
    f818:	4463      	add	r3, ip
    f81a:	2207      	movs	r2, #7
    f81c:	0018      	movs	r0, r3
    f81e:	4b78      	ldr	r3, [pc, #480]	; (fa00 <_http_client_request+0x30c>)
    f820:	4798      	blx	r3
    f822:	e02e      	b.n	f882 <_http_client_request+0x18e>
		} else if (module->req.method == HTTP_METHOD_PUT) {
    f824:	69fb      	ldr	r3, [r7, #28]
    f826:	22c8      	movs	r2, #200	; 0xc8
    f828:	5c9b      	ldrb	r3, [r3, r2]
    f82a:	2b04      	cmp	r3, #4
    f82c:	d10a      	bne.n	f844 <_http_client_request+0x150>
			stream_writer_send_buffer(&writer, "PUT ", 4);
    f82e:	4977      	ldr	r1, [pc, #476]	; (fa0c <_http_client_request+0x318>)
    f830:	2334      	movs	r3, #52	; 0x34
    f832:	2218      	movs	r2, #24
    f834:	4694      	mov	ip, r2
    f836:	44bc      	add	ip, r7
    f838:	4463      	add	r3, ip
    f83a:	2204      	movs	r2, #4
    f83c:	0018      	movs	r0, r3
    f83e:	4b70      	ldr	r3, [pc, #448]	; (fa00 <_http_client_request+0x30c>)
    f840:	4798      	blx	r3
    f842:	e01e      	b.n	f882 <_http_client_request+0x18e>
		} else if (module->req.method == HTTP_METHOD_OPTIONS) {
    f844:	69fb      	ldr	r3, [r7, #28]
    f846:	22c8      	movs	r2, #200	; 0xc8
    f848:	5c9b      	ldrb	r3, [r3, r2]
    f84a:	2b05      	cmp	r3, #5
    f84c:	d10a      	bne.n	f864 <_http_client_request+0x170>
			stream_writer_send_buffer(&writer, "OPTIONS ", 8);
    f84e:	4970      	ldr	r1, [pc, #448]	; (fa10 <_http_client_request+0x31c>)
    f850:	2334      	movs	r3, #52	; 0x34
    f852:	2218      	movs	r2, #24
    f854:	4694      	mov	ip, r2
    f856:	44bc      	add	ip, r7
    f858:	4463      	add	r3, ip
    f85a:	2208      	movs	r2, #8
    f85c:	0018      	movs	r0, r3
    f85e:	4b68      	ldr	r3, [pc, #416]	; (fa00 <_http_client_request+0x30c>)
    f860:	4798      	blx	r3
    f862:	e00e      	b.n	f882 <_http_client_request+0x18e>
		} else if (module->req.method == HTTP_METHOD_HEAD) {
    f864:	69fb      	ldr	r3, [r7, #28]
    f866:	22c8      	movs	r2, #200	; 0xc8
    f868:	5c9b      	ldrb	r3, [r3, r2]
    f86a:	2b06      	cmp	r3, #6
    f86c:	d109      	bne.n	f882 <_http_client_request+0x18e>
			stream_writer_send_buffer(&writer, "HEAD ", 5);
    f86e:	4969      	ldr	r1, [pc, #420]	; (fa14 <_http_client_request+0x320>)
    f870:	2334      	movs	r3, #52	; 0x34
    f872:	2218      	movs	r2, #24
    f874:	4694      	mov	ip, r2
    f876:	44bc      	add	ip, r7
    f878:	4463      	add	r3, ip
    f87a:	2205      	movs	r2, #5
    f87c:	0018      	movs	r0, r3
    f87e:	4b60      	ldr	r3, [pc, #384]	; (fa00 <_http_client_request+0x30c>)
    f880:	4798      	blx	r3
		}

		/* Write URI. */
		stream_writer_send_buffer(&writer, module->req.uri, strlen(module->req.uri));
    f882:	69fb      	ldr	r3, [r7, #28]
    f884:	3370      	adds	r3, #112	; 0x70
    f886:	001c      	movs	r4, r3
    f888:	69fb      	ldr	r3, [r7, #28]
    f88a:	3370      	adds	r3, #112	; 0x70
    f88c:	0018      	movs	r0, r3
    f88e:	4b62      	ldr	r3, [pc, #392]	; (fa18 <_http_client_request+0x324>)
    f890:	4798      	blx	r3
    f892:	0002      	movs	r2, r0
    f894:	2334      	movs	r3, #52	; 0x34
    f896:	2118      	movs	r1, #24
    f898:	468c      	mov	ip, r1
    f89a:	44bc      	add	ip, r7
    f89c:	4463      	add	r3, ip
    f89e:	0021      	movs	r1, r4
    f8a0:	0018      	movs	r0, r3
    f8a2:	4b57      	ldr	r3, [pc, #348]	; (fa00 <_http_client_request+0x30c>)
    f8a4:	4798      	blx	r3

		stream_writer_send_buffer(&writer, " "HTTP_PROTO_NAME"\r\n", strlen(" "HTTP_PROTO_NAME"\r\n"));
    f8a6:	495d      	ldr	r1, [pc, #372]	; (fa1c <_http_client_request+0x328>)
    f8a8:	2334      	movs	r3, #52	; 0x34
    f8aa:	2218      	movs	r2, #24
    f8ac:	4694      	mov	ip, r2
    f8ae:	44bc      	add	ip, r7
    f8b0:	4463      	add	r3, ip
    f8b2:	220b      	movs	r2, #11
    f8b4:	0018      	movs	r0, r3
    f8b6:	4b52      	ldr	r3, [pc, #328]	; (fa00 <_http_client_request+0x30c>)
    f8b8:	4798      	blx	r3

		/* Write HTTP headers. */
		/* Default value. */
		stream_writer_send_buffer(&writer, "User-Agent: ", strlen("User-agent: "));
    f8ba:	4959      	ldr	r1, [pc, #356]	; (fa20 <_http_client_request+0x32c>)
    f8bc:	2334      	movs	r3, #52	; 0x34
    f8be:	2218      	movs	r2, #24
    f8c0:	4694      	mov	ip, r2
    f8c2:	44bc      	add	ip, r7
    f8c4:	4463      	add	r3, ip
    f8c6:	220c      	movs	r2, #12
    f8c8:	0018      	movs	r0, r3
    f8ca:	4b4d      	ldr	r3, [pc, #308]	; (fa00 <_http_client_request+0x30c>)
    f8cc:	4798      	blx	r3
		stream_writer_send_buffer(&writer, (char *)module->config.user_agent, strlen(module->config.user_agent));
    f8ce:	69fb      	ldr	r3, [r7, #28]
    f8d0:	6e9c      	ldr	r4, [r3, #104]	; 0x68
    f8d2:	69fb      	ldr	r3, [r7, #28]
    f8d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    f8d6:	0018      	movs	r0, r3
    f8d8:	4b4f      	ldr	r3, [pc, #316]	; (fa18 <_http_client_request+0x324>)
    f8da:	4798      	blx	r3
    f8dc:	0002      	movs	r2, r0
    f8de:	2334      	movs	r3, #52	; 0x34
    f8e0:	2118      	movs	r1, #24
    f8e2:	468c      	mov	ip, r1
    f8e4:	44bc      	add	ip, r7
    f8e6:	4463      	add	r3, ip
    f8e8:	0021      	movs	r1, r4
    f8ea:	0018      	movs	r0, r3
    f8ec:	4b44      	ldr	r3, [pc, #272]	; (fa00 <_http_client_request+0x30c>)
    f8ee:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    f8f0:	494c      	ldr	r1, [pc, #304]	; (fa24 <_http_client_request+0x330>)
    f8f2:	2334      	movs	r3, #52	; 0x34
    f8f4:	2218      	movs	r2, #24
    f8f6:	4694      	mov	ip, r2
    f8f8:	44bc      	add	ip, r7
    f8fa:	4463      	add	r3, ip
    f8fc:	2202      	movs	r2, #2
    f8fe:	0018      	movs	r0, r3
    f900:	4b3f      	ldr	r3, [pc, #252]	; (fa00 <_http_client_request+0x30c>)
    f902:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "Host: ", strlen("Host: "));
    f904:	4948      	ldr	r1, [pc, #288]	; (fa28 <_http_client_request+0x334>)
    f906:	2334      	movs	r3, #52	; 0x34
    f908:	2218      	movs	r2, #24
    f90a:	4694      	mov	ip, r2
    f90c:	44bc      	add	ip, r7
    f90e:	4463      	add	r3, ip
    f910:	2206      	movs	r2, #6
    f912:	0018      	movs	r0, r3
    f914:	4b3a      	ldr	r3, [pc, #232]	; (fa00 <_http_client_request+0x30c>)
    f916:	4798      	blx	r3
		stream_writer_send_buffer(&writer, module->host, strlen(module->host));
    f918:	69fb      	ldr	r3, [r7, #28]
    f91a:	1c5c      	adds	r4, r3, #1
    f91c:	69fb      	ldr	r3, [r7, #28]
    f91e:	3301      	adds	r3, #1
    f920:	0018      	movs	r0, r3
    f922:	4b3d      	ldr	r3, [pc, #244]	; (fa18 <_http_client_request+0x324>)
    f924:	4798      	blx	r3
    f926:	0002      	movs	r2, r0
    f928:	2334      	movs	r3, #52	; 0x34
    f92a:	2118      	movs	r1, #24
    f92c:	468c      	mov	ip, r1
    f92e:	44bc      	add	ip, r7
    f930:	4463      	add	r3, ip
    f932:	0021      	movs	r1, r4
    f934:	0018      	movs	r0, r3
    f936:	4b32      	ldr	r3, [pc, #200]	; (fa00 <_http_client_request+0x30c>)
    f938:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    f93a:	493a      	ldr	r1, [pc, #232]	; (fa24 <_http_client_request+0x330>)
    f93c:	2334      	movs	r3, #52	; 0x34
    f93e:	2218      	movs	r2, #24
    f940:	4694      	mov	ip, r2
    f942:	44bc      	add	ip, r7
    f944:	4463      	add	r3, ip
    f946:	2202      	movs	r2, #2
    f948:	0018      	movs	r0, r3
    f94a:	4b2d      	ldr	r3, [pc, #180]	; (fa00 <_http_client_request+0x30c>)
    f94c:	4798      	blx	r3
		/* It supported persistent connection. */
		stream_writer_send_buffer(&writer, "Connection: Keep-Alive\r\n", strlen("Connection: Keep-Alive\r\n"));
    f94e:	4937      	ldr	r1, [pc, #220]	; (fa2c <_http_client_request+0x338>)
    f950:	2334      	movs	r3, #52	; 0x34
    f952:	2218      	movs	r2, #24
    f954:	4694      	mov	ip, r2
    f956:	44bc      	add	ip, r7
    f958:	4463      	add	r3, ip
    f95a:	2218      	movs	r2, #24
    f95c:	0018      	movs	r0, r3
    f95e:	4b28      	ldr	r3, [pc, #160]	; (fa00 <_http_client_request+0x30c>)
    f960:	4798      	blx	r3
		/* Notify supported encoding type and character set. */
		stream_writer_send_buffer(&writer, "Accept-Encoding: \r\n", strlen("Accept-Encoding: \r\n"));
    f962:	4933      	ldr	r1, [pc, #204]	; (fa30 <_http_client_request+0x33c>)
    f964:	2334      	movs	r3, #52	; 0x34
    f966:	2218      	movs	r2, #24
    f968:	4694      	mov	ip, r2
    f96a:	44bc      	add	ip, r7
    f96c:	4463      	add	r3, ip
    f96e:	2213      	movs	r2, #19
    f970:	0018      	movs	r0, r3
    f972:	4b23      	ldr	r3, [pc, #140]	; (fa00 <_http_client_request+0x30c>)
    f974:	4798      	blx	r3
		stream_writer_send_buffer(&writer, "Accept-Charset: utf-8\r\n", strlen("Accept-Charset: utf-8\r\n"));
    f976:	492f      	ldr	r1, [pc, #188]	; (fa34 <_http_client_request+0x340>)
    f978:	2334      	movs	r3, #52	; 0x34
    f97a:	2218      	movs	r2, #24
    f97c:	4694      	mov	ip, r2
    f97e:	44bc      	add	ip, r7
    f980:	4463      	add	r3, ip
    f982:	2217      	movs	r2, #23
    f984:	0018      	movs	r0, r3
    f986:	4b1e      	ldr	r3, [pc, #120]	; (fa00 <_http_client_request+0x30c>)
    f988:	4798      	blx	r3

		if (entity->read != NULL) {
    f98a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    f98c:	68db      	ldr	r3, [r3, #12]
    f98e:	2b00      	cmp	r3, #0
    f990:	d100      	bne.n	f994 <_http_client_request+0x2a0>
    f992:	e089      	b.n	faa8 <_http_client_request+0x3b4>
			/* HTTP Entity is exist. */
			if (entity->is_chunked) {
    f994:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    f996:	781b      	ldrb	r3, [r3, #0]
    f998:	2b00      	cmp	r3, #0
    f99a:	d00f      	beq.n	f9bc <_http_client_request+0x2c8>
				/* Chunked mode. */
				module->req.content_length = -1;
    f99c:	69fb      	ldr	r3, [r7, #28]
    f99e:	21cc      	movs	r1, #204	; 0xcc
    f9a0:	2201      	movs	r2, #1
    f9a2:	4252      	negs	r2, r2
    f9a4:	505a      	str	r2, [r3, r1]
				stream_writer_send_buffer(&writer, "Transfer-Encoding: chunked\r\n", strlen("Transfer-Encoding: chunked\r\n"));
    f9a6:	4924      	ldr	r1, [pc, #144]	; (fa38 <_http_client_request+0x344>)
    f9a8:	2334      	movs	r3, #52	; 0x34
    f9aa:	2218      	movs	r2, #24
    f9ac:	4694      	mov	ip, r2
    f9ae:	44bc      	add	ip, r7
    f9b0:	4463      	add	r3, ip
    f9b2:	221c      	movs	r2, #28
    f9b4:	0018      	movs	r0, r3
    f9b6:	4b12      	ldr	r3, [pc, #72]	; (fa00 <_http_client_request+0x30c>)
    f9b8:	4798      	blx	r3
    f9ba:	e075      	b.n	faa8 <_http_client_request+0x3b4>
			} else if(entity->get_contents_length) {
    f9bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    f9be:	689b      	ldr	r3, [r3, #8]
    f9c0:	2b00      	cmp	r3, #0
    f9c2:	d071      	beq.n	faa8 <_http_client_request+0x3b4>
				module->req.content_length = entity->get_contents_length(entity->priv_data);
    f9c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    f9c6:	689a      	ldr	r2, [r3, #8]
    f9c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    f9ca:	695b      	ldr	r3, [r3, #20]
    f9cc:	0018      	movs	r0, r3
    f9ce:	4790      	blx	r2
    f9d0:	0001      	movs	r1, r0
    f9d2:	69fb      	ldr	r3, [r7, #28]
    f9d4:	22cc      	movs	r2, #204	; 0xcc
    f9d6:	5099      	str	r1, [r3, r2]
				if (module->req.content_length < 0) {
    f9d8:	69fb      	ldr	r3, [r7, #28]
    f9da:	22cc      	movs	r2, #204	; 0xcc
    f9dc:	589b      	ldr	r3, [r3, r2]
    f9de:	2b00      	cmp	r3, #0
    f9e0:	da2c      	bge.n	fa3c <_http_client_request+0x348>
					/* Error was occurred. */
					/* Does not send any entity. */
					module->req.content_length = 0;
    f9e2:	69fb      	ldr	r3, [r7, #28]
    f9e4:	22cc      	movs	r2, #204	; 0xcc
    f9e6:	2100      	movs	r1, #0
    f9e8:	5099      	str	r1, [r3, r2]
    f9ea:	e05d      	b.n	faa8 <_http_client_request+0x3b4>
    f9ec:	000192f0 	.word	0x000192f0
    f9f0:	000169f9 	.word	0x000169f9
    f9f4:	0000f66d 	.word	0x0000f66d
    f9f8:	000105b9 	.word	0x000105b9
    f9fc:	00019214 	.word	0x00019214
    fa00:	00010639 	.word	0x00010639
    fa04:	0001921c 	.word	0x0001921c
    fa08:	00019224 	.word	0x00019224
    fa0c:	0001922c 	.word	0x0001922c
    fa10:	00019234 	.word	0x00019234
    fa14:	00019240 	.word	0x00019240
    fa18:	00016eeb 	.word	0x00016eeb
    fa1c:	00019248 	.word	0x00019248
    fa20:	00019254 	.word	0x00019254
    fa24:	00019264 	.word	0x00019264
    fa28:	00019268 	.word	0x00019268
    fa2c:	00019270 	.word	0x00019270
    fa30:	0001928c 	.word	0x0001928c
    fa34:	000192a0 	.word	0x000192a0
    fa38:	000192b8 	.word	0x000192b8
				} else {
					sprintf(length, "%u", (unsigned int)module->req.content_length);
    fa3c:	69fb      	ldr	r3, [r7, #28]
    fa3e:	22cc      	movs	r2, #204	; 0xcc
    fa40:	589b      	ldr	r3, [r3, r2]
    fa42:	001a      	movs	r2, r3
    fa44:	49e0      	ldr	r1, [pc, #896]	; (fdc8 <_http_client_request+0x6d4>)
    fa46:	2328      	movs	r3, #40	; 0x28
    fa48:	2018      	movs	r0, #24
    fa4a:	4684      	mov	ip, r0
    fa4c:	44bc      	add	ip, r7
    fa4e:	4463      	add	r3, ip
    fa50:	0018      	movs	r0, r3
    fa52:	4bde      	ldr	r3, [pc, #888]	; (fdcc <_http_client_request+0x6d8>)
    fa54:	4798      	blx	r3
					stream_writer_send_buffer(&writer, "Content-Length: ", strlen("Content-Length: "));
    fa56:	49de      	ldr	r1, [pc, #888]	; (fdd0 <_http_client_request+0x6dc>)
    fa58:	2334      	movs	r3, #52	; 0x34
    fa5a:	2218      	movs	r2, #24
    fa5c:	4694      	mov	ip, r2
    fa5e:	44bc      	add	ip, r7
    fa60:	4463      	add	r3, ip
    fa62:	2210      	movs	r2, #16
    fa64:	0018      	movs	r0, r3
    fa66:	4bdb      	ldr	r3, [pc, #876]	; (fdd4 <_http_client_request+0x6e0>)
    fa68:	4798      	blx	r3
					stream_writer_send_buffer(&writer, length, strlen(length));
    fa6a:	2328      	movs	r3, #40	; 0x28
    fa6c:	2218      	movs	r2, #24
    fa6e:	4694      	mov	ip, r2
    fa70:	44bc      	add	ip, r7
    fa72:	4463      	add	r3, ip
    fa74:	0018      	movs	r0, r3
    fa76:	4bd8      	ldr	r3, [pc, #864]	; (fdd8 <_http_client_request+0x6e4>)
    fa78:	4798      	blx	r3
    fa7a:	0002      	movs	r2, r0
    fa7c:	2328      	movs	r3, #40	; 0x28
    fa7e:	2118      	movs	r1, #24
    fa80:	1879      	adds	r1, r7, r1
    fa82:	18c9      	adds	r1, r1, r3
    fa84:	2334      	movs	r3, #52	; 0x34
    fa86:	2018      	movs	r0, #24
    fa88:	4684      	mov	ip, r0
    fa8a:	44bc      	add	ip, r7
    fa8c:	4463      	add	r3, ip
    fa8e:	0018      	movs	r0, r3
    fa90:	4bd0      	ldr	r3, [pc, #832]	; (fdd4 <_http_client_request+0x6e0>)
    fa92:	4798      	blx	r3
					stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    fa94:	49d1      	ldr	r1, [pc, #836]	; (fddc <_http_client_request+0x6e8>)
    fa96:	2334      	movs	r3, #52	; 0x34
    fa98:	2218      	movs	r2, #24
    fa9a:	4694      	mov	ip, r2
    fa9c:	44bc      	add	ip, r7
    fa9e:	4463      	add	r3, ip
    faa0:	2202      	movs	r2, #2
    faa2:	0018      	movs	r0, r3
    faa4:	4bcb      	ldr	r3, [pc, #812]	; (fdd4 <_http_client_request+0x6e0>)
    faa6:	4798      	blx	r3
				}
			}
		}
		if (module->req.ext_header != NULL ) {
    faa8:	69fb      	ldr	r3, [r7, #28]
    faaa:	22d4      	movs	r2, #212	; 0xd4
    faac:	589b      	ldr	r3, [r3, r2]
    faae:	2b00      	cmp	r3, #0
    fab0:	d012      	beq.n	fad8 <_http_client_request+0x3e4>
			stream_writer_send_buffer(&writer,
				module->req.ext_header,
    fab2:	69fb      	ldr	r3, [r7, #28]
    fab4:	22d4      	movs	r2, #212	; 0xd4
    fab6:	589c      	ldr	r4, [r3, r2]
				strlen(module->req.ext_header));
    fab8:	69fb      	ldr	r3, [r7, #28]
    faba:	22d4      	movs	r2, #212	; 0xd4
    fabc:	589b      	ldr	r3, [r3, r2]
					stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
				}
			}
		}
		if (module->req.ext_header != NULL ) {
			stream_writer_send_buffer(&writer,
    fabe:	0018      	movs	r0, r3
    fac0:	4bc5      	ldr	r3, [pc, #788]	; (fdd8 <_http_client_request+0x6e4>)
    fac2:	4798      	blx	r3
    fac4:	0002      	movs	r2, r0
    fac6:	2334      	movs	r3, #52	; 0x34
    fac8:	2118      	movs	r1, #24
    faca:	468c      	mov	ip, r1
    facc:	44bc      	add	ip, r7
    face:	4463      	add	r3, ip
    fad0:	0021      	movs	r1, r4
    fad2:	0018      	movs	r0, r3
    fad4:	4bbf      	ldr	r3, [pc, #764]	; (fdd4 <_http_client_request+0x6e0>)
    fad6:	4798      	blx	r3
				module->req.ext_header,
				strlen(module->req.ext_header));
		}

		//See the module->header
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    fad8:	49c0      	ldr	r1, [pc, #768]	; (fddc <_http_client_request+0x6e8>)
    fada:	2334      	movs	r3, #52	; 0x34
    fadc:	2218      	movs	r2, #24
    fade:	4694      	mov	ip, r2
    fae0:	44bc      	add	ip, r7
    fae2:	4463      	add	r3, ip
    fae4:	2202      	movs	r2, #2
    fae6:	0018      	movs	r0, r3
    fae8:	4bba      	ldr	r3, [pc, #744]	; (fdd4 <_http_client_request+0x6e0>)
    faea:	4798      	blx	r3
		stream_writer_send_remain(&writer);
    faec:	2334      	movs	r3, #52	; 0x34
    faee:	2218      	movs	r2, #24
    faf0:	4694      	mov	ip, r2
    faf2:	44bc      	add	ip, r7
    faf4:	4463      	add	r3, ip
    faf6:	0018      	movs	r0, r3
    faf8:	4bb9      	ldr	r3, [pc, #740]	; (fde0 <_http_client_request+0x6ec>)
    fafa:	4798      	blx	r3

		module->req.state = STATE_REQ_SEND_ENTITY;
    fafc:	69fb      	ldr	r3, [r7, #28]
    fafe:	2204      	movs	r2, #4
    fb00:	66da      	str	r2, [r3, #108]	; 0x6c
		/* Send first part of entity. */
	case STATE_REQ_SEND_ENTITY:
		if (module->req.content_length < 0 && entity->read) {
    fb02:	69fb      	ldr	r3, [r7, #28]
    fb04:	22cc      	movs	r2, #204	; 0xcc
    fb06:	589b      	ldr	r3, [r3, r2]
    fb08:	2b00      	cmp	r3, #0
    fb0a:	db00      	blt.n	fb0e <_http_client_request+0x41a>
    fb0c:	e0c6      	b.n	fc9c <_http_client_request+0x5a8>
    fb0e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    fb10:	68db      	ldr	r3, [r3, #12]
    fb12:	2b00      	cmp	r3, #0
    fb14:	d100      	bne.n	fb18 <_http_client_request+0x424>
    fb16:	e0c1      	b.n	fc9c <_http_client_request+0x5a8>
			/* Send chunked packet. */
			/*  Chunked header (size + \r\n) tail (\r\n) */
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
    fb18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    fb1a:	68dc      	ldr	r4, [r3, #12]
    fb1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    fb1e:	6958      	ldr	r0, [r3, #20]
    fb20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fb22:	1d59      	adds	r1, r3, #5
				module->config.send_buffer_size - HTTP_CHUNKED_MAX_LENGTH - 4, module->req.sent_length);
    fb24:	69fb      	ldr	r3, [r7, #28]
    fb26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
		/* Send first part of entity. */
	case STATE_REQ_SEND_ENTITY:
		if (module->req.content_length < 0 && entity->read) {
			/* Send chunked packet. */
			/*  Chunked header (size + \r\n) tail (\r\n) */
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
    fb28:	1fdd      	subs	r5, r3, #7
				module->config.send_buffer_size - HTTP_CHUNKED_MAX_LENGTH - 4, module->req.sent_length);
    fb2a:	69fb      	ldr	r3, [r7, #28]
    fb2c:	22d0      	movs	r2, #208	; 0xd0
    fb2e:	589b      	ldr	r3, [r3, r2]
		/* Send first part of entity. */
	case STATE_REQ_SEND_ENTITY:
		if (module->req.content_length < 0 && entity->read) {
			/* Send chunked packet. */
			/*  Chunked header (size + \r\n) tail (\r\n) */
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
    fb30:	002a      	movs	r2, r5
    fb32:	47a0      	blx	r4
    fb34:	0003      	movs	r3, r0
    fb36:	677b      	str	r3, [r7, #116]	; 0x74
				module->config.send_buffer_size - HTTP_CHUNKED_MAX_LENGTH - 4, module->req.sent_length);
			if (size < 0) {
    fb38:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fb3a:	2b00      	cmp	r3, #0
    fb3c:	da01      	bge.n	fb42 <_http_client_request+0x44e>
				/* If occurs problem during the operation, Close this socket. */
				size = 0;
    fb3e:	2300      	movs	r3, #0
    fb40:	677b      	str	r3, [r7, #116]	; 0x74
			}
			buffer[HTTP_CHUNKED_MAX_LENGTH + 1] = '\n';
    fb42:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fb44:	220a      	movs	r2, #10
    fb46:	711a      	strb	r2, [r3, #4]
			buffer[HTTP_CHUNKED_MAX_LENGTH] = '\r';
    fb48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fb4a:	220d      	movs	r2, #13
    fb4c:	70da      	strb	r2, [r3, #3]
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 2] = '\r';
    fb4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fb50:	3305      	adds	r3, #5
    fb52:	6eba      	ldr	r2, [r7, #104]	; 0x68
    fb54:	210d      	movs	r1, #13
    fb56:	54d1      	strb	r1, [r2, r3]
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 3] = '\n';
    fb58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fb5a:	3306      	adds	r3, #6
    fb5c:	6eba      	ldr	r2, [r7, #104]	; 0x68
    fb5e:	210a      	movs	r1, #10
    fb60:	54d1      	strb	r1, [r2, r3]
			if (size >= 0) {
    fb62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fb64:	2b00      	cmp	r3, #0
    fb66:	db14      	blt.n	fb92 <_http_client_request+0x49e>
				ptr = buffer + 2;
    fb68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fb6a:	3302      	adds	r3, #2
    fb6c:	673b      	str	r3, [r7, #112]	; 0x70
				*ptr = CH_LUT[size % 16];
    fb6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fb70:	4a9c      	ldr	r2, [pc, #624]	; (fde4 <_http_client_request+0x6f0>)
    fb72:	4013      	ands	r3, r2
    fb74:	d504      	bpl.n	fb80 <_http_client_request+0x48c>
    fb76:	3b01      	subs	r3, #1
    fb78:	2210      	movs	r2, #16
    fb7a:	4252      	negs	r2, r2
    fb7c:	4313      	orrs	r3, r2
    fb7e:	3301      	adds	r3, #1
    fb80:	001a      	movs	r2, r3
    fb82:	2318      	movs	r3, #24
    fb84:	2118      	movs	r1, #24
    fb86:	468c      	mov	ip, r1
    fb88:	44bc      	add	ip, r7
    fb8a:	4463      	add	r3, ip
    fb8c:	5c9a      	ldrb	r2, [r3, r2]
    fb8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    fb90:	701a      	strb	r2, [r3, #0]
			}
			if (size >= 0x10) {
    fb92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fb94:	2b0f      	cmp	r3, #15
    fb96:	dd19      	ble.n	fbcc <_http_client_request+0x4d8>
				ptr = buffer + 1;
    fb98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fb9a:	3301      	adds	r3, #1
    fb9c:	673b      	str	r3, [r7, #112]	; 0x70
				*ptr = CH_LUT[(size / 0x10) % 16];
    fb9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fba0:	2b00      	cmp	r3, #0
    fba2:	da00      	bge.n	fba6 <_http_client_request+0x4b2>
    fba4:	330f      	adds	r3, #15
    fba6:	111b      	asrs	r3, r3, #4
    fba8:	001a      	movs	r2, r3
    fbaa:	4b8e      	ldr	r3, [pc, #568]	; (fde4 <_http_client_request+0x6f0>)
    fbac:	4013      	ands	r3, r2
    fbae:	d504      	bpl.n	fbba <_http_client_request+0x4c6>
    fbb0:	3b01      	subs	r3, #1
    fbb2:	2210      	movs	r2, #16
    fbb4:	4252      	negs	r2, r2
    fbb6:	4313      	orrs	r3, r2
    fbb8:	3301      	adds	r3, #1
    fbba:	001a      	movs	r2, r3
    fbbc:	2318      	movs	r3, #24
    fbbe:	2118      	movs	r1, #24
    fbc0:	468c      	mov	ip, r1
    fbc2:	44bc      	add	ip, r7
    fbc4:	4463      	add	r3, ip
    fbc6:	5c9a      	ldrb	r2, [r3, r2]
    fbc8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    fbca:	701a      	strb	r2, [r3, #0]
			}
			if (size >= 0x100) {
    fbcc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fbce:	2bff      	cmp	r3, #255	; 0xff
    fbd0:	dd18      	ble.n	fc04 <_http_client_request+0x510>
				ptr = buffer;
    fbd2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fbd4:	673b      	str	r3, [r7, #112]	; 0x70
				*ptr = CH_LUT[(size / 0x100) % 16];
    fbd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fbd8:	2b00      	cmp	r3, #0
    fbda:	da00      	bge.n	fbde <_http_client_request+0x4ea>
    fbdc:	33ff      	adds	r3, #255	; 0xff
    fbde:	121b      	asrs	r3, r3, #8
    fbe0:	001a      	movs	r2, r3
    fbe2:	4b80      	ldr	r3, [pc, #512]	; (fde4 <_http_client_request+0x6f0>)
    fbe4:	4013      	ands	r3, r2
    fbe6:	d504      	bpl.n	fbf2 <_http_client_request+0x4fe>
    fbe8:	3b01      	subs	r3, #1
    fbea:	2210      	movs	r2, #16
    fbec:	4252      	negs	r2, r2
    fbee:	4313      	orrs	r3, r2
    fbf0:	3301      	adds	r3, #1
    fbf2:	001a      	movs	r2, r3
    fbf4:	2318      	movs	r3, #24
    fbf6:	2118      	movs	r1, #24
    fbf8:	468c      	mov	ip, r1
    fbfa:	44bc      	add	ip, r7
    fbfc:	4463      	add	r3, ip
    fbfe:	5c9a      	ldrb	r2, [r3, r2]
    fc00:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    fc02:	701a      	strb	r2, [r3, #0]
			}		
			//module->sending = 1;
			if ((result = send(module->sock, (void*)ptr, ptr + HTTP_CHUNKED_MAX_LENGTH - buffer + size + 4, 0)) < 0) {	
    fc04:	69fb      	ldr	r3, [r7, #28]
    fc06:	2000      	movs	r0, #0
    fc08:	5618      	ldrsb	r0, [r3, r0]
    fc0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    fc0c:	3303      	adds	r3, #3
    fc0e:	001a      	movs	r2, r3
    fc10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    fc12:	1ad3      	subs	r3, r2, r3
    fc14:	b29a      	uxth	r2, r3
    fc16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fc18:	b29b      	uxth	r3, r3
    fc1a:	18d3      	adds	r3, r2, r3
    fc1c:	b29b      	uxth	r3, r3
    fc1e:	3304      	adds	r3, #4
    fc20:	b29a      	uxth	r2, r3
    fc22:	6f39      	ldr	r1, [r7, #112]	; 0x70
    fc24:	2300      	movs	r3, #0
    fc26:	4c70      	ldr	r4, [pc, #448]	; (fde8 <_http_client_request+0x6f4>)
    fc28:	47a0      	blx	r4
    fc2a:	0003      	movs	r3, r0
    fc2c:	663b      	str	r3, [r7, #96]	; 0x60
    fc2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    fc30:	2b00      	cmp	r3, #0
    fc32:	da07      	bge.n	fc44 <_http_client_request+0x550>
				_http_client_clear_conn(module, -EIO);
    fc34:	2305      	movs	r3, #5
    fc36:	425a      	negs	r2, r3
    fc38:	69fb      	ldr	r3, [r7, #28]
    fc3a:	0011      	movs	r1, r2
    fc3c:	0018      	movs	r0, r3
    fc3e:	4b6b      	ldr	r3, [pc, #428]	; (fdec <_http_client_request+0x6f8>)
    fc40:	4798      	blx	r3
				return;
    fc42:	e0e0      	b.n	fe06 <_http_client_request+0x712>
			}

			module->req.sent_length += size;
    fc44:	69fb      	ldr	r3, [r7, #28]
    fc46:	22d0      	movs	r2, #208	; 0xd0
    fc48:	589a      	ldr	r2, [r3, r2]
    fc4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fc4c:	18d2      	adds	r2, r2, r3
    fc4e:	69fb      	ldr	r3, [r7, #28]
    fc50:	21d0      	movs	r1, #208	; 0xd0
    fc52:	505a      	str	r2, [r3, r1]

			if(size == 0) {
    fc54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fc56:	2b00      	cmp	r3, #0
    fc58:	d000      	beq.n	fc5c <_http_client_request+0x568>
    fc5a:	e0c9      	b.n	fdf0 <_http_client_request+0x6fc>
				if (module->req.entity.close) {
    fc5c:	69fb      	ldr	r3, [r7, #28]
    fc5e:	22c0      	movs	r2, #192	; 0xc0
    fc60:	589b      	ldr	r3, [r3, r2]
    fc62:	2b00      	cmp	r3, #0
    fc64:	d007      	beq.n	fc76 <_http_client_request+0x582>
					module->req.entity.close(module->req.entity.priv_data);
    fc66:	69fb      	ldr	r3, [r7, #28]
    fc68:	22c0      	movs	r2, #192	; 0xc0
    fc6a:	589b      	ldr	r3, [r3, r2]
    fc6c:	69fa      	ldr	r2, [r7, #28]
    fc6e:	21c4      	movs	r1, #196	; 0xc4
    fc70:	5852      	ldr	r2, [r2, r1]
    fc72:	0010      	movs	r0, r2
    fc74:	4798      	blx	r3
				}
				module->req.state = STATE_SOCK_CONNECTED;
    fc76:	69fb      	ldr	r3, [r7, #28]
    fc78:	2202      	movs	r2, #2
    fc7a:	66da      	str	r2, [r3, #108]	; 0x6c
				if (module->cb) {
    fc7c:	69fb      	ldr	r3, [r7, #28]
    fc7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    fc80:	2b00      	cmp	r3, #0
    fc82:	d100      	bne.n	fc86 <_http_client_request+0x592>
    fc84:	e0ba      	b.n	fdfc <_http_client_request+0x708>
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    fc86:	69fb      	ldr	r3, [r7, #28]
    fc88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    fc8a:	220c      	movs	r2, #12
    fc8c:	2118      	movs	r1, #24
    fc8e:	468c      	mov	ip, r1
    fc90:	44bc      	add	ip, r7
    fc92:	4462      	add	r2, ip
    fc94:	69f8      	ldr	r0, [r7, #28]
    fc96:	2101      	movs	r1, #1
    fc98:	4798      	blx	r3
				}
				break;
    fc9a:	e0af      	b.n	fdfc <_http_client_request+0x708>
			}
		} else if (module->req.content_length > 0 && entity->read) {
    fc9c:	69fb      	ldr	r3, [r7, #28]
    fc9e:	22cc      	movs	r2, #204	; 0xcc
    fca0:	589b      	ldr	r3, [r3, r2]
    fca2:	2b00      	cmp	r3, #0
    fca4:	dc00      	bgt.n	fca8 <_http_client_request+0x5b4>
    fca6:	e07c      	b.n	fda2 <_http_client_request+0x6ae>
    fca8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    fcaa:	68db      	ldr	r3, [r3, #12]
    fcac:	2b00      	cmp	r3, #0
    fcae:	d100      	bne.n	fcb2 <_http_client_request+0x5be>
    fcb0:	e077      	b.n	fda2 <_http_client_request+0x6ae>
			/* Send entity. */
			if (module->req.sent_length >= module->req.content_length) {
    fcb2:	69fb      	ldr	r3, [r7, #28]
    fcb4:	22d0      	movs	r2, #208	; 0xd0
    fcb6:	589a      	ldr	r2, [r3, r2]
    fcb8:	69fb      	ldr	r3, [r7, #28]
    fcba:	21cc      	movs	r1, #204	; 0xcc
    fcbc:	585b      	ldr	r3, [r3, r1]
    fcbe:	429a      	cmp	r2, r3
    fcc0:	db1f      	blt.n	fd02 <_http_client_request+0x60e>
				/* Complete to send the buffer. */
				if (module->req.entity.close) {
    fcc2:	69fb      	ldr	r3, [r7, #28]
    fcc4:	22c0      	movs	r2, #192	; 0xc0
    fcc6:	589b      	ldr	r3, [r3, r2]
    fcc8:	2b00      	cmp	r3, #0
    fcca:	d007      	beq.n	fcdc <_http_client_request+0x5e8>
					module->req.entity.close(module->req.entity.priv_data);
    fccc:	69fb      	ldr	r3, [r7, #28]
    fcce:	22c0      	movs	r2, #192	; 0xc0
    fcd0:	589b      	ldr	r3, [r3, r2]
    fcd2:	69fa      	ldr	r2, [r7, #28]
    fcd4:	21c4      	movs	r1, #196	; 0xc4
    fcd6:	5852      	ldr	r2, [r2, r1]
    fcd8:	0010      	movs	r0, r2
    fcda:	4798      	blx	r3
				}
				module->req.state = STATE_SOCK_CONNECTED;
    fcdc:	69fb      	ldr	r3, [r7, #28]
    fcde:	2202      	movs	r2, #2
    fce0:	66da      	str	r2, [r3, #108]	; 0x6c
				if (module->cb) {
    fce2:	69fb      	ldr	r3, [r7, #28]
    fce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    fce6:	2b00      	cmp	r3, #0
    fce8:	d100      	bne.n	fcec <_http_client_request+0x5f8>
    fcea:	e089      	b.n	fe00 <_http_client_request+0x70c>
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    fcec:	69fb      	ldr	r3, [r7, #28]
    fcee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    fcf0:	220c      	movs	r2, #12
    fcf2:	2118      	movs	r1, #24
    fcf4:	468c      	mov	ip, r1
    fcf6:	44bc      	add	ip, r7
    fcf8:	4462      	add	r2, ip
    fcfa:	69f8      	ldr	r0, [r7, #28]
    fcfc:	2101      	movs	r1, #1
    fcfe:	4798      	blx	r3
				}
				break;
    fd00:	e07e      	b.n	fe00 <_http_client_request+0x70c>
			}
			size = entity->read(entity->priv_data, buffer, module->config.send_buffer_size, module->req.sent_length);
    fd02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    fd04:	68dc      	ldr	r4, [r3, #12]
    fd06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    fd08:	6958      	ldr	r0, [r3, #20]
    fd0a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
    fd0c:	69fb      	ldr	r3, [r7, #28]
    fd0e:	6e5d      	ldr	r5, [r3, #100]	; 0x64
    fd10:	69fb      	ldr	r3, [r7, #28]
    fd12:	22d0      	movs	r2, #208	; 0xd0
    fd14:	589b      	ldr	r3, [r3, r2]
    fd16:	002a      	movs	r2, r5
    fd18:	47a0      	blx	r4
    fd1a:	0003      	movs	r3, r0
    fd1c:	677b      	str	r3, [r7, #116]	; 0x74

			if (size < 0) {
    fd1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fd20:	2b00      	cmp	r3, #0
    fd22:	da0d      	bge.n	fd40 <_http_client_request+0x64c>
				/* Entity occurs errors or EOS. */
				/* Disconnect it. */
				_http_client_clear_conn(module, (size == 0)?-EBADMSG:-EIO);
    fd24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fd26:	2b00      	cmp	r3, #0
    fd28:	d102      	bne.n	fd30 <_http_client_request+0x63c>
    fd2a:	234d      	movs	r3, #77	; 0x4d
    fd2c:	425b      	negs	r3, r3
    fd2e:	e001      	b.n	fd34 <_http_client_request+0x640>
    fd30:	2305      	movs	r3, #5
    fd32:	425b      	negs	r3, r3
    fd34:	69fa      	ldr	r2, [r7, #28]
    fd36:	0019      	movs	r1, r3
    fd38:	0010      	movs	r0, r2
    fd3a:	4b2c      	ldr	r3, [pc, #176]	; (fdec <_http_client_request+0x6f8>)
    fd3c:	4798      	blx	r3
				}
				break;
			}
			size = entity->read(entity->priv_data, buffer, module->config.send_buffer_size, module->req.sent_length);

			if (size < 0) {
    fd3e:	e057      	b.n	fdf0 <_http_client_request+0x6fc>
				/* Entity occurs errors or EOS. */
				/* Disconnect it. */
				_http_client_clear_conn(module, (size == 0)?-EBADMSG:-EIO);
			} else {
				if (size > module->req.content_length - module->req.sent_length) {
    fd40:	69fb      	ldr	r3, [r7, #28]
    fd42:	22cc      	movs	r2, #204	; 0xcc
    fd44:	589a      	ldr	r2, [r3, r2]
    fd46:	69fb      	ldr	r3, [r7, #28]
    fd48:	21d0      	movs	r1, #208	; 0xd0
    fd4a:	585b      	ldr	r3, [r3, r1]
    fd4c:	1ad2      	subs	r2, r2, r3
    fd4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fd50:	429a      	cmp	r2, r3
    fd52:	da07      	bge.n	fd64 <_http_client_request+0x670>
					size = module->req.content_length - module->req.sent_length;
    fd54:	69fb      	ldr	r3, [r7, #28]
    fd56:	22cc      	movs	r2, #204	; 0xcc
    fd58:	589a      	ldr	r2, [r3, r2]
    fd5a:	69fb      	ldr	r3, [r7, #28]
    fd5c:	21d0      	movs	r1, #208	; 0xd0
    fd5e:	585b      	ldr	r3, [r3, r1]
    fd60:	1ad3      	subs	r3, r2, r3
    fd62:	677b      	str	r3, [r7, #116]	; 0x74
				}
				
				//module->sending = 1;
				if ((result = send(module->sock, (void*)buffer, size, 0)) < 0) {
    fd64:	69fb      	ldr	r3, [r7, #28]
    fd66:	2000      	movs	r0, #0
    fd68:	5618      	ldrsb	r0, [r3, r0]
    fd6a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
    fd6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fd6e:	b29a      	uxth	r2, r3
    fd70:	2300      	movs	r3, #0
    fd72:	4c1d      	ldr	r4, [pc, #116]	; (fde8 <_http_client_request+0x6f4>)
    fd74:	47a0      	blx	r4
    fd76:	0003      	movs	r3, r0
    fd78:	663b      	str	r3, [r7, #96]	; 0x60
    fd7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    fd7c:	2b00      	cmp	r3, #0
    fd7e:	da07      	bge.n	fd90 <_http_client_request+0x69c>
					_http_client_clear_conn(module, -EIO);
    fd80:	2305      	movs	r3, #5
    fd82:	425a      	negs	r2, r3
    fd84:	69fb      	ldr	r3, [r7, #28]
    fd86:	0011      	movs	r1, r2
    fd88:	0018      	movs	r0, r3
    fd8a:	4b18      	ldr	r3, [pc, #96]	; (fdec <_http_client_request+0x6f8>)
    fd8c:	4798      	blx	r3
					return;
    fd8e:	e03a      	b.n	fe06 <_http_client_request+0x712>
				}
				module->req.sent_length += size;
    fd90:	69fb      	ldr	r3, [r7, #28]
    fd92:	22d0      	movs	r2, #208	; 0xd0
    fd94:	589a      	ldr	r2, [r3, r2]
    fd96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    fd98:	18d2      	adds	r2, r2, r3
    fd9a:	69fb      	ldr	r3, [r7, #28]
    fd9c:	21d0      	movs	r1, #208	; 0xd0
    fd9e:	505a      	str	r2, [r3, r1]
				}
				break;
			}
			size = entity->read(entity->priv_data, buffer, module->config.send_buffer_size, module->req.sent_length);

			if (size < 0) {
    fda0:	e026      	b.n	fdf0 <_http_client_request+0x6fc>
				}
				module->req.sent_length += size;
			}
		} else {
			/* Has not any entity. */
			module->req.state = STATE_SOCK_CONNECTED;
    fda2:	69fb      	ldr	r3, [r7, #28]
    fda4:	2202      	movs	r2, #2
    fda6:	66da      	str	r2, [r3, #108]	; 0x6c
			if (module->cb) {
    fda8:	69fb      	ldr	r3, [r7, #28]
    fdaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    fdac:	2b00      	cmp	r3, #0
    fdae:	d029      	beq.n	fe04 <_http_client_request+0x710>
				module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    fdb0:	69fb      	ldr	r3, [r7, #28]
    fdb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    fdb4:	220c      	movs	r2, #12
    fdb6:	2118      	movs	r1, #24
    fdb8:	468c      	mov	ip, r1
    fdba:	44bc      	add	ip, r7
    fdbc:	4462      	add	r2, ip
    fdbe:	69f8      	ldr	r0, [r7, #28]
    fdc0:	2101      	movs	r1, #1
    fdc2:	4798      	blx	r3
			}
			break;
    fdc4:	e01e      	b.n	fe04 <_http_client_request+0x710>
    fdc6:	46c0      	nop			; (mov r8, r8)
    fdc8:	000192d8 	.word	0x000192d8
    fdcc:	00016e49 	.word	0x00016e49
    fdd0:	000192dc 	.word	0x000192dc
    fdd4:	00010639 	.word	0x00010639
    fdd8:	00016eeb 	.word	0x00016eeb
    fddc:	00019264 	.word	0x00019264
    fde0:	00010675 	.word	0x00010675
    fde4:	8000000f 	.word	0x8000000f
    fde8:	0000d301 	.word	0x0000d301
    fdec:	0000f5a1 	.word	0x0000f5a1
		}

		break;
    fdf0:	46c0      	nop			; (mov r8, r8)
    fdf2:	e008      	b.n	fe06 <_http_client_request+0x712>
	union http_client_data data;
#define HTTP_CHUNKED_MAX_LENGTH 3 /*TCP MTU is 1400(0x578) */
	char buffer[module->config.send_buffer_size];

	if (module == NULL) {
		return;
    fdf4:	46c0      	nop			; (mov r8, r8)
    fdf6:	e006      	b.n	fe06 <_http_client_request+0x712>
	}

	if (module->sending != 0) {
		/* Device is busy. */
		return;
    fdf8:	46c0      	nop			; (mov r8, r8)
    fdfa:	e004      	b.n	fe06 <_http_client_request+0x712>
				}
				module->req.state = STATE_SOCK_CONNECTED;
				if (module->cb) {
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
				}
				break;
    fdfc:	46c0      	nop			; (mov r8, r8)
    fdfe:	e002      	b.n	fe06 <_http_client_request+0x712>
				}
				module->req.state = STATE_SOCK_CONNECTED;
				if (module->cb) {
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
				}
				break;
    fe00:	46c0      	nop			; (mov r8, r8)
    fe02:	e000      	b.n	fe06 <_http_client_request+0x712>
			/* Has not any entity. */
			module->req.state = STATE_SOCK_CONNECTED;
			if (module->cb) {
				module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
			}
			break;
    fe04:	46c0      	nop			; (mov r8, r8)
    fe06:	69bb      	ldr	r3, [r7, #24]
    fe08:	469d      	mov	sp, r3
		break;
	default:
		/* Invalid status. */
		break;
	}
}
    fe0a:	46bd      	mov	sp, r7
    fe0c:	b01f      	add	sp, #124	; 0x7c
    fe0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000fe10 <_http_client_recv_packet>:

void _http_client_recv_packet(struct http_client_module *const module)
{
    fe10:	b590      	push	{r4, r7, lr}
    fe12:	b083      	sub	sp, #12
    fe14:	af00      	add	r7, sp, #0
    fe16:	6078      	str	r0, [r7, #4]
	if (module == NULL) {
    fe18:	687b      	ldr	r3, [r7, #4]
    fe1a:	2b00      	cmp	r3, #0
    fe1c:	d021      	beq.n	fe62 <_http_client_recv_packet+0x52>
		return;
	}
	
	if (module->recved_size >= module->config.recv_buffer_size) {
    fe1e:	687b      	ldr	r3, [r7, #4]
    fe20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    fe22:	687b      	ldr	r3, [r7, #4]
    fe24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    fe26:	429a      	cmp	r2, r3
    fe28:	d307      	bcc.n	fe3a <_http_client_recv_packet+0x2a>
		/* Has not enough memory. */
		_http_client_clear_conn(module, -EOVERFLOW);
    fe2a:	238b      	movs	r3, #139	; 0x8b
    fe2c:	425a      	negs	r2, r3
    fe2e:	687b      	ldr	r3, [r7, #4]
    fe30:	0011      	movs	r1, r2
    fe32:	0018      	movs	r0, r3
    fe34:	4b0d      	ldr	r3, [pc, #52]	; (fe6c <_http_client_recv_packet+0x5c>)
    fe36:	4798      	blx	r3
		return;
    fe38:	e014      	b.n	fe64 <_http_client_recv_packet+0x54>
	/*
	while (recv(module->sock,
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0) != 0);
	*/
	recv(module->sock,
    fe3a:	687b      	ldr	r3, [r7, #4]
    fe3c:	2000      	movs	r0, #0
    fe3e:	5618      	ldrsb	r0, [r3, r0]
		module->config.recv_buffer + module->recved_size,
    fe40:	687b      	ldr	r3, [r7, #4]
    fe42:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    fe44:	687b      	ldr	r3, [r7, #4]
    fe46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
	/*
	while (recv(module->sock,
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0) != 0);
	*/
	recv(module->sock,
    fe48:	18d1      	adds	r1, r2, r3
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0);
    fe4a:	687b      	ldr	r3, [r7, #4]
    fe4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
	/*
	while (recv(module->sock,
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0) != 0);
	*/
	recv(module->sock,
    fe4e:	b29a      	uxth	r2, r3
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0);
    fe50:	687b      	ldr	r3, [r7, #4]
    fe52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
	/*
	while (recv(module->sock,
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0) != 0);
	*/
	recv(module->sock,
    fe54:	b29b      	uxth	r3, r3
    fe56:	1ad3      	subs	r3, r2, r3
    fe58:	b29a      	uxth	r2, r3
    fe5a:	2300      	movs	r3, #0
    fe5c:	4c04      	ldr	r4, [pc, #16]	; (fe70 <_http_client_recv_packet+0x60>)
    fe5e:	47a0      	blx	r4
    fe60:	e000      	b.n	fe64 <_http_client_recv_packet+0x54>
}

void _http_client_recv_packet(struct http_client_module *const module)
{
	if (module == NULL) {
		return;
    fe62:	46c0      	nop			; (mov r8, r8)
		module->config.recv_buffer_size - module->recved_size, 0) != 0);
	*/
	recv(module->sock,
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0);
}
    fe64:	46bd      	mov	sp, r7
    fe66:	b003      	add	sp, #12
    fe68:	bd90      	pop	{r4, r7, pc}
    fe6a:	46c0      	nop			; (mov r8, r8)
    fe6c:	0000f5a1 	.word	0x0000f5a1
    fe70:	0000d465 	.word	0x0000d465

0000fe74 <_http_client_recved_packet>:

void _http_client_recved_packet(struct http_client_module *const module, int read_len)
{
    fe74:	b580      	push	{r7, lr}
    fe76:	b082      	sub	sp, #8
    fe78:	af00      	add	r7, sp, #0
    fe7a:	6078      	str	r0, [r7, #4]
    fe7c:	6039      	str	r1, [r7, #0]
	module->recved_size += read_len;
    fe7e:	687b      	ldr	r3, [r7, #4]
    fe80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    fe82:	683b      	ldr	r3, [r7, #0]
    fe84:	18d2      	adds	r2, r2, r3
    fe86:	687b      	ldr	r3, [r7, #4]
    fe88:	645a      	str	r2, [r3, #68]	; 0x44
	if (module->config.timeout > 0) {
    fe8a:	687b      	ldr	r3, [r7, #4]
    fe8c:	2258      	movs	r2, #88	; 0x58
    fe8e:	5a9b      	ldrh	r3, [r3, r2]
    fe90:	2b00      	cmp	r3, #0
    fe92:	d007      	beq.n	fea4 <_http_client_recved_packet+0x30>
		sw_timer_disable_callback(module->config.timer_inst, module->timer_id);
    fe94:	687b      	ldr	r3, [r7, #4]
    fe96:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    fe98:	687b      	ldr	r3, [r7, #4]
    fe9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    fe9c:	0019      	movs	r1, r3
    fe9e:	0010      	movs	r0, r2
    fea0:	4b06      	ldr	r3, [pc, #24]	; (febc <_http_client_recved_packet+0x48>)
    fea2:	4798      	blx	r3
	}

	/* Recursive function call can be occurred overflow. */
	while(_http_client_handle_response(module) != 0);
    fea4:	46c0      	nop			; (mov r8, r8)
    fea6:	687b      	ldr	r3, [r7, #4]
    fea8:	0018      	movs	r0, r3
    feaa:	4b05      	ldr	r3, [pc, #20]	; (fec0 <_http_client_recved_packet+0x4c>)
    feac:	4798      	blx	r3
    feae:	1e03      	subs	r3, r0, #0
    feb0:	d1f9      	bne.n	fea6 <_http_client_recved_packet+0x32>
}
    feb2:	46c0      	nop			; (mov r8, r8)
    feb4:	46bd      	mov	sp, r7
    feb6:	b002      	add	sp, #8
    feb8:	bd80      	pop	{r7, pc}
    feba:	46c0      	nop			; (mov r8, r8)
    febc:	00010931 	.word	0x00010931
    fec0:	0000fec5 	.word	0x0000fec5

0000fec4 <_http_client_handle_response>:

int _http_client_handle_response(struct http_client_module *const module)
{
    fec4:	b580      	push	{r7, lr}
    fec6:	b082      	sub	sp, #8
    fec8:	af00      	add	r7, sp, #0
    feca:	6078      	str	r0, [r7, #4]
	switch(module->resp.state) {
    fecc:	687b      	ldr	r3, [r7, #4]
    fece:	22d8      	movs	r2, #216	; 0xd8
    fed0:	589b      	ldr	r3, [r3, r2]
    fed2:	2b00      	cmp	r3, #0
    fed4:	d002      	beq.n	fedc <_http_client_handle_response+0x18>
    fed6:	2b01      	cmp	r3, #1
    fed8:	d006      	beq.n	fee8 <_http_client_handle_response+0x24>
    feda:	e00b      	b.n	fef4 <_http_client_handle_response+0x30>
	case STATE_PARSE_HEADER:
		return _http_client_handle_header(module);
    fedc:	687b      	ldr	r3, [r7, #4]
    fede:	0018      	movs	r0, r3
    fee0:	4b07      	ldr	r3, [pc, #28]	; (ff00 <_http_client_handle_response+0x3c>)
    fee2:	4798      	blx	r3
    fee4:	0003      	movs	r3, r0
    fee6:	e006      	b.n	fef6 <_http_client_handle_response+0x32>
	case STATE_PARSE_ENTITY:
		return _http_client_handle_entity(module);
    fee8:	687b      	ldr	r3, [r7, #4]
    feea:	0018      	movs	r0, r3
    feec:	4b05      	ldr	r3, [pc, #20]	; (ff04 <_http_client_handle_response+0x40>)
    feee:	4798      	blx	r3
    fef0:	0003      	movs	r3, r0
    fef2:	e000      	b.n	fef6 <_http_client_handle_response+0x32>
	}
	return 0;
    fef4:	2300      	movs	r3, #0
}
    fef6:	0018      	movs	r0, r3
    fef8:	46bd      	mov	sp, r7
    fefa:	b002      	add	sp, #8
    fefc:	bd80      	pop	{r7, pc}
    fefe:	46c0      	nop			; (mov r8, r8)
    ff00:	0000ff09 	.word	0x0000ff09
    ff04:	000103c1 	.word	0x000103c1

0000ff08 <_http_client_handle_header>:

int _http_client_handle_header(struct http_client_module *const module)
{
    ff08:	b590      	push	{r4, r7, lr}
    ff0a:	b08b      	sub	sp, #44	; 0x2c
    ff0c:	af00      	add	r7, sp, #0
    ff0e:	6078      	str	r0, [r7, #4]
	/* New line character only used in this function. So variable registered in the code region. */
	static const char *new_line = "\r\n";

	//TODO : header filter

	for (ptr = module->config.recv_buffer ; ; ) {
    ff10:	687b      	ldr	r3, [r7, #4]
    ff12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    ff14:	627b      	str	r3, [r7, #36]	; 0x24
		ptr_line_end = strstr(ptr, new_line);
    ff16:	4b9a      	ldr	r3, [pc, #616]	; (10180 <_http_client_handle_header+0x278>)
    ff18:	681a      	ldr	r2, [r3, #0]
    ff1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ff1c:	0011      	movs	r1, r2
    ff1e:	0018      	movs	r0, r3
    ff20:	4b98      	ldr	r3, [pc, #608]	; (10184 <_http_client_handle_header+0x27c>)
    ff22:	4798      	blx	r3
    ff24:	0003      	movs	r3, r0
    ff26:	61bb      	str	r3, [r7, #24]
		if (ptr_line_end == NULL || ptr_line_end >= module->config.recv_buffer + module->recved_size) {
    ff28:	69bb      	ldr	r3, [r7, #24]
    ff2a:	2b00      	cmp	r3, #0
    ff2c:	d007      	beq.n	ff3e <_http_client_handle_header+0x36>
    ff2e:	687b      	ldr	r3, [r7, #4]
    ff30:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    ff32:	687b      	ldr	r3, [r7, #4]
    ff34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    ff36:	18d2      	adds	r2, r2, r3
    ff38:	69bb      	ldr	r3, [r7, #24]
    ff3a:	429a      	cmp	r2, r3
    ff3c:	d807      	bhi.n	ff4e <_http_client_handle_header+0x46>
			/* not enough buffer. */
			_http_client_move_buffer(module, ptr);
    ff3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    ff40:	687b      	ldr	r3, [r7, #4]
    ff42:	0011      	movs	r1, r2
    ff44:	0018      	movs	r0, r3
    ff46:	4b90      	ldr	r3, [pc, #576]	; (10188 <_http_client_handle_header+0x280>)
    ff48:	4798      	blx	r3
			return 0;
    ff4a:	2300      	movs	r3, #0
    ff4c:	e114      	b.n	10178 <_http_client_handle_header+0x270>
		}

		if (!strncmp(ptr, new_line, strlen(new_line))) {
    ff4e:	4b8c      	ldr	r3, [pc, #560]	; (10180 <_http_client_handle_header+0x278>)
    ff50:	681c      	ldr	r4, [r3, #0]
    ff52:	4b8b      	ldr	r3, [pc, #556]	; (10180 <_http_client_handle_header+0x278>)
    ff54:	681b      	ldr	r3, [r3, #0]
    ff56:	0018      	movs	r0, r3
    ff58:	4b8c      	ldr	r3, [pc, #560]	; (1018c <_http_client_handle_header+0x284>)
    ff5a:	4798      	blx	r3
    ff5c:	0002      	movs	r2, r0
    ff5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ff60:	0021      	movs	r1, r4
    ff62:	0018      	movs	r0, r3
    ff64:	4b8a      	ldr	r3, [pc, #552]	; (10190 <_http_client_handle_header+0x288>)
    ff66:	4798      	blx	r3
    ff68:	1e03      	subs	r3, r0, #0
    ff6a:	d15d      	bne.n	10028 <_http_client_handle_header+0x120>
			/* Move remain data to forward part of buffer. */
			_http_client_move_buffer(module, ptr + strlen(new_line));
    ff6c:	4b84      	ldr	r3, [pc, #528]	; (10180 <_http_client_handle_header+0x278>)
    ff6e:	681b      	ldr	r3, [r3, #0]
    ff70:	0018      	movs	r0, r3
    ff72:	4b86      	ldr	r3, [pc, #536]	; (1018c <_http_client_handle_header+0x284>)
    ff74:	4798      	blx	r3
    ff76:	0002      	movs	r2, r0
    ff78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ff7a:	189a      	adds	r2, r3, r2
    ff7c:	687b      	ldr	r3, [r7, #4]
    ff7e:	0011      	movs	r1, r2
    ff80:	0018      	movs	r0, r3
    ff82:	4b81      	ldr	r3, [pc, #516]	; (10188 <_http_client_handle_header+0x280>)
    ff84:	4798      	blx	r3

			/* Check validation first. */
			if (module->cb && module->resp.response_code) {
    ff86:	687b      	ldr	r3, [r7, #4]
    ff88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    ff8a:	2b00      	cmp	r3, #0
    ff8c:	d046      	beq.n	1001c <_http_client_handle_header+0x114>
    ff8e:	687b      	ldr	r3, [r7, #4]
    ff90:	22e4      	movs	r2, #228	; 0xe4
    ff92:	5a9b      	ldrh	r3, [r3, r2]
    ff94:	2b00      	cmp	r3, #0
    ff96:	d041      	beq.n	1001c <_http_client_handle_header+0x114>
				/* Chunked transfer */
				if (module->resp.content_length < 0) {
    ff98:	687b      	ldr	r3, [r7, #4]
    ff9a:	22dc      	movs	r2, #220	; 0xdc
    ff9c:	589b      	ldr	r3, [r3, r2]
    ff9e:	2b00      	cmp	r3, #0
    ffa0:	da19      	bge.n	ffd6 <_http_client_handle_header+0xce>
					data.recv_response.response_code = module->resp.response_code;
    ffa2:	687b      	ldr	r3, [r7, #4]
    ffa4:	22e4      	movs	r2, #228	; 0xe4
    ffa6:	5a9a      	ldrh	r2, [r3, r2]
    ffa8:	230c      	movs	r3, #12
    ffaa:	18fb      	adds	r3, r7, r3
    ffac:	801a      	strh	r2, [r3, #0]
					data.recv_response.is_chunked = 1;
    ffae:	230c      	movs	r3, #12
    ffb0:	18fb      	adds	r3, r7, r3
    ffb2:	2201      	movs	r2, #1
    ffb4:	709a      	strb	r2, [r3, #2]
					module->resp.read_length = 0;
    ffb6:	687b      	ldr	r3, [r7, #4]
    ffb8:	22e0      	movs	r2, #224	; 0xe0
    ffba:	2100      	movs	r1, #0
    ffbc:	5099      	str	r1, [r3, r2]
					data.recv_response.content = NULL;
    ffbe:	230c      	movs	r3, #12
    ffc0:	18fb      	adds	r3, r7, r3
    ffc2:	2200      	movs	r2, #0
    ffc4:	609a      	str	r2, [r3, #8]
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
    ffc6:	687b      	ldr	r3, [r7, #4]
    ffc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    ffca:	220c      	movs	r2, #12
    ffcc:	18ba      	adds	r2, r7, r2
    ffce:	6878      	ldr	r0, [r7, #4]
    ffd0:	2102      	movs	r1, #2
    ffd2:	4798      	blx	r3
    ffd4:	e022      	b.n	1001c <_http_client_handle_header+0x114>
				} else if (module->resp.content_length > (int)module->config.recv_buffer_size) {
    ffd6:	687b      	ldr	r3, [r7, #4]
    ffd8:	22dc      	movs	r2, #220	; 0xdc
    ffda:	589a      	ldr	r2, [r3, r2]
    ffdc:	687b      	ldr	r3, [r7, #4]
    ffde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    ffe0:	429a      	cmp	r2, r3
    ffe2:	dd1b      	ble.n	1001c <_http_client_handle_header+0x114>
					/* Entity is bigger than receive buffer. Sending the buffer to user like chunked transfer. */
					data.recv_response.response_code = module->resp.response_code;
    ffe4:	687b      	ldr	r3, [r7, #4]
    ffe6:	22e4      	movs	r2, #228	; 0xe4
    ffe8:	5a9a      	ldrh	r2, [r3, r2]
    ffea:	230c      	movs	r3, #12
    ffec:	18fb      	adds	r3, r7, r3
    ffee:	801a      	strh	r2, [r3, #0]
					data.recv_response.content_length = module->resp.content_length;
    fff0:	687b      	ldr	r3, [r7, #4]
    fff2:	22dc      	movs	r2, #220	; 0xdc
    fff4:	589b      	ldr	r3, [r3, r2]
    fff6:	001a      	movs	r2, r3
    fff8:	230c      	movs	r3, #12
    fffa:	18fb      	adds	r3, r7, r3
    fffc:	605a      	str	r2, [r3, #4]
					data.recv_response.content = NULL;
    fffe:	230c      	movs	r3, #12
   10000:	18fb      	adds	r3, r7, r3
   10002:	2200      	movs	r2, #0
   10004:	609a      	str	r2, [r3, #8]
					module->resp.read_length = 0;
   10006:	687b      	ldr	r3, [r7, #4]
   10008:	22e0      	movs	r2, #224	; 0xe0
   1000a:	2100      	movs	r1, #0
   1000c:	5099      	str	r1, [r3, r2]
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
   1000e:	687b      	ldr	r3, [r7, #4]
   10010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   10012:	220c      	movs	r2, #12
   10014:	18ba      	adds	r2, r7, r2
   10016:	6878      	ldr	r0, [r7, #4]
   10018:	2102      	movs	r1, #2
   1001a:	4798      	blx	r3
				}
			}

			module->resp.state = STATE_PARSE_ENTITY;
   1001c:	687b      	ldr	r3, [r7, #4]
   1001e:	22d8      	movs	r2, #216	; 0xd8
   10020:	2101      	movs	r1, #1
   10022:	5099      	str	r1, [r3, r2]
			return 1;
   10024:	2301      	movs	r3, #1
   10026:	e0a7      	b.n	10178 <_http_client_handle_header+0x270>
		} else if (!strncmp(ptr, "Content-Length: ", strlen("Content-Length: "))) {
   10028:	495a      	ldr	r1, [pc, #360]	; (10194 <_http_client_handle_header+0x28c>)
   1002a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1002c:	2210      	movs	r2, #16
   1002e:	0018      	movs	r0, r3
   10030:	4b57      	ldr	r3, [pc, #348]	; (10190 <_http_client_handle_header+0x288>)
   10032:	4798      	blx	r3
   10034:	1e03      	subs	r3, r0, #0
   10036:	d109      	bne.n	1004c <_http_client_handle_header+0x144>
			module->resp.content_length = atoi(ptr + strlen("Content-Length: "));
   10038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1003a:	3310      	adds	r3, #16
   1003c:	0018      	movs	r0, r3
   1003e:	4b56      	ldr	r3, [pc, #344]	; (10198 <_http_client_handle_header+0x290>)
   10040:	4798      	blx	r3
   10042:	0001      	movs	r1, r0
   10044:	687b      	ldr	r3, [r7, #4]
   10046:	22dc      	movs	r2, #220	; 0xdc
   10048:	5099      	str	r1, [r3, r2]
   1004a:	e08b      	b.n	10164 <_http_client_handle_header+0x25c>
		} else if (!strncmp(ptr, "Transfer-Encoding: ", strlen("Transfer-Encoding: "))) {
   1004c:	4953      	ldr	r1, [pc, #332]	; (1019c <_http_client_handle_header+0x294>)
   1004e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10050:	2213      	movs	r2, #19
   10052:	0018      	movs	r0, r3
   10054:	4b4e      	ldr	r3, [pc, #312]	; (10190 <_http_client_handle_header+0x288>)
   10056:	4798      	blx	r3
   10058:	1e03      	subs	r3, r0, #0
   1005a:	d127      	bne.n	100ac <_http_client_handle_header+0x1a4>
			/* Currently does not support gzip or deflate encoding. If received this header, disconnect session immediately*/
			char *type_ptr = ptr + strlen("Transfer-Encoding: ");
   1005c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1005e:	3313      	adds	r3, #19
   10060:	623b      	str	r3, [r7, #32]
			for (; ptr_line_end > type_ptr; type_ptr++) {
   10062:	e01e      	b.n	100a2 <_http_client_handle_header+0x19a>
				if (*type_ptr == ' ') {
   10064:	6a3b      	ldr	r3, [r7, #32]
   10066:	781b      	ldrb	r3, [r3, #0]
   10068:	2b20      	cmp	r3, #32
   1006a:	d103      	bne.n	10074 <_http_client_handle_header+0x16c>
		} else if (!strncmp(ptr, "Content-Length: ", strlen("Content-Length: "))) {
			module->resp.content_length = atoi(ptr + strlen("Content-Length: "));
		} else if (!strncmp(ptr, "Transfer-Encoding: ", strlen("Transfer-Encoding: "))) {
			/* Currently does not support gzip or deflate encoding. If received this header, disconnect session immediately*/
			char *type_ptr = ptr + strlen("Transfer-Encoding: ");
			for (; ptr_line_end > type_ptr; type_ptr++) {
   1006c:	6a3b      	ldr	r3, [r7, #32]
   1006e:	3301      	adds	r3, #1
   10070:	623b      	str	r3, [r7, #32]
   10072:	e016      	b.n	100a2 <_http_client_handle_header+0x19a>
				if (*type_ptr == ' ') {
					continue;
				} else if (*type_ptr == 'C' || *type_ptr == 'c') {
   10074:	6a3b      	ldr	r3, [r7, #32]
   10076:	781b      	ldrb	r3, [r3, #0]
   10078:	2b43      	cmp	r3, #67	; 0x43
   1007a:	d003      	beq.n	10084 <_http_client_handle_header+0x17c>
   1007c:	6a3b      	ldr	r3, [r7, #32]
   1007e:	781b      	ldrb	r3, [r3, #0]
   10080:	2b63      	cmp	r3, #99	; 0x63
   10082:	d105      	bne.n	10090 <_http_client_handle_header+0x188>
					/* Chunked transfer */
					module->req.content_length = -1;
   10084:	687b      	ldr	r3, [r7, #4]
   10086:	21cc      	movs	r1, #204	; 0xcc
   10088:	2201      	movs	r2, #1
   1008a:	4252      	negs	r2, r2
   1008c:	505a      	str	r2, [r3, r1]
				} else {
					_http_client_clear_conn(module, -ENOTSUP);
					return 0;
				}
				break;
   1008e:	e069      	b.n	10164 <_http_client_handle_header+0x25c>
					continue;
				} else if (*type_ptr == 'C' || *type_ptr == 'c') {
					/* Chunked transfer */
					module->req.content_length = -1;
				} else {
					_http_client_clear_conn(module, -ENOTSUP);
   10090:	2386      	movs	r3, #134	; 0x86
   10092:	425a      	negs	r2, r3
   10094:	687b      	ldr	r3, [r7, #4]
   10096:	0011      	movs	r1, r2
   10098:	0018      	movs	r0, r3
   1009a:	4b41      	ldr	r3, [pc, #260]	; (101a0 <_http_client_handle_header+0x298>)
   1009c:	4798      	blx	r3
					return 0;
   1009e:	2300      	movs	r3, #0
   100a0:	e06a      	b.n	10178 <_http_client_handle_header+0x270>
		} else if (!strncmp(ptr, "Content-Length: ", strlen("Content-Length: "))) {
			module->resp.content_length = atoi(ptr + strlen("Content-Length: "));
		} else if (!strncmp(ptr, "Transfer-Encoding: ", strlen("Transfer-Encoding: "))) {
			/* Currently does not support gzip or deflate encoding. If received this header, disconnect session immediately*/
			char *type_ptr = ptr + strlen("Transfer-Encoding: ");
			for (; ptr_line_end > type_ptr; type_ptr++) {
   100a2:	69ba      	ldr	r2, [r7, #24]
   100a4:	6a3b      	ldr	r3, [r7, #32]
   100a6:	429a      	cmp	r2, r3
   100a8:	d8dc      	bhi.n	10064 <_http_client_handle_header+0x15c>
   100aa:	e05b      	b.n	10164 <_http_client_handle_header+0x25c>
					_http_client_clear_conn(module, -ENOTSUP);
					return 0;
				}
				break;
			}
		} else if (!strncmp(ptr, "Connection: ", strlen("Connection: "))) {
   100ac:	493d      	ldr	r1, [pc, #244]	; (101a4 <_http_client_handle_header+0x29c>)
   100ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   100b0:	220c      	movs	r2, #12
   100b2:	0018      	movs	r0, r3
   100b4:	4b36      	ldr	r3, [pc, #216]	; (10190 <_http_client_handle_header+0x288>)
   100b6:	4798      	blx	r3
   100b8:	1e03      	subs	r3, r0, #0
   100ba:	d126      	bne.n	1010a <_http_client_handle_header+0x202>
			char *type_ptr = ptr + strlen("Connection: ");
   100bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   100be:	330c      	adds	r3, #12
   100c0:	61fb      	str	r3, [r7, #28]
			for (; ptr_line_end > type_ptr; type_ptr++) {
   100c2:	e01d      	b.n	10100 <_http_client_handle_header+0x1f8>
				if (*type_ptr == ' ') {
   100c4:	69fb      	ldr	r3, [r7, #28]
   100c6:	781b      	ldrb	r3, [r3, #0]
   100c8:	2b20      	cmp	r3, #32
   100ca:	d103      	bne.n	100d4 <_http_client_handle_header+0x1cc>
				}
				break;
			}
		} else if (!strncmp(ptr, "Connection: ", strlen("Connection: "))) {
			char *type_ptr = ptr + strlen("Connection: ");
			for (; ptr_line_end > type_ptr; type_ptr++) {
   100cc:	69fb      	ldr	r3, [r7, #28]
   100ce:	3301      	adds	r3, #1
   100d0:	61fb      	str	r3, [r7, #28]
   100d2:	e015      	b.n	10100 <_http_client_handle_header+0x1f8>
				if (*type_ptr == ' ') {
					continue;
				} else if (*type_ptr == 'K' || *type_ptr == 'k') {
   100d4:	69fb      	ldr	r3, [r7, #28]
   100d6:	781b      	ldrb	r3, [r3, #0]
   100d8:	2b4b      	cmp	r3, #75	; 0x4b
   100da:	d003      	beq.n	100e4 <_http_client_handle_header+0x1dc>
   100dc:	69fb      	ldr	r3, [r7, #28]
   100de:	781b      	ldrb	r3, [r3, #0]
   100e0:	2b6b      	cmp	r3, #107	; 0x6b
   100e2:	d106      	bne.n	100f2 <_http_client_handle_header+0x1ea>
					module->permanent = 1;
   100e4:	687b      	ldr	r3, [r7, #4]
   100e6:	2241      	movs	r2, #65	; 0x41
   100e8:	5c99      	ldrb	r1, [r3, r2]
   100ea:	2002      	movs	r0, #2
   100ec:	4301      	orrs	r1, r0
   100ee:	5499      	strb	r1, [r3, r2]
				} else {
					module->permanent = 0;
				}
				break;
   100f0:	e038      	b.n	10164 <_http_client_handle_header+0x25c>
				if (*type_ptr == ' ') {
					continue;
				} else if (*type_ptr == 'K' || *type_ptr == 'k') {
					module->permanent = 1;
				} else {
					module->permanent = 0;
   100f2:	687b      	ldr	r3, [r7, #4]
   100f4:	2241      	movs	r2, #65	; 0x41
   100f6:	5c99      	ldrb	r1, [r3, r2]
   100f8:	2002      	movs	r0, #2
   100fa:	4381      	bics	r1, r0
   100fc:	5499      	strb	r1, [r3, r2]
				}
				break;
   100fe:	e031      	b.n	10164 <_http_client_handle_header+0x25c>
				}
				break;
			}
		} else if (!strncmp(ptr, "Connection: ", strlen("Connection: "))) {
			char *type_ptr = ptr + strlen("Connection: ");
			for (; ptr_line_end > type_ptr; type_ptr++) {
   10100:	69ba      	ldr	r2, [r7, #24]
   10102:	69fb      	ldr	r3, [r7, #28]
   10104:	429a      	cmp	r2, r3
   10106:	d8dd      	bhi.n	100c4 <_http_client_handle_header+0x1bc>
   10108:	e02c      	b.n	10164 <_http_client_handle_header+0x25c>
				} else {
					module->permanent = 0;
				}
				break;
			}
		} else if (!strncmp(ptr, "HTTP/", 5)) {
   1010a:	4927      	ldr	r1, [pc, #156]	; (101a8 <_http_client_handle_header+0x2a0>)
   1010c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1010e:	2205      	movs	r2, #5
   10110:	0018      	movs	r0, r3
   10112:	4b1f      	ldr	r3, [pc, #124]	; (10190 <_http_client_handle_header+0x288>)
   10114:	4798      	blx	r3
   10116:	1e03      	subs	r3, r0, #0
   10118:	d124      	bne.n	10164 <_http_client_handle_header+0x25c>
			module->resp.response_code = atoi(ptr + 9); /* HTTP/{Ver} {Code} {Desc} : HTTP/1.1 200 OK */
   1011a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1011c:	3309      	adds	r3, #9
   1011e:	0018      	movs	r0, r3
   10120:	4b1d      	ldr	r3, [pc, #116]	; (10198 <_http_client_handle_header+0x290>)
   10122:	4798      	blx	r3
   10124:	0003      	movs	r3, r0
   10126:	b299      	uxth	r1, r3
   10128:	687b      	ldr	r3, [r7, #4]
   1012a:	22e4      	movs	r2, #228	; 0xe4
   1012c:	5299      	strh	r1, [r3, r2]
			/* Initializing the variables */
			module->resp.content_length = 0;
   1012e:	687b      	ldr	r3, [r7, #4]
   10130:	22dc      	movs	r2, #220	; 0xdc
   10132:	2100      	movs	r1, #0
   10134:	5099      	str	r1, [r3, r2]
			/* persistent connection is turn on in the HTTP 1.1 or above version of protocols. */  
			if (ptr [5] > '1' || ptr[7] > '0') {
   10136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10138:	3305      	adds	r3, #5
   1013a:	781b      	ldrb	r3, [r3, #0]
   1013c:	2b31      	cmp	r3, #49	; 0x31
   1013e:	d804      	bhi.n	1014a <_http_client_handle_header+0x242>
   10140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10142:	3307      	adds	r3, #7
   10144:	781b      	ldrb	r3, [r3, #0]
   10146:	2b30      	cmp	r3, #48	; 0x30
   10148:	d906      	bls.n	10158 <_http_client_handle_header+0x250>
				module->permanent = 1;
   1014a:	687b      	ldr	r3, [r7, #4]
   1014c:	2241      	movs	r2, #65	; 0x41
   1014e:	5c99      	ldrb	r1, [r3, r2]
   10150:	2002      	movs	r0, #2
   10152:	4301      	orrs	r1, r0
   10154:	5499      	strb	r1, [r3, r2]
   10156:	e005      	b.n	10164 <_http_client_handle_header+0x25c>
			} else {
				module->permanent = 0;
   10158:	687b      	ldr	r3, [r7, #4]
   1015a:	2241      	movs	r2, #65	; 0x41
   1015c:	5c99      	ldrb	r1, [r3, r2]
   1015e:	2002      	movs	r0, #2
   10160:	4381      	bics	r1, r0
   10162:	5499      	strb	r1, [r3, r2]
			}
		}

		ptr = ptr_line_end + strlen(new_line);
   10164:	4b06      	ldr	r3, [pc, #24]	; (10180 <_http_client_handle_header+0x278>)
   10166:	681b      	ldr	r3, [r3, #0]
   10168:	0018      	movs	r0, r3
   1016a:	4b08      	ldr	r3, [pc, #32]	; (1018c <_http_client_handle_header+0x284>)
   1016c:	4798      	blx	r3
   1016e:	0002      	movs	r2, r0
   10170:	69bb      	ldr	r3, [r7, #24]
   10172:	189b      	adds	r3, r3, r2
   10174:	627b      	str	r3, [r7, #36]	; 0x24
	}
   10176:	e6ce      	b.n	ff16 <_http_client_handle_header+0xe>
}
   10178:	0018      	movs	r0, r3
   1017a:	46bd      	mov	sp, r7
   1017c:	b00b      	add	sp, #44	; 0x2c
   1017e:	bd90      	pop	{r4, r7, pc}
   10180:	20000008 	.word	0x20000008
   10184:	00016f1d 	.word	0x00016f1d
   10188:	0001056d 	.word	0x0001056d
   1018c:	00016eeb 	.word	0x00016eeb
   10190:	00016ef9 	.word	0x00016ef9
   10194:	000192dc 	.word	0x000192dc
   10198:	00016979 	.word	0x00016979
   1019c:	00019300 	.word	0x00019300
   101a0:	0000f5a1 	.word	0x0000f5a1
   101a4:	00019314 	.word	0x00019314
   101a8:	00019324 	.word	0x00019324

000101ac <_http_client_read_chuked_entity>:

static void _http_client_read_chuked_entity(struct http_client_module *const module)
{
   101ac:	b580      	push	{r7, lr}
   101ae:	b088      	sub	sp, #32
   101b0:	af00      	add	r7, sp, #0
   101b2:	6078      	str	r0, [r7, #4]
	/* In chunked mode, read_length variable is means to remain data in the chunk. */
	union http_client_data data;
	int length = (int)module->recved_size;
   101b4:	687b      	ldr	r3, [r7, #4]
   101b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   101b8:	61fb      	str	r3, [r7, #28]
	int extension = 0;
   101ba:	2300      	movs	r3, #0
   101bc:	61bb      	str	r3, [r7, #24]
	char *buffer= module->config.recv_buffer;
   101be:	687b      	ldr	r3, [r7, #4]
   101c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
   101c2:	617b      	str	r3, [r7, #20]

	do {
		if (module->resp.read_length >= 0) {
   101c4:	687b      	ldr	r3, [r7, #4]
   101c6:	22e0      	movs	r2, #224	; 0xe0
   101c8:	589b      	ldr	r3, [r3, r2]
   101ca:	2b00      	cmp	r3, #0
   101cc:	db71      	blt.n	102b2 <_http_client_read_chuked_entity+0x106>
			if (module->resp.read_length == 0) {
   101ce:	687b      	ldr	r3, [r7, #4]
   101d0:	22e0      	movs	r2, #224	; 0xe0
   101d2:	589b      	ldr	r3, [r3, r2]
   101d4:	2b00      	cmp	r3, #0
   101d6:	d134      	bne.n	10242 <_http_client_read_chuked_entity+0x96>
				/* Complete to receive the buffer. */
				module->resp.state = STATE_PARSE_HEADER;
   101d8:	687b      	ldr	r3, [r7, #4]
   101da:	22d8      	movs	r2, #216	; 0xd8
   101dc:	2100      	movs	r1, #0
   101de:	5099      	str	r1, [r3, r2]
				module->resp.response_code = 0;
   101e0:	687b      	ldr	r3, [r7, #4]
   101e2:	22e4      	movs	r2, #228	; 0xe4
   101e4:	2100      	movs	r1, #0
   101e6:	5299      	strh	r1, [r3, r2]
				data.recv_chunked_data.is_complete = 1;
   101e8:	2308      	movs	r3, #8
   101ea:	18fb      	adds	r3, r7, r3
   101ec:	2201      	movs	r2, #1
   101ee:	721a      	strb	r2, [r3, #8]
				data.recv_chunked_data.length = 0;
   101f0:	2308      	movs	r3, #8
   101f2:	18fb      	adds	r3, r7, r3
   101f4:	2200      	movs	r2, #0
   101f6:	601a      	str	r2, [r3, #0]
				data.recv_chunked_data.data = NULL;
   101f8:	2308      	movs	r3, #8
   101fa:	18fb      	adds	r3, r7, r3
   101fc:	2200      	movs	r2, #0
   101fe:	605a      	str	r2, [r3, #4]
				if (module->cb) {
   10200:	687b      	ldr	r3, [r7, #4]
   10202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   10204:	2b00      	cmp	r3, #0
   10206:	d006      	beq.n	10216 <_http_client_read_chuked_entity+0x6a>
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
   10208:	687b      	ldr	r3, [r7, #4]
   1020a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1020c:	2208      	movs	r2, #8
   1020e:	18ba      	adds	r2, r7, r2
   10210:	6878      	ldr	r0, [r7, #4]
   10212:	2103      	movs	r1, #3
   10214:	4798      	blx	r3
				}
				if (module->permanent == 0) {
   10216:	687b      	ldr	r3, [r7, #4]
   10218:	2241      	movs	r2, #65	; 0x41
   1021a:	5c9b      	ldrb	r3, [r3, r2]
   1021c:	2202      	movs	r2, #2
   1021e:	4013      	ands	r3, r2
   10220:	b2db      	uxtb	r3, r3
   10222:	2b00      	cmp	r3, #0
   10224:	d105      	bne.n	10232 <_http_client_read_chuked_entity+0x86>
					/* This server was not supported keep alive. */
					_http_client_clear_conn(module, 0);
   10226:	687b      	ldr	r3, [r7, #4]
   10228:	2100      	movs	r1, #0
   1022a:	0018      	movs	r0, r3
   1022c:	4b62      	ldr	r3, [pc, #392]	; (103b8 <_http_client_read_chuked_entity+0x20c>)
   1022e:	4798      	blx	r3
					return;
   10230:	e0bf      	b.n	103b2 <_http_client_read_chuked_entity+0x206>
				}
				_http_client_move_buffer(module, buffer + 2);
   10232:	697b      	ldr	r3, [r7, #20]
   10234:	1c9a      	adds	r2, r3, #2
   10236:	687b      	ldr	r3, [r7, #4]
   10238:	0011      	movs	r1, r2
   1023a:	0018      	movs	r0, r3
   1023c:	4b5f      	ldr	r3, [pc, #380]	; (103bc <_http_client_read_chuked_entity+0x210>)
   1023e:	4798      	blx	r3
   10240:	e0b2      	b.n	103a8 <_http_client_read_chuked_entity+0x1fc>
			} else if (module->resp.read_length <= length) {
   10242:	687b      	ldr	r3, [r7, #4]
   10244:	22e0      	movs	r2, #224	; 0xe0
   10246:	589a      	ldr	r2, [r3, r2]
   10248:	69fb      	ldr	r3, [r7, #28]
   1024a:	429a      	cmp	r2, r3
   1024c:	dd00      	ble.n	10250 <_http_client_read_chuked_entity+0xa4>
   1024e:	e0ab      	b.n	103a8 <_http_client_read_chuked_entity+0x1fc>
				data.recv_chunked_data.length = module->resp.read_length;
   10250:	687b      	ldr	r3, [r7, #4]
   10252:	22e0      	movs	r2, #224	; 0xe0
   10254:	589b      	ldr	r3, [r3, r2]
   10256:	001a      	movs	r2, r3
   10258:	2308      	movs	r3, #8
   1025a:	18fb      	adds	r3, r7, r3
   1025c:	601a      	str	r2, [r3, #0]
				data.recv_chunked_data.data = buffer;
   1025e:	2308      	movs	r3, #8
   10260:	18fb      	adds	r3, r7, r3
   10262:	697a      	ldr	r2, [r7, #20]
   10264:	605a      	str	r2, [r3, #4]
				data.recv_chunked_data.is_complete = 0;
   10266:	2308      	movs	r3, #8
   10268:	18fb      	adds	r3, r7, r3
   1026a:	2200      	movs	r2, #0
   1026c:	721a      	strb	r2, [r3, #8]

				if (module->cb) {
   1026e:	687b      	ldr	r3, [r7, #4]
   10270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   10272:	2b00      	cmp	r3, #0
   10274:	d006      	beq.n	10284 <_http_client_read_chuked_entity+0xd8>
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
   10276:	687b      	ldr	r3, [r7, #4]
   10278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1027a:	2208      	movs	r2, #8
   1027c:	18ba      	adds	r2, r7, r2
   1027e:	6878      	ldr	r0, [r7, #4]
   10280:	2103      	movs	r1, #3
   10282:	4798      	blx	r3
				}
				/* Last two character in the chunk is '\r\n'. */
				_http_client_move_buffer(module, buffer + module->resp.read_length + 2 /* sizeof newline character */);
   10284:	687b      	ldr	r3, [r7, #4]
   10286:	22e0      	movs	r2, #224	; 0xe0
   10288:	589b      	ldr	r3, [r3, r2]
   1028a:	3302      	adds	r3, #2
   1028c:	697a      	ldr	r2, [r7, #20]
   1028e:	18d2      	adds	r2, r2, r3
   10290:	687b      	ldr	r3, [r7, #4]
   10292:	0011      	movs	r1, r2
   10294:	0018      	movs	r0, r3
   10296:	4b49      	ldr	r3, [pc, #292]	; (103bc <_http_client_read_chuked_entity+0x210>)
   10298:	4798      	blx	r3
				length = (int)module->recved_size;
   1029a:	687b      	ldr	r3, [r7, #4]
   1029c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   1029e:	61fb      	str	r3, [r7, #28]
				buffer = module->config.recv_buffer;
   102a0:	687b      	ldr	r3, [r7, #4]
   102a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
   102a4:	617b      	str	r3, [r7, #20]
				module->resp.read_length = -1;
   102a6:	687b      	ldr	r3, [r7, #4]
   102a8:	21e0      	movs	r1, #224	; 0xe0
   102aa:	2201      	movs	r2, #1
   102ac:	4252      	negs	r2, r2
   102ae:	505a      	str	r2, [r3, r1]
   102b0:	e07a      	b.n	103a8 <_http_client_read_chuked_entity+0x1fc>
			}
		} else {
			/* Read chunked length. */
			module->resp.read_length = 0;
   102b2:	687b      	ldr	r3, [r7, #4]
   102b4:	22e0      	movs	r2, #224	; 0xe0
   102b6:	2100      	movs	r1, #0
   102b8:	5099      	str	r1, [r3, r2]
			for (; length > 0; buffer++, length--) {
   102ba:	e05a      	b.n	10372 <_http_client_read_chuked_entity+0x1c6>
				if (*buffer == '\n') {
   102bc:	697b      	ldr	r3, [r7, #20]
   102be:	781b      	ldrb	r3, [r3, #0]
   102c0:	2b0a      	cmp	r3, #10
   102c2:	d106      	bne.n	102d2 <_http_client_read_chuked_entity+0x126>
					buffer++;
   102c4:	697b      	ldr	r3, [r7, #20]
   102c6:	3301      	adds	r3, #1
   102c8:	617b      	str	r3, [r7, #20]
					length--;
   102ca:	69fb      	ldr	r3, [r7, #28]
   102cc:	3b01      	subs	r3, #1
   102ce:	61fb      	str	r3, [r7, #28]
					break;
   102d0:	e052      	b.n	10378 <_http_client_read_chuked_entity+0x1cc>
				}
				if (extension != 0) {
   102d2:	69bb      	ldr	r3, [r7, #24]
   102d4:	2b00      	cmp	r3, #0
   102d6:	d145      	bne.n	10364 <_http_client_read_chuked_entity+0x1b8>
					continue;
				}
				if (*buffer >= '0' && *buffer <= '9') {
   102d8:	697b      	ldr	r3, [r7, #20]
   102da:	781b      	ldrb	r3, [r3, #0]
   102dc:	2b2f      	cmp	r3, #47	; 0x2f
   102de:	d910      	bls.n	10302 <_http_client_read_chuked_entity+0x156>
   102e0:	697b      	ldr	r3, [r7, #20]
   102e2:	781b      	ldrb	r3, [r3, #0]
   102e4:	2b39      	cmp	r3, #57	; 0x39
   102e6:	d80c      	bhi.n	10302 <_http_client_read_chuked_entity+0x156>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - '0';
   102e8:	687b      	ldr	r3, [r7, #4]
   102ea:	22e0      	movs	r2, #224	; 0xe0
   102ec:	589b      	ldr	r3, [r3, r2]
   102ee:	011b      	lsls	r3, r3, #4
   102f0:	697a      	ldr	r2, [r7, #20]
   102f2:	7812      	ldrb	r2, [r2, #0]
   102f4:	189b      	adds	r3, r3, r2
   102f6:	3b30      	subs	r3, #48	; 0x30
   102f8:	001a      	movs	r2, r3
   102fa:	687b      	ldr	r3, [r7, #4]
   102fc:	21e0      	movs	r1, #224	; 0xe0
   102fe:	505a      	str	r2, [r3, r1]
   10300:	e031      	b.n	10366 <_http_client_read_chuked_entity+0x1ba>
				} else if (*buffer >= 'a' && *buffer <= 'f') {
   10302:	697b      	ldr	r3, [r7, #20]
   10304:	781b      	ldrb	r3, [r3, #0]
   10306:	2b60      	cmp	r3, #96	; 0x60
   10308:	d910      	bls.n	1032c <_http_client_read_chuked_entity+0x180>
   1030a:	697b      	ldr	r3, [r7, #20]
   1030c:	781b      	ldrb	r3, [r3, #0]
   1030e:	2b66      	cmp	r3, #102	; 0x66
   10310:	d80c      	bhi.n	1032c <_http_client_read_chuked_entity+0x180>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - 'a';
   10312:	687b      	ldr	r3, [r7, #4]
   10314:	22e0      	movs	r2, #224	; 0xe0
   10316:	589b      	ldr	r3, [r3, r2]
   10318:	011b      	lsls	r3, r3, #4
   1031a:	697a      	ldr	r2, [r7, #20]
   1031c:	7812      	ldrb	r2, [r2, #0]
   1031e:	189b      	adds	r3, r3, r2
   10320:	3b61      	subs	r3, #97	; 0x61
   10322:	001a      	movs	r2, r3
   10324:	687b      	ldr	r3, [r7, #4]
   10326:	21e0      	movs	r1, #224	; 0xe0
   10328:	505a      	str	r2, [r3, r1]
   1032a:	e01c      	b.n	10366 <_http_client_read_chuked_entity+0x1ba>
				} else if (*buffer >= 'A' && *buffer <= 'F') {
   1032c:	697b      	ldr	r3, [r7, #20]
   1032e:	781b      	ldrb	r3, [r3, #0]
   10330:	2b40      	cmp	r3, #64	; 0x40
   10332:	d910      	bls.n	10356 <_http_client_read_chuked_entity+0x1aa>
   10334:	697b      	ldr	r3, [r7, #20]
   10336:	781b      	ldrb	r3, [r3, #0]
   10338:	2b46      	cmp	r3, #70	; 0x46
   1033a:	d80c      	bhi.n	10356 <_http_client_read_chuked_entity+0x1aa>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - 'A';
   1033c:	687b      	ldr	r3, [r7, #4]
   1033e:	22e0      	movs	r2, #224	; 0xe0
   10340:	589b      	ldr	r3, [r3, r2]
   10342:	011b      	lsls	r3, r3, #4
   10344:	697a      	ldr	r2, [r7, #20]
   10346:	7812      	ldrb	r2, [r2, #0]
   10348:	189b      	adds	r3, r3, r2
   1034a:	3b41      	subs	r3, #65	; 0x41
   1034c:	001a      	movs	r2, r3
   1034e:	687b      	ldr	r3, [r7, #4]
   10350:	21e0      	movs	r1, #224	; 0xe0
   10352:	505a      	str	r2, [r3, r1]
   10354:	e007      	b.n	10366 <_http_client_read_chuked_entity+0x1ba>
				} else if (*buffer == ';') {
   10356:	697b      	ldr	r3, [r7, #20]
   10358:	781b      	ldrb	r3, [r3, #0]
   1035a:	2b3b      	cmp	r3, #59	; 0x3b
   1035c:	d103      	bne.n	10366 <_http_client_read_chuked_entity+0x1ba>
					extension = 1;
   1035e:	2301      	movs	r3, #1
   10360:	61bb      	str	r3, [r7, #24]
   10362:	e000      	b.n	10366 <_http_client_read_chuked_entity+0x1ba>
					buffer++;
					length--;
					break;
				}
				if (extension != 0) {
					continue;
   10364:	46c0      	nop			; (mov r8, r8)
				module->resp.read_length = -1;
			}
		} else {
			/* Read chunked length. */
			module->resp.read_length = 0;
			for (; length > 0; buffer++, length--) {
   10366:	697b      	ldr	r3, [r7, #20]
   10368:	3301      	adds	r3, #1
   1036a:	617b      	str	r3, [r7, #20]
   1036c:	69fb      	ldr	r3, [r7, #28]
   1036e:	3b01      	subs	r3, #1
   10370:	61fb      	str	r3, [r7, #28]
   10372:	69fb      	ldr	r3, [r7, #28]
   10374:	2b00      	cmp	r3, #0
   10376:	dca1      	bgt.n	102bc <_http_client_read_chuked_entity+0x110>
				} else if (*buffer == ';') {
					extension = 1;
				}
			}

			if (module->resp.read_length > (int)module->config.recv_buffer_size) {
   10378:	687b      	ldr	r3, [r7, #4]
   1037a:	22e0      	movs	r2, #224	; 0xe0
   1037c:	589a      	ldr	r2, [r3, r2]
   1037e:	687b      	ldr	r3, [r7, #4]
   10380:	6e1b      	ldr	r3, [r3, #96]	; 0x60
   10382:	429a      	cmp	r2, r3
   10384:	dd07      	ble.n	10396 <_http_client_read_chuked_entity+0x1ea>
				/* Chunked size is too big. */
				/* Through exception. */
				_http_client_clear_conn(module, -EOVERFLOW);
   10386:	238b      	movs	r3, #139	; 0x8b
   10388:	425a      	negs	r2, r3
   1038a:	687b      	ldr	r3, [r7, #4]
   1038c:	0011      	movs	r1, r2
   1038e:	0018      	movs	r0, r3
   10390:	4b09      	ldr	r3, [pc, #36]	; (103b8 <_http_client_read_chuked_entity+0x20c>)
   10392:	4798      	blx	r3
				return;
   10394:	e00d      	b.n	103b2 <_http_client_read_chuked_entity+0x206>
			}

			if (length  == 0) {
   10396:	69fb      	ldr	r3, [r7, #28]
   10398:	2b00      	cmp	r3, #0
   1039a:	d105      	bne.n	103a8 <_http_client_read_chuked_entity+0x1fc>
				/* currently not received packet yet. */
				module->resp.read_length = -1;
   1039c:	687b      	ldr	r3, [r7, #4]
   1039e:	21e0      	movs	r1, #224	; 0xe0
   103a0:	2201      	movs	r2, #1
   103a2:	4252      	negs	r2, r2
   103a4:	505a      	str	r2, [r3, r1]
				return;
   103a6:	e004      	b.n	103b2 <_http_client_read_chuked_entity+0x206>
			}
		}
	} while(module->recved_size > 0);
   103a8:	687b      	ldr	r3, [r7, #4]
   103aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   103ac:	2b00      	cmp	r3, #0
   103ae:	d000      	beq.n	103b2 <_http_client_read_chuked_entity+0x206>
   103b0:	e708      	b.n	101c4 <_http_client_read_chuked_entity+0x18>
}
   103b2:	46bd      	mov	sp, r7
   103b4:	b008      	add	sp, #32
   103b6:	bd80      	pop	{r7, pc}
   103b8:	0000f5a1 	.word	0x0000f5a1
   103bc:	0001056d 	.word	0x0001056d

000103c0 <_http_client_handle_entity>:

int _http_client_handle_entity(struct http_client_module *const module)
{
   103c0:	b580      	push	{r7, lr}
   103c2:	b086      	sub	sp, #24
   103c4:	af00      	add	r7, sp, #0
   103c6:	6078      	str	r0, [r7, #4]
	union http_client_data data;
	char *buffer = module->config.recv_buffer;
   103c8:	687b      	ldr	r3, [r7, #4]
   103ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
   103cc:	617b      	str	r3, [r7, #20]

	/* If data size is lesser than buffer size, read all buffer and retransmission it to application. */
	if (module->resp.content_length >= 0 && module->resp.content_length <= (int)module->config.recv_buffer_size) {
   103ce:	687b      	ldr	r3, [r7, #4]
   103d0:	22dc      	movs	r2, #220	; 0xdc
   103d2:	589b      	ldr	r3, [r3, r2]
   103d4:	2b00      	cmp	r3, #0
   103d6:	db58      	blt.n	1048a <_http_client_handle_entity+0xca>
   103d8:	687b      	ldr	r3, [r7, #4]
   103da:	22dc      	movs	r2, #220	; 0xdc
   103dc:	589a      	ldr	r2, [r3, r2]
   103de:	687b      	ldr	r3, [r7, #4]
   103e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
   103e2:	429a      	cmp	r2, r3
   103e4:	dc51      	bgt.n	1048a <_http_client_handle_entity+0xca>
		if ((int)module->recved_size >= module->resp.content_length) {
   103e6:	687b      	ldr	r3, [r7, #4]
   103e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   103ea:	0019      	movs	r1, r3
   103ec:	687b      	ldr	r3, [r7, #4]
   103ee:	22dc      	movs	r2, #220	; 0xdc
   103f0:	589b      	ldr	r3, [r3, r2]
   103f2:	4299      	cmp	r1, r3
   103f4:	da00      	bge.n	103f8 <_http_client_handle_entity+0x38>
   103f6:	e0a9      	b.n	1054c <_http_client_handle_entity+0x18c>
			if (module->cb && module->resp.response_code) {
   103f8:	687b      	ldr	r3, [r7, #4]
   103fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   103fc:	2b00      	cmp	r3, #0
   103fe:	d020      	beq.n	10442 <_http_client_handle_entity+0x82>
   10400:	687b      	ldr	r3, [r7, #4]
   10402:	22e4      	movs	r2, #228	; 0xe4
   10404:	5a9b      	ldrh	r3, [r3, r2]
   10406:	2b00      	cmp	r3, #0
   10408:	d01b      	beq.n	10442 <_http_client_handle_entity+0x82>
				data.recv_response.response_code = module->resp.response_code;
   1040a:	687b      	ldr	r3, [r7, #4]
   1040c:	22e4      	movs	r2, #228	; 0xe4
   1040e:	5a9a      	ldrh	r2, [r3, r2]
   10410:	2308      	movs	r3, #8
   10412:	18fb      	adds	r3, r7, r3
   10414:	801a      	strh	r2, [r3, #0]
				data.recv_response.is_chunked = 0;
   10416:	2308      	movs	r3, #8
   10418:	18fb      	adds	r3, r7, r3
   1041a:	2200      	movs	r2, #0
   1041c:	709a      	strb	r2, [r3, #2]
				data.recv_response.content_length = module->resp.content_length;
   1041e:	687b      	ldr	r3, [r7, #4]
   10420:	22dc      	movs	r2, #220	; 0xdc
   10422:	589b      	ldr	r3, [r3, r2]
   10424:	001a      	movs	r2, r3
   10426:	2308      	movs	r3, #8
   10428:	18fb      	adds	r3, r7, r3
   1042a:	605a      	str	r2, [r3, #4]
				data.recv_response.content = buffer;
   1042c:	2308      	movs	r3, #8
   1042e:	18fb      	adds	r3, r7, r3
   10430:	697a      	ldr	r2, [r7, #20]
   10432:	609a      	str	r2, [r3, #8]
				module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
   10434:	687b      	ldr	r3, [r7, #4]
   10436:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   10438:	2208      	movs	r2, #8
   1043a:	18ba      	adds	r2, r7, r2
   1043c:	6878      	ldr	r0, [r7, #4]
   1043e:	2102      	movs	r1, #2
   10440:	4798      	blx	r3
			}
			module->resp.state = STATE_PARSE_HEADER;
   10442:	687b      	ldr	r3, [r7, #4]
   10444:	22d8      	movs	r2, #216	; 0xd8
   10446:	2100      	movs	r1, #0
   10448:	5099      	str	r1, [r3, r2]
			module->resp.response_code = 0;
   1044a:	687b      	ldr	r3, [r7, #4]
   1044c:	22e4      	movs	r2, #228	; 0xe4
   1044e:	2100      	movs	r1, #0
   10450:	5299      	strh	r1, [r3, r2]
			
			if (module->permanent == 0) {
   10452:	687b      	ldr	r3, [r7, #4]
   10454:	2241      	movs	r2, #65	; 0x41
   10456:	5c9b      	ldrb	r3, [r3, r2]
   10458:	2202      	movs	r2, #2
   1045a:	4013      	ands	r3, r2
   1045c:	b2db      	uxtb	r3, r3
   1045e:	2b00      	cmp	r3, #0
   10460:	d105      	bne.n	1046e <_http_client_handle_entity+0xae>
				/* This server was not supported keep alive. */
				_http_client_clear_conn(module, 0);
   10462:	687b      	ldr	r3, [r7, #4]
   10464:	2100      	movs	r1, #0
   10466:	0018      	movs	r0, r3
   10468:	4b3b      	ldr	r3, [pc, #236]	; (10558 <_http_client_handle_entity+0x198>)
   1046a:	4798      	blx	r3
	union http_client_data data;
	char *buffer = module->config.recv_buffer;

	/* If data size is lesser than buffer size, read all buffer and retransmission it to application. */
	if (module->resp.content_length >= 0 && module->resp.content_length <= (int)module->config.recv_buffer_size) {
		if ((int)module->recved_size >= module->resp.content_length) {
   1046c:	e06e      	b.n	1054c <_http_client_handle_entity+0x18c>
			
			if (module->permanent == 0) {
				/* This server was not supported keep alive. */
				_http_client_clear_conn(module, 0);
			} else {
				_http_client_move_buffer(module, buffer + module->resp.content_length);
   1046e:	687b      	ldr	r3, [r7, #4]
   10470:	22dc      	movs	r2, #220	; 0xdc
   10472:	589b      	ldr	r3, [r3, r2]
   10474:	001a      	movs	r2, r3
   10476:	697b      	ldr	r3, [r7, #20]
   10478:	189a      	adds	r2, r3, r2
   1047a:	687b      	ldr	r3, [r7, #4]
   1047c:	0011      	movs	r1, r2
   1047e:	0018      	movs	r0, r3
   10480:	4b36      	ldr	r3, [pc, #216]	; (1055c <_http_client_handle_entity+0x19c>)
   10482:	4798      	blx	r3
				return module->recved_size;
   10484:	687b      	ldr	r3, [r7, #4]
   10486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   10488:	e061      	b.n	1054e <_http_client_handle_entity+0x18e>
			}
		}
		/* else, buffer was not received enough size yet. */
	} else {
		if (module->resp.content_length >= 0) {
   1048a:	687b      	ldr	r3, [r7, #4]
   1048c:	22dc      	movs	r2, #220	; 0xdc
   1048e:	589b      	ldr	r3, [r3, r2]
   10490:	2b00      	cmp	r3, #0
   10492:	db57      	blt.n	10544 <_http_client_handle_entity+0x184>
			data.recv_chunked_data.length = module->recved_size;
   10494:	687b      	ldr	r3, [r7, #4]
   10496:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   10498:	2308      	movs	r3, #8
   1049a:	18fb      	adds	r3, r7, r3
   1049c:	601a      	str	r2, [r3, #0]
			data.recv_chunked_data.data = buffer;
   1049e:	2308      	movs	r3, #8
   104a0:	18fb      	adds	r3, r7, r3
   104a2:	697a      	ldr	r2, [r7, #20]
   104a4:	605a      	str	r2, [r3, #4]
			module->resp.read_length += (int)module->recved_size;
   104a6:	687b      	ldr	r3, [r7, #4]
   104a8:	22e0      	movs	r2, #224	; 0xe0
   104aa:	589a      	ldr	r2, [r3, r2]
   104ac:	687b      	ldr	r3, [r7, #4]
   104ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   104b0:	18d2      	adds	r2, r2, r3
   104b2:	687b      	ldr	r3, [r7, #4]
   104b4:	21e0      	movs	r1, #224	; 0xe0
   104b6:	505a      	str	r2, [r3, r1]
			if (module->resp.content_length <= module->resp.read_length) {
   104b8:	687b      	ldr	r3, [r7, #4]
   104ba:	22dc      	movs	r2, #220	; 0xdc
   104bc:	589a      	ldr	r2, [r3, r2]
   104be:	687b      	ldr	r3, [r7, #4]
   104c0:	21e0      	movs	r1, #224	; 0xe0
   104c2:	585b      	ldr	r3, [r3, r1]
   104c4:	429a      	cmp	r2, r3
   104c6:	dc0c      	bgt.n	104e2 <_http_client_handle_entity+0x122>
				/* Complete to receive the buffer. */
				module->resp.state = STATE_PARSE_HEADER;
   104c8:	687b      	ldr	r3, [r7, #4]
   104ca:	22d8      	movs	r2, #216	; 0xd8
   104cc:	2100      	movs	r1, #0
   104ce:	5099      	str	r1, [r3, r2]
				module->resp.response_code = 0;
   104d0:	687b      	ldr	r3, [r7, #4]
   104d2:	22e4      	movs	r2, #228	; 0xe4
   104d4:	2100      	movs	r1, #0
   104d6:	5299      	strh	r1, [r3, r2]
				data.recv_chunked_data.is_complete = 1;
   104d8:	2308      	movs	r3, #8
   104da:	18fb      	adds	r3, r7, r3
   104dc:	2201      	movs	r2, #1
   104de:	721a      	strb	r2, [r3, #8]
   104e0:	e003      	b.n	104ea <_http_client_handle_entity+0x12a>
			} else {
				data.recv_chunked_data.is_complete = 0;
   104e2:	2308      	movs	r3, #8
   104e4:	18fb      	adds	r3, r7, r3
   104e6:	2200      	movs	r2, #0
   104e8:	721a      	strb	r2, [r3, #8]
			}

			if (module->cb) {
   104ea:	687b      	ldr	r3, [r7, #4]
   104ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   104ee:	2b00      	cmp	r3, #0
   104f0:	d006      	beq.n	10500 <_http_client_handle_entity+0x140>
				module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
   104f2:	687b      	ldr	r3, [r7, #4]
   104f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   104f6:	2208      	movs	r2, #8
   104f8:	18ba      	adds	r2, r7, r2
   104fa:	6878      	ldr	r0, [r7, #4]
   104fc:	2103      	movs	r1, #3
   104fe:	4798      	blx	r3
			}
			
			if (data.recv_chunked_data.is_complete == 1) {
   10500:	2308      	movs	r3, #8
   10502:	18fb      	adds	r3, r7, r3
   10504:	7a1b      	ldrb	r3, [r3, #8]
   10506:	2b01      	cmp	r3, #1
   10508:	d112      	bne.n	10530 <_http_client_handle_entity+0x170>
				if (module->permanent == 0) {
   1050a:	687b      	ldr	r3, [r7, #4]
   1050c:	2241      	movs	r2, #65	; 0x41
   1050e:	5c9b      	ldrb	r3, [r3, r2]
   10510:	2202      	movs	r2, #2
   10512:	4013      	ands	r3, r2
   10514:	b2db      	uxtb	r3, r3
   10516:	2b00      	cmp	r3, #0
   10518:	d10a      	bne.n	10530 <_http_client_handle_entity+0x170>
					/* This server was not supported keep alive. */
					printf("1\r\n");
   1051a:	4b11      	ldr	r3, [pc, #68]	; (10560 <_http_client_handle_entity+0x1a0>)
   1051c:	0018      	movs	r0, r3
   1051e:	4b11      	ldr	r3, [pc, #68]	; (10564 <_http_client_handle_entity+0x1a4>)
   10520:	4798      	blx	r3
					_http_client_clear_conn(module, 0);
   10522:	687b      	ldr	r3, [r7, #4]
   10524:	2100      	movs	r1, #0
   10526:	0018      	movs	r0, r3
   10528:	4b0b      	ldr	r3, [pc, #44]	; (10558 <_http_client_handle_entity+0x198>)
   1052a:	4798      	blx	r3
					return 0;
   1052c:	2300      	movs	r3, #0
   1052e:	e00e      	b.n	1054e <_http_client_handle_entity+0x18e>
				}
			}
			_http_client_move_buffer(module, buffer + module->recved_size);
   10530:	687b      	ldr	r3, [r7, #4]
   10532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   10534:	697a      	ldr	r2, [r7, #20]
   10536:	18d2      	adds	r2, r2, r3
   10538:	687b      	ldr	r3, [r7, #4]
   1053a:	0011      	movs	r1, r2
   1053c:	0018      	movs	r0, r3
   1053e:	4b07      	ldr	r3, [pc, #28]	; (1055c <_http_client_handle_entity+0x19c>)
   10540:	4798      	blx	r3
   10542:	e003      	b.n	1054c <_http_client_handle_entity+0x18c>
		} else {
			_http_client_read_chuked_entity(module);
   10544:	687b      	ldr	r3, [r7, #4]
   10546:	0018      	movs	r0, r3
   10548:	4b07      	ldr	r3, [pc, #28]	; (10568 <_http_client_handle_entity+0x1a8>)
   1054a:	4798      	blx	r3
		}
	}

	return 0;
   1054c:	2300      	movs	r3, #0
}
   1054e:	0018      	movs	r0, r3
   10550:	46bd      	mov	sp, r7
   10552:	b006      	add	sp, #24
   10554:	bd80      	pop	{r7, pc}
   10556:	46c0      	nop			; (mov r8, r8)
   10558:	0000f5a1 	.word	0x0000f5a1
   1055c:	0001056d 	.word	0x0001056d
   10560:	0001932c 	.word	0x0001932c
   10564:	00016c9d 	.word	0x00016c9d
   10568:	000101ad 	.word	0x000101ad

0001056c <_http_client_move_buffer>:

void _http_client_move_buffer(struct http_client_module *const module, char *base)
{
   1056c:	b580      	push	{r7, lr}
   1056e:	b084      	sub	sp, #16
   10570:	af00      	add	r7, sp, #0
   10572:	6078      	str	r0, [r7, #4]
   10574:	6039      	str	r1, [r7, #0]
	char *buffer = module->config.recv_buffer;
   10576:	687b      	ldr	r3, [r7, #4]
   10578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
   1057a:	60fb      	str	r3, [r7, #12]
	int remain = (int)module->recved_size - (int)base + (int)buffer;
   1057c:	687b      	ldr	r3, [r7, #4]
   1057e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   10580:	001a      	movs	r2, r3
   10582:	683b      	ldr	r3, [r7, #0]
   10584:	1ad2      	subs	r2, r2, r3
   10586:	68fb      	ldr	r3, [r7, #12]
   10588:	18d3      	adds	r3, r2, r3
   1058a:	60bb      	str	r3, [r7, #8]

	if (remain > 0) {
   1058c:	68bb      	ldr	r3, [r7, #8]
   1058e:	2b00      	cmp	r3, #0
   10590:	dd09      	ble.n	105a6 <_http_client_move_buffer+0x3a>
		memmove(buffer, base, remain);
   10592:	68ba      	ldr	r2, [r7, #8]
   10594:	6839      	ldr	r1, [r7, #0]
   10596:	68fb      	ldr	r3, [r7, #12]
   10598:	0018      	movs	r0, r3
   1059a:	4b06      	ldr	r3, [pc, #24]	; (105b4 <_http_client_move_buffer+0x48>)
   1059c:	4798      	blx	r3
		module->recved_size = remain;
   1059e:	68ba      	ldr	r2, [r7, #8]
   105a0:	687b      	ldr	r3, [r7, #4]
   105a2:	645a      	str	r2, [r3, #68]	; 0x44
	} else {
		module->recved_size = 0;
	}
}
   105a4:	e002      	b.n	105ac <_http_client_move_buffer+0x40>

	if (remain > 0) {
		memmove(buffer, base, remain);
		module->recved_size = remain;
	} else {
		module->recved_size = 0;
   105a6:	687b      	ldr	r3, [r7, #4]
   105a8:	2200      	movs	r2, #0
   105aa:	645a      	str	r2, [r3, #68]	; 0x44
	}
}
   105ac:	46c0      	nop			; (mov r8, r8)
   105ae:	46bd      	mov	sp, r7
   105b0:	b004      	add	sp, #16
   105b2:	bd80      	pop	{r7, pc}
   105b4:	00016a0b 	.word	0x00016a0b

000105b8 <stream_writer_init>:
#include <asf.h>
#include <string.h>
#include "iot/stream_writer.h"

void stream_writer_init(struct stream_writer * writer, char *buffer, size_t max_length, stream_writer_write_func_t func, void *priv_data)
{
   105b8:	b580      	push	{r7, lr}
   105ba:	b084      	sub	sp, #16
   105bc:	af00      	add	r7, sp, #0
   105be:	60f8      	str	r0, [r7, #12]
   105c0:	60b9      	str	r1, [r7, #8]
   105c2:	607a      	str	r2, [r7, #4]
   105c4:	603b      	str	r3, [r7, #0]
	writer->max_size = max_length;
   105c6:	68fb      	ldr	r3, [r7, #12]
   105c8:	687a      	ldr	r2, [r7, #4]
   105ca:	601a      	str	r2, [r3, #0]
	writer->buffer = buffer;
   105cc:	68fb      	ldr	r3, [r7, #12]
   105ce:	68ba      	ldr	r2, [r7, #8]
   105d0:	611a      	str	r2, [r3, #16]
	writer->written = 0;
   105d2:	68fb      	ldr	r3, [r7, #12]
   105d4:	2200      	movs	r2, #0
   105d6:	605a      	str	r2, [r3, #4]
	writer->write_func = func;
   105d8:	68fb      	ldr	r3, [r7, #12]
   105da:	683a      	ldr	r2, [r7, #0]
   105dc:	609a      	str	r2, [r3, #8]
	writer->priv_data = priv_data;
   105de:	68fb      	ldr	r3, [r7, #12]
   105e0:	69ba      	ldr	r2, [r7, #24]
   105e2:	60da      	str	r2, [r3, #12]
}
   105e4:	46c0      	nop			; (mov r8, r8)
   105e6:	46bd      	mov	sp, r7
   105e8:	b004      	add	sp, #16
   105ea:	bd80      	pop	{r7, pc}

000105ec <stream_writer_send_8>:

void stream_writer_send_8(struct stream_writer * writer, int8_t value)
{
   105ec:	b580      	push	{r7, lr}
   105ee:	b084      	sub	sp, #16
   105f0:	af00      	add	r7, sp, #0
   105f2:	6078      	str	r0, [r7, #4]
   105f4:	000a      	movs	r2, r1
   105f6:	1cfb      	adds	r3, r7, #3
   105f8:	701a      	strb	r2, [r3, #0]
	int remain = writer->max_size - writer->written;
   105fa:	687b      	ldr	r3, [r7, #4]
   105fc:	681a      	ldr	r2, [r3, #0]
   105fe:	687b      	ldr	r3, [r7, #4]
   10600:	685b      	ldr	r3, [r3, #4]
   10602:	1ad3      	subs	r3, r2, r3
   10604:	60fb      	str	r3, [r7, #12]
	
	if (remain < 1) {
   10606:	68fb      	ldr	r3, [r7, #12]
   10608:	2b00      	cmp	r3, #0
   1060a:	dc03      	bgt.n	10614 <stream_writer_send_8+0x28>
		stream_writer_send_remain(writer);
   1060c:	687b      	ldr	r3, [r7, #4]
   1060e:	0018      	movs	r0, r3
   10610:	4b08      	ldr	r3, [pc, #32]	; (10634 <stream_writer_send_8+0x48>)
   10612:	4798      	blx	r3
	}
	
	writer->buffer[writer->written++] = (char)value;
   10614:	687b      	ldr	r3, [r7, #4]
   10616:	6919      	ldr	r1, [r3, #16]
   10618:	687b      	ldr	r3, [r7, #4]
   1061a:	685b      	ldr	r3, [r3, #4]
   1061c:	1c58      	adds	r0, r3, #1
   1061e:	687a      	ldr	r2, [r7, #4]
   10620:	6050      	str	r0, [r2, #4]
   10622:	18cb      	adds	r3, r1, r3
   10624:	1cfa      	adds	r2, r7, #3
   10626:	7812      	ldrb	r2, [r2, #0]
   10628:	701a      	strb	r2, [r3, #0]
}
   1062a:	46c0      	nop			; (mov r8, r8)
   1062c:	46bd      	mov	sp, r7
   1062e:	b004      	add	sp, #16
   10630:	bd80      	pop	{r7, pc}
   10632:	46c0      	nop			; (mov r8, r8)
   10634:	00010675 	.word	0x00010675

00010638 <stream_writer_send_buffer>:
	stream_writer_send_8(writer, (value >> 16) & 0xFF);
	stream_writer_send_8(writer, (value >> 24) & 0xFF);
}

void stream_writer_send_buffer(struct stream_writer * writer, const char *buffer, size_t length)
{
   10638:	b580      	push	{r7, lr}
   1063a:	b084      	sub	sp, #16
   1063c:	af00      	add	r7, sp, #0
   1063e:	60f8      	str	r0, [r7, #12]
   10640:	60b9      	str	r1, [r7, #8]
   10642:	607a      	str	r2, [r7, #4]
	for (; length > 0; length--, buffer++) {
   10644:	e00d      	b.n	10662 <stream_writer_send_buffer+0x2a>
		stream_writer_send_8(writer, *buffer);
   10646:	68bb      	ldr	r3, [r7, #8]
   10648:	781b      	ldrb	r3, [r3, #0]
   1064a:	b25a      	sxtb	r2, r3
   1064c:	68fb      	ldr	r3, [r7, #12]
   1064e:	0011      	movs	r1, r2
   10650:	0018      	movs	r0, r3
   10652:	4b07      	ldr	r3, [pc, #28]	; (10670 <stream_writer_send_buffer+0x38>)
   10654:	4798      	blx	r3
	stream_writer_send_8(writer, (value >> 24) & 0xFF);
}

void stream_writer_send_buffer(struct stream_writer * writer, const char *buffer, size_t length)
{
	for (; length > 0; length--, buffer++) {
   10656:	687b      	ldr	r3, [r7, #4]
   10658:	3b01      	subs	r3, #1
   1065a:	607b      	str	r3, [r7, #4]
   1065c:	68bb      	ldr	r3, [r7, #8]
   1065e:	3301      	adds	r3, #1
   10660:	60bb      	str	r3, [r7, #8]
   10662:	687b      	ldr	r3, [r7, #4]
   10664:	2b00      	cmp	r3, #0
   10666:	d1ee      	bne.n	10646 <stream_writer_send_buffer+0xe>
		stream_writer_send_8(writer, *buffer);
	}
}
   10668:	46c0      	nop			; (mov r8, r8)
   1066a:	46bd      	mov	sp, r7
   1066c:	b004      	add	sp, #16
   1066e:	bd80      	pop	{r7, pc}
   10670:	000105ed 	.word	0x000105ed

00010674 <stream_writer_send_remain>:

void stream_writer_send_remain(struct stream_writer * writer)
{
   10674:	b590      	push	{r4, r7, lr}
   10676:	b083      	sub	sp, #12
   10678:	af00      	add	r7, sp, #0
   1067a:	6078      	str	r0, [r7, #4]
	if(writer->written > 0) {
   1067c:	687b      	ldr	r3, [r7, #4]
   1067e:	685b      	ldr	r3, [r3, #4]
   10680:	2b00      	cmp	r3, #0
   10682:	d00c      	beq.n	1069e <stream_writer_send_remain+0x2a>
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
   10684:	687b      	ldr	r3, [r7, #4]
   10686:	689c      	ldr	r4, [r3, #8]
   10688:	687b      	ldr	r3, [r7, #4]
   1068a:	68d8      	ldr	r0, [r3, #12]
   1068c:	687b      	ldr	r3, [r7, #4]
   1068e:	6919      	ldr	r1, [r3, #16]
   10690:	687b      	ldr	r3, [r7, #4]
   10692:	685b      	ldr	r3, [r3, #4]
   10694:	001a      	movs	r2, r3
   10696:	47a0      	blx	r4
		writer->written = 0;
   10698:	687b      	ldr	r3, [r7, #4]
   1069a:	2200      	movs	r2, #0
   1069c:	605a      	str	r2, [r3, #4]
	}
}
   1069e:	46c0      	nop			; (mov r8, r8)
   106a0:	46bd      	mov	sp, r7
   106a2:	b003      	add	sp, #12
   106a4:	bd90      	pop	{r4, r7, pc}
   106a6:	46c0      	nop			; (mov r8, r8)

000106a8 <system_cpu_clock_get_hz>:
 * generic clock and the set CPU bus divider.
 *
 * \return Current CPU frequency in Hz.
 */
static inline uint32_t system_cpu_clock_get_hz(void)
{
   106a8:	b580      	push	{r7, lr}
   106aa:	af00      	add	r7, sp, #0
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> PM->CPUSEL.reg);
   106ac:	2000      	movs	r0, #0
   106ae:	4b05      	ldr	r3, [pc, #20]	; (106c4 <system_cpu_clock_get_hz+0x1c>)
   106b0:	4798      	blx	r3
   106b2:	0002      	movs	r2, r0
   106b4:	4b04      	ldr	r3, [pc, #16]	; (106c8 <system_cpu_clock_get_hz+0x20>)
   106b6:	7a1b      	ldrb	r3, [r3, #8]
   106b8:	b2db      	uxtb	r3, r3
   106ba:	40da      	lsrs	r2, r3
   106bc:	0013      	movs	r3, r2
}
   106be:	0018      	movs	r0, r3
   106c0:	46bd      	mov	sp, r7
   106c2:	bd80      	pop	{r7, pc}
   106c4:	00014f8d 	.word	0x00014f8d
   106c8:	40000400 	.word	0x40000400

000106cc <tcc_enable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tcc_enable(
		const struct tcc_module *const module_inst)
{
   106cc:	b580      	push	{r7, lr}
   106ce:	b084      	sub	sp, #16
   106d0:	af00      	add	r7, sp, #0
   106d2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
   106d4:	687b      	ldr	r3, [r7, #4]
   106d6:	681b      	ldr	r3, [r3, #0]
   106d8:	60fb      	str	r3, [r7, #12]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
   106da:	46c0      	nop			; (mov r8, r8)
   106dc:	68fb      	ldr	r3, [r7, #12]
   106de:	689b      	ldr	r3, [r3, #8]
   106e0:	2202      	movs	r2, #2
   106e2:	4013      	ands	r3, r2
   106e4:	d1fa      	bne.n	106dc <tcc_enable+0x10>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
   106e6:	68fb      	ldr	r3, [r7, #12]
   106e8:	681b      	ldr	r3, [r3, #0]
   106ea:	2202      	movs	r2, #2
   106ec:	431a      	orrs	r2, r3
   106ee:	68fb      	ldr	r3, [r7, #12]
   106f0:	601a      	str	r2, [r3, #0]
}
   106f2:	46c0      	nop			; (mov r8, r8)
   106f4:	46bd      	mov	sp, r7
   106f6:	b004      	add	sp, #16
   106f8:	bd80      	pop	{r7, pc}
   106fa:	46c0      	nop			; (mov r8, r8)

000106fc <sw_timer_tcc_callback>:
 *
 * \param[in] module Instance of the TCC.
 */
#if (SAMD21)
static void sw_timer_tcc_callback(struct tcc_module *const module)
{
   106fc:	b580      	push	{r7, lr}
   106fe:	b082      	sub	sp, #8
   10700:	af00      	add	r7, sp, #0
   10702:	6078      	str	r0, [r7, #4]
	sw_timer_tick++;
   10704:	4b04      	ldr	r3, [pc, #16]	; (10718 <sw_timer_tcc_callback+0x1c>)
   10706:	681b      	ldr	r3, [r3, #0]
   10708:	1c5a      	adds	r2, r3, #1
   1070a:	4b03      	ldr	r3, [pc, #12]	; (10718 <sw_timer_tcc_callback+0x1c>)
   1070c:	601a      	str	r2, [r3, #0]
}
   1070e:	46c0      	nop			; (mov r8, r8)
   10710:	46bd      	mov	sp, r7
   10712:	b002      	add	sp, #8
   10714:	bd80      	pop	{r7, pc}
   10716:	46c0      	nop			; (mov r8, r8)
   10718:	200000d0 	.word	0x200000d0

0001071c <sw_timer_get_config_defaults>:
}

#endif

void sw_timer_get_config_defaults(struct sw_timer_config *const config)
{
   1071c:	b580      	push	{r7, lr}
   1071e:	b082      	sub	sp, #8
   10720:	af00      	add	r7, sp, #0
   10722:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->accuracy = 100;
   10724:	687b      	ldr	r3, [r7, #4]
   10726:	2264      	movs	r2, #100	; 0x64
   10728:	805a      	strh	r2, [r3, #2]
	config->tcc_dev = 0;
   1072a:	687b      	ldr	r3, [r7, #4]
   1072c:	2200      	movs	r2, #0
   1072e:	701a      	strb	r2, [r3, #0]
	config->tcc_callback_channel = 0;
   10730:	687b      	ldr	r3, [r7, #4]
   10732:	2200      	movs	r2, #0
   10734:	705a      	strb	r2, [r3, #1]
}
   10736:	46c0      	nop			; (mov r8, r8)
   10738:	46bd      	mov	sp, r7
   1073a:	b002      	add	sp, #8
   1073c:	bd80      	pop	{r7, pc}
   1073e:	46c0      	nop			; (mov r8, r8)

00010740 <sw_timer_init>:

void sw_timer_init(struct sw_timer_module *const module_inst, struct sw_timer_config *const config)
{
   10740:	b590      	push	{r4, r7, lr}
   10742:	b0b1      	sub	sp, #196	; 0xc4
   10744:	af00      	add	r7, sp, #0
   10746:	6078      	str	r0, [r7, #4]
   10748:	6039      	str	r1, [r7, #0]
#if (SAMD21)
	struct tcc_config tcc_conf;
	struct tcc_module *tcc_module;
	Tcc *hw[] = TCC_INSTS;
   1074a:	230c      	movs	r3, #12
   1074c:	18fb      	adds	r3, r7, r3
   1074e:	4a2e      	ldr	r2, [pc, #184]	; (10808 <sw_timer_init+0xc8>)
   10750:	ca13      	ldmia	r2!, {r0, r1, r4}
   10752:	c313      	stmia	r3!, {r0, r1, r4}
	Assert(module_inst);
	Assert(config);
	Assert(config->tcc_dev < TCC_INST_NUM);
	Assert(config->tcc_callback_channel < TCC_NUM_CHANNELS);

	module_inst->accuracy = config->accuracy;
   10754:	683b      	ldr	r3, [r7, #0]
   10756:	885b      	ldrh	r3, [r3, #2]
   10758:	001a      	movs	r2, r3
   1075a:	687b      	ldr	r3, [r7, #4]
   1075c:	655a      	str	r2, [r3, #84]	; 0x54
#if (SAMD21)
	/* Start the TCC module. */
	tcc_module = &module_inst->tcc_inst;
   1075e:	687b      	ldr	r3, [r7, #4]
   10760:	3314      	adds	r3, #20
   10762:	22bc      	movs	r2, #188	; 0xbc
   10764:	18ba      	adds	r2, r7, r2
   10766:	6013      	str	r3, [r2, #0]
	tcc_get_config_defaults(&tcc_conf, hw[config->tcc_dev]);
   10768:	683b      	ldr	r3, [r7, #0]
   1076a:	781b      	ldrb	r3, [r3, #0]
   1076c:	001a      	movs	r2, r3
   1076e:	230c      	movs	r3, #12
   10770:	18fb      	adds	r3, r7, r3
   10772:	0092      	lsls	r2, r2, #2
   10774:	58d2      	ldr	r2, [r2, r3]
   10776:	2318      	movs	r3, #24
   10778:	18fb      	adds	r3, r7, r3
   1077a:	0011      	movs	r1, r2
   1077c:	0018      	movs	r0, r3
   1077e:	4b23      	ldr	r3, [pc, #140]	; (1080c <sw_timer_init+0xcc>)
   10780:	4798      	blx	r3
	tcc_conf.counter.period = system_cpu_clock_get_hz() / (64 * 1000 / config->accuracy);
   10782:	4b23      	ldr	r3, [pc, #140]	; (10810 <sw_timer_init+0xd0>)
   10784:	4798      	blx	r3
   10786:	0004      	movs	r4, r0
   10788:	683b      	ldr	r3, [r7, #0]
   1078a:	885b      	ldrh	r3, [r3, #2]
   1078c:	001a      	movs	r2, r3
   1078e:	4b21      	ldr	r3, [pc, #132]	; (10814 <sw_timer_init+0xd4>)
   10790:	0011      	movs	r1, r2
   10792:	22fa      	movs	r2, #250	; 0xfa
   10794:	0210      	lsls	r0, r2, #8
   10796:	4798      	blx	r3
   10798:	0003      	movs	r3, r0
   1079a:	001a      	movs	r2, r3
   1079c:	4b1e      	ldr	r3, [pc, #120]	; (10818 <sw_timer_init+0xd8>)
   1079e:	0011      	movs	r1, r2
   107a0:	0020      	movs	r0, r4
   107a2:	4798      	blx	r3
   107a4:	0003      	movs	r3, r0
   107a6:	001a      	movs	r2, r3
   107a8:	2318      	movs	r3, #24
   107aa:	18fb      	adds	r3, r7, r3
   107ac:	605a      	str	r2, [r3, #4]
	tcc_conf.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV64;
   107ae:	2318      	movs	r3, #24
   107b0:	18fb      	adds	r3, r7, r3
   107b2:	2205      	movs	r2, #5
   107b4:	72da      	strb	r2, [r3, #11]
	tcc_init(tcc_module, hw[config->tcc_dev], &tcc_conf);
   107b6:	683b      	ldr	r3, [r7, #0]
   107b8:	781b      	ldrb	r3, [r3, #0]
   107ba:	001a      	movs	r2, r3
   107bc:	230c      	movs	r3, #12
   107be:	18fb      	adds	r3, r7, r3
   107c0:	0092      	lsls	r2, r2, #2
   107c2:	58d1      	ldr	r1, [r2, r3]
   107c4:	2318      	movs	r3, #24
   107c6:	18fa      	adds	r2, r7, r3
   107c8:	23bc      	movs	r3, #188	; 0xbc
   107ca:	18fb      	adds	r3, r7, r3
   107cc:	681b      	ldr	r3, [r3, #0]
   107ce:	0018      	movs	r0, r3
   107d0:	4b12      	ldr	r3, [pc, #72]	; (1081c <sw_timer_init+0xdc>)
   107d2:	4798      	blx	r3
	tcc_register_callback(tcc_module, sw_timer_tcc_callback, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
   107d4:	683b      	ldr	r3, [r7, #0]
   107d6:	785b      	ldrb	r3, [r3, #1]
   107d8:	3308      	adds	r3, #8
   107da:	b2da      	uxtb	r2, r3
   107dc:	4910      	ldr	r1, [pc, #64]	; (10820 <sw_timer_init+0xe0>)
   107de:	23bc      	movs	r3, #188	; 0xbc
   107e0:	18fb      	adds	r3, r7, r3
   107e2:	681b      	ldr	r3, [r3, #0]
   107e4:	0018      	movs	r0, r3
   107e6:	4b0f      	ldr	r3, [pc, #60]	; (10824 <sw_timer_init+0xe4>)
   107e8:	4798      	blx	r3
	tcc_enable_callback(tcc_module, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
   107ea:	683b      	ldr	r3, [r7, #0]
   107ec:	785b      	ldrb	r3, [r3, #1]
   107ee:	3308      	adds	r3, #8
   107f0:	b2da      	uxtb	r2, r3
   107f2:	23bc      	movs	r3, #188	; 0xbc
   107f4:	18fb      	adds	r3, r7, r3
   107f6:	681b      	ldr	r3, [r3, #0]
   107f8:	0011      	movs	r1, r2
   107fa:	0018      	movs	r0, r3
   107fc:	4b0a      	ldr	r3, [pc, #40]	; (10828 <sw_timer_init+0xe8>)
   107fe:	4798      	blx	r3

	ul_previous_time = rtt_read_timer_value(RTT);
	while (ul_previous_time == rtt_read_timer_value(RTT)) {
	}
#endif
}
   10800:	46c0      	nop			; (mov r8, r8)
   10802:	46bd      	mov	sp, r7
   10804:	b031      	add	sp, #196	; 0xc4
   10806:	bd90      	pop	{r4, r7, pc}
   10808:	0001936c 	.word	0x0001936c
   1080c:	0000e1fd 	.word	0x0000e1fd
   10810:	000106a9 	.word	0x000106a9
   10814:	00016749 	.word	0x00016749
   10818:	00016635 	.word	0x00016635
   1081c:	0000e859 	.word	0x0000e859
   10820:	000106fd 	.word	0x000106fd
   10824:	0000ec71 	.word	0x0000ec71
   10828:	0000ecb1 	.word	0x0000ecb1

0001082c <sw_timer_enable>:

void sw_timer_enable(struct sw_timer_module *const module_inst)
{
   1082c:	b580      	push	{r7, lr}
   1082e:	b084      	sub	sp, #16
   10830:	af00      	add	r7, sp, #0
   10832:	6078      	str	r0, [r7, #4]
	struct tcc_module *tcc_module;
#endif

	Assert(module_inst);
#if (SAMD21)
	tcc_module = &module_inst->tcc_inst;
   10834:	687b      	ldr	r3, [r7, #4]
   10836:	3314      	adds	r3, #20
   10838:	60fb      	str	r3, [r7, #12]

	tcc_enable(tcc_module);
   1083a:	68fb      	ldr	r3, [r7, #12]
   1083c:	0018      	movs	r0, r3
   1083e:	4b03      	ldr	r3, [pc, #12]	; (1084c <sw_timer_enable+0x20>)
   10840:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 0);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
#endif
}
   10842:	46c0      	nop			; (mov r8, r8)
   10844:	46bd      	mov	sp, r7
   10846:	b004      	add	sp, #16
   10848:	bd80      	pop	{r7, pc}
   1084a:	46c0      	nop			; (mov r8, r8)
   1084c:	000106cd 	.word	0x000106cd

00010850 <sw_timer_register_callback>:
#endif
}

int sw_timer_register_callback(struct sw_timer_module *const module_inst,
		sw_timer_callback_t callback, void *context, uint32_t period)
{
   10850:	b580      	push	{r7, lr}
   10852:	b086      	sub	sp, #24
   10854:	af00      	add	r7, sp, #0
   10856:	60f8      	str	r0, [r7, #12]
   10858:	60b9      	str	r1, [r7, #8]
   1085a:	607a      	str	r2, [r7, #4]
   1085c:	603b      	str	r3, [r7, #0]
	int index;
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
   1085e:	2300      	movs	r3, #0
   10860:	617b      	str	r3, [r7, #20]
   10862:	e032      	b.n	108ca <sw_timer_register_callback+0x7a>
		if (module_inst->handler[index].used == 0) {
   10864:	68f9      	ldr	r1, [r7, #12]
   10866:	697a      	ldr	r2, [r7, #20]
   10868:	0013      	movs	r3, r2
   1086a:	009b      	lsls	r3, r3, #2
   1086c:	189b      	adds	r3, r3, r2
   1086e:	009b      	lsls	r3, r3, #2
   10870:	5c5b      	ldrb	r3, [r3, r1]
   10872:	07db      	lsls	r3, r3, #31
   10874:	0fdb      	lsrs	r3, r3, #31
   10876:	b2db      	uxtb	r3, r3
   10878:	2b00      	cmp	r3, #0
   1087a:	d123      	bne.n	108c4 <sw_timer_register_callback+0x74>
			handler = &module_inst->handler[index];
   1087c:	697a      	ldr	r2, [r7, #20]
   1087e:	0013      	movs	r3, r2
   10880:	009b      	lsls	r3, r3, #2
   10882:	189b      	adds	r3, r3, r2
   10884:	009b      	lsls	r3, r3, #2
   10886:	68fa      	ldr	r2, [r7, #12]
   10888:	18d3      	adds	r3, r2, r3
   1088a:	613b      	str	r3, [r7, #16]
			handler->callback = callback;
   1088c:	693b      	ldr	r3, [r7, #16]
   1088e:	68ba      	ldr	r2, [r7, #8]
   10890:	605a      	str	r2, [r3, #4]
			handler->callback_enable = 0;
   10892:	693b      	ldr	r3, [r7, #16]
   10894:	781a      	ldrb	r2, [r3, #0]
   10896:	2102      	movs	r1, #2
   10898:	438a      	bics	r2, r1
   1089a:	701a      	strb	r2, [r3, #0]
			handler->context = context;
   1089c:	693b      	ldr	r3, [r7, #16]
   1089e:	687a      	ldr	r2, [r7, #4]
   108a0:	609a      	str	r2, [r3, #8]
			handler->period = period / module_inst->accuracy;
   108a2:	68fb      	ldr	r3, [r7, #12]
   108a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   108a6:	4b0d      	ldr	r3, [pc, #52]	; (108dc <sw_timer_register_callback+0x8c>)
   108a8:	0011      	movs	r1, r2
   108aa:	6838      	ldr	r0, [r7, #0]
   108ac:	4798      	blx	r3
   108ae:	0003      	movs	r3, r0
   108b0:	001a      	movs	r2, r3
   108b2:	693b      	ldr	r3, [r7, #16]
   108b4:	60da      	str	r2, [r3, #12]
			handler->used = 1;
   108b6:	693b      	ldr	r3, [r7, #16]
   108b8:	781a      	ldrb	r2, [r3, #0]
   108ba:	2101      	movs	r1, #1
   108bc:	430a      	orrs	r2, r1
   108be:	701a      	strb	r2, [r3, #0]
			return index;
   108c0:	697b      	ldr	r3, [r7, #20]
   108c2:	e007      	b.n	108d4 <sw_timer_register_callback+0x84>
	int index;
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
   108c4:	697b      	ldr	r3, [r7, #20]
   108c6:	3301      	adds	r3, #1
   108c8:	617b      	str	r3, [r7, #20]
   108ca:	697b      	ldr	r3, [r7, #20]
   108cc:	2b00      	cmp	r3, #0
   108ce:	ddc9      	ble.n	10864 <sw_timer_register_callback+0x14>
			handler->period = period / module_inst->accuracy;
			handler->used = 1;
			return index;
		}
	}
	return -1;
   108d0:	2301      	movs	r3, #1
   108d2:	425b      	negs	r3, r3
}
   108d4:	0018      	movs	r0, r3
   108d6:	46bd      	mov	sp, r7
   108d8:	b006      	add	sp, #24
   108da:	bd80      	pop	{r7, pc}
   108dc:	00016635 	.word	0x00016635

000108e0 <sw_timer_enable_callback>:

	handler->used = 0;
}

void sw_timer_enable_callback(struct sw_timer_module *const module_inst, int timer_id, uint32_t delay)
{
   108e0:	b580      	push	{r7, lr}
   108e2:	b086      	sub	sp, #24
   108e4:	af00      	add	r7, sp, #0
   108e6:	60f8      	str	r0, [r7, #12]
   108e8:	60b9      	str	r1, [r7, #8]
   108ea:	607a      	str	r2, [r7, #4]
	struct sw_timer_handle *handler;

	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];
   108ec:	68ba      	ldr	r2, [r7, #8]
   108ee:	0013      	movs	r3, r2
   108f0:	009b      	lsls	r3, r3, #2
   108f2:	189b      	adds	r3, r3, r2
   108f4:	009b      	lsls	r3, r3, #2
   108f6:	68fa      	ldr	r2, [r7, #12]
   108f8:	18d3      	adds	r3, r2, r3
   108fa:	617b      	str	r3, [r7, #20]

	handler->callback_enable = 1;
   108fc:	697b      	ldr	r3, [r7, #20]
   108fe:	781a      	ldrb	r2, [r3, #0]
   10900:	2102      	movs	r1, #2
   10902:	430a      	orrs	r2, r1
   10904:	701a      	strb	r2, [r3, #0]
	handler->expire_time = sw_timer_tick + (delay / module_inst->accuracy);
   10906:	68fb      	ldr	r3, [r7, #12]
   10908:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1090a:	4b07      	ldr	r3, [pc, #28]	; (10928 <sw_timer_enable_callback+0x48>)
   1090c:	0011      	movs	r1, r2
   1090e:	6878      	ldr	r0, [r7, #4]
   10910:	4798      	blx	r3
   10912:	0003      	movs	r3, r0
   10914:	001a      	movs	r2, r3
   10916:	4b05      	ldr	r3, [pc, #20]	; (1092c <sw_timer_enable_callback+0x4c>)
   10918:	681b      	ldr	r3, [r3, #0]
   1091a:	18d2      	adds	r2, r2, r3
   1091c:	697b      	ldr	r3, [r7, #20]
   1091e:	611a      	str	r2, [r3, #16]
}
   10920:	46c0      	nop			; (mov r8, r8)
   10922:	46bd      	mov	sp, r7
   10924:	b006      	add	sp, #24
   10926:	bd80      	pop	{r7, pc}
   10928:	00016635 	.word	0x00016635
   1092c:	200000d0 	.word	0x200000d0

00010930 <sw_timer_disable_callback>:

void sw_timer_disable_callback(struct sw_timer_module *const module_inst, int timer_id)
{
   10930:	b580      	push	{r7, lr}
   10932:	b084      	sub	sp, #16
   10934:	af00      	add	r7, sp, #0
   10936:	6078      	str	r0, [r7, #4]
   10938:	6039      	str	r1, [r7, #0]
	struct sw_timer_handle *handler;

	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];
   1093a:	683a      	ldr	r2, [r7, #0]
   1093c:	0013      	movs	r3, r2
   1093e:	009b      	lsls	r3, r3, #2
   10940:	189b      	adds	r3, r3, r2
   10942:	009b      	lsls	r3, r3, #2
   10944:	687a      	ldr	r2, [r7, #4]
   10946:	18d3      	adds	r3, r2, r3
   10948:	60fb      	str	r3, [r7, #12]

	handler->callback_enable = 0;
   1094a:	68fb      	ldr	r3, [r7, #12]
   1094c:	781a      	ldrb	r2, [r3, #0]
   1094e:	2102      	movs	r1, #2
   10950:	438a      	bics	r2, r1
   10952:	701a      	strb	r2, [r3, #0]
}
   10954:	46c0      	nop			; (mov r8, r8)
   10956:	46bd      	mov	sp, r7
   10958:	b004      	add	sp, #16
   1095a:	bd80      	pop	{r7, pc}

0001095c <sw_timer_task>:

void sw_timer_task(struct sw_timer_module *const module_inst)
{
   1095c:	b590      	push	{r4, r7, lr}
   1095e:	b085      	sub	sp, #20
   10960:	af00      	add	r7, sp, #0
   10962:	6078      	str	r0, [r7, #4]
	int index;
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
   10964:	2300      	movs	r3, #0
   10966:	60fb      	str	r3, [r7, #12]
   10968:	e053      	b.n	10a12 <sw_timer_task+0xb6>
		if (module_inst->handler[index].used && module_inst->handler[index].callback_enable) {
   1096a:	6879      	ldr	r1, [r7, #4]
   1096c:	68fa      	ldr	r2, [r7, #12]
   1096e:	0013      	movs	r3, r2
   10970:	009b      	lsls	r3, r3, #2
   10972:	189b      	adds	r3, r3, r2
   10974:	009b      	lsls	r3, r3, #2
   10976:	5c5b      	ldrb	r3, [r3, r1]
   10978:	07db      	lsls	r3, r3, #31
   1097a:	0fdb      	lsrs	r3, r3, #31
   1097c:	b2db      	uxtb	r3, r3
   1097e:	2b00      	cmp	r3, #0
   10980:	d044      	beq.n	10a0c <sw_timer_task+0xb0>
   10982:	6879      	ldr	r1, [r7, #4]
   10984:	68fa      	ldr	r2, [r7, #12]
   10986:	0013      	movs	r3, r2
   10988:	009b      	lsls	r3, r3, #2
   1098a:	189b      	adds	r3, r3, r2
   1098c:	009b      	lsls	r3, r3, #2
   1098e:	5c5b      	ldrb	r3, [r3, r1]
   10990:	079b      	lsls	r3, r3, #30
   10992:	0fdb      	lsrs	r3, r3, #31
   10994:	b2db      	uxtb	r3, r3
   10996:	2b00      	cmp	r3, #0
   10998:	d038      	beq.n	10a0c <sw_timer_task+0xb0>
			handler = &module_inst->handler[index];
   1099a:	68fa      	ldr	r2, [r7, #12]
   1099c:	0013      	movs	r3, r2
   1099e:	009b      	lsls	r3, r3, #2
   109a0:	189b      	adds	r3, r3, r2
   109a2:	009b      	lsls	r3, r3, #2
   109a4:	687a      	ldr	r2, [r7, #4]
   109a6:	18d3      	adds	r3, r2, r3
   109a8:	60bb      	str	r3, [r7, #8]
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
   109aa:	68bb      	ldr	r3, [r7, #8]
   109ac:	691a      	ldr	r2, [r3, #16]
   109ae:	4b1c      	ldr	r3, [pc, #112]	; (10a20 <sw_timer_task+0xc4>)
   109b0:	681b      	ldr	r3, [r3, #0]
   109b2:	1ad3      	subs	r3, r2, r3
   109b4:	d52a      	bpl.n	10a0c <sw_timer_task+0xb0>
   109b6:	68bb      	ldr	r3, [r7, #8]
   109b8:	781b      	ldrb	r3, [r3, #0]
   109ba:	2204      	movs	r2, #4
   109bc:	4013      	ands	r3, r2
   109be:	b2db      	uxtb	r3, r3
   109c0:	2b00      	cmp	r3, #0
   109c2:	d123      	bne.n	10a0c <sw_timer_task+0xb0>
				/* Enter critical section. */
				handler->busy = 1;
   109c4:	68bb      	ldr	r3, [r7, #8]
   109c6:	781a      	ldrb	r2, [r3, #0]
   109c8:	2104      	movs	r1, #4
   109ca:	430a      	orrs	r2, r1
   109cc:	701a      	strb	r2, [r3, #0]
				/* Timer was expired. */
				if (handler->period > 0) {
   109ce:	68bb      	ldr	r3, [r7, #8]
   109d0:	68db      	ldr	r3, [r3, #12]
   109d2:	2b00      	cmp	r3, #0
   109d4:	d007      	beq.n	109e6 <sw_timer_task+0x8a>
					handler->expire_time = sw_timer_tick + handler->period;
   109d6:	68bb      	ldr	r3, [r7, #8]
   109d8:	68da      	ldr	r2, [r3, #12]
   109da:	4b11      	ldr	r3, [pc, #68]	; (10a20 <sw_timer_task+0xc4>)
   109dc:	681b      	ldr	r3, [r3, #0]
   109de:	18d2      	adds	r2, r2, r3
   109e0:	68bb      	ldr	r3, [r7, #8]
   109e2:	611a      	str	r2, [r3, #16]
   109e4:	e004      	b.n	109f0 <sw_timer_task+0x94>
				} else {
					/* One shot. */
					handler->callback_enable = 0;
   109e6:	68bb      	ldr	r3, [r7, #8]
   109e8:	781a      	ldrb	r2, [r3, #0]
   109ea:	2102      	movs	r1, #2
   109ec:	438a      	bics	r2, r1
   109ee:	701a      	strb	r2, [r3, #0]
				}
				/* Call callback function. */
				handler->callback(module_inst, index, handler->context, handler->period);
   109f0:	68bb      	ldr	r3, [r7, #8]
   109f2:	685c      	ldr	r4, [r3, #4]
   109f4:	68bb      	ldr	r3, [r7, #8]
   109f6:	689a      	ldr	r2, [r3, #8]
   109f8:	68bb      	ldr	r3, [r7, #8]
   109fa:	68db      	ldr	r3, [r3, #12]
   109fc:	68f9      	ldr	r1, [r7, #12]
   109fe:	6878      	ldr	r0, [r7, #4]
   10a00:	47a0      	blx	r4
				/* Leave critical section. */
				handler->busy = 0;
   10a02:	68bb      	ldr	r3, [r7, #8]
   10a04:	781a      	ldrb	r2, [r3, #0]
   10a06:	2104      	movs	r1, #4
   10a08:	438a      	bics	r2, r1
   10a0a:	701a      	strb	r2, [r3, #0]
	int index;
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
   10a0c:	68fb      	ldr	r3, [r7, #12]
   10a0e:	3301      	adds	r3, #1
   10a10:	60fb      	str	r3, [r7, #12]
   10a12:	68fb      	ldr	r3, [r7, #12]
   10a14:	2b00      	cmp	r3, #0
   10a16:	dda8      	ble.n	1096a <sw_timer_task+0xe>
				/* Leave critical section. */
				handler->busy = 0;
			}
		}
	}
}
   10a18:	46c0      	nop			; (mov r8, r8)
   10a1a:	46bd      	mov	sp, r7
   10a1c:	b005      	add	sp, #20
   10a1e:	bd90      	pop	{r4, r7, pc}
   10a20:	200000d0 	.word	0x200000d0

00010a24 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
   10a24:	b580      	push	{r7, lr}
   10a26:	b082      	sub	sp, #8
   10a28:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
   10a2a:	4b10      	ldr	r3, [pc, #64]	; (10a6c <cpu_irq_enter_critical+0x48>)
   10a2c:	681b      	ldr	r3, [r3, #0]
   10a2e:	2b00      	cmp	r3, #0
   10a30:	d112      	bne.n	10a58 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   10a32:	f3ef 8310 	mrs	r3, PRIMASK
   10a36:	607b      	str	r3, [r7, #4]
  return(result);
   10a38:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
   10a3a:	2b00      	cmp	r3, #0
   10a3c:	d109      	bne.n	10a52 <cpu_irq_enter_critical+0x2e>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   10a3e:	b672      	cpsid	i
   10a40:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
   10a44:	4b0a      	ldr	r3, [pc, #40]	; (10a70 <cpu_irq_enter_critical+0x4c>)
   10a46:	2200      	movs	r2, #0
   10a48:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
   10a4a:	4b0a      	ldr	r3, [pc, #40]	; (10a74 <cpu_irq_enter_critical+0x50>)
   10a4c:	2201      	movs	r2, #1
   10a4e:	701a      	strb	r2, [r3, #0]
   10a50:	e002      	b.n	10a58 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
   10a52:	4b08      	ldr	r3, [pc, #32]	; (10a74 <cpu_irq_enter_critical+0x50>)
   10a54:	2200      	movs	r2, #0
   10a56:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
   10a58:	4b04      	ldr	r3, [pc, #16]	; (10a6c <cpu_irq_enter_critical+0x48>)
   10a5a:	681b      	ldr	r3, [r3, #0]
   10a5c:	1c5a      	adds	r2, r3, #1
   10a5e:	4b03      	ldr	r3, [pc, #12]	; (10a6c <cpu_irq_enter_critical+0x48>)
   10a60:	601a      	str	r2, [r3, #0]
}
   10a62:	46c0      	nop			; (mov r8, r8)
   10a64:	46bd      	mov	sp, r7
   10a66:	b002      	add	sp, #8
   10a68:	bd80      	pop	{r7, pc}
   10a6a:	46c0      	nop			; (mov r8, r8)
   10a6c:	200000d4 	.word	0x200000d4
   10a70:	2000000c 	.word	0x2000000c
   10a74:	200000d8 	.word	0x200000d8

00010a78 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
   10a78:	b580      	push	{r7, lr}
   10a7a:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
   10a7c:	4b0b      	ldr	r3, [pc, #44]	; (10aac <cpu_irq_leave_critical+0x34>)
   10a7e:	681b      	ldr	r3, [r3, #0]
   10a80:	1e5a      	subs	r2, r3, #1
   10a82:	4b0a      	ldr	r3, [pc, #40]	; (10aac <cpu_irq_leave_critical+0x34>)
   10a84:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
   10a86:	4b09      	ldr	r3, [pc, #36]	; (10aac <cpu_irq_leave_critical+0x34>)
   10a88:	681b      	ldr	r3, [r3, #0]
   10a8a:	2b00      	cmp	r3, #0
   10a8c:	d10a      	bne.n	10aa4 <cpu_irq_leave_critical+0x2c>
   10a8e:	4b08      	ldr	r3, [pc, #32]	; (10ab0 <cpu_irq_leave_critical+0x38>)
   10a90:	781b      	ldrb	r3, [r3, #0]
   10a92:	b2db      	uxtb	r3, r3
   10a94:	2b00      	cmp	r3, #0
   10a96:	d005      	beq.n	10aa4 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
   10a98:	4b06      	ldr	r3, [pc, #24]	; (10ab4 <cpu_irq_leave_critical+0x3c>)
   10a9a:	2201      	movs	r2, #1
   10a9c:	701a      	strb	r2, [r3, #0]
   10a9e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   10aa2:	b662      	cpsie	i
	}
}
   10aa4:	46c0      	nop			; (mov r8, r8)
   10aa6:	46bd      	mov	sp, r7
   10aa8:	bd80      	pop	{r7, pc}
   10aaa:	46c0      	nop			; (mov r8, r8)
   10aac:	200000d4 	.word	0x200000d4
   10ab0:	200000d8 	.word	0x200000d8
   10ab4:	2000000c 	.word	0x2000000c

00010ab8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   10ab8:	b580      	push	{r7, lr}
   10aba:	b082      	sub	sp, #8
   10abc:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
   10abe:	4b2f      	ldr	r3, [pc, #188]	; (10b7c <Reset_Handler+0xc4>)
   10ac0:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
   10ac2:	4b2f      	ldr	r3, [pc, #188]	; (10b80 <Reset_Handler+0xc8>)
   10ac4:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
   10ac6:	687a      	ldr	r2, [r7, #4]
   10ac8:	683b      	ldr	r3, [r7, #0]
   10aca:	429a      	cmp	r2, r3
   10acc:	d00c      	beq.n	10ae8 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
   10ace:	e007      	b.n	10ae0 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
   10ad0:	683b      	ldr	r3, [r7, #0]
   10ad2:	1d1a      	adds	r2, r3, #4
   10ad4:	603a      	str	r2, [r7, #0]
   10ad6:	687a      	ldr	r2, [r7, #4]
   10ad8:	1d11      	adds	r1, r2, #4
   10ada:	6079      	str	r1, [r7, #4]
   10adc:	6812      	ldr	r2, [r2, #0]
   10ade:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
   10ae0:	683a      	ldr	r2, [r7, #0]
   10ae2:	4b28      	ldr	r3, [pc, #160]	; (10b84 <Reset_Handler+0xcc>)
   10ae4:	429a      	cmp	r2, r3
   10ae6:	d3f3      	bcc.n	10ad0 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
   10ae8:	4b27      	ldr	r3, [pc, #156]	; (10b88 <Reset_Handler+0xd0>)
   10aea:	603b      	str	r3, [r7, #0]
   10aec:	e004      	b.n	10af8 <Reset_Handler+0x40>
                *pDest++ = 0;
   10aee:	683b      	ldr	r3, [r7, #0]
   10af0:	1d1a      	adds	r2, r3, #4
   10af2:	603a      	str	r2, [r7, #0]
   10af4:	2200      	movs	r2, #0
   10af6:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
   10af8:	683a      	ldr	r2, [r7, #0]
   10afa:	4b24      	ldr	r3, [pc, #144]	; (10b8c <Reset_Handler+0xd4>)
   10afc:	429a      	cmp	r2, r3
   10afe:	d3f6      	bcc.n	10aee <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
   10b00:	4b23      	ldr	r3, [pc, #140]	; (10b90 <Reset_Handler+0xd8>)
   10b02:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   10b04:	4b23      	ldr	r3, [pc, #140]	; (10b94 <Reset_Handler+0xdc>)
   10b06:	687a      	ldr	r2, [r7, #4]
   10b08:	21ff      	movs	r1, #255	; 0xff
   10b0a:	438a      	bics	r2, r1
   10b0c:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
   10b0e:	4a22      	ldr	r2, [pc, #136]	; (10b98 <Reset_Handler+0xe0>)
   10b10:	2390      	movs	r3, #144	; 0x90
   10b12:	005b      	lsls	r3, r3, #1
   10b14:	2102      	movs	r1, #2
   10b16:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
   10b18:	4a20      	ldr	r2, [pc, #128]	; (10b9c <Reset_Handler+0xe4>)
   10b1a:	78d3      	ldrb	r3, [r2, #3]
   10b1c:	2103      	movs	r1, #3
   10b1e:	438b      	bics	r3, r1
   10b20:	1c19      	adds	r1, r3, #0
   10b22:	2302      	movs	r3, #2
   10b24:	430b      	orrs	r3, r1
   10b26:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
   10b28:	4a1c      	ldr	r2, [pc, #112]	; (10b9c <Reset_Handler+0xe4>)
   10b2a:	78d3      	ldrb	r3, [r2, #3]
   10b2c:	210c      	movs	r1, #12
   10b2e:	438b      	bics	r3, r1
   10b30:	1c19      	adds	r1, r3, #0
   10b32:	2308      	movs	r3, #8
   10b34:	430b      	orrs	r3, r1
   10b36:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
   10b38:	4a19      	ldr	r2, [pc, #100]	; (10ba0 <Reset_Handler+0xe8>)
   10b3a:	7b93      	ldrb	r3, [r2, #14]
   10b3c:	2130      	movs	r1, #48	; 0x30
   10b3e:	438b      	bics	r3, r1
   10b40:	1c19      	adds	r1, r3, #0
   10b42:	2320      	movs	r3, #32
   10b44:	430b      	orrs	r3, r1
   10b46:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
   10b48:	4a15      	ldr	r2, [pc, #84]	; (10ba0 <Reset_Handler+0xe8>)
   10b4a:	7b93      	ldrb	r3, [r2, #14]
   10b4c:	210c      	movs	r1, #12
   10b4e:	438b      	bics	r3, r1
   10b50:	1c19      	adds	r1, r3, #0
   10b52:	2308      	movs	r3, #8
   10b54:	430b      	orrs	r3, r1
   10b56:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
   10b58:	4a11      	ldr	r2, [pc, #68]	; (10ba0 <Reset_Handler+0xe8>)
   10b5a:	7b93      	ldrb	r3, [r2, #14]
   10b5c:	2103      	movs	r1, #3
   10b5e:	438b      	bics	r3, r1
   10b60:	1c19      	adds	r1, r3, #0
   10b62:	2302      	movs	r3, #2
   10b64:	430b      	orrs	r3, r1
   10b66:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
   10b68:	4a0e      	ldr	r2, [pc, #56]	; (10ba4 <Reset_Handler+0xec>)
   10b6a:	6853      	ldr	r3, [r2, #4]
   10b6c:	2180      	movs	r1, #128	; 0x80
   10b6e:	430b      	orrs	r3, r1
   10b70:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
   10b72:	4b0d      	ldr	r3, [pc, #52]	; (10ba8 <Reset_Handler+0xf0>)
   10b74:	4798      	blx	r3

        /* Branch to main function */
        main();
   10b76:	4b0d      	ldr	r3, [pc, #52]	; (10bac <Reset_Handler+0xf4>)
   10b78:	4798      	blx	r3

        /* Infinite loop */
        while (1);
   10b7a:	e7fe      	b.n	10b7a <Reset_Handler+0xc2>
   10b7c:	00019adc 	.word	0x00019adc
   10b80:	20000000 	.word	0x20000000
   10b84:	20000080 	.word	0x20000080
   10b88:	20000080 	.word	0x20000080
   10b8c:	20000d98 	.word	0x20000d98
   10b90:	00008000 	.word	0x00008000
   10b94:	e000ed00 	.word	0xe000ed00
   10b98:	41007000 	.word	0x41007000
   10b9c:	41005000 	.word	0x41005000
   10ba0:	41004800 	.word	0x41004800
   10ba4:	41004000 	.word	0x41004000
   10ba8:	00016985 	.word	0x00016985
   10bac:	000164e1 	.word	0x000164e1

00010bb0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   10bb0:	b580      	push	{r7, lr}
   10bb2:	af00      	add	r7, sp, #0
        while (1) {
        }
   10bb4:	e7fe      	b.n	10bb4 <Dummy_Handler+0x4>
   10bb6:	46c0      	nop			; (mov r8, r8)

00010bb8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   10bb8:	b580      	push	{r7, lr}
   10bba:	b084      	sub	sp, #16
   10bbc:	af00      	add	r7, sp, #0
   10bbe:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
   10bc0:	4b0a      	ldr	r3, [pc, #40]	; (10bec <_sbrk+0x34>)
   10bc2:	681b      	ldr	r3, [r3, #0]
   10bc4:	2b00      	cmp	r3, #0
   10bc6:	d102      	bne.n	10bce <_sbrk+0x16>
		heap = (unsigned char *)&_end;
   10bc8:	4b08      	ldr	r3, [pc, #32]	; (10bec <_sbrk+0x34>)
   10bca:	4a09      	ldr	r2, [pc, #36]	; (10bf0 <_sbrk+0x38>)
   10bcc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   10bce:	4b07      	ldr	r3, [pc, #28]	; (10bec <_sbrk+0x34>)
   10bd0:	681b      	ldr	r3, [r3, #0]
   10bd2:	60fb      	str	r3, [r7, #12]

	heap += incr;
   10bd4:	4b05      	ldr	r3, [pc, #20]	; (10bec <_sbrk+0x34>)
   10bd6:	681a      	ldr	r2, [r3, #0]
   10bd8:	687b      	ldr	r3, [r7, #4]
   10bda:	18d2      	adds	r2, r2, r3
   10bdc:	4b03      	ldr	r3, [pc, #12]	; (10bec <_sbrk+0x34>)
   10bde:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
   10be0:	68fb      	ldr	r3, [r7, #12]
}
   10be2:	0018      	movs	r0, r3
   10be4:	46bd      	mov	sp, r7
   10be6:	b004      	add	sp, #16
   10be8:	bd80      	pop	{r7, pc}
   10bea:	46c0      	nop			; (mov r8, r8)
   10bec:	200000dc 	.word	0x200000dc
   10bf0:	20002d98 	.word	0x20002d98

00010bf4 <_close>:
{
	return -1;
}

extern int _close(int file)
{
   10bf4:	b580      	push	{r7, lr}
   10bf6:	b082      	sub	sp, #8
   10bf8:	af00      	add	r7, sp, #0
   10bfa:	6078      	str	r0, [r7, #4]
	return -1;
   10bfc:	2301      	movs	r3, #1
   10bfe:	425b      	negs	r3, r3
}
   10c00:	0018      	movs	r0, r3
   10c02:	46bd      	mov	sp, r7
   10c04:	b002      	add	sp, #8
   10c06:	bd80      	pop	{r7, pc}

00010c08 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
   10c08:	b580      	push	{r7, lr}
   10c0a:	b082      	sub	sp, #8
   10c0c:	af00      	add	r7, sp, #0
   10c0e:	6078      	str	r0, [r7, #4]
   10c10:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
   10c12:	683b      	ldr	r3, [r7, #0]
   10c14:	2280      	movs	r2, #128	; 0x80
   10c16:	0192      	lsls	r2, r2, #6
   10c18:	605a      	str	r2, [r3, #4]

	return 0;
   10c1a:	2300      	movs	r3, #0
}
   10c1c:	0018      	movs	r0, r3
   10c1e:	46bd      	mov	sp, r7
   10c20:	b002      	add	sp, #8
   10c22:	bd80      	pop	{r7, pc}

00010c24 <_isatty>:

extern int _isatty(int file)
{
   10c24:	b580      	push	{r7, lr}
   10c26:	b082      	sub	sp, #8
   10c28:	af00      	add	r7, sp, #0
   10c2a:	6078      	str	r0, [r7, #4]
	return 1;
   10c2c:	2301      	movs	r3, #1
}
   10c2e:	0018      	movs	r0, r3
   10c30:	46bd      	mov	sp, r7
   10c32:	b002      	add	sp, #8
   10c34:	bd80      	pop	{r7, pc}
   10c36:	46c0      	nop			; (mov r8, r8)

00010c38 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
   10c38:	b580      	push	{r7, lr}
   10c3a:	b084      	sub	sp, #16
   10c3c:	af00      	add	r7, sp, #0
   10c3e:	60f8      	str	r0, [r7, #12]
   10c40:	60b9      	str	r1, [r7, #8]
   10c42:	607a      	str	r2, [r7, #4]
	return 0;
   10c44:	2300      	movs	r3, #0
}
   10c46:	0018      	movs	r0, r3
   10c48:	46bd      	mov	sp, r7
   10c4a:	b004      	add	sp, #16
   10c4c:	bd80      	pop	{r7, pc}
   10c4e:	46c0      	nop			; (mov r8, r8)

00010c50 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
   10c50:	b580      	push	{r7, lr}
   10c52:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
   10c54:	46c0      	nop			; (mov r8, r8)
   10c56:	46bd      	mov	sp, r7
   10c58:	bd80      	pop	{r7, pc}
   10c5a:	46c0      	nop			; (mov r8, r8)

00010c5c <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
   10c5c:	b580      	push	{r7, lr}
   10c5e:	b084      	sub	sp, #16
   10c60:	af00      	add	r7, sp, #0
   10c62:	0002      	movs	r2, r0
   10c64:	1dfb      	adds	r3, r7, #7
   10c66:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
   10c68:	230f      	movs	r3, #15
   10c6a:	18fb      	adds	r3, r7, r3
   10c6c:	1dfa      	adds	r2, r7, #7
   10c6e:	7812      	ldrb	r2, [r2, #0]
   10c70:	09d2      	lsrs	r2, r2, #7
   10c72:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
   10c74:	230e      	movs	r3, #14
   10c76:	18fb      	adds	r3, r7, r3
   10c78:	1dfa      	adds	r2, r7, #7
   10c7a:	7812      	ldrb	r2, [r2, #0]
   10c7c:	0952      	lsrs	r2, r2, #5
   10c7e:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
   10c80:	4b0d      	ldr	r3, [pc, #52]	; (10cb8 <system_pinmux_get_group_from_gpio_pin+0x5c>)
   10c82:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
   10c84:	230f      	movs	r3, #15
   10c86:	18fb      	adds	r3, r7, r3
   10c88:	781b      	ldrb	r3, [r3, #0]
   10c8a:	2b00      	cmp	r3, #0
   10c8c:	d10f      	bne.n	10cae <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
   10c8e:	230f      	movs	r3, #15
   10c90:	18fb      	adds	r3, r7, r3
   10c92:	781b      	ldrb	r3, [r3, #0]
   10c94:	009b      	lsls	r3, r3, #2
   10c96:	2210      	movs	r2, #16
   10c98:	4694      	mov	ip, r2
   10c9a:	44bc      	add	ip, r7
   10c9c:	4463      	add	r3, ip
   10c9e:	3b08      	subs	r3, #8
   10ca0:	681a      	ldr	r2, [r3, #0]
   10ca2:	230e      	movs	r3, #14
   10ca4:	18fb      	adds	r3, r7, r3
   10ca6:	781b      	ldrb	r3, [r3, #0]
   10ca8:	01db      	lsls	r3, r3, #7
   10caa:	18d3      	adds	r3, r2, r3
   10cac:	e000      	b.n	10cb0 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
   10cae:	2300      	movs	r3, #0
	}
}
   10cb0:	0018      	movs	r0, r3
   10cb2:	46bd      	mov	sp, r7
   10cb4:	b004      	add	sp, #16
   10cb6:	bd80      	pop	{r7, pc}
   10cb8:	41004400 	.word	0x41004400

00010cbc <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
   10cbc:	b580      	push	{r7, lr}
   10cbe:	b082      	sub	sp, #8
   10cc0:	af00      	add	r7, sp, #0
   10cc2:	0002      	movs	r2, r0
   10cc4:	1dfb      	adds	r3, r7, #7
   10cc6:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
   10cc8:	1dfb      	adds	r3, r7, #7
   10cca:	781b      	ldrb	r3, [r3, #0]
   10ccc:	0018      	movs	r0, r3
   10cce:	4b03      	ldr	r3, [pc, #12]	; (10cdc <port_get_group_from_gpio_pin+0x20>)
   10cd0:	4798      	blx	r3
   10cd2:	0003      	movs	r3, r0
}
   10cd4:	0018      	movs	r0, r3
   10cd6:	46bd      	mov	sp, r7
   10cd8:	b002      	add	sp, #8
   10cda:	bd80      	pop	{r7, pc}
   10cdc:	00010c5d 	.word	0x00010c5d

00010ce0 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
   10ce0:	b580      	push	{r7, lr}
   10ce2:	b084      	sub	sp, #16
   10ce4:	af00      	add	r7, sp, #0
   10ce6:	0002      	movs	r2, r0
   10ce8:	1dfb      	adds	r3, r7, #7
   10cea:	701a      	strb	r2, [r3, #0]
   10cec:	1dbb      	adds	r3, r7, #6
   10cee:	1c0a      	adds	r2, r1, #0
   10cf0:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
   10cf2:	1dfb      	adds	r3, r7, #7
   10cf4:	781b      	ldrb	r3, [r3, #0]
   10cf6:	0018      	movs	r0, r3
   10cf8:	4b0d      	ldr	r3, [pc, #52]	; (10d30 <port_pin_set_output_level+0x50>)
   10cfa:	4798      	blx	r3
   10cfc:	0003      	movs	r3, r0
   10cfe:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
   10d00:	1dfb      	adds	r3, r7, #7
   10d02:	781b      	ldrb	r3, [r3, #0]
   10d04:	221f      	movs	r2, #31
   10d06:	4013      	ands	r3, r2
   10d08:	2201      	movs	r2, #1
   10d0a:	409a      	lsls	r2, r3
   10d0c:	0013      	movs	r3, r2
   10d0e:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
   10d10:	1dbb      	adds	r3, r7, #6
   10d12:	781b      	ldrb	r3, [r3, #0]
   10d14:	2b00      	cmp	r3, #0
   10d16:	d003      	beq.n	10d20 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
   10d18:	68fb      	ldr	r3, [r7, #12]
   10d1a:	68ba      	ldr	r2, [r7, #8]
   10d1c:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
   10d1e:	e002      	b.n	10d26 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
   10d20:	68fb      	ldr	r3, [r7, #12]
   10d22:	68ba      	ldr	r2, [r7, #8]
   10d24:	615a      	str	r2, [r3, #20]
	}
}
   10d26:	46c0      	nop			; (mov r8, r8)
   10d28:	46bd      	mov	sp, r7
   10d2a:	b004      	add	sp, #16
   10d2c:	bd80      	pop	{r7, pc}
   10d2e:	46c0      	nop			; (mov r8, r8)
   10d30:	00010cbd 	.word	0x00010cbd

00010d34 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
   10d34:	b580      	push	{r7, lr}
   10d36:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
   10d38:	4b02      	ldr	r3, [pc, #8]	; (10d44 <system_interrupt_enter_critical_section+0x10>)
   10d3a:	4798      	blx	r3
}
   10d3c:	46c0      	nop			; (mov r8, r8)
   10d3e:	46bd      	mov	sp, r7
   10d40:	bd80      	pop	{r7, pc}
   10d42:	46c0      	nop			; (mov r8, r8)
   10d44:	00010a25 	.word	0x00010a25

00010d48 <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
   10d48:	b580      	push	{r7, lr}
   10d4a:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
   10d4c:	4b02      	ldr	r3, [pc, #8]	; (10d58 <system_interrupt_leave_critical_section+0x10>)
   10d4e:	4798      	blx	r3
}
   10d50:	46c0      	nop			; (mov r8, r8)
   10d52:	46bd      	mov	sp, r7
   10d54:	bd80      	pop	{r7, pc}
   10d56:	46c0      	nop			; (mov r8, r8)
   10d58:	00010a79 	.word	0x00010a79

00010d5c <spi_lock>:
 *
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline enum status_code spi_lock(struct spi_module *const module)
{
   10d5c:	b580      	push	{r7, lr}
   10d5e:	b084      	sub	sp, #16
   10d60:	af00      	add	r7, sp, #0
   10d62:	6078      	str	r0, [r7, #4]
	enum status_code status;

	system_interrupt_enter_critical_section();
   10d64:	4b0d      	ldr	r3, [pc, #52]	; (10d9c <spi_lock+0x40>)
   10d66:	4798      	blx	r3

	if (module->locked) {
   10d68:	687b      	ldr	r3, [r7, #4]
   10d6a:	791b      	ldrb	r3, [r3, #4]
   10d6c:	b2db      	uxtb	r3, r3
   10d6e:	2b00      	cmp	r3, #0
   10d70:	d004      	beq.n	10d7c <spi_lock+0x20>
		status = STATUS_BUSY;
   10d72:	230f      	movs	r3, #15
   10d74:	18fb      	adds	r3, r7, r3
   10d76:	2205      	movs	r2, #5
   10d78:	701a      	strb	r2, [r3, #0]
   10d7a:	e006      	b.n	10d8a <spi_lock+0x2e>
	} else {
		module->locked = true;
   10d7c:	687b      	ldr	r3, [r7, #4]
   10d7e:	2201      	movs	r2, #1
   10d80:	711a      	strb	r2, [r3, #4]
		status = STATUS_OK;
   10d82:	230f      	movs	r3, #15
   10d84:	18fb      	adds	r3, r7, r3
   10d86:	2200      	movs	r2, #0
   10d88:	701a      	strb	r2, [r3, #0]
	}

	system_interrupt_leave_critical_section();
   10d8a:	4b05      	ldr	r3, [pc, #20]	; (10da0 <spi_lock+0x44>)
   10d8c:	4798      	blx	r3

	return status;
   10d8e:	230f      	movs	r3, #15
   10d90:	18fb      	adds	r3, r7, r3
   10d92:	781b      	ldrb	r3, [r3, #0]
}
   10d94:	0018      	movs	r0, r3
   10d96:	46bd      	mov	sp, r7
   10d98:	b004      	add	sp, #16
   10d9a:	bd80      	pop	{r7, pc}
   10d9c:	00010d35 	.word	0x00010d35
   10da0:	00010d49 	.word	0x00010d49

00010da4 <spi_unlock>:
 *
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
   10da4:	b580      	push	{r7, lr}
   10da6:	b082      	sub	sp, #8
   10da8:	af00      	add	r7, sp, #0
   10daa:	6078      	str	r0, [r7, #4]
	module->locked = false;
   10dac:	687b      	ldr	r3, [r7, #4]
   10dae:	2200      	movs	r2, #0
   10db0:	711a      	strb	r2, [r3, #4]
}
   10db2:	46c0      	nop			; (mov r8, r8)
   10db4:	46bd      	mov	sp, r7
   10db6:	b002      	add	sp, #8
   10db8:	bd80      	pop	{r7, pc}
   10dba:	46c0      	nop			; (mov r8, r8)

00010dbc <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
   10dbc:	b580      	push	{r7, lr}
   10dbe:	b084      	sub	sp, #16
   10dc0:	af00      	add	r7, sp, #0
   10dc2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   10dc4:	687b      	ldr	r3, [r7, #4]
   10dc6:	681b      	ldr	r3, [r3, #0]
   10dc8:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
   10dca:	68fb      	ldr	r3, [r7, #12]
   10dcc:	7e1b      	ldrb	r3, [r3, #24]
   10dce:	b2db      	uxtb	r3, r3
   10dd0:	001a      	movs	r2, r3
   10dd2:	2301      	movs	r3, #1
   10dd4:	4013      	ands	r3, r2
   10dd6:	1e5a      	subs	r2, r3, #1
   10dd8:	4193      	sbcs	r3, r2
   10dda:	b2db      	uxtb	r3, r3
}
   10ddc:	0018      	movs	r0, r3
   10dde:	46bd      	mov	sp, r7
   10de0:	b004      	add	sp, #16
   10de2:	bd80      	pop	{r7, pc}

00010de4 <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
   10de4:	b580      	push	{r7, lr}
   10de6:	b084      	sub	sp, #16
   10de8:	af00      	add	r7, sp, #0
   10dea:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   10dec:	687b      	ldr	r3, [r7, #4]
   10dee:	681b      	ldr	r3, [r3, #0]
   10df0:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
   10df2:	68fb      	ldr	r3, [r7, #12]
   10df4:	7e1b      	ldrb	r3, [r3, #24]
   10df6:	b2db      	uxtb	r3, r3
   10df8:	001a      	movs	r2, r3
   10dfa:	2304      	movs	r3, #4
   10dfc:	4013      	ands	r3, r2
   10dfe:	1e5a      	subs	r2, r3, #1
   10e00:	4193      	sbcs	r3, r2
   10e02:	b2db      	uxtb	r3, r3
}
   10e04:	0018      	movs	r0, r3
   10e06:	46bd      	mov	sp, r7
   10e08:	b004      	add	sp, #16
   10e0a:	bd80      	pop	{r7, pc}

00010e0c <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
   10e0c:	b580      	push	{r7, lr}
   10e0e:	b084      	sub	sp, #16
   10e10:	af00      	add	r7, sp, #0
   10e12:	6078      	str	r0, [r7, #4]
   10e14:	000a      	movs	r2, r1
   10e16:	1cbb      	adds	r3, r7, #2
   10e18:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   10e1a:	687b      	ldr	r3, [r7, #4]
   10e1c:	681b      	ldr	r3, [r3, #0]
   10e1e:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
   10e20:	687b      	ldr	r3, [r7, #4]
   10e22:	0018      	movs	r0, r3
   10e24:	4b0a      	ldr	r3, [pc, #40]	; (10e50 <spi_write+0x44>)
   10e26:	4798      	blx	r3
   10e28:	0003      	movs	r3, r0
   10e2a:	001a      	movs	r2, r3
   10e2c:	2301      	movs	r3, #1
   10e2e:	4053      	eors	r3, r2
   10e30:	b2db      	uxtb	r3, r3
   10e32:	2b00      	cmp	r3, #0
   10e34:	d001      	beq.n	10e3a <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
   10e36:	2305      	movs	r3, #5
   10e38:	e006      	b.n	10e48 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
   10e3a:	1cbb      	adds	r3, r7, #2
   10e3c:	881b      	ldrh	r3, [r3, #0]
   10e3e:	05db      	lsls	r3, r3, #23
   10e40:	0dda      	lsrs	r2, r3, #23
   10e42:	68fb      	ldr	r3, [r7, #12]
   10e44:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
   10e46:	2300      	movs	r3, #0
}
   10e48:	0018      	movs	r0, r3
   10e4a:	46bd      	mov	sp, r7
   10e4c:	b004      	add	sp, #16
   10e4e:	bd80      	pop	{r7, pc}
   10e50:	00010dbd 	.word	0x00010dbd

00010e54 <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
   10e54:	b580      	push	{r7, lr}
   10e56:	b084      	sub	sp, #16
   10e58:	af00      	add	r7, sp, #0
   10e5a:	6078      	str	r0, [r7, #4]
   10e5c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   10e5e:	687b      	ldr	r3, [r7, #4]
   10e60:	681b      	ldr	r3, [r3, #0]
   10e62:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
   10e64:	687b      	ldr	r3, [r7, #4]
   10e66:	0018      	movs	r0, r3
   10e68:	4b1b      	ldr	r3, [pc, #108]	; (10ed8 <spi_read+0x84>)
   10e6a:	4798      	blx	r3
   10e6c:	0003      	movs	r3, r0
   10e6e:	001a      	movs	r2, r3
   10e70:	2301      	movs	r3, #1
   10e72:	4053      	eors	r3, r2
   10e74:	b2db      	uxtb	r3, r3
   10e76:	2b00      	cmp	r3, #0
   10e78:	d001      	beq.n	10e7e <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
   10e7a:	2310      	movs	r3, #16
   10e7c:	e027      	b.n	10ece <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
   10e7e:	230f      	movs	r3, #15
   10e80:	18fb      	adds	r3, r7, r3
   10e82:	2200      	movs	r2, #0
   10e84:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
   10e86:	68bb      	ldr	r3, [r7, #8]
   10e88:	8b5b      	ldrh	r3, [r3, #26]
   10e8a:	b29b      	uxth	r3, r3
   10e8c:	001a      	movs	r2, r3
   10e8e:	2304      	movs	r3, #4
   10e90:	4013      	ands	r3, r2
   10e92:	d006      	beq.n	10ea2 <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
   10e94:	230f      	movs	r3, #15
   10e96:	18fb      	adds	r3, r7, r3
   10e98:	221e      	movs	r2, #30
   10e9a:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
   10e9c:	68bb      	ldr	r3, [r7, #8]
   10e9e:	2204      	movs	r2, #4
   10ea0:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   10ea2:	687b      	ldr	r3, [r7, #4]
   10ea4:	799b      	ldrb	r3, [r3, #6]
   10ea6:	2b01      	cmp	r3, #1
   10ea8:	d108      	bne.n	10ebc <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
   10eaa:	68bb      	ldr	r3, [r7, #8]
   10eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10eae:	b29b      	uxth	r3, r3
   10eb0:	05db      	lsls	r3, r3, #23
   10eb2:	0ddb      	lsrs	r3, r3, #23
   10eb4:	b29a      	uxth	r2, r3
   10eb6:	683b      	ldr	r3, [r7, #0]
   10eb8:	801a      	strh	r2, [r3, #0]
   10eba:	e005      	b.n	10ec8 <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
   10ebc:	68bb      	ldr	r3, [r7, #8]
   10ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10ec0:	b2db      	uxtb	r3, r3
   10ec2:	b29a      	uxth	r2, r3
   10ec4:	683b      	ldr	r3, [r7, #0]
   10ec6:	801a      	strh	r2, [r3, #0]
	}

	return retval;
   10ec8:	230f      	movs	r3, #15
   10eca:	18fb      	adds	r3, r7, r3
   10ecc:	781b      	ldrb	r3, [r3, #0]
}
   10ece:	0018      	movs	r0, r3
   10ed0:	46bd      	mov	sp, r7
   10ed2:	b004      	add	sp, #16
   10ed4:	bd80      	pop	{r7, pc}
   10ed6:	46c0      	nop			; (mov r8, r8)
   10ed8:	00010de5 	.word	0x00010de5

00010edc <_at25dfx_get_device_id>:
 * \param[in] type Type of SerialFlash.
 *
 * \return SerialFlash device ID.
 */
static inline uint32_t _at25dfx_get_device_id(enum at25dfx_type type)
{
   10edc:	b580      	push	{r7, lr}
   10ede:	b082      	sub	sp, #8
   10ee0:	af00      	add	r7, sp, #0
   10ee2:	0002      	movs	r2, r0
   10ee4:	1dfb      	adds	r3, r7, #7
   10ee6:	701a      	strb	r2, [r3, #0]
	switch (type) {
   10ee8:	1dfb      	adds	r3, r7, #7
   10eea:	781b      	ldrb	r3, [r3, #0]
   10eec:	2b09      	cmp	r3, #9
   10eee:	d818      	bhi.n	10f22 <_at25dfx_get_device_id+0x46>
   10ef0:	009a      	lsls	r2, r3, #2
   10ef2:	4b0e      	ldr	r3, [pc, #56]	; (10f2c <_at25dfx_get_device_id+0x50>)
   10ef4:	18d3      	adds	r3, r2, r3
   10ef6:	681b      	ldr	r3, [r3, #0]
   10ef8:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 0x00651f;
   10efa:	4b0d      	ldr	r3, [pc, #52]	; (10f30 <_at25dfx_get_device_id+0x54>)
   10efc:	e012      	b.n	10f24 <_at25dfx_get_device_id+0x48>

	case AT25DFX_021:
		return 0x00431f;
   10efe:	4b0d      	ldr	r3, [pc, #52]	; (10f34 <_at25dfx_get_device_id+0x58>)
   10f00:	e010      	b.n	10f24 <_at25dfx_get_device_id+0x48>

	case AT25DFX_041A:
		return 0x01441f;
   10f02:	4b0d      	ldr	r3, [pc, #52]	; (10f38 <_at25dfx_get_device_id+0x5c>)
   10f04:	e00e      	b.n	10f24 <_at25dfx_get_device_id+0x48>

	case AT25DFX_081:
		return 0x02451f;
   10f06:	4b0d      	ldr	r3, [pc, #52]	; (10f3c <_at25dfx_get_device_id+0x60>)
   10f08:	e00c      	b.n	10f24 <_at25dfx_get_device_id+0x48>

	case AT25DFX_081A:
		return 0x01451f;
   10f0a:	4b0d      	ldr	r3, [pc, #52]	; (10f40 <_at25dfx_get_device_id+0x64>)
   10f0c:	e00a      	b.n	10f24 <_at25dfx_get_device_id+0x48>

	case AT25DFX_161:
		return 0x02461f;
   10f0e:	4b0d      	ldr	r3, [pc, #52]	; (10f44 <_at25dfx_get_device_id+0x68>)
   10f10:	e008      	b.n	10f24 <_at25dfx_get_device_id+0x48>

	case AT25DFX_L161:
		return 0x03461f;
   10f12:	4b0d      	ldr	r3, [pc, #52]	; (10f48 <_at25dfx_get_device_id+0x6c>)
   10f14:	e006      	b.n	10f24 <_at25dfx_get_device_id+0x48>

	case AT25DFX_Q161:
		return 0x00861f;
   10f16:	4b0d      	ldr	r3, [pc, #52]	; (10f4c <_at25dfx_get_device_id+0x70>)
   10f18:	e004      	b.n	10f24 <_at25dfx_get_device_id+0x48>

	case AT25DFX_321A:
		return 0x01471f;
   10f1a:	4b0d      	ldr	r3, [pc, #52]	; (10f50 <_at25dfx_get_device_id+0x74>)
   10f1c:	e002      	b.n	10f24 <_at25dfx_get_device_id+0x48>

	case AT25DFX_641:
		return 0x00481f;
   10f1e:	4b0d      	ldr	r3, [pc, #52]	; (10f54 <_at25dfx_get_device_id+0x78>)
   10f20:	e000      	b.n	10f24 <_at25dfx_get_device_id+0x48>

	default:
		Assert(false);
		return 0;
   10f22:	2300      	movs	r3, #0
	}
}
   10f24:	0018      	movs	r0, r3
   10f26:	46bd      	mov	sp, r7
   10f28:	b002      	add	sp, #8
   10f2a:	bd80      	pop	{r7, pc}
   10f2c:	00019378 	.word	0x00019378
   10f30:	0000651f 	.word	0x0000651f
   10f34:	0000431f 	.word	0x0000431f
   10f38:	0001441f 	.word	0x0001441f
   10f3c:	0002451f 	.word	0x0002451f
   10f40:	0001451f 	.word	0x0001451f
   10f44:	0002461f 	.word	0x0002461f
   10f48:	0003461f 	.word	0x0003461f
   10f4c:	0000861f 	.word	0x0000861f
   10f50:	0001471f 	.word	0x0001471f
   10f54:	0000481f 	.word	0x0000481f

00010f58 <_at25dfx_get_device_size>:
 * \param[in] type Type of SerialFlash.
 *
 * \return SerialFlash storage size.
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
   10f58:	b580      	push	{r7, lr}
   10f5a:	b082      	sub	sp, #8
   10f5c:	af00      	add	r7, sp, #0
   10f5e:	0002      	movs	r2, r0
   10f60:	1dfb      	adds	r3, r7, #7
   10f62:	701a      	strb	r2, [r3, #0]
	switch (type) {
   10f64:	1dfb      	adds	r3, r7, #7
   10f66:	781b      	ldrb	r3, [r3, #0]
   10f68:	2b09      	cmp	r3, #9
   10f6a:	d819      	bhi.n	10fa0 <_at25dfx_get_device_size+0x48>
   10f6c:	009a      	lsls	r2, r3, #2
   10f6e:	4b0f      	ldr	r3, [pc, #60]	; (10fac <_at25dfx_get_device_size+0x54>)
   10f70:	18d3      	adds	r3, r2, r3
   10f72:	681b      	ldr	r3, [r3, #0]
   10f74:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 64 * 1024UL;
   10f76:	2380      	movs	r3, #128	; 0x80
   10f78:	025b      	lsls	r3, r3, #9
   10f7a:	e012      	b.n	10fa2 <_at25dfx_get_device_size+0x4a>

	case AT25DFX_021:
		return 256 * 1024UL;
   10f7c:	2380      	movs	r3, #128	; 0x80
   10f7e:	02db      	lsls	r3, r3, #11
   10f80:	e00f      	b.n	10fa2 <_at25dfx_get_device_size+0x4a>

	case AT25DFX_041A:
		return 512 * 1024UL;
   10f82:	2380      	movs	r3, #128	; 0x80
   10f84:	031b      	lsls	r3, r3, #12
   10f86:	e00c      	b.n	10fa2 <_at25dfx_get_device_size+0x4a>

	case AT25DFX_081:
	case AT25DFX_081A:
		return 1024 * 1024UL;
   10f88:	2380      	movs	r3, #128	; 0x80
   10f8a:	035b      	lsls	r3, r3, #13
   10f8c:	e009      	b.n	10fa2 <_at25dfx_get_device_size+0x4a>

	case AT25DFX_161:
	case AT25DFX_L161:
	case AT25DFX_Q161:
		return 2048 * 1024UL;
   10f8e:	2380      	movs	r3, #128	; 0x80
   10f90:	039b      	lsls	r3, r3, #14
   10f92:	e006      	b.n	10fa2 <_at25dfx_get_device_size+0x4a>

	case AT25DFX_321A:
		return 4096 * 1024UL;
   10f94:	2380      	movs	r3, #128	; 0x80
   10f96:	03db      	lsls	r3, r3, #15
   10f98:	e003      	b.n	10fa2 <_at25dfx_get_device_size+0x4a>

	case AT25DFX_641:
		return 8192 * 1024UL;
   10f9a:	2380      	movs	r3, #128	; 0x80
   10f9c:	041b      	lsls	r3, r3, #16
   10f9e:	e000      	b.n	10fa2 <_at25dfx_get_device_size+0x4a>

	default:
		Assert(false);
		return 0;
   10fa0:	2300      	movs	r3, #0
	}
}
   10fa2:	0018      	movs	r0, r3
   10fa4:	46bd      	mov	sp, r7
   10fa6:	b002      	add	sp, #8
   10fa8:	bd80      	pop	{r7, pc}
   10faa:	46c0      	nop			; (mov r8, r8)
   10fac:	000193a0 	.word	0x000193a0

00010fb0 <_at25dfx_chip_select>:
 * This function selects the specified chip by driving its CS line low.
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
   10fb0:	b580      	push	{r7, lr}
   10fb2:	b082      	sub	sp, #8
   10fb4:	af00      	add	r7, sp, #0
   10fb6:	6078      	str	r0, [r7, #4]
	port_pin_set_output_level(chip->cs_pin, false);
   10fb8:	687b      	ldr	r3, [r7, #4]
   10fba:	795b      	ldrb	r3, [r3, #5]
   10fbc:	2100      	movs	r1, #0
   10fbe:	0018      	movs	r0, r3
   10fc0:	4b02      	ldr	r3, [pc, #8]	; (10fcc <_at25dfx_chip_select+0x1c>)
   10fc2:	4798      	blx	r3
}
   10fc4:	46c0      	nop			; (mov r8, r8)
   10fc6:	46bd      	mov	sp, r7
   10fc8:	b002      	add	sp, #8
   10fca:	bd80      	pop	{r7, pc}
   10fcc:	00010ce1 	.word	0x00010ce1

00010fd0 <_at25dfx_chip_deselect>:
 * This function deselects the specified chip by driving its CS line high.
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
   10fd0:	b580      	push	{r7, lr}
   10fd2:	b082      	sub	sp, #8
   10fd4:	af00      	add	r7, sp, #0
   10fd6:	6078      	str	r0, [r7, #4]
	port_pin_set_output_level(chip->cs_pin, true);
   10fd8:	687b      	ldr	r3, [r7, #4]
   10fda:	795b      	ldrb	r3, [r3, #5]
   10fdc:	2101      	movs	r1, #1
   10fde:	0018      	movs	r0, r3
   10fe0:	4b02      	ldr	r3, [pc, #8]	; (10fec <_at25dfx_chip_deselect+0x1c>)
   10fe2:	4798      	blx	r3
}
   10fe4:	46c0      	nop			; (mov r8, r8)
   10fe6:	46bd      	mov	sp, r7
   10fe8:	b002      	add	sp, #8
   10fea:	bd80      	pop	{r7, pc}
   10fec:	00010ce1 	.word	0x00010ce1

00010ff0 <_at25dfx_chip_issue_read_command_wait>:
 * \param chip Address of SerialFlash chip instance to operate on.
 * \param cmd The command to issue.
 */
static inline void _at25dfx_chip_issue_read_command_wait(
		struct at25dfx_chip_module *chip, struct at25dfx_command cmd)
{
   10ff0:	b084      	sub	sp, #16
   10ff2:	b5b0      	push	{r4, r5, r7, lr}
   10ff4:	b084      	sub	sp, #16
   10ff6:	af00      	add	r7, sp, #0
   10ff8:	6078      	str	r0, [r7, #4]
   10ffa:	2004      	movs	r0, #4
   10ffc:	2420      	movs	r4, #32
   10ffe:	46a4      	mov	ip, r4
   11000:	44bc      	add	ip, r7
   11002:	4460      	add	r0, ip
   11004:	6001      	str	r1, [r0, #0]
   11006:	6042      	str	r2, [r0, #4]
   11008:	6083      	str	r3, [r0, #8]
	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	// Construct command to send
	cmd_buffer[0] = cmd.opcode;
   1100a:	2304      	movs	r3, #4
   1100c:	2220      	movs	r2, #32
   1100e:	4694      	mov	ip, r2
   11010:	44bc      	add	ip, r7
   11012:	4463      	add	r3, ip
   11014:	781a      	ldrb	r2, [r3, #0]
   11016:	2308      	movs	r3, #8
   11018:	18fb      	adds	r3, r7, r3
   1101a:	701a      	strb	r2, [r3, #0]

	if (cmd.command_size > 1) {
   1101c:	2304      	movs	r3, #4
   1101e:	2220      	movs	r2, #32
   11020:	4694      	mov	ip, r2
   11022:	44bc      	add	ip, r7
   11024:	4463      	add	r3, ip
   11026:	785b      	ldrb	r3, [r3, #1]
   11028:	2b01      	cmp	r3, #1
   1102a:	d91f      	bls.n	1106c <_at25dfx_chip_issue_read_command_wait+0x7c>
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
   1102c:	2304      	movs	r3, #4
   1102e:	2220      	movs	r2, #32
   11030:	4694      	mov	ip, r2
   11032:	44bc      	add	ip, r7
   11034:	4463      	add	r3, ip
   11036:	685b      	ldr	r3, [r3, #4]
   11038:	b2da      	uxtb	r2, r3
   1103a:	2308      	movs	r3, #8
   1103c:	18fb      	adds	r3, r7, r3
   1103e:	70da      	strb	r2, [r3, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
   11040:	2304      	movs	r3, #4
   11042:	2220      	movs	r2, #32
   11044:	4694      	mov	ip, r2
   11046:	44bc      	add	ip, r7
   11048:	4463      	add	r3, ip
   1104a:	685b      	ldr	r3, [r3, #4]
   1104c:	0a1b      	lsrs	r3, r3, #8
   1104e:	b2da      	uxtb	r2, r3
   11050:	2308      	movs	r3, #8
   11052:	18fb      	adds	r3, r7, r3
   11054:	709a      	strb	r2, [r3, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
   11056:	2304      	movs	r3, #4
   11058:	2220      	movs	r2, #32
   1105a:	4694      	mov	ip, r2
   1105c:	44bc      	add	ip, r7
   1105e:	4463      	add	r3, ip
   11060:	685b      	ldr	r3, [r3, #4]
   11062:	0c1b      	lsrs	r3, r3, #16
   11064:	b2da      	uxtb	r2, r3
   11066:	2308      	movs	r3, #8
   11068:	18fb      	adds	r3, r7, r3
   1106a:	705a      	strb	r2, [r3, #1]
	}
	// Don't bother with init of dummy bytes

	// Issue command, then start read
	_at25dfx_chip_select(chip);
   1106c:	687b      	ldr	r3, [r7, #4]
   1106e:	0018      	movs	r0, r3
   11070:	4b1d      	ldr	r3, [pc, #116]	; (110e8 <_at25dfx_chip_issue_read_command_wait+0xf8>)
   11072:	4798      	blx	r3

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
   11074:	687b      	ldr	r3, [r7, #4]
   11076:	6818      	ldr	r0, [r3, #0]
   11078:	2304      	movs	r3, #4
   1107a:	2220      	movs	r2, #32
   1107c:	4694      	mov	ip, r2
   1107e:	44bc      	add	ip, r7
   11080:	4463      	add	r3, ip
   11082:	785b      	ldrb	r3, [r3, #1]
   11084:	b29a      	uxth	r2, r3
   11086:	230f      	movs	r3, #15
   11088:	18fc      	adds	r4, r7, r3
   1108a:	2308      	movs	r3, #8
   1108c:	18fb      	adds	r3, r7, r3
   1108e:	0019      	movs	r1, r3
   11090:	4b16      	ldr	r3, [pc, #88]	; (110ec <_at25dfx_chip_issue_read_command_wait+0xfc>)
   11092:	4798      	blx	r3
   11094:	0003      	movs	r3, r0
   11096:	7023      	strb	r3, [r4, #0]
	Assert(status == STATUS_OK);

	if (cmd.length) {
   11098:	2304      	movs	r3, #4
   1109a:	2220      	movs	r2, #32
   1109c:	4694      	mov	ip, r2
   1109e:	44bc      	add	ip, r7
   110a0:	4463      	add	r3, ip
   110a2:	899b      	ldrh	r3, [r3, #12]
   110a4:	2b00      	cmp	r3, #0
   110a6:	d014      	beq.n	110d2 <_at25dfx_chip_issue_read_command_wait+0xe2>
		status = spi_read_buffer_wait(chip->spi, cmd.data.rx, cmd.length, 0);
   110a8:	687b      	ldr	r3, [r7, #4]
   110aa:	6818      	ldr	r0, [r3, #0]
   110ac:	2304      	movs	r3, #4
   110ae:	2220      	movs	r2, #32
   110b0:	4694      	mov	ip, r2
   110b2:	44bc      	add	ip, r7
   110b4:	4463      	add	r3, ip
   110b6:	6899      	ldr	r1, [r3, #8]
   110b8:	2304      	movs	r3, #4
   110ba:	2220      	movs	r2, #32
   110bc:	4694      	mov	ip, r2
   110be:	44bc      	add	ip, r7
   110c0:	4463      	add	r3, ip
   110c2:	899a      	ldrh	r2, [r3, #12]
   110c4:	230f      	movs	r3, #15
   110c6:	18fc      	adds	r4, r7, r3
   110c8:	2300      	movs	r3, #0
   110ca:	4d09      	ldr	r5, [pc, #36]	; (110f0 <_at25dfx_chip_issue_read_command_wait+0x100>)
   110cc:	47a8      	blx	r5
   110ce:	0003      	movs	r3, r0
   110d0:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);
	}

	_at25dfx_chip_deselect(chip);
   110d2:	687b      	ldr	r3, [r7, #4]
   110d4:	0018      	movs	r0, r3
   110d6:	4b07      	ldr	r3, [pc, #28]	; (110f4 <_at25dfx_chip_issue_read_command_wait+0x104>)
   110d8:	4798      	blx	r3
}
   110da:	46c0      	nop			; (mov r8, r8)
   110dc:	46bd      	mov	sp, r7
   110de:	b004      	add	sp, #16
   110e0:	bcb0      	pop	{r4, r5, r7}
   110e2:	bc08      	pop	{r3}
   110e4:	b004      	add	sp, #16
   110e6:	4718      	bx	r3
   110e8:	00010fb1 	.word	0x00010fb1
   110ec:	00013175 	.word	0x00013175
   110f0:	00012ec9 	.word	0x00012ec9
   110f4:	00010fd1 	.word	0x00010fd1

000110f8 <_at25dfx_chip_issue_write_command_wait>:
 * \param chip Address of SerialFlash chip instance to operate on.
 * \param cmd The command to issue.
 */
static inline void _at25dfx_chip_issue_write_command_wait(
		struct at25dfx_chip_module *chip, struct at25dfx_command cmd)
{
   110f8:	b084      	sub	sp, #16
   110fa:	b590      	push	{r4, r7, lr}
   110fc:	b085      	sub	sp, #20
   110fe:	af00      	add	r7, sp, #0
   11100:	6078      	str	r0, [r7, #4]
   11102:	2004      	movs	r0, #4
   11104:	2420      	movs	r4, #32
   11106:	46a4      	mov	ip, r4
   11108:	44bc      	add	ip, r7
   1110a:	4460      	add	r0, ip
   1110c:	6001      	str	r1, [r0, #0]
   1110e:	6042      	str	r2, [r0, #4]
   11110:	6083      	str	r3, [r0, #8]

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
   11112:	2304      	movs	r3, #4
   11114:	2220      	movs	r2, #32
   11116:	4694      	mov	ip, r2
   11118:	44bc      	add	ip, r7
   1111a:	4463      	add	r3, ip
   1111c:	781a      	ldrb	r2, [r3, #0]
   1111e:	2308      	movs	r3, #8
   11120:	18fb      	adds	r3, r7, r3
   11122:	701a      	strb	r2, [r3, #0]

	if (cmd.command_size > 1) {
   11124:	2304      	movs	r3, #4
   11126:	2220      	movs	r2, #32
   11128:	4694      	mov	ip, r2
   1112a:	44bc      	add	ip, r7
   1112c:	4463      	add	r3, ip
   1112e:	785b      	ldrb	r3, [r3, #1]
   11130:	2b01      	cmp	r3, #1
   11132:	d91f      	bls.n	11174 <_at25dfx_chip_issue_write_command_wait+0x7c>
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
   11134:	2304      	movs	r3, #4
   11136:	2220      	movs	r2, #32
   11138:	4694      	mov	ip, r2
   1113a:	44bc      	add	ip, r7
   1113c:	4463      	add	r3, ip
   1113e:	685b      	ldr	r3, [r3, #4]
   11140:	b2da      	uxtb	r2, r3
   11142:	2308      	movs	r3, #8
   11144:	18fb      	adds	r3, r7, r3
   11146:	70da      	strb	r2, [r3, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
   11148:	2304      	movs	r3, #4
   1114a:	2220      	movs	r2, #32
   1114c:	4694      	mov	ip, r2
   1114e:	44bc      	add	ip, r7
   11150:	4463      	add	r3, ip
   11152:	685b      	ldr	r3, [r3, #4]
   11154:	0a1b      	lsrs	r3, r3, #8
   11156:	b2da      	uxtb	r2, r3
   11158:	2308      	movs	r3, #8
   1115a:	18fb      	adds	r3, r7, r3
   1115c:	709a      	strb	r2, [r3, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
   1115e:	2304      	movs	r3, #4
   11160:	2220      	movs	r2, #32
   11162:	4694      	mov	ip, r2
   11164:	44bc      	add	ip, r7
   11166:	4463      	add	r3, ip
   11168:	685b      	ldr	r3, [r3, #4]
   1116a:	0c1b      	lsrs	r3, r3, #16
   1116c:	b2da      	uxtb	r2, r3
   1116e:	2308      	movs	r3, #8
   11170:	18fb      	adds	r3, r7, r3
   11172:	705a      	strb	r2, [r3, #1]
	}

	_at25dfx_chip_select(chip);
   11174:	687b      	ldr	r3, [r7, #4]
   11176:	0018      	movs	r0, r3
   11178:	4b1d      	ldr	r3, [pc, #116]	; (111f0 <_at25dfx_chip_issue_write_command_wait+0xf8>)
   1117a:	4798      	blx	r3

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
   1117c:	687b      	ldr	r3, [r7, #4]
   1117e:	6818      	ldr	r0, [r3, #0]
   11180:	2304      	movs	r3, #4
   11182:	2220      	movs	r2, #32
   11184:	4694      	mov	ip, r2
   11186:	44bc      	add	ip, r7
   11188:	4463      	add	r3, ip
   1118a:	785b      	ldrb	r3, [r3, #1]
   1118c:	b29a      	uxth	r2, r3
   1118e:	230f      	movs	r3, #15
   11190:	18fc      	adds	r4, r7, r3
   11192:	2308      	movs	r3, #8
   11194:	18fb      	adds	r3, r7, r3
   11196:	0019      	movs	r1, r3
   11198:	4b16      	ldr	r3, [pc, #88]	; (111f4 <_at25dfx_chip_issue_write_command_wait+0xfc>)
   1119a:	4798      	blx	r3
   1119c:	0003      	movs	r3, r0
   1119e:	7023      	strb	r3, [r4, #0]
	Assert(status == STATUS_OK);

	if (cmd.length) {
   111a0:	2304      	movs	r3, #4
   111a2:	2220      	movs	r2, #32
   111a4:	4694      	mov	ip, r2
   111a6:	44bc      	add	ip, r7
   111a8:	4463      	add	r3, ip
   111aa:	899b      	ldrh	r3, [r3, #12]
   111ac:	2b00      	cmp	r3, #0
   111ae:	d014      	beq.n	111da <_at25dfx_chip_issue_write_command_wait+0xe2>
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
   111b0:	687b      	ldr	r3, [r7, #4]
   111b2:	6818      	ldr	r0, [r3, #0]
   111b4:	2304      	movs	r3, #4
   111b6:	2220      	movs	r2, #32
   111b8:	4694      	mov	ip, r2
   111ba:	44bc      	add	ip, r7
   111bc:	4463      	add	r3, ip
   111be:	6899      	ldr	r1, [r3, #8]
   111c0:	2304      	movs	r3, #4
   111c2:	2220      	movs	r2, #32
   111c4:	4694      	mov	ip, r2
   111c6:	44bc      	add	ip, r7
   111c8:	4463      	add	r3, ip
   111ca:	899b      	ldrh	r3, [r3, #12]
   111cc:	220f      	movs	r2, #15
   111ce:	18bc      	adds	r4, r7, r2
   111d0:	001a      	movs	r2, r3
   111d2:	4b08      	ldr	r3, [pc, #32]	; (111f4 <_at25dfx_chip_issue_write_command_wait+0xfc>)
   111d4:	4798      	blx	r3
   111d6:	0003      	movs	r3, r0
   111d8:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);
	}

	_at25dfx_chip_deselect(chip);
   111da:	687b      	ldr	r3, [r7, #4]
   111dc:	0018      	movs	r0, r3
   111de:	4b06      	ldr	r3, [pc, #24]	; (111f8 <_at25dfx_chip_issue_write_command_wait+0x100>)
   111e0:	4798      	blx	r3
}
   111e2:	46c0      	nop			; (mov r8, r8)
   111e4:	46bd      	mov	sp, r7
   111e6:	b005      	add	sp, #20
   111e8:	bc90      	pop	{r4, r7}
   111ea:	bc08      	pop	{r3}
   111ec:	b004      	add	sp, #16
   111ee:	4718      	bx	r3
   111f0:	00010fb1 	.word	0x00010fb1
   111f4:	00013175 	.word	0x00013175
   111f8:	00010fd1 	.word	0x00010fd1

000111fc <_at25dfx_chip_get_nonbusy_status>:
 * \retval STATUS_OK if operation succeeded.
 * \retval STATUS_ERR_IO if an error occurred.
 */
static inline enum status_code _at25dfx_chip_get_nonbusy_status(
		struct at25dfx_chip_module *chip)
{
   111fc:	b590      	push	{r4, r7, lr}
   111fe:	b085      	sub	sp, #20
   11200:	af00      	add	r7, sp, #0
   11202:	6078      	str	r0, [r7, #4]
	enum status_code status;
	uint16_t status_reg = 0;
   11204:	230c      	movs	r3, #12
   11206:	18fb      	adds	r3, r7, r3
   11208:	2200      	movs	r2, #0
   1120a:	801a      	strh	r2, [r3, #0]

	UNUSED(status);

	// Issue status read command
	while (!spi_is_ready_to_write(chip->spi)) {
   1120c:	46c0      	nop			; (mov r8, r8)
   1120e:	687b      	ldr	r3, [r7, #4]
   11210:	681b      	ldr	r3, [r3, #0]
   11212:	0018      	movs	r0, r3
   11214:	4b3c      	ldr	r3, [pc, #240]	; (11308 <_at25dfx_chip_get_nonbusy_status+0x10c>)
   11216:	4798      	blx	r3
   11218:	0003      	movs	r3, r0
   1121a:	001a      	movs	r2, r3
   1121c:	2301      	movs	r3, #1
   1121e:	4053      	eors	r3, r2
   11220:	b2db      	uxtb	r3, r3
   11222:	2b00      	cmp	r3, #0
   11224:	d1f3      	bne.n	1120e <_at25dfx_chip_get_nonbusy_status+0x12>
	}

	_at25dfx_chip_select(chip);
   11226:	687b      	ldr	r3, [r7, #4]
   11228:	0018      	movs	r0, r3
   1122a:	4b38      	ldr	r3, [pc, #224]	; (1130c <_at25dfx_chip_get_nonbusy_status+0x110>)
   1122c:	4798      	blx	r3
	status = spi_write(chip->spi, AT25DFX_COMMAND_READ_STATUS);
   1122e:	687b      	ldr	r3, [r7, #4]
   11230:	681b      	ldr	r3, [r3, #0]
   11232:	220f      	movs	r2, #15
   11234:	18bc      	adds	r4, r7, r2
   11236:	2105      	movs	r1, #5
   11238:	0018      	movs	r0, r3
   1123a:	4b35      	ldr	r3, [pc, #212]	; (11310 <_at25dfx_chip_get_nonbusy_status+0x114>)
   1123c:	4798      	blx	r3
   1123e:	0003      	movs	r3, r0
   11240:	7023      	strb	r3, [r4, #0]
	Assert(status == STATUS_OK);

	while (!spi_is_ready_to_read(chip->spi)) {
   11242:	46c0      	nop			; (mov r8, r8)
   11244:	687b      	ldr	r3, [r7, #4]
   11246:	681b      	ldr	r3, [r3, #0]
   11248:	0018      	movs	r0, r3
   1124a:	4b32      	ldr	r3, [pc, #200]	; (11314 <_at25dfx_chip_get_nonbusy_status+0x118>)
   1124c:	4798      	blx	r3
   1124e:	0003      	movs	r3, r0
   11250:	001a      	movs	r2, r3
   11252:	2301      	movs	r3, #1
   11254:	4053      	eors	r3, r2
   11256:	b2db      	uxtb	r3, r3
   11258:	2b00      	cmp	r3, #0
   1125a:	d1f3      	bne.n	11244 <_at25dfx_chip_get_nonbusy_status+0x48>
	}
	status = spi_read(chip->spi, &status_reg);
   1125c:	687b      	ldr	r3, [r7, #4]
   1125e:	681b      	ldr	r3, [r3, #0]
   11260:	220f      	movs	r2, #15
   11262:	18bc      	adds	r4, r7, r2
   11264:	220c      	movs	r2, #12
   11266:	18ba      	adds	r2, r7, r2
   11268:	0011      	movs	r1, r2
   1126a:	0018      	movs	r0, r3
   1126c:	4b2a      	ldr	r3, [pc, #168]	; (11318 <_at25dfx_chip_get_nonbusy_status+0x11c>)
   1126e:	4798      	blx	r3
   11270:	0003      	movs	r3, r0
   11272:	7023      	strb	r3, [r4, #0]

	// Keep reading until busy flag clears
	// TODO: Add some timeout functionality here!
	do {
		// Do dummy writes to read out status
		while (!spi_is_ready_to_write(chip->spi)) {
   11274:	46c0      	nop			; (mov r8, r8)
   11276:	687b      	ldr	r3, [r7, #4]
   11278:	681b      	ldr	r3, [r3, #0]
   1127a:	0018      	movs	r0, r3
   1127c:	4b22      	ldr	r3, [pc, #136]	; (11308 <_at25dfx_chip_get_nonbusy_status+0x10c>)
   1127e:	4798      	blx	r3
   11280:	0003      	movs	r3, r0
   11282:	001a      	movs	r2, r3
   11284:	2301      	movs	r3, #1
   11286:	4053      	eors	r3, r2
   11288:	b2db      	uxtb	r3, r3
   1128a:	2b00      	cmp	r3, #0
   1128c:	d1f3      	bne.n	11276 <_at25dfx_chip_get_nonbusy_status+0x7a>
		}
		status = spi_write(chip->spi, 0);
   1128e:	687b      	ldr	r3, [r7, #4]
   11290:	681b      	ldr	r3, [r3, #0]
   11292:	220f      	movs	r2, #15
   11294:	18bc      	adds	r4, r7, r2
   11296:	2100      	movs	r1, #0
   11298:	0018      	movs	r0, r3
   1129a:	4b1d      	ldr	r3, [pc, #116]	; (11310 <_at25dfx_chip_get_nonbusy_status+0x114>)
   1129c:	4798      	blx	r3
   1129e:	0003      	movs	r3, r0
   112a0:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
   112a2:	46c0      	nop			; (mov r8, r8)
   112a4:	687b      	ldr	r3, [r7, #4]
   112a6:	681b      	ldr	r3, [r3, #0]
   112a8:	0018      	movs	r0, r3
   112aa:	4b1a      	ldr	r3, [pc, #104]	; (11314 <_at25dfx_chip_get_nonbusy_status+0x118>)
   112ac:	4798      	blx	r3
   112ae:	0003      	movs	r3, r0
   112b0:	001a      	movs	r2, r3
   112b2:	2301      	movs	r3, #1
   112b4:	4053      	eors	r3, r2
   112b6:	b2db      	uxtb	r3, r3
   112b8:	2b00      	cmp	r3, #0
   112ba:	d1f3      	bne.n	112a4 <_at25dfx_chip_get_nonbusy_status+0xa8>
		}
		status = spi_read(chip->spi, &status_reg);
   112bc:	687b      	ldr	r3, [r7, #4]
   112be:	681b      	ldr	r3, [r3, #0]
   112c0:	220f      	movs	r2, #15
   112c2:	18bc      	adds	r4, r7, r2
   112c4:	220c      	movs	r2, #12
   112c6:	18ba      	adds	r2, r7, r2
   112c8:	0011      	movs	r1, r2
   112ca:	0018      	movs	r0, r3
   112cc:	4b12      	ldr	r3, [pc, #72]	; (11318 <_at25dfx_chip_get_nonbusy_status+0x11c>)
   112ce:	4798      	blx	r3
   112d0:	0003      	movs	r3, r0
   112d2:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);
	} while (status_reg & AT25DFX_STATUS_BUSY);
   112d4:	230c      	movs	r3, #12
   112d6:	18fb      	adds	r3, r7, r3
   112d8:	881b      	ldrh	r3, [r3, #0]
   112da:	001a      	movs	r2, r3
   112dc:	2301      	movs	r3, #1
   112de:	4013      	ands	r3, r2
   112e0:	d1c8      	bne.n	11274 <_at25dfx_chip_get_nonbusy_status+0x78>

	_at25dfx_chip_deselect(chip);
   112e2:	687b      	ldr	r3, [r7, #4]
   112e4:	0018      	movs	r0, r3
   112e6:	4b0d      	ldr	r3, [pc, #52]	; (1131c <_at25dfx_chip_get_nonbusy_status+0x120>)
   112e8:	4798      	blx	r3

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
   112ea:	230c      	movs	r3, #12
   112ec:	18fb      	adds	r3, r7, r3
   112ee:	881b      	ldrh	r3, [r3, #0]
   112f0:	001a      	movs	r2, r3
   112f2:	2320      	movs	r3, #32
   112f4:	4013      	ands	r3, r2
   112f6:	d001      	beq.n	112fc <_at25dfx_chip_get_nonbusy_status+0x100>
		return STATUS_ERR_IO;
   112f8:	2310      	movs	r3, #16
   112fa:	e000      	b.n	112fe <_at25dfx_chip_get_nonbusy_status+0x102>
	}
	return STATUS_OK;
   112fc:	2300      	movs	r3, #0
}
   112fe:	0018      	movs	r0, r3
   11300:	46bd      	mov	sp, r7
   11302:	b005      	add	sp, #20
   11304:	bd90      	pop	{r4, r7, pc}
   11306:	46c0      	nop			; (mov r8, r8)
   11308:	00010dbd 	.word	0x00010dbd
   1130c:	00010fb1 	.word	0x00010fb1
   11310:	00010e0d 	.word	0x00010e0d
   11314:	00010de5 	.word	0x00010de5
   11318:	00010e55 	.word	0x00010e55
   1131c:	00010fd1 	.word	0x00010fd1

00011320 <_at25dfx_chip_enable_write>:
 * or unprotecting sectors.
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_enable_write(struct at25dfx_chip_module *chip)
{
   11320:	b590      	push	{r4, r7, lr}
   11322:	b089      	sub	sp, #36	; 0x24
   11324:	af02      	add	r7, sp, #8
   11326:	6078      	str	r0, [r7, #4]
	struct at25dfx_command cmd;

	cmd.opcode = AT25DFX_COMMAND_WRITE_ENABLE;
   11328:	2308      	movs	r3, #8
   1132a:	18fb      	adds	r3, r7, r3
   1132c:	2206      	movs	r2, #6
   1132e:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
   11330:	2308      	movs	r3, #8
   11332:	18fb      	adds	r3, r7, r3
   11334:	2201      	movs	r2, #1
   11336:	705a      	strb	r2, [r3, #1]
	cmd.length = 0;
   11338:	2308      	movs	r3, #8
   1133a:	18fb      	adds	r3, r7, r3
   1133c:	2200      	movs	r2, #0
   1133e:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
   11340:	2308      	movs	r3, #8
   11342:	18fb      	adds	r3, r7, r3
   11344:	2200      	movs	r2, #0
   11346:	605a      	str	r2, [r3, #4]
	cmd.data.tx = NULL;
   11348:	2308      	movs	r3, #8
   1134a:	18fb      	adds	r3, r7, r3
   1134c:	2200      	movs	r2, #0
   1134e:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   11350:	2308      	movs	r3, #8
   11352:	18fb      	adds	r3, r7, r3
   11354:	6878      	ldr	r0, [r7, #4]
   11356:	466a      	mov	r2, sp
   11358:	68d9      	ldr	r1, [r3, #12]
   1135a:	6011      	str	r1, [r2, #0]
   1135c:	6819      	ldr	r1, [r3, #0]
   1135e:	685a      	ldr	r2, [r3, #4]
   11360:	689b      	ldr	r3, [r3, #8]
   11362:	4c03      	ldr	r4, [pc, #12]	; (11370 <_at25dfx_chip_enable_write+0x50>)
   11364:	47a0      	blx	r4
}
   11366:	46c0      	nop			; (mov r8, r8)
   11368:	46bd      	mov	sp, r7
   1136a:	b007      	add	sp, #28
   1136c:	bd90      	pop	{r4, r7, pc}
   1136e:	46c0      	nop			; (mov r8, r8)
   11370:	000110f9 	.word	0x000110f9

00011374 <at25dfx_chip_check_presence>:
 * \retval STATUS_OK if chip responded with ID matching its type.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_NOT_FOUND if chip did not respond, or with wrong ID.
 */
enum status_code at25dfx_chip_check_presence(struct at25dfx_chip_module *chip)
{
   11374:	b590      	push	{r4, r7, lr}
   11376:	b08b      	sub	sp, #44	; 0x2c
   11378:	af02      	add	r7, sp, #8
   1137a:	6078      	str	r0, [r7, #4]
	enum status_code status;
	struct at25dfx_command cmd;
	uint32_t id = 0;
   1137c:	2300      	movs	r3, #0
   1137e:	60bb      	str	r3, [r7, #8]

	Assert(chip);

	// Reserve the SPI for us
	status = _at25dfx_spi_lock(chip->spi);
   11380:	687b      	ldr	r3, [r7, #4]
   11382:	681b      	ldr	r3, [r3, #0]
   11384:	221f      	movs	r2, #31
   11386:	18bc      	adds	r4, r7, r2
   11388:	0018      	movs	r0, r3
   1138a:	4b21      	ldr	r3, [pc, #132]	; (11410 <at25dfx_chip_check_presence+0x9c>)
   1138c:	4798      	blx	r3
   1138e:	0003      	movs	r3, r0
   11390:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   11392:	231f      	movs	r3, #31
   11394:	18fb      	adds	r3, r7, r3
   11396:	781b      	ldrb	r3, [r3, #0]
   11398:	2b05      	cmp	r3, #5
   1139a:	d103      	bne.n	113a4 <at25dfx_chip_check_presence+0x30>
		return status;
   1139c:	231f      	movs	r3, #31
   1139e:	18fb      	adds	r3, r7, r3
   113a0:	781b      	ldrb	r3, [r3, #0]
   113a2:	e030      	b.n	11406 <at25dfx_chip_check_presence+0x92>
	}

	cmd.opcode = AT25DFX_COMMAND_READ_DEVICE_ID;
   113a4:	230c      	movs	r3, #12
   113a6:	18fb      	adds	r3, r7, r3
   113a8:	229f      	movs	r2, #159	; 0x9f
   113aa:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
   113ac:	230c      	movs	r3, #12
   113ae:	18fb      	adds	r3, r7, r3
   113b0:	2201      	movs	r2, #1
   113b2:	705a      	strb	r2, [r3, #1]
	cmd.data.rx = (uint8_t *)&id;
   113b4:	230c      	movs	r3, #12
   113b6:	18fb      	adds	r3, r7, r3
   113b8:	2208      	movs	r2, #8
   113ba:	18ba      	adds	r2, r7, r2
   113bc:	609a      	str	r2, [r3, #8]
	cmd.length = 3;
   113be:	230c      	movs	r3, #12
   113c0:	18fb      	adds	r3, r7, r3
   113c2:	2203      	movs	r2, #3
   113c4:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
   113c6:	230c      	movs	r3, #12
   113c8:	18fb      	adds	r3, r7, r3
   113ca:	2200      	movs	r2, #0
   113cc:	605a      	str	r2, [r3, #4]

	_at25dfx_chip_issue_read_command_wait(chip, cmd);
   113ce:	230c      	movs	r3, #12
   113d0:	18fb      	adds	r3, r7, r3
   113d2:	6878      	ldr	r0, [r7, #4]
   113d4:	466a      	mov	r2, sp
   113d6:	68d9      	ldr	r1, [r3, #12]
   113d8:	6011      	str	r1, [r2, #0]
   113da:	6819      	ldr	r1, [r3, #0]
   113dc:	685a      	ldr	r2, [r3, #4]
   113de:	689b      	ldr	r3, [r3, #8]
   113e0:	4c0c      	ldr	r4, [pc, #48]	; (11414 <at25dfx_chip_check_presence+0xa0>)
   113e2:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
   113e4:	687b      	ldr	r3, [r7, #4]
   113e6:	681b      	ldr	r3, [r3, #0]
   113e8:	0018      	movs	r0, r3
   113ea:	4b0b      	ldr	r3, [pc, #44]	; (11418 <at25dfx_chip_check_presence+0xa4>)
   113ec:	4798      	blx	r3

	if (id == _at25dfx_get_device_id(chip->type)) {
   113ee:	687b      	ldr	r3, [r7, #4]
   113f0:	791b      	ldrb	r3, [r3, #4]
   113f2:	0018      	movs	r0, r3
   113f4:	4b09      	ldr	r3, [pc, #36]	; (1141c <at25dfx_chip_check_presence+0xa8>)
   113f6:	4798      	blx	r3
   113f8:	1e02      	subs	r2, r0, #0
   113fa:	68bb      	ldr	r3, [r7, #8]
   113fc:	429a      	cmp	r2, r3
   113fe:	d101      	bne.n	11404 <at25dfx_chip_check_presence+0x90>
		return STATUS_OK;
   11400:	2300      	movs	r3, #0
   11402:	e000      	b.n	11406 <at25dfx_chip_check_presence+0x92>
	} else {
		return STATUS_ERR_NOT_FOUND;
   11404:	2314      	movs	r3, #20
	}
}
   11406:	0018      	movs	r0, r3
   11408:	46bd      	mov	sp, r7
   1140a:	b009      	add	sp, #36	; 0x24
   1140c:	bd90      	pop	{r4, r7, pc}
   1140e:	46c0      	nop			; (mov r8, r8)
   11410:	00010d5d 	.word	0x00010d5d
   11414:	00010ff1 	.word	0x00010ff1
   11418:	00010da5 	.word	0x00010da5
   1141c:	00010edd 	.word	0x00010edd

00011420 <at25dfx_chip_read_buffer>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address and/or length is out of bounds.
 */
enum status_code at25dfx_chip_read_buffer(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, void *data, at25dfx_datalen_t length)
{
   11420:	b590      	push	{r4, r7, lr}
   11422:	b08d      	sub	sp, #52	; 0x34
   11424:	af02      	add	r7, sp, #8
   11426:	60f8      	str	r0, [r7, #12]
   11428:	60b9      	str	r1, [r7, #8]
   1142a:	607a      	str	r2, [r7, #4]
   1142c:	001a      	movs	r2, r3
   1142e:	1cbb      	adds	r3, r7, #2
   11430:	801a      	strh	r2, [r3, #0]
	Assert(chip);
	Assert(data);
	Assert(length);

	// Address out of range?
	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
   11432:	1cbb      	adds	r3, r7, #2
   11434:	881a      	ldrh	r2, [r3, #0]
   11436:	68bb      	ldr	r3, [r7, #8]
   11438:	18d4      	adds	r4, r2, r3
   1143a:	68fb      	ldr	r3, [r7, #12]
   1143c:	791b      	ldrb	r3, [r3, #4]
   1143e:	0018      	movs	r0, r3
   11440:	4b21      	ldr	r3, [pc, #132]	; (114c8 <at25dfx_chip_read_buffer+0xa8>)
   11442:	4798      	blx	r3
   11444:	0003      	movs	r3, r0
   11446:	429c      	cmp	r4, r3
   11448:	d901      	bls.n	1144e <at25dfx_chip_read_buffer+0x2e>
		return STATUS_ERR_INVALID_ARG;
   1144a:	2317      	movs	r3, #23
   1144c:	e037      	b.n	114be <at25dfx_chip_read_buffer+0x9e>
	}

	status = _at25dfx_spi_lock(chip->spi);
   1144e:	68fb      	ldr	r3, [r7, #12]
   11450:	681b      	ldr	r3, [r3, #0]
   11452:	2227      	movs	r2, #39	; 0x27
   11454:	18bc      	adds	r4, r7, r2
   11456:	0018      	movs	r0, r3
   11458:	4b1c      	ldr	r3, [pc, #112]	; (114cc <at25dfx_chip_read_buffer+0xac>)
   1145a:	4798      	blx	r3
   1145c:	0003      	movs	r3, r0
   1145e:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   11460:	2327      	movs	r3, #39	; 0x27
   11462:	18fb      	adds	r3, r7, r3
   11464:	781b      	ldrb	r3, [r3, #0]
   11466:	2b05      	cmp	r3, #5
   11468:	d103      	bne.n	11472 <at25dfx_chip_read_buffer+0x52>
		return status;
   1146a:	2327      	movs	r3, #39	; 0x27
   1146c:	18fb      	adds	r3, r7, r3
   1146e:	781b      	ldrb	r3, [r3, #0]
   11470:	e025      	b.n	114be <at25dfx_chip_read_buffer+0x9e>
	}

	cmd.opcode = AT25DFX_COMMAND_READ_ARRAY;
   11472:	2314      	movs	r3, #20
   11474:	18fb      	adds	r3, r7, r3
   11476:	220b      	movs	r2, #11
   11478:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 5;
   1147a:	2314      	movs	r3, #20
   1147c:	18fb      	adds	r3, r7, r3
   1147e:	2205      	movs	r2, #5
   11480:	705a      	strb	r2, [r3, #1]
	cmd.address = address;
   11482:	2314      	movs	r3, #20
   11484:	18fb      	adds	r3, r7, r3
   11486:	68ba      	ldr	r2, [r7, #8]
   11488:	605a      	str	r2, [r3, #4]
	cmd.data.rx = (uint8_t *)data;
   1148a:	2314      	movs	r3, #20
   1148c:	18fb      	adds	r3, r7, r3
   1148e:	687a      	ldr	r2, [r7, #4]
   11490:	609a      	str	r2, [r3, #8]
	cmd.length = length;
   11492:	2314      	movs	r3, #20
   11494:	18fb      	adds	r3, r7, r3
   11496:	1cba      	adds	r2, r7, #2
   11498:	8812      	ldrh	r2, [r2, #0]
   1149a:	819a      	strh	r2, [r3, #12]
	_at25dfx_chip_issue_read_command_wait(chip, cmd);
   1149c:	2314      	movs	r3, #20
   1149e:	18fb      	adds	r3, r7, r3
   114a0:	68f8      	ldr	r0, [r7, #12]
   114a2:	466a      	mov	r2, sp
   114a4:	68d9      	ldr	r1, [r3, #12]
   114a6:	6011      	str	r1, [r2, #0]
   114a8:	6819      	ldr	r1, [r3, #0]
   114aa:	685a      	ldr	r2, [r3, #4]
   114ac:	689b      	ldr	r3, [r3, #8]
   114ae:	4c08      	ldr	r4, [pc, #32]	; (114d0 <at25dfx_chip_read_buffer+0xb0>)
   114b0:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
   114b2:	68fb      	ldr	r3, [r7, #12]
   114b4:	681b      	ldr	r3, [r3, #0]
   114b6:	0018      	movs	r0, r3
   114b8:	4b06      	ldr	r3, [pc, #24]	; (114d4 <at25dfx_chip_read_buffer+0xb4>)
   114ba:	4798      	blx	r3

	return STATUS_OK;
   114bc:	2300      	movs	r3, #0
}
   114be:	0018      	movs	r0, r3
   114c0:	46bd      	mov	sp, r7
   114c2:	b00b      	add	sp, #44	; 0x2c
   114c4:	bd90      	pop	{r4, r7, pc}
   114c6:	46c0      	nop			; (mov r8, r8)
   114c8:	00010f59 	.word	0x00010f59
   114cc:	00010d5d 	.word	0x00010d5d
   114d0:	00010ff1 	.word	0x00010ff1
   114d4:	00010da5 	.word	0x00010da5

000114d8 <at25dfx_chip_write_buffer>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address and/or length is out of bounds.
 */
enum status_code at25dfx_chip_write_buffer(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, const void *data, at25dfx_datalen_t length)
{
   114d8:	b590      	push	{r4, r7, lr}
   114da:	b08d      	sub	sp, #52	; 0x34
   114dc:	af02      	add	r7, sp, #8
   114de:	60f8      	str	r0, [r7, #12]
   114e0:	60b9      	str	r1, [r7, #8]
   114e2:	607a      	str	r2, [r7, #4]
   114e4:	001a      	movs	r2, r3
   114e6:	1cbb      	adds	r3, r7, #2
   114e8:	801a      	strh	r2, [r3, #0]

	Assert(chip);
	Assert(data);
	Assert(length);

	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
   114ea:	1cbb      	adds	r3, r7, #2
   114ec:	881a      	ldrh	r2, [r3, #0]
   114ee:	68bb      	ldr	r3, [r7, #8]
   114f0:	18d4      	adds	r4, r2, r3
   114f2:	68fb      	ldr	r3, [r7, #12]
   114f4:	791b      	ldrb	r3, [r3, #4]
   114f6:	0018      	movs	r0, r3
   114f8:	4b5b      	ldr	r3, [pc, #364]	; (11668 <at25dfx_chip_write_buffer+0x190>)
   114fa:	4798      	blx	r3
   114fc:	0003      	movs	r3, r0
   114fe:	429c      	cmp	r4, r3
   11500:	d901      	bls.n	11506 <at25dfx_chip_write_buffer+0x2e>
		return STATUS_ERR_INVALID_ARG;
   11502:	2317      	movs	r3, #23
   11504:	e0ab      	b.n	1165e <at25dfx_chip_write_buffer+0x186>
	}

	status = _at25dfx_spi_lock(chip->spi);
   11506:	68fb      	ldr	r3, [r7, #12]
   11508:	681b      	ldr	r3, [r3, #0]
   1150a:	2227      	movs	r2, #39	; 0x27
   1150c:	18bc      	adds	r4, r7, r2
   1150e:	0018      	movs	r0, r3
   11510:	4b56      	ldr	r3, [pc, #344]	; (1166c <at25dfx_chip_write_buffer+0x194>)
   11512:	4798      	blx	r3
   11514:	0003      	movs	r3, r0
   11516:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   11518:	2327      	movs	r3, #39	; 0x27
   1151a:	18fb      	adds	r3, r7, r3
   1151c:	781b      	ldrb	r3, [r3, #0]
   1151e:	2b05      	cmp	r3, #5
   11520:	d103      	bne.n	1152a <at25dfx_chip_write_buffer+0x52>
		return status;
   11522:	2327      	movs	r3, #39	; 0x27
   11524:	18fb      	adds	r3, r7, r3
   11526:	781b      	ldrb	r3, [r3, #0]
   11528:	e099      	b.n	1165e <at25dfx_chip_write_buffer+0x186>
	}

	_at25dfx_chip_enable_write(chip);
   1152a:	68fb      	ldr	r3, [r7, #12]
   1152c:	0018      	movs	r0, r3
   1152e:	4b50      	ldr	r3, [pc, #320]	; (11670 <at25dfx_chip_write_buffer+0x198>)
   11530:	4798      	blx	r3

	cmd.opcode = AT25DFX_COMMAND_PROGRAM_PAGE;
   11532:	2314      	movs	r3, #20
   11534:	18fb      	adds	r3, r7, r3
   11536:	2202      	movs	r2, #2
   11538:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 4;
   1153a:	2314      	movs	r3, #20
   1153c:	18fb      	adds	r3, r7, r3
   1153e:	2204      	movs	r2, #4
   11540:	705a      	strb	r2, [r3, #1]
	cmd.address = address;
   11542:	2314      	movs	r3, #20
   11544:	18fb      	adds	r3, r7, r3
   11546:	68ba      	ldr	r2, [r7, #8]
   11548:	605a      	str	r2, [r3, #4]
	cmd.data.tx = (uint8_t *)data;
   1154a:	2314      	movs	r3, #20
   1154c:	18fb      	adds	r3, r7, r3
   1154e:	687a      	ldr	r2, [r7, #4]
   11550:	609a      	str	r2, [r3, #8]
	page_bytes = AT25DFX_PAGE_SIZE - (address % AT25DFX_PAGE_SIZE);
   11552:	68bb      	ldr	r3, [r7, #8]
   11554:	b29b      	uxth	r3, r3
   11556:	22ff      	movs	r2, #255	; 0xff
   11558:	4013      	ands	r3, r2
   1155a:	b29a      	uxth	r2, r3
   1155c:	2324      	movs	r3, #36	; 0x24
   1155e:	18fb      	adds	r3, r7, r3
   11560:	2180      	movs	r1, #128	; 0x80
   11562:	0049      	lsls	r1, r1, #1
   11564:	1a8a      	subs	r2, r1, r2
   11566:	801a      	strh	r2, [r3, #0]
	cmd.length = min(page_bytes, length);
   11568:	1cbb      	adds	r3, r7, #2
   1156a:	2224      	movs	r2, #36	; 0x24
   1156c:	18ba      	adds	r2, r7, r2
   1156e:	8810      	ldrh	r0, [r2, #0]
   11570:	881b      	ldrh	r3, [r3, #0]
   11572:	b299      	uxth	r1, r3
   11574:	b282      	uxth	r2, r0
   11576:	4291      	cmp	r1, r2
   11578:	d900      	bls.n	1157c <at25dfx_chip_write_buffer+0xa4>
   1157a:	1c03      	adds	r3, r0, #0
   1157c:	b29a      	uxth	r2, r3
   1157e:	2314      	movs	r3, #20
   11580:	18fb      	adds	r3, r7, r3
   11582:	819a      	strh	r2, [r3, #12]
	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   11584:	2314      	movs	r3, #20
   11586:	18fb      	adds	r3, r7, r3
   11588:	68f8      	ldr	r0, [r7, #12]
   1158a:	466a      	mov	r2, sp
   1158c:	68d9      	ldr	r1, [r3, #12]
   1158e:	6011      	str	r1, [r2, #0]
   11590:	6819      	ldr	r1, [r3, #0]
   11592:	685a      	ldr	r2, [r3, #4]
   11594:	689b      	ldr	r3, [r3, #8]
   11596:	4c37      	ldr	r4, [pc, #220]	; (11674 <at25dfx_chip_write_buffer+0x19c>)
   11598:	47a0      	blx	r4

	status = _at25dfx_chip_get_nonbusy_status(chip);
   1159a:	2327      	movs	r3, #39	; 0x27
   1159c:	18fc      	adds	r4, r7, r3
   1159e:	68fb      	ldr	r3, [r7, #12]
   115a0:	0018      	movs	r0, r3
   115a2:	4b35      	ldr	r3, [pc, #212]	; (11678 <at25dfx_chip_write_buffer+0x1a0>)
   115a4:	4798      	blx	r3
   115a6:	0003      	movs	r3, r0
   115a8:	7023      	strb	r3, [r4, #0]

	length -= cmd.length;
   115aa:	2314      	movs	r3, #20
   115ac:	18fb      	adds	r3, r7, r3
   115ae:	899a      	ldrh	r2, [r3, #12]
   115b0:	1cbb      	adds	r3, r7, #2
   115b2:	1cb9      	adds	r1, r7, #2
   115b4:	8809      	ldrh	r1, [r1, #0]
   115b6:	1a8a      	subs	r2, r1, r2
   115b8:	801a      	strh	r2, [r3, #0]

	while (length && (status == STATUS_OK)) {
   115ba:	e03f      	b.n	1163c <at25dfx_chip_write_buffer+0x164>
		_at25dfx_chip_enable_write(chip);
   115bc:	68fb      	ldr	r3, [r7, #12]
   115be:	0018      	movs	r0, r3
   115c0:	4b2b      	ldr	r3, [pc, #172]	; (11670 <at25dfx_chip_write_buffer+0x198>)
   115c2:	4798      	blx	r3

		cmd.address += cmd.length;
   115c4:	2314      	movs	r3, #20
   115c6:	18fb      	adds	r3, r7, r3
   115c8:	685b      	ldr	r3, [r3, #4]
   115ca:	2214      	movs	r2, #20
   115cc:	18ba      	adds	r2, r7, r2
   115ce:	8992      	ldrh	r2, [r2, #12]
   115d0:	189a      	adds	r2, r3, r2
   115d2:	2314      	movs	r3, #20
   115d4:	18fb      	adds	r3, r7, r3
   115d6:	605a      	str	r2, [r3, #4]
		cmd.data.tx += cmd.length;
   115d8:	2314      	movs	r3, #20
   115da:	18fb      	adds	r3, r7, r3
   115dc:	689b      	ldr	r3, [r3, #8]
   115de:	2214      	movs	r2, #20
   115e0:	18ba      	adds	r2, r7, r2
   115e2:	8992      	ldrh	r2, [r2, #12]
   115e4:	189a      	adds	r2, r3, r2
   115e6:	2314      	movs	r3, #20
   115e8:	18fb      	adds	r3, r7, r3
   115ea:	609a      	str	r2, [r3, #8]
		cmd.length = min(AT25DFX_PAGE_SIZE, length);
   115ec:	1cbb      	adds	r3, r7, #2
   115ee:	881b      	ldrh	r3, [r3, #0]
   115f0:	b299      	uxth	r1, r3
   115f2:	2280      	movs	r2, #128	; 0x80
   115f4:	0052      	lsls	r2, r2, #1
   115f6:	4291      	cmp	r1, r2
   115f8:	d901      	bls.n	115fe <at25dfx_chip_write_buffer+0x126>
   115fa:	2380      	movs	r3, #128	; 0x80
   115fc:	005b      	lsls	r3, r3, #1
   115fe:	b29a      	uxth	r2, r3
   11600:	2314      	movs	r3, #20
   11602:	18fb      	adds	r3, r7, r3
   11604:	819a      	strh	r2, [r3, #12]

		_at25dfx_chip_issue_write_command_wait(chip, cmd);
   11606:	2314      	movs	r3, #20
   11608:	18fb      	adds	r3, r7, r3
   1160a:	68f8      	ldr	r0, [r7, #12]
   1160c:	466a      	mov	r2, sp
   1160e:	68d9      	ldr	r1, [r3, #12]
   11610:	6011      	str	r1, [r2, #0]
   11612:	6819      	ldr	r1, [r3, #0]
   11614:	685a      	ldr	r2, [r3, #4]
   11616:	689b      	ldr	r3, [r3, #8]
   11618:	4c16      	ldr	r4, [pc, #88]	; (11674 <at25dfx_chip_write_buffer+0x19c>)
   1161a:	47a0      	blx	r4

		status = _at25dfx_chip_get_nonbusy_status(chip);
   1161c:	2327      	movs	r3, #39	; 0x27
   1161e:	18fc      	adds	r4, r7, r3
   11620:	68fb      	ldr	r3, [r7, #12]
   11622:	0018      	movs	r0, r3
   11624:	4b14      	ldr	r3, [pc, #80]	; (11678 <at25dfx_chip_write_buffer+0x1a0>)
   11626:	4798      	blx	r3
   11628:	0003      	movs	r3, r0
   1162a:	7023      	strb	r3, [r4, #0]

		length -= cmd.length;
   1162c:	2314      	movs	r3, #20
   1162e:	18fb      	adds	r3, r7, r3
   11630:	899a      	ldrh	r2, [r3, #12]
   11632:	1cbb      	adds	r3, r7, #2
   11634:	1cb9      	adds	r1, r7, #2
   11636:	8809      	ldrh	r1, [r1, #0]
   11638:	1a8a      	subs	r2, r1, r2
   1163a:	801a      	strh	r2, [r3, #0]

	status = _at25dfx_chip_get_nonbusy_status(chip);

	length -= cmd.length;

	while (length && (status == STATUS_OK)) {
   1163c:	1cbb      	adds	r3, r7, #2
   1163e:	881b      	ldrh	r3, [r3, #0]
   11640:	2b00      	cmp	r3, #0
   11642:	d004      	beq.n	1164e <at25dfx_chip_write_buffer+0x176>
   11644:	2327      	movs	r3, #39	; 0x27
   11646:	18fb      	adds	r3, r7, r3
   11648:	781b      	ldrb	r3, [r3, #0]
   1164a:	2b00      	cmp	r3, #0
   1164c:	d0b6      	beq.n	115bc <at25dfx_chip_write_buffer+0xe4>
		status = _at25dfx_chip_get_nonbusy_status(chip);

		length -= cmd.length;
	}

	_at25dfx_spi_unlock(chip->spi);
   1164e:	68fb      	ldr	r3, [r7, #12]
   11650:	681b      	ldr	r3, [r3, #0]
   11652:	0018      	movs	r0, r3
   11654:	4b09      	ldr	r3, [pc, #36]	; (1167c <at25dfx_chip_write_buffer+0x1a4>)
   11656:	4798      	blx	r3

	return status;
   11658:	2327      	movs	r3, #39	; 0x27
   1165a:	18fb      	adds	r3, r7, r3
   1165c:	781b      	ldrb	r3, [r3, #0]
}
   1165e:	0018      	movs	r0, r3
   11660:	46bd      	mov	sp, r7
   11662:	b00b      	add	sp, #44	; 0x2c
   11664:	bd90      	pop	{r4, r7, pc}
   11666:	46c0      	nop			; (mov r8, r8)
   11668:	00010f59 	.word	0x00010f59
   1166c:	00010d5d 	.word	0x00010d5d
   11670:	00011321 	.word	0x00011321
   11674:	000110f9 	.word	0x000110f9
   11678:	000111fd 	.word	0x000111fd
   1167c:	00010da5 	.word	0x00010da5

00011680 <at25dfx_chip_erase_block>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address is out of bounds.
 */
enum status_code at25dfx_chip_erase_block(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, enum at25dfx_block_size block_size)
{
   11680:	b590      	push	{r4, r7, lr}
   11682:	b08d      	sub	sp, #52	; 0x34
   11684:	af02      	add	r7, sp, #8
   11686:	60f8      	str	r0, [r7, #12]
   11688:	60b9      	str	r1, [r7, #8]
   1168a:	1dfb      	adds	r3, r7, #7
   1168c:	701a      	strb	r2, [r3, #0]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	if (address >= _at25dfx_get_device_size(chip->type)) {
   1168e:	68fb      	ldr	r3, [r7, #12]
   11690:	791b      	ldrb	r3, [r3, #4]
   11692:	0018      	movs	r0, r3
   11694:	4b33      	ldr	r3, [pc, #204]	; (11764 <at25dfx_chip_erase_block+0xe4>)
   11696:	4798      	blx	r3
   11698:	1e02      	subs	r2, r0, #0
   1169a:	68bb      	ldr	r3, [r7, #8]
   1169c:	429a      	cmp	r2, r3
   1169e:	d801      	bhi.n	116a4 <at25dfx_chip_erase_block+0x24>
		return STATUS_ERR_INVALID_ARG;
   116a0:	2317      	movs	r3, #23
   116a2:	e05b      	b.n	1175c <at25dfx_chip_erase_block+0xdc>
	}

	status = _at25dfx_spi_lock(chip->spi);
   116a4:	68fb      	ldr	r3, [r7, #12]
   116a6:	681b      	ldr	r3, [r3, #0]
   116a8:	2227      	movs	r2, #39	; 0x27
   116aa:	18bc      	adds	r4, r7, r2
   116ac:	0018      	movs	r0, r3
   116ae:	4b2e      	ldr	r3, [pc, #184]	; (11768 <at25dfx_chip_erase_block+0xe8>)
   116b0:	4798      	blx	r3
   116b2:	0003      	movs	r3, r0
   116b4:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   116b6:	2327      	movs	r3, #39	; 0x27
   116b8:	18fb      	adds	r3, r7, r3
   116ba:	781b      	ldrb	r3, [r3, #0]
   116bc:	2b05      	cmp	r3, #5
   116be:	d103      	bne.n	116c8 <at25dfx_chip_erase_block+0x48>
		return status;
   116c0:	2327      	movs	r3, #39	; 0x27
   116c2:	18fb      	adds	r3, r7, r3
   116c4:	781b      	ldrb	r3, [r3, #0]
   116c6:	e049      	b.n	1175c <at25dfx_chip_erase_block+0xdc>
	}

	_at25dfx_chip_enable_write(chip);
   116c8:	68fb      	ldr	r3, [r7, #12]
   116ca:	0018      	movs	r0, r3
   116cc:	4b27      	ldr	r3, [pc, #156]	; (1176c <at25dfx_chip_erase_block+0xec>)
   116ce:	4798      	blx	r3

	switch (block_size) {
   116d0:	1dfb      	adds	r3, r7, #7
   116d2:	781b      	ldrb	r3, [r3, #0]
   116d4:	2b01      	cmp	r3, #1
   116d6:	d008      	beq.n	116ea <at25dfx_chip_erase_block+0x6a>
   116d8:	2b02      	cmp	r3, #2
   116da:	d00b      	beq.n	116f4 <at25dfx_chip_erase_block+0x74>
   116dc:	2b00      	cmp	r3, #0
   116de:	d10e      	bne.n	116fe <at25dfx_chip_erase_block+0x7e>
	case AT25DFX_BLOCK_SIZE_4KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_4KB;
   116e0:	2314      	movs	r3, #20
   116e2:	18fb      	adds	r3, r7, r3
   116e4:	2220      	movs	r2, #32
   116e6:	701a      	strb	r2, [r3, #0]
		break;
   116e8:	e00d      	b.n	11706 <at25dfx_chip_erase_block+0x86>

	case AT25DFX_BLOCK_SIZE_32KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_32KB;
   116ea:	2314      	movs	r3, #20
   116ec:	18fb      	adds	r3, r7, r3
   116ee:	2252      	movs	r2, #82	; 0x52
   116f0:	701a      	strb	r2, [r3, #0]
		break;
   116f2:	e008      	b.n	11706 <at25dfx_chip_erase_block+0x86>

	case AT25DFX_BLOCK_SIZE_64KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_64KB;
   116f4:	2314      	movs	r3, #20
   116f6:	18fb      	adds	r3, r7, r3
   116f8:	22d8      	movs	r2, #216	; 0xd8
   116fa:	701a      	strb	r2, [r3, #0]
		break;
   116fc:	e003      	b.n	11706 <at25dfx_chip_erase_block+0x86>

	default:
		Assert(false);
		cmd.opcode = (enum at25dfx_command_opcode)0;
   116fe:	2314      	movs	r3, #20
   11700:	18fb      	adds	r3, r7, r3
   11702:	2200      	movs	r2, #0
   11704:	701a      	strb	r2, [r3, #0]
	}
	cmd.command_size = 4;
   11706:	2314      	movs	r3, #20
   11708:	18fb      	adds	r3, r7, r3
   1170a:	2204      	movs	r2, #4
   1170c:	705a      	strb	r2, [r3, #1]
	cmd.address = address;
   1170e:	2314      	movs	r3, #20
   11710:	18fb      	adds	r3, r7, r3
   11712:	68ba      	ldr	r2, [r7, #8]
   11714:	605a      	str	r2, [r3, #4]
	cmd.length = 0;
   11716:	2314      	movs	r3, #20
   11718:	18fb      	adds	r3, r7, r3
   1171a:	2200      	movs	r2, #0
   1171c:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.data.tx = NULL;
   1171e:	2314      	movs	r3, #20
   11720:	18fb      	adds	r3, r7, r3
   11722:	2200      	movs	r2, #0
   11724:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   11726:	2314      	movs	r3, #20
   11728:	18fb      	adds	r3, r7, r3
   1172a:	68f8      	ldr	r0, [r7, #12]
   1172c:	466a      	mov	r2, sp
   1172e:	68d9      	ldr	r1, [r3, #12]
   11730:	6011      	str	r1, [r2, #0]
   11732:	6819      	ldr	r1, [r3, #0]
   11734:	685a      	ldr	r2, [r3, #4]
   11736:	689b      	ldr	r3, [r3, #8]
   11738:	4c0d      	ldr	r4, [pc, #52]	; (11770 <at25dfx_chip_erase_block+0xf0>)
   1173a:	47a0      	blx	r4

	status = _at25dfx_chip_get_nonbusy_status(chip);
   1173c:	2327      	movs	r3, #39	; 0x27
   1173e:	18fc      	adds	r4, r7, r3
   11740:	68fb      	ldr	r3, [r7, #12]
   11742:	0018      	movs	r0, r3
   11744:	4b0b      	ldr	r3, [pc, #44]	; (11774 <at25dfx_chip_erase_block+0xf4>)
   11746:	4798      	blx	r3
   11748:	0003      	movs	r3, r0
   1174a:	7023      	strb	r3, [r4, #0]

	_at25dfx_spi_unlock(chip->spi);
   1174c:	68fb      	ldr	r3, [r7, #12]
   1174e:	681b      	ldr	r3, [r3, #0]
   11750:	0018      	movs	r0, r3
   11752:	4b09      	ldr	r3, [pc, #36]	; (11778 <at25dfx_chip_erase_block+0xf8>)
   11754:	4798      	blx	r3

	return status;
   11756:	2327      	movs	r3, #39	; 0x27
   11758:	18fb      	adds	r3, r7, r3
   1175a:	781b      	ldrb	r3, [r3, #0]
}
   1175c:	0018      	movs	r0, r3
   1175e:	46bd      	mov	sp, r7
   11760:	b00b      	add	sp, #44	; 0x2c
   11762:	bd90      	pop	{r4, r7, pc}
   11764:	00010f59 	.word	0x00010f59
   11768:	00010d5d 	.word	0x00010d5d
   1176c:	00011321 	.word	0x00011321
   11770:	000110f9 	.word	0x000110f9
   11774:	000111fd 	.word	0x000111fd
   11778:	00010da5 	.word	0x00010da5

0001177c <at25dfx_chip_set_global_sector_protect>:
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_set_global_sector_protect(
		struct at25dfx_chip_module *chip, bool protect)
{
   1177c:	b590      	push	{r4, r7, lr}
   1177e:	b08b      	sub	sp, #44	; 0x2c
   11780:	af02      	add	r7, sp, #8
   11782:	6078      	str	r0, [r7, #4]
   11784:	000a      	movs	r2, r1
   11786:	1cfb      	adds	r3, r7, #3
   11788:	701a      	strb	r2, [r3, #0]
	struct at25dfx_command cmd;
	uint8_t temp_data;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
   1178a:	687b      	ldr	r3, [r7, #4]
   1178c:	681b      	ldr	r3, [r3, #0]
   1178e:	221f      	movs	r2, #31
   11790:	18bc      	adds	r4, r7, r2
   11792:	0018      	movs	r0, r3
   11794:	4b22      	ldr	r3, [pc, #136]	; (11820 <at25dfx_chip_set_global_sector_protect+0xa4>)
   11796:	4798      	blx	r3
   11798:	0003      	movs	r3, r0
   1179a:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   1179c:	231f      	movs	r3, #31
   1179e:	18fb      	adds	r3, r7, r3
   117a0:	781b      	ldrb	r3, [r3, #0]
   117a2:	2b05      	cmp	r3, #5
   117a4:	d103      	bne.n	117ae <at25dfx_chip_set_global_sector_protect+0x32>
		return status;
   117a6:	231f      	movs	r3, #31
   117a8:	18fb      	adds	r3, r7, r3
   117aa:	781b      	ldrb	r3, [r3, #0]
   117ac:	e033      	b.n	11816 <at25dfx_chip_set_global_sector_protect+0x9a>
	}

	_at25dfx_chip_enable_write(chip);
   117ae:	687b      	ldr	r3, [r7, #4]
   117b0:	0018      	movs	r0, r3
   117b2:	4b1c      	ldr	r3, [pc, #112]	; (11824 <at25dfx_chip_set_global_sector_protect+0xa8>)
   117b4:	4798      	blx	r3

	temp_data = protect ? AT25DFX_STATUS_GLOBAL_PROTECT : 0;
   117b6:	1cfb      	adds	r3, r7, #3
   117b8:	781b      	ldrb	r3, [r3, #0]
   117ba:	2b00      	cmp	r3, #0
   117bc:	d001      	beq.n	117c2 <at25dfx_chip_set_global_sector_protect+0x46>
   117be:	223c      	movs	r2, #60	; 0x3c
   117c0:	e000      	b.n	117c4 <at25dfx_chip_set_global_sector_protect+0x48>
   117c2:	2200      	movs	r2, #0
   117c4:	230b      	movs	r3, #11
   117c6:	18fb      	adds	r3, r7, r3
   117c8:	701a      	strb	r2, [r3, #0]
	cmd.opcode = AT25DFX_COMMAND_WRITE_STATUS;
   117ca:	230c      	movs	r3, #12
   117cc:	18fb      	adds	r3, r7, r3
   117ce:	2201      	movs	r2, #1
   117d0:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
   117d2:	230c      	movs	r3, #12
   117d4:	18fb      	adds	r3, r7, r3
   117d6:	2201      	movs	r2, #1
   117d8:	705a      	strb	r2, [r3, #1]
	cmd.length = 1;
   117da:	230c      	movs	r3, #12
   117dc:	18fb      	adds	r3, r7, r3
   117de:	2201      	movs	r2, #1
   117e0:	819a      	strh	r2, [r3, #12]
	cmd.data.tx = &temp_data;
   117e2:	230c      	movs	r3, #12
   117e4:	18fb      	adds	r3, r7, r3
   117e6:	220b      	movs	r2, #11
   117e8:	18ba      	adds	r2, r7, r2
   117ea:	609a      	str	r2, [r3, #8]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
   117ec:	230c      	movs	r3, #12
   117ee:	18fb      	adds	r3, r7, r3
   117f0:	2200      	movs	r2, #0
   117f2:	605a      	str	r2, [r3, #4]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   117f4:	230c      	movs	r3, #12
   117f6:	18fb      	adds	r3, r7, r3
   117f8:	6878      	ldr	r0, [r7, #4]
   117fa:	466a      	mov	r2, sp
   117fc:	68d9      	ldr	r1, [r3, #12]
   117fe:	6011      	str	r1, [r2, #0]
   11800:	6819      	ldr	r1, [r3, #0]
   11802:	685a      	ldr	r2, [r3, #4]
   11804:	689b      	ldr	r3, [r3, #8]
   11806:	4c08      	ldr	r4, [pc, #32]	; (11828 <at25dfx_chip_set_global_sector_protect+0xac>)
   11808:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
   1180a:	687b      	ldr	r3, [r7, #4]
   1180c:	681b      	ldr	r3, [r3, #0]
   1180e:	0018      	movs	r0, r3
   11810:	4b06      	ldr	r3, [pc, #24]	; (1182c <at25dfx_chip_set_global_sector_protect+0xb0>)
   11812:	4798      	blx	r3

	return STATUS_OK;
   11814:	2300      	movs	r3, #0
}
   11816:	0018      	movs	r0, r3
   11818:	46bd      	mov	sp, r7
   1181a:	b009      	add	sp, #36	; 0x24
   1181c:	bd90      	pop	{r4, r7, pc}
   1181e:	46c0      	nop			; (mov r8, r8)
   11820:	00010d5d 	.word	0x00010d5d
   11824:	00011321 	.word	0x00011321
   11828:	000110f9 	.word	0x000110f9
   1182c:	00010da5 	.word	0x00010da5

00011830 <at25dfx_chip_set_sector_protect>:
 * \retval STATUS_ERR_INVALID_ARG if address is out of bounds.
 */
enum status_code at25dfx_chip_set_sector_protect(
		struct at25dfx_chip_module *chip, at25dfx_address_t address,
		bool protect)
{
   11830:	b590      	push	{r4, r7, lr}
   11832:	b08d      	sub	sp, #52	; 0x34
   11834:	af02      	add	r7, sp, #8
   11836:	60f8      	str	r0, [r7, #12]
   11838:	60b9      	str	r1, [r7, #8]
   1183a:	1dfb      	adds	r3, r7, #7
   1183c:	701a      	strb	r2, [r3, #0]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	if ((address) >= _at25dfx_get_device_size(chip->type)) {
   1183e:	68fb      	ldr	r3, [r7, #12]
   11840:	791b      	ldrb	r3, [r3, #4]
   11842:	0018      	movs	r0, r3
   11844:	4b26      	ldr	r3, [pc, #152]	; (118e0 <at25dfx_chip_set_sector_protect+0xb0>)
   11846:	4798      	blx	r3
   11848:	1e02      	subs	r2, r0, #0
   1184a:	68bb      	ldr	r3, [r7, #8]
   1184c:	429a      	cmp	r2, r3
   1184e:	d801      	bhi.n	11854 <at25dfx_chip_set_sector_protect+0x24>
		return STATUS_ERR_INVALID_ARG;
   11850:	2317      	movs	r3, #23
   11852:	e040      	b.n	118d6 <at25dfx_chip_set_sector_protect+0xa6>
	}

	status = _at25dfx_spi_lock(chip->spi);
   11854:	68fb      	ldr	r3, [r7, #12]
   11856:	681b      	ldr	r3, [r3, #0]
   11858:	2227      	movs	r2, #39	; 0x27
   1185a:	18bc      	adds	r4, r7, r2
   1185c:	0018      	movs	r0, r3
   1185e:	4b21      	ldr	r3, [pc, #132]	; (118e4 <at25dfx_chip_set_sector_protect+0xb4>)
   11860:	4798      	blx	r3
   11862:	0003      	movs	r3, r0
   11864:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   11866:	2327      	movs	r3, #39	; 0x27
   11868:	18fb      	adds	r3, r7, r3
   1186a:	781b      	ldrb	r3, [r3, #0]
   1186c:	2b05      	cmp	r3, #5
   1186e:	d103      	bne.n	11878 <at25dfx_chip_set_sector_protect+0x48>
		return status;
   11870:	2327      	movs	r3, #39	; 0x27
   11872:	18fb      	adds	r3, r7, r3
   11874:	781b      	ldrb	r3, [r3, #0]
   11876:	e02e      	b.n	118d6 <at25dfx_chip_set_sector_protect+0xa6>
	}

	_at25dfx_chip_enable_write(chip);
   11878:	68fb      	ldr	r3, [r7, #12]
   1187a:	0018      	movs	r0, r3
   1187c:	4b1a      	ldr	r3, [pc, #104]	; (118e8 <at25dfx_chip_set_sector_protect+0xb8>)
   1187e:	4798      	blx	r3

	cmd.opcode = protect ?
   11880:	1dfb      	adds	r3, r7, #7
   11882:	781b      	ldrb	r3, [r3, #0]
   11884:	2b00      	cmp	r3, #0
   11886:	d001      	beq.n	1188c <at25dfx_chip_set_sector_protect+0x5c>
   11888:	2236      	movs	r2, #54	; 0x36
   1188a:	e000      	b.n	1188e <at25dfx_chip_set_sector_protect+0x5e>
   1188c:	2239      	movs	r2, #57	; 0x39
   1188e:	2314      	movs	r3, #20
   11890:	18fb      	adds	r3, r7, r3
   11892:	701a      	strb	r2, [r3, #0]
			AT25DFX_COMMAND_PROTECT_SECTOR : AT25DFX_COMMAND_UNPROTECT_SECTOR;
	cmd.command_size = 4;
   11894:	2314      	movs	r3, #20
   11896:	18fb      	adds	r3, r7, r3
   11898:	2204      	movs	r2, #4
   1189a:	705a      	strb	r2, [r3, #1]
	cmd.address = address;
   1189c:	2314      	movs	r3, #20
   1189e:	18fb      	adds	r3, r7, r3
   118a0:	68ba      	ldr	r2, [r7, #8]
   118a2:	605a      	str	r2, [r3, #4]
	cmd.length = 0;
   118a4:	2314      	movs	r3, #20
   118a6:	18fb      	adds	r3, r7, r3
   118a8:	2200      	movs	r2, #0
   118aa:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.data.tx = NULL;
   118ac:	2314      	movs	r3, #20
   118ae:	18fb      	adds	r3, r7, r3
   118b0:	2200      	movs	r2, #0
   118b2:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   118b4:	2314      	movs	r3, #20
   118b6:	18fb      	adds	r3, r7, r3
   118b8:	68f8      	ldr	r0, [r7, #12]
   118ba:	466a      	mov	r2, sp
   118bc:	68d9      	ldr	r1, [r3, #12]
   118be:	6011      	str	r1, [r2, #0]
   118c0:	6819      	ldr	r1, [r3, #0]
   118c2:	685a      	ldr	r2, [r3, #4]
   118c4:	689b      	ldr	r3, [r3, #8]
   118c6:	4c09      	ldr	r4, [pc, #36]	; (118ec <at25dfx_chip_set_sector_protect+0xbc>)
   118c8:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
   118ca:	68fb      	ldr	r3, [r7, #12]
   118cc:	681b      	ldr	r3, [r3, #0]
   118ce:	0018      	movs	r0, r3
   118d0:	4b07      	ldr	r3, [pc, #28]	; (118f0 <at25dfx_chip_set_sector_protect+0xc0>)
   118d2:	4798      	blx	r3

	return STATUS_OK;
   118d4:	2300      	movs	r3, #0
}
   118d6:	0018      	movs	r0, r3
   118d8:	46bd      	mov	sp, r7
   118da:	b00b      	add	sp, #44	; 0x2c
   118dc:	bd90      	pop	{r4, r7, pc}
   118de:	46c0      	nop			; (mov r8, r8)
   118e0:	00010f59 	.word	0x00010f59
   118e4:	00010d5d 	.word	0x00010d5d
   118e8:	00011321 	.word	0x00011321
   118ec:	000110f9 	.word	0x000110f9
   118f0:	00010da5 	.word	0x00010da5

000118f4 <at25dfx_chip_sleep>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_sleep(struct at25dfx_chip_module *chip)
{
   118f4:	b590      	push	{r4, r7, lr}
   118f6:	b08b      	sub	sp, #44	; 0x2c
   118f8:	af02      	add	r7, sp, #8
   118fa:	6078      	str	r0, [r7, #4]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
   118fc:	687b      	ldr	r3, [r7, #4]
   118fe:	681b      	ldr	r3, [r3, #0]
   11900:	221f      	movs	r2, #31
   11902:	18bc      	adds	r4, r7, r2
   11904:	0018      	movs	r0, r3
   11906:	4b1b      	ldr	r3, [pc, #108]	; (11974 <at25dfx_chip_sleep+0x80>)
   11908:	4798      	blx	r3
   1190a:	0003      	movs	r3, r0
   1190c:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   1190e:	231f      	movs	r3, #31
   11910:	18fb      	adds	r3, r7, r3
   11912:	781b      	ldrb	r3, [r3, #0]
   11914:	2b05      	cmp	r3, #5
   11916:	d103      	bne.n	11920 <at25dfx_chip_sleep+0x2c>
		return status;
   11918:	231f      	movs	r3, #31
   1191a:	18fb      	adds	r3, r7, r3
   1191c:	781b      	ldrb	r3, [r3, #0]
   1191e:	e024      	b.n	1196a <at25dfx_chip_sleep+0x76>
	}

	cmd.opcode = AT25DFX_COMMAND_SLEEP;
   11920:	230c      	movs	r3, #12
   11922:	18fb      	adds	r3, r7, r3
   11924:	22b9      	movs	r2, #185	; 0xb9
   11926:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
   11928:	230c      	movs	r3, #12
   1192a:	18fb      	adds	r3, r7, r3
   1192c:	2201      	movs	r2, #1
   1192e:	705a      	strb	r2, [r3, #1]
	cmd.length = 0;
   11930:	230c      	movs	r3, #12
   11932:	18fb      	adds	r3, r7, r3
   11934:	2200      	movs	r2, #0
   11936:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
   11938:	230c      	movs	r3, #12
   1193a:	18fb      	adds	r3, r7, r3
   1193c:	2200      	movs	r2, #0
   1193e:	605a      	str	r2, [r3, #4]
	cmd.data.tx = NULL;
   11940:	230c      	movs	r3, #12
   11942:	18fb      	adds	r3, r7, r3
   11944:	2200      	movs	r2, #0
   11946:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   11948:	230c      	movs	r3, #12
   1194a:	18fb      	adds	r3, r7, r3
   1194c:	6878      	ldr	r0, [r7, #4]
   1194e:	466a      	mov	r2, sp
   11950:	68d9      	ldr	r1, [r3, #12]
   11952:	6011      	str	r1, [r2, #0]
   11954:	6819      	ldr	r1, [r3, #0]
   11956:	685a      	ldr	r2, [r3, #4]
   11958:	689b      	ldr	r3, [r3, #8]
   1195a:	4c07      	ldr	r4, [pc, #28]	; (11978 <at25dfx_chip_sleep+0x84>)
   1195c:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
   1195e:	687b      	ldr	r3, [r7, #4]
   11960:	681b      	ldr	r3, [r3, #0]
   11962:	0018      	movs	r0, r3
   11964:	4b05      	ldr	r3, [pc, #20]	; (1197c <at25dfx_chip_sleep+0x88>)
   11966:	4798      	blx	r3

	return STATUS_OK;
   11968:	2300      	movs	r3, #0
}
   1196a:	0018      	movs	r0, r3
   1196c:	46bd      	mov	sp, r7
   1196e:	b009      	add	sp, #36	; 0x24
   11970:	bd90      	pop	{r4, r7, pc}
   11972:	46c0      	nop			; (mov r8, r8)
   11974:	00010d5d 	.word	0x00010d5d
   11978:	000110f9 	.word	0x000110f9
   1197c:	00010da5 	.word	0x00010da5

00011980 <at25dfx_chip_wake>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_wake(struct at25dfx_chip_module *chip)
{
   11980:	b590      	push	{r4, r7, lr}
   11982:	b08b      	sub	sp, #44	; 0x2c
   11984:	af02      	add	r7, sp, #8
   11986:	6078      	str	r0, [r7, #4]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
   11988:	687b      	ldr	r3, [r7, #4]
   1198a:	681b      	ldr	r3, [r3, #0]
   1198c:	221f      	movs	r2, #31
   1198e:	18bc      	adds	r4, r7, r2
   11990:	0018      	movs	r0, r3
   11992:	4b1b      	ldr	r3, [pc, #108]	; (11a00 <at25dfx_chip_wake+0x80>)
   11994:	4798      	blx	r3
   11996:	0003      	movs	r3, r0
   11998:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
   1199a:	231f      	movs	r3, #31
   1199c:	18fb      	adds	r3, r7, r3
   1199e:	781b      	ldrb	r3, [r3, #0]
   119a0:	2b05      	cmp	r3, #5
   119a2:	d103      	bne.n	119ac <at25dfx_chip_wake+0x2c>
		return status;
   119a4:	231f      	movs	r3, #31
   119a6:	18fb      	adds	r3, r7, r3
   119a8:	781b      	ldrb	r3, [r3, #0]
   119aa:	e024      	b.n	119f6 <at25dfx_chip_wake+0x76>
	}

	cmd.opcode = AT25DFX_COMMAND_WAKE;
   119ac:	230c      	movs	r3, #12
   119ae:	18fb      	adds	r3, r7, r3
   119b0:	22ab      	movs	r2, #171	; 0xab
   119b2:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
   119b4:	230c      	movs	r3, #12
   119b6:	18fb      	adds	r3, r7, r3
   119b8:	2201      	movs	r2, #1
   119ba:	705a      	strb	r2, [r3, #1]
	cmd.length = 0;
   119bc:	230c      	movs	r3, #12
   119be:	18fb      	adds	r3, r7, r3
   119c0:	2200      	movs	r2, #0
   119c2:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
   119c4:	230c      	movs	r3, #12
   119c6:	18fb      	adds	r3, r7, r3
   119c8:	2200      	movs	r2, #0
   119ca:	605a      	str	r2, [r3, #4]
	cmd.data.tx = NULL;
   119cc:	230c      	movs	r3, #12
   119ce:	18fb      	adds	r3, r7, r3
   119d0:	2200      	movs	r2, #0
   119d2:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
   119d4:	230c      	movs	r3, #12
   119d6:	18fb      	adds	r3, r7, r3
   119d8:	6878      	ldr	r0, [r7, #4]
   119da:	466a      	mov	r2, sp
   119dc:	68d9      	ldr	r1, [r3, #12]
   119de:	6011      	str	r1, [r2, #0]
   119e0:	6819      	ldr	r1, [r3, #0]
   119e2:	685a      	ldr	r2, [r3, #4]
   119e4:	689b      	ldr	r3, [r3, #8]
   119e6:	4c07      	ldr	r4, [pc, #28]	; (11a04 <at25dfx_chip_wake+0x84>)
   119e8:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
   119ea:	687b      	ldr	r3, [r7, #4]
   119ec:	681b      	ldr	r3, [r3, #0]
   119ee:	0018      	movs	r0, r3
   119f0:	4b05      	ldr	r3, [pc, #20]	; (11a08 <at25dfx_chip_wake+0x88>)
   119f2:	4798      	blx	r3

	return STATUS_OK;
   119f4:	2300      	movs	r3, #0
   119f6:	0018      	movs	r0, r3
   119f8:	46bd      	mov	sp, r7
   119fa:	b009      	add	sp, #36	; 0x24
   119fc:	bd90      	pop	{r4, r7, pc}
   119fe:	46c0      	nop			; (mov r8, r8)
   11a00:	00010d5d 	.word	0x00010d5d
   11a04:	000110f9 	.word	0x000110f9
   11a08:	00010da5 	.word	0x00010da5

00011a0c <delay_cycles>:
 *
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
   11a0c:	b580      	push	{r7, lr}
   11a0e:	b082      	sub	sp, #8
   11a10:	af00      	add	r7, sp, #0
   11a12:	6078      	str	r0, [r7, #4]
	if (n > 0) {
   11a14:	687b      	ldr	r3, [r7, #4]
   11a16:	2b00      	cmp	r3, #0
   11a18:	d00c      	beq.n	11a34 <delay_cycles+0x28>
		SysTick->LOAD = n;
   11a1a:	4b08      	ldr	r3, [pc, #32]	; (11a3c <delay_cycles+0x30>)
   11a1c:	687a      	ldr	r2, [r7, #4]
   11a1e:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
   11a20:	4b06      	ldr	r3, [pc, #24]	; (11a3c <delay_cycles+0x30>)
   11a22:	2200      	movs	r2, #0
   11a24:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
   11a26:	46c0      	nop			; (mov r8, r8)
   11a28:	4b04      	ldr	r3, [pc, #16]	; (11a3c <delay_cycles+0x30>)
   11a2a:	681a      	ldr	r2, [r3, #0]
   11a2c:	2380      	movs	r3, #128	; 0x80
   11a2e:	025b      	lsls	r3, r3, #9
   11a30:	4013      	ands	r3, r2
   11a32:	d0f9      	beq.n	11a28 <delay_cycles+0x1c>
		};
	}
}
   11a34:	46c0      	nop			; (mov r8, r8)
   11a36:	46bd      	mov	sp, r7
   11a38:	b002      	add	sp, #8
   11a3a:	bd80      	pop	{r7, pc}
   11a3c:	e000e010 	.word	0xe000e010

00011a40 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
   11a40:	b580      	push	{r7, lr}
   11a42:	af00      	add	r7, sp, #0
	cycles_per_ms = system_gclk_gen_get_hz(0);
   11a44:	2000      	movs	r0, #0
   11a46:	4b0f      	ldr	r3, [pc, #60]	; (11a84 <delay_init+0x44>)
   11a48:	4798      	blx	r3
   11a4a:	0002      	movs	r2, r0
   11a4c:	4b0e      	ldr	r3, [pc, #56]	; (11a88 <delay_init+0x48>)
   11a4e:	601a      	str	r2, [r3, #0]
	cycles_per_ms /= 1000;
   11a50:	4b0d      	ldr	r3, [pc, #52]	; (11a88 <delay_init+0x48>)
   11a52:	6818      	ldr	r0, [r3, #0]
   11a54:	4b0d      	ldr	r3, [pc, #52]	; (11a8c <delay_init+0x4c>)
   11a56:	22fa      	movs	r2, #250	; 0xfa
   11a58:	0091      	lsls	r1, r2, #2
   11a5a:	4798      	blx	r3
   11a5c:	0003      	movs	r3, r0
   11a5e:	001a      	movs	r2, r3
   11a60:	4b09      	ldr	r3, [pc, #36]	; (11a88 <delay_init+0x48>)
   11a62:	601a      	str	r2, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
   11a64:	4b08      	ldr	r3, [pc, #32]	; (11a88 <delay_init+0x48>)
   11a66:	6818      	ldr	r0, [r3, #0]
   11a68:	4b08      	ldr	r3, [pc, #32]	; (11a8c <delay_init+0x4c>)
   11a6a:	22fa      	movs	r2, #250	; 0xfa
   11a6c:	0091      	lsls	r1, r2, #2
   11a6e:	4798      	blx	r3
   11a70:	0003      	movs	r3, r0
   11a72:	001a      	movs	r2, r3
   11a74:	4b06      	ldr	r3, [pc, #24]	; (11a90 <delay_init+0x50>)
   11a76:	601a      	str	r2, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
   11a78:	4b06      	ldr	r3, [pc, #24]	; (11a94 <delay_init+0x54>)
   11a7a:	2205      	movs	r2, #5
   11a7c:	601a      	str	r2, [r3, #0]
}
   11a7e:	46c0      	nop			; (mov r8, r8)
   11a80:	46bd      	mov	sp, r7
   11a82:	bd80      	pop	{r7, pc}
   11a84:	00014f8d 	.word	0x00014f8d
   11a88:	20000010 	.word	0x20000010
   11a8c:	00016635 	.word	0x00016635
   11a90:	20000014 	.word	0x20000014
   11a94:	e000e010 	.word	0xe000e010

00011a98 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
   11a98:	b580      	push	{r7, lr}
   11a9a:	b082      	sub	sp, #8
   11a9c:	af00      	add	r7, sp, #0
   11a9e:	6078      	str	r0, [r7, #4]
	while (n--) {
   11aa0:	e004      	b.n	11aac <delay_cycles_ms+0x14>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
   11aa2:	4b07      	ldr	r3, [pc, #28]	; (11ac0 <delay_cycles_ms+0x28>)
   11aa4:	681b      	ldr	r3, [r3, #0]
   11aa6:	0018      	movs	r0, r3
   11aa8:	4b06      	ldr	r3, [pc, #24]	; (11ac4 <delay_cycles_ms+0x2c>)
   11aaa:	4798      	blx	r3
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
   11aac:	687b      	ldr	r3, [r7, #4]
   11aae:	1e5a      	subs	r2, r3, #1
   11ab0:	607a      	str	r2, [r7, #4]
   11ab2:	2b00      	cmp	r3, #0
   11ab4:	d1f5      	bne.n	11aa2 <delay_cycles_ms+0xa>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
   11ab6:	46c0      	nop			; (mov r8, r8)
   11ab8:	46bd      	mov	sp, r7
   11aba:	b002      	add	sp, #8
   11abc:	bd80      	pop	{r7, pc}
   11abe:	46c0      	nop			; (mov r8, r8)
   11ac0:	20000010 	.word	0x20000010
   11ac4:	00011a0d 	.word	0x00011a0d

00011ac8 <nvm_is_ready>:
 * \retval true   If the hardware module is ready for a new command
 * \retval false  If the hardware module is busy executing a command
 *
 */
static inline bool nvm_is_ready(void)
{
   11ac8:	b580      	push	{r7, lr}
   11aca:	b082      	sub	sp, #8
   11acc:	af00      	add	r7, sp, #0
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
   11ace:	4b07      	ldr	r3, [pc, #28]	; (11aec <nvm_is_ready+0x24>)
   11ad0:	607b      	str	r3, [r7, #4]

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
   11ad2:	687b      	ldr	r3, [r7, #4]
   11ad4:	7d1b      	ldrb	r3, [r3, #20]
   11ad6:	b2db      	uxtb	r3, r3
   11ad8:	001a      	movs	r2, r3
   11ada:	2301      	movs	r3, #1
   11adc:	4013      	ands	r3, r2
   11ade:	1e5a      	subs	r2, r3, #1
   11ae0:	4193      	sbcs	r3, r2
   11ae2:	b2db      	uxtb	r3, r3
}
   11ae4:	0018      	movs	r0, r3
   11ae6:	46bd      	mov	sp, r7
   11ae8:	b002      	add	sp, #8
   11aea:	bd80      	pop	{r7, pc}
   11aec:	41004000 	.word	0x41004000

00011af0 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
   11af0:	b580      	push	{r7, lr}
   11af2:	b082      	sub	sp, #8
   11af4:	af00      	add	r7, sp, #0
   11af6:	0002      	movs	r2, r0
   11af8:	6039      	str	r1, [r7, #0]
   11afa:	1dfb      	adds	r3, r7, #7
   11afc:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   11afe:	1dfb      	adds	r3, r7, #7
   11b00:	781b      	ldrb	r3, [r3, #0]
   11b02:	2b01      	cmp	r3, #1
   11b04:	d00a      	beq.n	11b1c <system_apb_clock_set_mask+0x2c>
   11b06:	2b02      	cmp	r3, #2
   11b08:	d00f      	beq.n	11b2a <system_apb_clock_set_mask+0x3a>
   11b0a:	2b00      	cmp	r3, #0
   11b0c:	d114      	bne.n	11b38 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
   11b0e:	4b0e      	ldr	r3, [pc, #56]	; (11b48 <system_apb_clock_set_mask+0x58>)
   11b10:	4a0d      	ldr	r2, [pc, #52]	; (11b48 <system_apb_clock_set_mask+0x58>)
   11b12:	6991      	ldr	r1, [r2, #24]
   11b14:	683a      	ldr	r2, [r7, #0]
   11b16:	430a      	orrs	r2, r1
   11b18:	619a      	str	r2, [r3, #24]
			break;
   11b1a:	e00f      	b.n	11b3c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
   11b1c:	4b0a      	ldr	r3, [pc, #40]	; (11b48 <system_apb_clock_set_mask+0x58>)
   11b1e:	4a0a      	ldr	r2, [pc, #40]	; (11b48 <system_apb_clock_set_mask+0x58>)
   11b20:	69d1      	ldr	r1, [r2, #28]
   11b22:	683a      	ldr	r2, [r7, #0]
   11b24:	430a      	orrs	r2, r1
   11b26:	61da      	str	r2, [r3, #28]
			break;
   11b28:	e008      	b.n	11b3c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
   11b2a:	4b07      	ldr	r3, [pc, #28]	; (11b48 <system_apb_clock_set_mask+0x58>)
   11b2c:	4a06      	ldr	r2, [pc, #24]	; (11b48 <system_apb_clock_set_mask+0x58>)
   11b2e:	6a11      	ldr	r1, [r2, #32]
   11b30:	683a      	ldr	r2, [r7, #0]
   11b32:	430a      	orrs	r2, r1
   11b34:	621a      	str	r2, [r3, #32]
			break;
   11b36:	e001      	b.n	11b3c <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
   11b38:	2317      	movs	r3, #23
   11b3a:	e000      	b.n	11b3e <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
   11b3c:	2300      	movs	r3, #0
}
   11b3e:	0018      	movs	r0, r3
   11b40:	46bd      	mov	sp, r7
   11b42:	b002      	add	sp, #8
   11b44:	bd80      	pop	{r7, pc}
   11b46:	46c0      	nop			; (mov r8, r8)
   11b48:	40000400 	.word	0x40000400

00011b4c <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
   11b4c:	b580      	push	{r7, lr}
   11b4e:	b084      	sub	sp, #16
   11b50:	af00      	add	r7, sp, #0
   11b52:	6078      	str	r0, [r7, #4]
	/* Sanity check argument */
	Assert(config);

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
   11b54:	4b2f      	ldr	r3, [pc, #188]	; (11c14 <nvm_set_config+0xc8>)
   11b56:	60fb      	str	r3, [r7, #12]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, MCLK_APBBMASK_NVMCTRL);
#else
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
   11b58:	2104      	movs	r1, #4
   11b5a:	2001      	movs	r0, #1
   11b5c:	4b2e      	ldr	r3, [pc, #184]	; (11c18 <nvm_set_config+0xcc>)
   11b5e:	4798      	blx	r3
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
   11b60:	68fb      	ldr	r3, [r7, #12]
   11b62:	2220      	movs	r2, #32
   11b64:	32ff      	adds	r2, #255	; 0xff
   11b66:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
   11b68:	4b2c      	ldr	r3, [pc, #176]	; (11c1c <nvm_set_config+0xd0>)
   11b6a:	4798      	blx	r3
   11b6c:	0003      	movs	r3, r0
   11b6e:	001a      	movs	r2, r3
   11b70:	2301      	movs	r3, #1
   11b72:	4053      	eors	r3, r2
   11b74:	b2db      	uxtb	r3, r3
   11b76:	2b00      	cmp	r3, #0
   11b78:	d001      	beq.n	11b7e <nvm_set_config+0x32>
		return STATUS_BUSY;
   11b7a:	2305      	movs	r3, #5
   11b7c:	e045      	b.n	11c0a <nvm_set_config+0xbe>
	}

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
   11b7e:	687b      	ldr	r3, [r7, #4]
   11b80:	781b      	ldrb	r3, [r3, #0]
   11b82:	021b      	lsls	r3, r3, #8
   11b84:	001a      	movs	r2, r3
   11b86:	23c0      	movs	r3, #192	; 0xc0
   11b88:	009b      	lsls	r3, r3, #2
   11b8a:	401a      	ands	r2, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
   11b8c:	687b      	ldr	r3, [r7, #4]
   11b8e:	785b      	ldrb	r3, [r3, #1]
   11b90:	01db      	lsls	r3, r3, #7
	}

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
   11b92:	0019      	movs	r1, r3
   11b94:	23ff      	movs	r3, #255	; 0xff
   11b96:	400b      	ands	r3, r1
   11b98:	431a      	orrs	r2, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
   11b9a:	687b      	ldr	r3, [r7, #4]
   11b9c:	789b      	ldrb	r3, [r3, #2]
   11b9e:	005b      	lsls	r3, r3, #1
   11ba0:	0019      	movs	r1, r3
   11ba2:	231e      	movs	r3, #30
   11ba4:	400b      	ands	r3, r1

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
   11ba6:	431a      	orrs	r2, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
   11ba8:	687b      	ldr	r3, [r7, #4]
   11baa:	78db      	ldrb	r3, [r3, #3]
   11bac:	049b      	lsls	r3, r3, #18
#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
   11bae:	0019      	movs	r1, r3
   11bb0:	2380      	movs	r3, #128	; 0x80
   11bb2:	02db      	lsls	r3, r3, #11
   11bb4:	400b      	ands	r3, r1
   11bb6:	431a      	orrs	r2, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
   11bb8:	687b      	ldr	r3, [r7, #4]
   11bba:	791b      	ldrb	r3, [r3, #4]
   11bbc:	041b      	lsls	r3, r3, #16
   11bbe:	0019      	movs	r1, r3
   11bc0:	23c0      	movs	r3, #192	; 0xc0
   11bc2:	029b      	lsls	r3, r3, #10
   11bc4:	400b      	ands	r3, r1
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
   11bc6:	431a      	orrs	r2, r3
		return STATUS_BUSY;
	}

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
   11bc8:	68fb      	ldr	r3, [r7, #12]
   11bca:	605a      	str	r2, [r3, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
   11bcc:	68fb      	ldr	r3, [r7, #12]
   11bce:	689b      	ldr	r3, [r3, #8]
   11bd0:	035b      	lsls	r3, r3, #13
   11bd2:	0f5b      	lsrs	r3, r3, #29
   11bd4:	b2db      	uxtb	r3, r3
   11bd6:	001a      	movs	r2, r3
   11bd8:	2308      	movs	r3, #8
   11bda:	4093      	lsls	r3, r2
   11bdc:	b29a      	uxth	r2, r3
   11bde:	4b10      	ldr	r3, [pc, #64]	; (11c20 <nvm_set_config+0xd4>)
   11be0:	801a      	strh	r2, [r3, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
   11be2:	68fb      	ldr	r3, [r7, #12]
   11be4:	689b      	ldr	r3, [r3, #8]
   11be6:	b29a      	uxth	r2, r3
   11be8:	4b0d      	ldr	r3, [pc, #52]	; (11c20 <nvm_set_config+0xd4>)
   11bea:	805a      	strh	r2, [r3, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
   11bec:	687b      	ldr	r3, [r7, #4]
   11bee:	785a      	ldrb	r2, [r3, #1]
   11bf0:	4b0b      	ldr	r3, [pc, #44]	; (11c20 <nvm_set_config+0xd4>)
   11bf2:	711a      	strb	r2, [r3, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
   11bf4:	68fb      	ldr	r3, [r7, #12]
   11bf6:	8b1b      	ldrh	r3, [r3, #24]
   11bf8:	b29b      	uxth	r3, r3
   11bfa:	001a      	movs	r2, r3
   11bfc:	2380      	movs	r3, #128	; 0x80
   11bfe:	005b      	lsls	r3, r3, #1
   11c00:	4013      	ands	r3, r2
   11c02:	d001      	beq.n	11c08 <nvm_set_config+0xbc>
		return STATUS_ERR_IO;
   11c04:	2310      	movs	r3, #16
   11c06:	e000      	b.n	11c0a <nvm_set_config+0xbe>
	}

	return STATUS_OK;
   11c08:	2300      	movs	r3, #0
}
   11c0a:	0018      	movs	r0, r3
   11c0c:	46bd      	mov	sp, r7
   11c0e:	b004      	add	sp, #16
   11c10:	bd80      	pop	{r7, pc}
   11c12:	46c0      	nop			; (mov r8, r8)
   11c14:	41004000 	.word	0x41004000
   11c18:	00011af1 	.word	0x00011af1
   11c1c:	00011ac9 	.word	0x00011ac9
   11c20:	200000e0 	.word	0x200000e0

00011c24 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
   11c24:	b580      	push	{r7, lr}
   11c26:	b086      	sub	sp, #24
   11c28:	af00      	add	r7, sp, #0
   11c2a:	60b9      	str	r1, [r7, #8]
   11c2c:	607a      	str	r2, [r7, #4]
   11c2e:	230f      	movs	r3, #15
   11c30:	18fb      	adds	r3, r7, r3
   11c32:	1c02      	adds	r2, r0, #0
   11c34:	701a      	strb	r2, [r3, #0]
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
   11c36:	4b3a      	ldr	r3, [pc, #232]	; (11d20 <nvm_execute_command+0xfc>)
   11c38:	881b      	ldrh	r3, [r3, #0]
   11c3a:	001a      	movs	r2, r3
   11c3c:	4b38      	ldr	r3, [pc, #224]	; (11d20 <nvm_execute_command+0xfc>)
   11c3e:	885b      	ldrh	r3, [r3, #2]
   11c40:	435a      	muls	r2, r3
   11c42:	68bb      	ldr	r3, [r7, #8]
   11c44:	429a      	cmp	r2, r3
   11c46:	d209      	bcs.n	11c5c <nvm_execute_command+0x38>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
   11c48:	68bb      	ldr	r3, [r7, #8]
   11c4a:	4a36      	ldr	r2, [pc, #216]	; (11d24 <nvm_execute_command+0x100>)
   11c4c:	4293      	cmp	r3, r2
   11c4e:	d903      	bls.n	11c58 <nvm_execute_command+0x34>
   11c50:	68bb      	ldr	r3, [r7, #8]
   11c52:	4a35      	ldr	r2, [pc, #212]	; (11d28 <nvm_execute_command+0x104>)
   11c54:	4293      	cmp	r3, r2
   11c56:	d901      	bls.n	11c5c <nvm_execute_command+0x38>
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
   11c58:	2318      	movs	r3, #24
   11c5a:	e05c      	b.n	11d16 <nvm_execute_command+0xf2>
#endif
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
   11c5c:	4b33      	ldr	r3, [pc, #204]	; (11d2c <nvm_execute_command+0x108>)
   11c5e:	617b      	str	r3, [r7, #20]

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
   11c60:	697b      	ldr	r3, [r7, #20]
   11c62:	685b      	ldr	r3, [r3, #4]
   11c64:	613b      	str	r3, [r7, #16]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
   11c66:	693b      	ldr	r3, [r7, #16]
   11c68:	2280      	movs	r2, #128	; 0x80
   11c6a:	02d2      	lsls	r2, r2, #11
   11c6c:	431a      	orrs	r2, r3
   11c6e:	697b      	ldr	r3, [r7, #20]
   11c70:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
   11c72:	697b      	ldr	r3, [r7, #20]
   11c74:	2220      	movs	r2, #32
   11c76:	32ff      	adds	r2, #255	; 0xff
   11c78:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
   11c7a:	4b2d      	ldr	r3, [pc, #180]	; (11d30 <nvm_execute_command+0x10c>)
   11c7c:	4798      	blx	r3
   11c7e:	0003      	movs	r3, r0
   11c80:	001a      	movs	r2, r3
   11c82:	2301      	movs	r3, #1
   11c84:	4053      	eors	r3, r2
   11c86:	b2db      	uxtb	r3, r3
   11c88:	2b00      	cmp	r3, #0
   11c8a:	d004      	beq.n	11c96 <nvm_execute_command+0x72>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
   11c8c:	697b      	ldr	r3, [r7, #20]
   11c8e:	693a      	ldr	r2, [r7, #16]
   11c90:	605a      	str	r2, [r3, #4]
		return STATUS_BUSY;
   11c92:	2305      	movs	r3, #5
   11c94:	e03f      	b.n	11d16 <nvm_execute_command+0xf2>
	}

	switch (command) {
   11c96:	230f      	movs	r3, #15
   11c98:	18fb      	adds	r3, r7, r3
   11c9a:	781b      	ldrb	r3, [r3, #0]
   11c9c:	2b45      	cmp	r3, #69	; 0x45
   11c9e:	d81d      	bhi.n	11cdc <nvm_execute_command+0xb8>
   11ca0:	009a      	lsls	r2, r3, #2
   11ca2:	4b24      	ldr	r3, [pc, #144]	; (11d34 <nvm_execute_command+0x110>)
   11ca4:	18d3      	adds	r3, r2, r3
   11ca6:	681b      	ldr	r3, [r3, #0]
   11ca8:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
   11caa:	697b      	ldr	r3, [r7, #20]
   11cac:	8b1b      	ldrh	r3, [r3, #24]
   11cae:	b29b      	uxth	r3, r3
   11cb0:	001a      	movs	r2, r3
   11cb2:	2380      	movs	r3, #128	; 0x80
   11cb4:	005b      	lsls	r3, r3, #1
   11cb6:	4013      	ands	r3, r2
   11cb8:	d004      	beq.n	11cc4 <nvm_execute_command+0xa0>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
   11cba:	697b      	ldr	r3, [r7, #20]
   11cbc:	693a      	ldr	r2, [r7, #16]
   11cbe:	605a      	str	r2, [r3, #4]
				return STATUS_ERR_IO;
   11cc0:	2310      	movs	r3, #16
   11cc2:	e028      	b.n	11d16 <nvm_execute_command+0xf2>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
   11cc4:	68bb      	ldr	r3, [r7, #8]
   11cc6:	089b      	lsrs	r3, r3, #2
   11cc8:	005a      	lsls	r2, r3, #1
   11cca:	697b      	ldr	r3, [r7, #20]
   11ccc:	61da      	str	r2, [r3, #28]
			break;
   11cce:	e00b      	b.n	11ce8 <nvm_execute_command+0xc4>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
   11cd0:	68bb      	ldr	r3, [r7, #8]
   11cd2:	089b      	lsrs	r3, r3, #2
   11cd4:	005a      	lsls	r2, r3, #1
   11cd6:	697b      	ldr	r3, [r7, #20]
   11cd8:	61da      	str	r2, [r3, #28]
			break;
   11cda:	e005      	b.n	11ce8 <nvm_execute_command+0xc4>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
   11cdc:	697b      	ldr	r3, [r7, #20]
   11cde:	693a      	ldr	r2, [r7, #16]
   11ce0:	605a      	str	r2, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
   11ce2:	2317      	movs	r3, #23
   11ce4:	e017      	b.n	11d16 <nvm_execute_command+0xf2>
		/* Commands not requiring address */
		case NVM_COMMAND_PAGE_BUFFER_CLEAR:
		case NVM_COMMAND_SET_SECURITY_BIT:
		case NVM_COMMAND_ENTER_LOW_POWER_MODE:
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;
   11ce6:	46c0      	nop			; (mov r8, r8)
			nvm_module->CTRLB.reg = ctrlb_bak;
			return STATUS_ERR_INVALID_ARG;
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
   11ce8:	230f      	movs	r3, #15
   11cea:	18fb      	adds	r3, r7, r3
   11cec:	781b      	ldrb	r3, [r3, #0]
   11cee:	b29b      	uxth	r3, r3
   11cf0:	4a11      	ldr	r2, [pc, #68]	; (11d38 <nvm_execute_command+0x114>)
   11cf2:	4313      	orrs	r3, r2
   11cf4:	b29a      	uxth	r2, r3
   11cf6:	697b      	ldr	r3, [r7, #20]
   11cf8:	801a      	strh	r2, [r3, #0]

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
   11cfa:	46c0      	nop			; (mov r8, r8)
   11cfc:	4b0c      	ldr	r3, [pc, #48]	; (11d30 <nvm_execute_command+0x10c>)
   11cfe:	4798      	blx	r3
   11d00:	0003      	movs	r3, r0
   11d02:	001a      	movs	r2, r3
   11d04:	2301      	movs	r3, #1
   11d06:	4053      	eors	r3, r2
   11d08:	b2db      	uxtb	r3, r3
   11d0a:	2b00      	cmp	r3, #0
   11d0c:	d1f6      	bne.n	11cfc <nvm_execute_command+0xd8>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
   11d0e:	697b      	ldr	r3, [r7, #20]
   11d10:	693a      	ldr	r2, [r7, #16]
   11d12:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
   11d14:	2300      	movs	r3, #0
}
   11d16:	0018      	movs	r0, r3
   11d18:	46bd      	mov	sp, r7
   11d1a:	b006      	add	sp, #24
   11d1c:	bd80      	pop	{r7, pc}
   11d1e:	46c0      	nop			; (mov r8, r8)
   11d20:	200000e0 	.word	0x200000e0
   11d24:	00803fff 	.word	0x00803fff
   11d28:	00806000 	.word	0x00806000
   11d2c:	41004000 	.word	0x41004000
   11d30:	00011ac9 	.word	0x00011ac9
   11d34:	000193c8 	.word	0x000193c8
   11d38:	ffffa500 	.word	0xffffa500

00011d3c <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
   11d3c:	b580      	push	{r7, lr}
   11d3e:	b088      	sub	sp, #32
   11d40:	af00      	add	r7, sp, #0
   11d42:	60f8      	str	r0, [r7, #12]
   11d44:	60b9      	str	r1, [r7, #8]
   11d46:	1dbb      	adds	r3, r7, #6
   11d48:	801a      	strh	r2, [r3, #0]
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
   11d4a:	4b4a      	ldr	r3, [pc, #296]	; (11e74 <nvm_write_buffer+0x138>)
   11d4c:	881b      	ldrh	r3, [r3, #0]
   11d4e:	001a      	movs	r2, r3
   11d50:	4b48      	ldr	r3, [pc, #288]	; (11e74 <nvm_write_buffer+0x138>)
   11d52:	885b      	ldrh	r3, [r3, #2]
   11d54:	435a      	muls	r2, r3
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
   11d56:	68fb      	ldr	r3, [r7, #12]
   11d58:	429a      	cmp	r2, r3
   11d5a:	d201      	bcs.n	11d60 <nvm_write_buffer+0x24>
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
   11d5c:	2318      	movs	r3, #24
   11d5e:	e084      	b.n	11e6a <nvm_write_buffer+0x12e>
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
   11d60:	4b44      	ldr	r3, [pc, #272]	; (11e74 <nvm_write_buffer+0x138>)
   11d62:	881b      	ldrh	r3, [r3, #0]
   11d64:	3b01      	subs	r3, #1
   11d66:	001a      	movs	r2, r3
   11d68:	68fb      	ldr	r3, [r7, #12]
   11d6a:	4013      	ands	r3, r2
   11d6c:	d001      	beq.n	11d72 <nvm_write_buffer+0x36>
		return STATUS_ERR_BAD_ADDRESS;
   11d6e:	2318      	movs	r3, #24
   11d70:	e07b      	b.n	11e6a <nvm_write_buffer+0x12e>
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
   11d72:	4b40      	ldr	r3, [pc, #256]	; (11e74 <nvm_write_buffer+0x138>)
   11d74:	881b      	ldrh	r3, [r3, #0]
   11d76:	1dba      	adds	r2, r7, #6
   11d78:	8812      	ldrh	r2, [r2, #0]
   11d7a:	429a      	cmp	r2, r3
   11d7c:	d901      	bls.n	11d82 <nvm_write_buffer+0x46>
		return STATUS_ERR_INVALID_ARG;
   11d7e:	2317      	movs	r3, #23
   11d80:	e073      	b.n	11e6a <nvm_write_buffer+0x12e>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
   11d82:	4b3d      	ldr	r3, [pc, #244]	; (11e78 <nvm_write_buffer+0x13c>)
   11d84:	617b      	str	r3, [r7, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
   11d86:	4b3d      	ldr	r3, [pc, #244]	; (11e7c <nvm_write_buffer+0x140>)
   11d88:	4798      	blx	r3
   11d8a:	0003      	movs	r3, r0
   11d8c:	001a      	movs	r2, r3
   11d8e:	2301      	movs	r3, #1
   11d90:	4053      	eors	r3, r2
   11d92:	b2db      	uxtb	r3, r3
   11d94:	2b00      	cmp	r3, #0
   11d96:	d001      	beq.n	11d9c <nvm_write_buffer+0x60>
		return STATUS_BUSY;
   11d98:	2305      	movs	r3, #5
   11d9a:	e066      	b.n	11e6a <nvm_write_buffer+0x12e>
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
   11d9c:	697b      	ldr	r3, [r7, #20]
   11d9e:	4a38      	ldr	r2, [pc, #224]	; (11e80 <nvm_write_buffer+0x144>)
   11da0:	801a      	strh	r2, [r3, #0]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
   11da2:	46c0      	nop			; (mov r8, r8)
   11da4:	4b35      	ldr	r3, [pc, #212]	; (11e7c <nvm_write_buffer+0x140>)
   11da6:	4798      	blx	r3
   11da8:	0003      	movs	r3, r0
   11daa:	001a      	movs	r2, r3
   11dac:	2301      	movs	r3, #1
   11dae:	4053      	eors	r3, r2
   11db0:	b2db      	uxtb	r3, r3
   11db2:	2b00      	cmp	r3, #0
   11db4:	d1f6      	bne.n	11da4 <nvm_write_buffer+0x68>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
   11db6:	697b      	ldr	r3, [r7, #20]
   11db8:	2220      	movs	r2, #32
   11dba:	32ff      	adds	r2, #255	; 0xff
   11dbc:	831a      	strh	r2, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
   11dbe:	68fb      	ldr	r3, [r7, #12]
   11dc0:	085b      	lsrs	r3, r3, #1
   11dc2:	61fb      	str	r3, [r7, #28]

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
   11dc4:	231a      	movs	r3, #26
   11dc6:	18fb      	adds	r3, r7, r3
   11dc8:	2200      	movs	r2, #0
   11dca:	801a      	strh	r2, [r3, #0]
   11dcc:	e032      	b.n	11e34 <nvm_write_buffer+0xf8>
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
   11dce:	231a      	movs	r3, #26
   11dd0:	18fb      	adds	r3, r7, r3
   11dd2:	881b      	ldrh	r3, [r3, #0]
   11dd4:	68ba      	ldr	r2, [r7, #8]
   11dd6:	18d3      	adds	r3, r2, r3
   11dd8:	781a      	ldrb	r2, [r3, #0]
   11dda:	2318      	movs	r3, #24
   11ddc:	18fb      	adds	r3, r7, r3
   11dde:	801a      	strh	r2, [r3, #0]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
   11de0:	231a      	movs	r3, #26
   11de2:	18fb      	adds	r3, r7, r3
   11de4:	881a      	ldrh	r2, [r3, #0]
   11de6:	1dbb      	adds	r3, r7, #6
   11de8:	881b      	ldrh	r3, [r3, #0]
   11dea:	3b01      	subs	r3, #1
   11dec:	429a      	cmp	r2, r3
   11dee:	da11      	bge.n	11e14 <nvm_write_buffer+0xd8>
			data |= (buffer[i + 1] << 8);
   11df0:	231a      	movs	r3, #26
   11df2:	18fb      	adds	r3, r7, r3
   11df4:	881b      	ldrh	r3, [r3, #0]
   11df6:	3301      	adds	r3, #1
   11df8:	68ba      	ldr	r2, [r7, #8]
   11dfa:	18d3      	adds	r3, r2, r3
   11dfc:	781b      	ldrb	r3, [r3, #0]
   11dfe:	021b      	lsls	r3, r3, #8
   11e00:	b21a      	sxth	r2, r3
   11e02:	2318      	movs	r3, #24
   11e04:	18fb      	adds	r3, r7, r3
   11e06:	2100      	movs	r1, #0
   11e08:	5e5b      	ldrsh	r3, [r3, r1]
   11e0a:	4313      	orrs	r3, r2
   11e0c:	b21a      	sxth	r2, r3
   11e0e:	2318      	movs	r3, #24
   11e10:	18fb      	adds	r3, r7, r3
   11e12:	801a      	strh	r2, [r3, #0]
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
   11e14:	69fb      	ldr	r3, [r7, #28]
   11e16:	1c5a      	adds	r2, r3, #1
   11e18:	61fa      	str	r2, [r7, #28]
   11e1a:	005b      	lsls	r3, r3, #1
   11e1c:	001a      	movs	r2, r3
   11e1e:	2318      	movs	r3, #24
   11e20:	18fb      	adds	r3, r7, r3
   11e22:	881b      	ldrh	r3, [r3, #0]
   11e24:	8013      	strh	r3, [r2, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
   11e26:	231a      	movs	r3, #26
   11e28:	18fb      	adds	r3, r7, r3
   11e2a:	221a      	movs	r2, #26
   11e2c:	18ba      	adds	r2, r7, r2
   11e2e:	8812      	ldrh	r2, [r2, #0]
   11e30:	3202      	adds	r2, #2
   11e32:	801a      	strh	r2, [r3, #0]
   11e34:	231a      	movs	r3, #26
   11e36:	18fa      	adds	r2, r7, r3
   11e38:	1dbb      	adds	r3, r7, #6
   11e3a:	8812      	ldrh	r2, [r2, #0]
   11e3c:	881b      	ldrh	r3, [r3, #0]
   11e3e:	429a      	cmp	r2, r3
   11e40:	d3c5      	bcc.n	11dce <nvm_write_buffer+0x92>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
   11e42:	4b0c      	ldr	r3, [pc, #48]	; (11e74 <nvm_write_buffer+0x138>)
   11e44:	791b      	ldrb	r3, [r3, #4]
   11e46:	2201      	movs	r2, #1
   11e48:	4053      	eors	r3, r2
   11e4a:	b2db      	uxtb	r3, r3
   11e4c:	2b00      	cmp	r3, #0
   11e4e:	d00b      	beq.n	11e68 <nvm_write_buffer+0x12c>
   11e50:	1dbb      	adds	r3, r7, #6
   11e52:	881b      	ldrh	r3, [r3, #0]
   11e54:	2b3f      	cmp	r3, #63	; 0x3f
   11e56:	d807      	bhi.n	11e68 <nvm_write_buffer+0x12c>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
	 			(nvm_execute_command(NVM_COMMAND_WRITE_PAGE,destination_address, 0)));
#else
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
   11e58:	68fb      	ldr	r3, [r7, #12]
   11e5a:	2200      	movs	r2, #0
   11e5c:	0019      	movs	r1, r3
   11e5e:	2004      	movs	r0, #4
   11e60:	4b08      	ldr	r3, [pc, #32]	; (11e84 <nvm_write_buffer+0x148>)
   11e62:	4798      	blx	r3
   11e64:	0003      	movs	r3, r0
   11e66:	e000      	b.n	11e6a <nvm_write_buffer+0x12e>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
   11e68:	2300      	movs	r3, #0
}
   11e6a:	0018      	movs	r0, r3
   11e6c:	46bd      	mov	sp, r7
   11e6e:	b008      	add	sp, #32
   11e70:	bd80      	pop	{r7, pc}
   11e72:	46c0      	nop			; (mov r8, r8)
   11e74:	200000e0 	.word	0x200000e0
   11e78:	41004000 	.word	0x41004000
   11e7c:	00011ac9 	.word	0x00011ac9
   11e80:	ffffa544 	.word	0xffffa544
   11e84:	00011c25 	.word	0x00011c25

00011e88 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
   11e88:	b580      	push	{r7, lr}
   11e8a:	b088      	sub	sp, #32
   11e8c:	af00      	add	r7, sp, #0
   11e8e:	60f8      	str	r0, [r7, #12]
   11e90:	60b9      	str	r1, [r7, #8]
   11e92:	1dbb      	adds	r3, r7, #6
   11e94:	801a      	strh	r2, [r3, #0]
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
   11e96:	4b38      	ldr	r3, [pc, #224]	; (11f78 <nvm_read_buffer+0xf0>)
   11e98:	881b      	ldrh	r3, [r3, #0]
   11e9a:	001a      	movs	r2, r3
   11e9c:	4b36      	ldr	r3, [pc, #216]	; (11f78 <nvm_read_buffer+0xf0>)
   11e9e:	885b      	ldrh	r3, [r3, #2]
   11ea0:	435a      	muls	r2, r3
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
   11ea2:	68fb      	ldr	r3, [r7, #12]
   11ea4:	429a      	cmp	r2, r3
   11ea6:	d201      	bcs.n	11eac <nvm_read_buffer+0x24>
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
   11ea8:	2318      	movs	r3, #24
   11eaa:	e060      	b.n	11f6e <nvm_read_buffer+0xe6>
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
   11eac:	4b32      	ldr	r3, [pc, #200]	; (11f78 <nvm_read_buffer+0xf0>)
   11eae:	881b      	ldrh	r3, [r3, #0]
   11eb0:	3b01      	subs	r3, #1
   11eb2:	001a      	movs	r2, r3
   11eb4:	68fb      	ldr	r3, [r7, #12]
   11eb6:	4013      	ands	r3, r2
   11eb8:	d001      	beq.n	11ebe <nvm_read_buffer+0x36>
		return STATUS_ERR_BAD_ADDRESS;
   11eba:	2318      	movs	r3, #24
   11ebc:	e057      	b.n	11f6e <nvm_read_buffer+0xe6>
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
   11ebe:	4b2e      	ldr	r3, [pc, #184]	; (11f78 <nvm_read_buffer+0xf0>)
   11ec0:	881b      	ldrh	r3, [r3, #0]
   11ec2:	1dba      	adds	r2, r7, #6
   11ec4:	8812      	ldrh	r2, [r2, #0]
   11ec6:	429a      	cmp	r2, r3
   11ec8:	d901      	bls.n	11ece <nvm_read_buffer+0x46>
		return STATUS_ERR_INVALID_ARG;
   11eca:	2317      	movs	r3, #23
   11ecc:	e04f      	b.n	11f6e <nvm_read_buffer+0xe6>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
   11ece:	4b2b      	ldr	r3, [pc, #172]	; (11f7c <nvm_read_buffer+0xf4>)
   11ed0:	617b      	str	r3, [r7, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
   11ed2:	4b2b      	ldr	r3, [pc, #172]	; (11f80 <nvm_read_buffer+0xf8>)
   11ed4:	4798      	blx	r3
   11ed6:	0003      	movs	r3, r0
   11ed8:	001a      	movs	r2, r3
   11eda:	2301      	movs	r3, #1
   11edc:	4053      	eors	r3, r2
   11ede:	b2db      	uxtb	r3, r3
   11ee0:	2b00      	cmp	r3, #0
   11ee2:	d001      	beq.n	11ee8 <nvm_read_buffer+0x60>
		return STATUS_BUSY;
   11ee4:	2305      	movs	r3, #5
   11ee6:	e042      	b.n	11f6e <nvm_read_buffer+0xe6>
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
   11ee8:	697b      	ldr	r3, [r7, #20]
   11eea:	2220      	movs	r2, #32
   11eec:	32ff      	adds	r2, #255	; 0xff
   11eee:	831a      	strh	r2, [r3, #24]

	uint32_t page_address = source_address / 2;
   11ef0:	68fb      	ldr	r3, [r7, #12]
   11ef2:	085b      	lsrs	r3, r3, #1
   11ef4:	61fb      	str	r3, [r7, #28]

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
   11ef6:	231a      	movs	r3, #26
   11ef8:	18fb      	adds	r3, r7, r3
   11efa:	2200      	movs	r2, #0
   11efc:	801a      	strh	r2, [r3, #0]
   11efe:	e02e      	b.n	11f5e <nvm_read_buffer+0xd6>
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
   11f00:	69fb      	ldr	r3, [r7, #28]
   11f02:	1c5a      	adds	r2, r3, #1
   11f04:	61fa      	str	r2, [r7, #28]
   11f06:	005b      	lsls	r3, r3, #1
   11f08:	001a      	movs	r2, r3
   11f0a:	2312      	movs	r3, #18
   11f0c:	18fb      	adds	r3, r7, r3
   11f0e:	8812      	ldrh	r2, [r2, #0]
   11f10:	801a      	strh	r2, [r3, #0]

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
   11f12:	231a      	movs	r3, #26
   11f14:	18fb      	adds	r3, r7, r3
   11f16:	881b      	ldrh	r3, [r3, #0]
   11f18:	68ba      	ldr	r2, [r7, #8]
   11f1a:	18d3      	adds	r3, r2, r3
   11f1c:	2212      	movs	r2, #18
   11f1e:	18ba      	adds	r2, r7, r2
   11f20:	8812      	ldrh	r2, [r2, #0]
   11f22:	b2d2      	uxtb	r2, r2
   11f24:	701a      	strb	r2, [r3, #0]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
   11f26:	231a      	movs	r3, #26
   11f28:	18fb      	adds	r3, r7, r3
   11f2a:	881a      	ldrh	r2, [r3, #0]
   11f2c:	1dbb      	adds	r3, r7, #6
   11f2e:	881b      	ldrh	r3, [r3, #0]
   11f30:	3b01      	subs	r3, #1
   11f32:	429a      	cmp	r2, r3
   11f34:	da0c      	bge.n	11f50 <nvm_read_buffer+0xc8>
			buffer[i + 1] = (data >> 8);
   11f36:	231a      	movs	r3, #26
   11f38:	18fb      	adds	r3, r7, r3
   11f3a:	881b      	ldrh	r3, [r3, #0]
   11f3c:	3301      	adds	r3, #1
   11f3e:	68ba      	ldr	r2, [r7, #8]
   11f40:	18d3      	adds	r3, r2, r3
   11f42:	2212      	movs	r2, #18
   11f44:	18ba      	adds	r2, r7, r2
   11f46:	8812      	ldrh	r2, [r2, #0]
   11f48:	0a12      	lsrs	r2, r2, #8
   11f4a:	b292      	uxth	r2, r2
   11f4c:	b2d2      	uxtb	r2, r2
   11f4e:	701a      	strb	r2, [r3, #0]

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
   11f50:	231a      	movs	r3, #26
   11f52:	18fb      	adds	r3, r7, r3
   11f54:	221a      	movs	r2, #26
   11f56:	18ba      	adds	r2, r7, r2
   11f58:	8812      	ldrh	r2, [r2, #0]
   11f5a:	3202      	adds	r2, #2
   11f5c:	801a      	strh	r2, [r3, #0]
   11f5e:	231a      	movs	r3, #26
   11f60:	18fa      	adds	r2, r7, r3
   11f62:	1dbb      	adds	r3, r7, #6
   11f64:	8812      	ldrh	r2, [r2, #0]
   11f66:	881b      	ldrh	r3, [r3, #0]
   11f68:	429a      	cmp	r2, r3
   11f6a:	d3c9      	bcc.n	11f00 <nvm_read_buffer+0x78>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
   11f6c:	2300      	movs	r3, #0
}
   11f6e:	0018      	movs	r0, r3
   11f70:	46bd      	mov	sp, r7
   11f72:	b008      	add	sp, #32
   11f74:	bd80      	pop	{r7, pc}
   11f76:	46c0      	nop			; (mov r8, r8)
   11f78:	200000e0 	.word	0x200000e0
   11f7c:	41004000 	.word	0x41004000
   11f80:	00011ac9 	.word	0x00011ac9

00011f84 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
   11f84:	b580      	push	{r7, lr}
   11f86:	b084      	sub	sp, #16
   11f88:	af00      	add	r7, sp, #0
   11f8a:	6078      	str	r0, [r7, #4]
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
   11f8c:	4b23      	ldr	r3, [pc, #140]	; (1201c <nvm_erase_row+0x98>)
   11f8e:	881b      	ldrh	r3, [r3, #0]
   11f90:	001a      	movs	r2, r3
   11f92:	4b22      	ldr	r3, [pc, #136]	; (1201c <nvm_erase_row+0x98>)
   11f94:	885b      	ldrh	r3, [r3, #2]
   11f96:	435a      	muls	r2, r3
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
   11f98:	687b      	ldr	r3, [r7, #4]
   11f9a:	429a      	cmp	r2, r3
   11f9c:	d201      	bcs.n	11fa2 <nvm_erase_row+0x1e>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
   11f9e:	2318      	movs	r3, #24
   11fa0:	e037      	b.n	12012 <nvm_erase_row+0x8e>
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
   11fa2:	4b1e      	ldr	r3, [pc, #120]	; (1201c <nvm_erase_row+0x98>)
   11fa4:	881b      	ldrh	r3, [r3, #0]
   11fa6:	009b      	lsls	r3, r3, #2
   11fa8:	3b01      	subs	r3, #1
   11faa:	001a      	movs	r2, r3
   11fac:	687b      	ldr	r3, [r7, #4]
   11fae:	4013      	ands	r3, r2
   11fb0:	d001      	beq.n	11fb6 <nvm_erase_row+0x32>
		return STATUS_ERR_BAD_ADDRESS;
   11fb2:	2318      	movs	r3, #24
   11fb4:	e02d      	b.n	12012 <nvm_erase_row+0x8e>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
   11fb6:	4b1a      	ldr	r3, [pc, #104]	; (12020 <nvm_erase_row+0x9c>)
   11fb8:	60fb      	str	r3, [r7, #12]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
   11fba:	4b1a      	ldr	r3, [pc, #104]	; (12024 <nvm_erase_row+0xa0>)
   11fbc:	4798      	blx	r3
   11fbe:	0003      	movs	r3, r0
   11fc0:	001a      	movs	r2, r3
   11fc2:	2301      	movs	r3, #1
   11fc4:	4053      	eors	r3, r2
   11fc6:	b2db      	uxtb	r3, r3
   11fc8:	2b00      	cmp	r3, #0
   11fca:	d001      	beq.n	11fd0 <nvm_erase_row+0x4c>
		return STATUS_BUSY;
   11fcc:	2305      	movs	r3, #5
   11fce:	e020      	b.n	12012 <nvm_erase_row+0x8e>
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
   11fd0:	68fb      	ldr	r3, [r7, #12]
   11fd2:	2220      	movs	r2, #32
   11fd4:	32ff      	adds	r2, #255	; 0xff
   11fd6:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
   11fd8:	687b      	ldr	r3, [r7, #4]
   11fda:	089b      	lsrs	r3, r3, #2
   11fdc:	005a      	lsls	r2, r3, #1
   11fde:	68fb      	ldr	r3, [r7, #12]
   11fe0:	61da      	str	r2, [r3, #28]
#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
								(NVM_COMMAND_RWWEE_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY):
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
   11fe2:	68fb      	ldr	r3, [r7, #12]
   11fe4:	4a10      	ldr	r2, [pc, #64]	; (12028 <nvm_erase_row+0xa4>)
   11fe6:	801a      	strh	r2, [r3, #0]
#endif

	while (!nvm_is_ready()) {
   11fe8:	46c0      	nop			; (mov r8, r8)
   11fea:	4b0e      	ldr	r3, [pc, #56]	; (12024 <nvm_erase_row+0xa0>)
   11fec:	4798      	blx	r3
   11fee:	0003      	movs	r3, r0
   11ff0:	001a      	movs	r2, r3
   11ff2:	2301      	movs	r3, #1
   11ff4:	4053      	eors	r3, r2
   11ff6:	b2db      	uxtb	r3, r3
   11ff8:	2b00      	cmp	r3, #0
   11ffa:	d1f6      	bne.n	11fea <nvm_erase_row+0x66>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
   11ffc:	68fb      	ldr	r3, [r7, #12]
   11ffe:	8b1b      	ldrh	r3, [r3, #24]
   12000:	b29b      	uxth	r3, r3
   12002:	b2db      	uxtb	r3, r3
   12004:	001a      	movs	r2, r3
   12006:	231c      	movs	r3, #28
   12008:	4013      	ands	r3, r2
   1200a:	d001      	beq.n	12010 <nvm_erase_row+0x8c>
		return STATUS_ABORTED;
   1200c:	2304      	movs	r3, #4
   1200e:	e000      	b.n	12012 <nvm_erase_row+0x8e>
	}

	return STATUS_OK;
   12010:	2300      	movs	r3, #0
}
   12012:	0018      	movs	r0, r3
   12014:	46bd      	mov	sp, r7
   12016:	b004      	add	sp, #16
   12018:	bd80      	pop	{r7, pc}
   1201a:	46c0      	nop			; (mov r8, r8)
   1201c:	200000e0 	.word	0x200000e0
   12020:	41004000 	.word	0x41004000
   12024:	00011ac9 	.word	0x00011ac9
   12028:	ffffa502 	.word	0xffffa502

0001202c <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
   1202c:	b580      	push	{r7, lr}
   1202e:	b082      	sub	sp, #8
   12030:	af00      	add	r7, sp, #0
   12032:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
   12034:	687b      	ldr	r3, [r7, #4]
   12036:	2280      	movs	r2, #128	; 0x80
   12038:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
   1203a:	687b      	ldr	r3, [r7, #4]
   1203c:	2200      	movs	r2, #0
   1203e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
   12040:	687b      	ldr	r3, [r7, #4]
   12042:	2201      	movs	r2, #1
   12044:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
   12046:	687b      	ldr	r3, [r7, #4]
   12048:	2200      	movs	r2, #0
   1204a:	70da      	strb	r2, [r3, #3]
}
   1204c:	46c0      	nop			; (mov r8, r8)
   1204e:	46bd      	mov	sp, r7
   12050:	b002      	add	sp, #8
   12052:	bd80      	pop	{r7, pc}

00012054 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
   12054:	b580      	push	{r7, lr}
   12056:	b084      	sub	sp, #16
   12058:	af00      	add	r7, sp, #0
   1205a:	0002      	movs	r2, r0
   1205c:	6039      	str	r1, [r7, #0]
   1205e:	1dfb      	adds	r3, r7, #7
   12060:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
   12062:	230c      	movs	r3, #12
   12064:	18fb      	adds	r3, r7, r3
   12066:	0018      	movs	r0, r3
   12068:	4b10      	ldr	r3, [pc, #64]	; (120ac <port_pin_set_config+0x58>)
   1206a:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
   1206c:	230c      	movs	r3, #12
   1206e:	18fb      	adds	r3, r7, r3
   12070:	2280      	movs	r2, #128	; 0x80
   12072:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
   12074:	683b      	ldr	r3, [r7, #0]
   12076:	781a      	ldrb	r2, [r3, #0]
   12078:	230c      	movs	r3, #12
   1207a:	18fb      	adds	r3, r7, r3
   1207c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
   1207e:	683b      	ldr	r3, [r7, #0]
   12080:	785a      	ldrb	r2, [r3, #1]
   12082:	230c      	movs	r3, #12
   12084:	18fb      	adds	r3, r7, r3
   12086:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
   12088:	683b      	ldr	r3, [r7, #0]
   1208a:	789a      	ldrb	r2, [r3, #2]
   1208c:	230c      	movs	r3, #12
   1208e:	18fb      	adds	r3, r7, r3
   12090:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
   12092:	230c      	movs	r3, #12
   12094:	18fa      	adds	r2, r7, r3
   12096:	1dfb      	adds	r3, r7, #7
   12098:	781b      	ldrb	r3, [r3, #0]
   1209a:	0011      	movs	r1, r2
   1209c:	0018      	movs	r0, r3
   1209e:	4b04      	ldr	r3, [pc, #16]	; (120b0 <port_pin_set_config+0x5c>)
   120a0:	4798      	blx	r3
}
   120a2:	46c0      	nop			; (mov r8, r8)
   120a4:	46bd      	mov	sp, r7
   120a6:	b004      	add	sp, #16
   120a8:	bd80      	pop	{r7, pc}
   120aa:	46c0      	nop			; (mov r8, r8)
   120ac:	0001202d 	.word	0x0001202d
   120b0:	00015351 	.word	0x00015351

000120b4 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
   120b4:	b580      	push	{r7, lr}
   120b6:	b082      	sub	sp, #8
   120b8:	af00      	add	r7, sp, #0
   120ba:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
   120bc:	687b      	ldr	r3, [r7, #4]
   120be:	2200      	movs	r2, #0
   120c0:	701a      	strb	r2, [r3, #0]
}
   120c2:	46c0      	nop			; (mov r8, r8)
   120c4:	46bd      	mov	sp, r7
   120c6:	b002      	add	sp, #8
   120c8:	bd80      	pop	{r7, pc}
   120ca:	46c0      	nop			; (mov r8, r8)

000120cc <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
   120cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   120ce:	b08d      	sub	sp, #52	; 0x34
   120d0:	af00      	add	r7, sp, #0
   120d2:	60b8      	str	r0, [r7, #8]
   120d4:	60f9      	str	r1, [r7, #12]
   120d6:	603a      	str	r2, [r7, #0]
   120d8:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
   120da:	2300      	movs	r3, #0
   120dc:	2400      	movs	r4, #0
   120de:	623b      	str	r3, [r7, #32]
   120e0:	627c      	str	r4, [r7, #36]	; 0x24
   120e2:	2300      	movs	r3, #0
   120e4:	2400      	movs	r4, #0
   120e6:	61bb      	str	r3, [r7, #24]
   120e8:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
   120ea:	233f      	movs	r3, #63	; 0x3f
   120ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   120ee:	e053      	b.n	12198 <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
   120f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   120f2:	3b20      	subs	r3, #32
   120f4:	2b00      	cmp	r3, #0
   120f6:	db04      	blt.n	12102 <long_division+0x36>
   120f8:	2201      	movs	r2, #1
   120fa:	409a      	lsls	r2, r3
   120fc:	0013      	movs	r3, r2
   120fe:	617b      	str	r3, [r7, #20]
   12100:	e00b      	b.n	1211a <long_division+0x4e>
   12102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   12104:	2220      	movs	r2, #32
   12106:	1ad3      	subs	r3, r2, r3
   12108:	2201      	movs	r2, #1
   1210a:	40da      	lsrs	r2, r3
   1210c:	0013      	movs	r3, r2
   1210e:	2100      	movs	r1, #0
   12110:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   12112:	4091      	lsls	r1, r2
   12114:	000a      	movs	r2, r1
   12116:	4313      	orrs	r3, r2
   12118:	617b      	str	r3, [r7, #20]
   1211a:	2201      	movs	r2, #1
   1211c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   1211e:	409a      	lsls	r2, r3
   12120:	0013      	movs	r3, r2
   12122:	613b      	str	r3, [r7, #16]

		r = r << 1;
   12124:	69bb      	ldr	r3, [r7, #24]
   12126:	69fc      	ldr	r4, [r7, #28]
   12128:	18db      	adds	r3, r3, r3
   1212a:	4164      	adcs	r4, r4
   1212c:	61bb      	str	r3, [r7, #24]
   1212e:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
   12130:	68bb      	ldr	r3, [r7, #8]
   12132:	693a      	ldr	r2, [r7, #16]
   12134:	401a      	ands	r2, r3
   12136:	0015      	movs	r5, r2
   12138:	68fb      	ldr	r3, [r7, #12]
   1213a:	697a      	ldr	r2, [r7, #20]
   1213c:	401a      	ands	r2, r3
   1213e:	0016      	movs	r6, r2
   12140:	002b      	movs	r3, r5
   12142:	4333      	orrs	r3, r6
   12144:	d007      	beq.n	12156 <long_division+0x8a>
			r |= 0x01;
   12146:	69bb      	ldr	r3, [r7, #24]
   12148:	2201      	movs	r2, #1
   1214a:	4313      	orrs	r3, r2
   1214c:	61bb      	str	r3, [r7, #24]
   1214e:	69fb      	ldr	r3, [r7, #28]
   12150:	2200      	movs	r2, #0
   12152:	4313      	orrs	r3, r2
   12154:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
   12156:	687a      	ldr	r2, [r7, #4]
   12158:	69fb      	ldr	r3, [r7, #28]
   1215a:	429a      	cmp	r2, r3
   1215c:	d819      	bhi.n	12192 <long_division+0xc6>
   1215e:	687a      	ldr	r2, [r7, #4]
   12160:	69fb      	ldr	r3, [r7, #28]
   12162:	429a      	cmp	r2, r3
   12164:	d103      	bne.n	1216e <long_division+0xa2>
   12166:	683a      	ldr	r2, [r7, #0]
   12168:	69bb      	ldr	r3, [r7, #24]
   1216a:	429a      	cmp	r2, r3
   1216c:	d811      	bhi.n	12192 <long_division+0xc6>
			r = r - d;
   1216e:	69b9      	ldr	r1, [r7, #24]
   12170:	69fa      	ldr	r2, [r7, #28]
   12172:	683b      	ldr	r3, [r7, #0]
   12174:	687c      	ldr	r4, [r7, #4]
   12176:	1ac9      	subs	r1, r1, r3
   12178:	41a2      	sbcs	r2, r4
   1217a:	000b      	movs	r3, r1
   1217c:	0014      	movs	r4, r2
   1217e:	61bb      	str	r3, [r7, #24]
   12180:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
   12182:	6a3a      	ldr	r2, [r7, #32]
   12184:	693b      	ldr	r3, [r7, #16]
   12186:	4313      	orrs	r3, r2
   12188:	623b      	str	r3, [r7, #32]
   1218a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   1218c:	697b      	ldr	r3, [r7, #20]
   1218e:	4313      	orrs	r3, r2
   12190:	627b      	str	r3, [r7, #36]	; 0x24
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
   12192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   12194:	3b01      	subs	r3, #1
   12196:	62fb      	str	r3, [r7, #44]	; 0x2c
   12198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   1219a:	2b00      	cmp	r3, #0
   1219c:	daa8      	bge.n	120f0 <long_division+0x24>
			r = r - d;
			q |= bit_shift;
		}
	}

	return q;
   1219e:	6a3b      	ldr	r3, [r7, #32]
   121a0:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
   121a2:	0018      	movs	r0, r3
   121a4:	0021      	movs	r1, r4
   121a6:	46bd      	mov	sp, r7
   121a8:	b00d      	add	sp, #52	; 0x34
   121aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

000121ac <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
   121ac:	b580      	push	{r7, lr}
   121ae:	b086      	sub	sp, #24
   121b0:	af00      	add	r7, sp, #0
   121b2:	60f8      	str	r0, [r7, #12]
   121b4:	60b9      	str	r1, [r7, #8]
   121b6:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
   121b8:	2316      	movs	r3, #22
   121ba:	18fb      	adds	r3, r7, r3
   121bc:	2200      	movs	r2, #0
   121be:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
   121c0:	68bb      	ldr	r3, [r7, #8]
   121c2:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
   121c4:	68bb      	ldr	r3, [r7, #8]
   121c6:	085a      	lsrs	r2, r3, #1
   121c8:	68fb      	ldr	r3, [r7, #12]
   121ca:	429a      	cmp	r2, r3
   121cc:	d201      	bcs.n	121d2 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
   121ce:	2340      	movs	r3, #64	; 0x40
   121d0:	e026      	b.n	12220 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
   121d2:	68bb      	ldr	r3, [r7, #8]
   121d4:	085b      	lsrs	r3, r3, #1
   121d6:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
   121d8:	e00a      	b.n	121f0 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
   121da:	693a      	ldr	r2, [r7, #16]
   121dc:	68fb      	ldr	r3, [r7, #12]
   121de:	1ad3      	subs	r3, r2, r3
   121e0:	613b      	str	r3, [r7, #16]
		baud_calculated++;
   121e2:	2316      	movs	r3, #22
   121e4:	18fb      	adds	r3, r7, r3
   121e6:	881a      	ldrh	r2, [r3, #0]
   121e8:	2316      	movs	r3, #22
   121ea:	18fb      	adds	r3, r7, r3
   121ec:	3201      	adds	r2, #1
   121ee:	801a      	strh	r2, [r3, #0]
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
   121f0:	693a      	ldr	r2, [r7, #16]
   121f2:	68fb      	ldr	r3, [r7, #12]
   121f4:	429a      	cmp	r2, r3
   121f6:	d2f0      	bcs.n	121da <_sercom_get_sync_baud_val+0x2e>
		clock_value = clock_value - baudrate;
		baud_calculated++;
	}
	baud_calculated = baud_calculated - 1;
   121f8:	2316      	movs	r3, #22
   121fa:	18fb      	adds	r3, r7, r3
   121fc:	2216      	movs	r2, #22
   121fe:	18ba      	adds	r2, r7, r2
   12200:	8812      	ldrh	r2, [r2, #0]
   12202:	3a01      	subs	r2, #1
   12204:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
   12206:	2316      	movs	r3, #22
   12208:	18fb      	adds	r3, r7, r3
   1220a:	881b      	ldrh	r3, [r3, #0]
   1220c:	2bff      	cmp	r3, #255	; 0xff
   1220e:	d901      	bls.n	12214 <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
   12210:	2340      	movs	r3, #64	; 0x40
   12212:	e005      	b.n	12220 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
   12214:	687b      	ldr	r3, [r7, #4]
   12216:	2216      	movs	r2, #22
   12218:	18ba      	adds	r2, r7, r2
   1221a:	8812      	ldrh	r2, [r2, #0]
   1221c:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
   1221e:	2300      	movs	r3, #0
	}
}
   12220:	0018      	movs	r0, r3
   12222:	46bd      	mov	sp, r7
   12224:	b006      	add	sp, #24
   12226:	bd80      	pop	{r7, pc}

00012228 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
   12228:	b5f0      	push	{r4, r5, r6, r7, lr}
   1222a:	b0a1      	sub	sp, #132	; 0x84
   1222c:	af00      	add	r7, sp, #0
   1222e:	64f8      	str	r0, [r7, #76]	; 0x4c
   12230:	64b9      	str	r1, [r7, #72]	; 0x48
   12232:	647a      	str	r2, [r7, #68]	; 0x44
   12234:	2243      	movs	r2, #67	; 0x43
   12236:	18ba      	adds	r2, r7, r2
   12238:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
   1223a:	2300      	movs	r3, #0
   1223c:	2400      	movs	r4, #0
   1223e:	673b      	str	r3, [r7, #112]	; 0x70
   12240:	677c      	str	r4, [r7, #116]	; 0x74
	uint64_t scale = 0;
   12242:	2300      	movs	r3, #0
   12244:	2400      	movs	r4, #0
   12246:	66bb      	str	r3, [r7, #104]	; 0x68
   12248:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint64_t baud_calculated = 0;
   1224a:	2300      	movs	r3, #0
   1224c:	2400      	movs	r4, #0
   1224e:	67bb      	str	r3, [r7, #120]	; 0x78
   12250:	67fc      	str	r4, [r7, #124]	; 0x7c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
   12252:	2300      	movs	r3, #0
   12254:	667b      	str	r3, [r7, #100]	; 0x64
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
   12256:	2358      	movs	r3, #88	; 0x58
   12258:	2240      	movs	r2, #64	; 0x40
   1225a:	4694      	mov	ip, r2
   1225c:	44bc      	add	ip, r7
   1225e:	4463      	add	r3, ip
   12260:	781a      	ldrb	r2, [r3, #0]
   12262:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   12264:	435a      	muls	r2, r3
   12266:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   12268:	429a      	cmp	r2, r3
   1226a:	d901      	bls.n	12270 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
   1226c:	2340      	movs	r3, #64	; 0x40
   1226e:	e0b3      	b.n	123d8 <_sercom_get_async_baud_val+0x1b0>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
   12270:	2343      	movs	r3, #67	; 0x43
   12272:	18fb      	adds	r3, r7, r3
   12274:	781b      	ldrb	r3, [r3, #0]
   12276:	2b00      	cmp	r3, #0
   12278:	d13d      	bne.n	122f6 <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
   1227a:	2358      	movs	r3, #88	; 0x58
   1227c:	2240      	movs	r2, #64	; 0x40
   1227e:	4694      	mov	ip, r2
   12280:	44bc      	add	ip, r7
   12282:	4463      	add	r3, ip
   12284:	781b      	ldrb	r3, [r3, #0]
   12286:	b2db      	uxtb	r3, r3
   12288:	613b      	str	r3, [r7, #16]
   1228a:	2300      	movs	r3, #0
   1228c:	617b      	str	r3, [r7, #20]
   1228e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   12290:	60bb      	str	r3, [r7, #8]
   12292:	2300      	movs	r3, #0
   12294:	60fb      	str	r3, [r7, #12]
   12296:	4c52      	ldr	r4, [pc, #328]	; (123e0 <_sercom_get_async_baud_val+0x1b8>)
   12298:	68ba      	ldr	r2, [r7, #8]
   1229a:	68fb      	ldr	r3, [r7, #12]
   1229c:	6938      	ldr	r0, [r7, #16]
   1229e:	6979      	ldr	r1, [r7, #20]
   122a0:	47a0      	blx	r4
   122a2:	0003      	movs	r3, r0
   122a4:	000c      	movs	r4, r1
   122a6:	001b      	movs	r3, r3
   122a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   122aa:	2300      	movs	r3, #0
   122ac:	65bb      	str	r3, [r7, #88]	; 0x58
		ratio = long_division(temp1, peripheral_clock);
   122ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   122b0:	603b      	str	r3, [r7, #0]
   122b2:	2300      	movs	r3, #0
   122b4:	607b      	str	r3, [r7, #4]
   122b6:	6db8      	ldr	r0, [r7, #88]	; 0x58
   122b8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
   122ba:	683a      	ldr	r2, [r7, #0]
   122bc:	687b      	ldr	r3, [r7, #4]
   122be:	4c49      	ldr	r4, [pc, #292]	; (123e4 <_sercom_get_async_baud_val+0x1bc>)
   122c0:	47a0      	blx	r4
   122c2:	0003      	movs	r3, r0
   122c4:	000c      	movs	r4, r1
   122c6:	673b      	str	r3, [r7, #112]	; 0x70
   122c8:	677c      	str	r4, [r7, #116]	; 0x74
		scale = ((uint64_t)1 << SHIFT) - ratio;
   122ca:	2100      	movs	r1, #0
   122cc:	2201      	movs	r2, #1
   122ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
   122d0:	6f7c      	ldr	r4, [r7, #116]	; 0x74
   122d2:	1ac9      	subs	r1, r1, r3
   122d4:	41a2      	sbcs	r2, r4
   122d6:	000b      	movs	r3, r1
   122d8:	0014      	movs	r4, r2
   122da:	66bb      	str	r3, [r7, #104]	; 0x68
   122dc:	66fc      	str	r4, [r7, #108]	; 0x6c
		baud_calculated = (65536 * scale) >> SHIFT;
   122de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   122e0:	0c1b      	lsrs	r3, r3, #16
   122e2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   122e4:	0416      	lsls	r6, r2, #16
   122e6:	431e      	orrs	r6, r3
   122e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   122ea:	041d      	lsls	r5, r3, #16
   122ec:	0033      	movs	r3, r6
   122ee:	67bb      	str	r3, [r7, #120]	; 0x78
   122f0:	2300      	movs	r3, #0
   122f2:	67fb      	str	r3, [r7, #124]	; 0x7c
   122f4:	e06a      	b.n	123cc <_sercom_get_async_baud_val+0x1a4>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
   122f6:	2343      	movs	r3, #67	; 0x43
   122f8:	18fb      	adds	r3, r7, r3
   122fa:	781b      	ldrb	r3, [r3, #0]
   122fc:	2b01      	cmp	r3, #1
   122fe:	d165      	bne.n	123cc <_sercom_get_async_baud_val+0x1a4>
		temp1 = ((uint64_t)baudrate * sample_num);
   12300:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   12302:	633b      	str	r3, [r7, #48]	; 0x30
   12304:	2300      	movs	r3, #0
   12306:	637b      	str	r3, [r7, #52]	; 0x34
   12308:	2358      	movs	r3, #88	; 0x58
   1230a:	2240      	movs	r2, #64	; 0x40
   1230c:	4694      	mov	ip, r2
   1230e:	44bc      	add	ip, r7
   12310:	4463      	add	r3, ip
   12312:	781b      	ldrb	r3, [r3, #0]
   12314:	b2db      	uxtb	r3, r3
   12316:	62bb      	str	r3, [r7, #40]	; 0x28
   12318:	2300      	movs	r3, #0
   1231a:	62fb      	str	r3, [r7, #44]	; 0x2c
   1231c:	4c30      	ldr	r4, [pc, #192]	; (123e0 <_sercom_get_async_baud_val+0x1b8>)
   1231e:	6aba      	ldr	r2, [r7, #40]	; 0x28
   12320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   12322:	6b38      	ldr	r0, [r7, #48]	; 0x30
   12324:	6b79      	ldr	r1, [r7, #52]	; 0x34
   12326:	47a0      	blx	r4
   12328:	0003      	movs	r3, r0
   1232a:	000c      	movs	r4, r1
   1232c:	65bb      	str	r3, [r7, #88]	; 0x58
   1232e:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_int = long_division( peripheral_clock, temp1);
   12330:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   12332:	623b      	str	r3, [r7, #32]
   12334:	2300      	movs	r3, #0
   12336:	627b      	str	r3, [r7, #36]	; 0x24
   12338:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   1233a:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
   1233c:	001a      	movs	r2, r3
   1233e:	0023      	movs	r3, r4
   12340:	6a38      	ldr	r0, [r7, #32]
   12342:	6a79      	ldr	r1, [r7, #36]	; 0x24
   12344:	4c27      	ldr	r4, [pc, #156]	; (123e4 <_sercom_get_async_baud_val+0x1bc>)
   12346:	47a0      	blx	r4
   12348:	0003      	movs	r3, r0
   1234a:	000c      	movs	r4, r1
   1234c:	667b      	str	r3, [r7, #100]	; 0x64
		if(baud_int > BAUD_INT_MAX) {
   1234e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
   12350:	2380      	movs	r3, #128	; 0x80
   12352:	019b      	lsls	r3, r3, #6
   12354:	429a      	cmp	r2, r3
   12356:	d901      	bls.n	1235c <_sercom_get_async_baud_val+0x134>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
   12358:	2340      	movs	r3, #64	; 0x40
   1235a:	e03d      	b.n	123d8 <_sercom_get_async_baud_val+0x1b0>
		}
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
   1235c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   1235e:	61bb      	str	r3, [r7, #24]
   12360:	2300      	movs	r3, #0
   12362:	61fb      	str	r3, [r7, #28]
   12364:	69b9      	ldr	r1, [r7, #24]
   12366:	69fa      	ldr	r2, [r7, #28]
   12368:	000b      	movs	r3, r1
   1236a:	0f5b      	lsrs	r3, r3, #29
   1236c:	0010      	movs	r0, r2
   1236e:	00c0      	lsls	r0, r0, #3
   12370:	63f8      	str	r0, [r7, #60]	; 0x3c
   12372:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
   12374:	4318      	orrs	r0, r3
   12376:	63f8      	str	r0, [r7, #60]	; 0x3c
   12378:	000b      	movs	r3, r1
   1237a:	00db      	lsls	r3, r3, #3
   1237c:	63bb      	str	r3, [r7, #56]	; 0x38
   1237e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   12380:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
   12382:	001a      	movs	r2, r3
   12384:	0023      	movs	r3, r4
   12386:	6bb8      	ldr	r0, [r7, #56]	; 0x38
   12388:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
   1238a:	4c16      	ldr	r4, [pc, #88]	; (123e4 <_sercom_get_async_baud_val+0x1bc>)
   1238c:	47a0      	blx	r4
   1238e:	0003      	movs	r3, r0
   12390:	000c      	movs	r4, r1
   12392:	65bb      	str	r3, [r7, #88]	; 0x58
   12394:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_fp = temp1 - 8 * baud_int;
   12396:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   12398:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
   1239a:	b2d9      	uxtb	r1, r3
   1239c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   1239e:	b2db      	uxtb	r3, r3
   123a0:	00db      	lsls	r3, r3, #3
   123a2:	b2da      	uxtb	r2, r3
   123a4:	2317      	movs	r3, #23
   123a6:	2040      	movs	r0, #64	; 0x40
   123a8:	4684      	mov	ip, r0
   123aa:	44bc      	add	ip, r7
   123ac:	4463      	add	r3, ip
   123ae:	1a8a      	subs	r2, r1, r2
   123b0:	701a      	strb	r2, [r3, #0]
		baud_calculated = baud_int | (baud_fp << 13);
   123b2:	2317      	movs	r3, #23
   123b4:	2240      	movs	r2, #64	; 0x40
   123b6:	4694      	mov	ip, r2
   123b8:	44bc      	add	ip, r7
   123ba:	4463      	add	r3, ip
   123bc:	781b      	ldrb	r3, [r3, #0]
   123be:	035b      	lsls	r3, r3, #13
   123c0:	001a      	movs	r2, r3
   123c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   123c4:	4313      	orrs	r3, r2
   123c6:	67bb      	str	r3, [r7, #120]	; 0x78
   123c8:	2300      	movs	r3, #0
   123ca:	67fb      	str	r3, [r7, #124]	; 0x7c
	}

	*baudval = baud_calculated;
   123cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
   123ce:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
   123d0:	b29a      	uxth	r2, r3
   123d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   123d4:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
   123d6:	2300      	movs	r3, #0
}
   123d8:	0018      	movs	r0, r3
   123da:	46bd      	mov	sp, r7
   123dc:	b021      	add	sp, #132	; 0x84
   123de:	bdf0      	pop	{r4, r5, r6, r7, pc}
   123e0:	00016921 	.word	0x00016921
   123e4:	000120cd 	.word	0x000120cd

000123e8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
   123e8:	b580      	push	{r7, lr}
   123ea:	b084      	sub	sp, #16
   123ec:	af00      	add	r7, sp, #0
   123ee:	0002      	movs	r2, r0
   123f0:	1dfb      	adds	r3, r7, #7
   123f2:	701a      	strb	r2, [r3, #0]
   123f4:	1dbb      	adds	r3, r7, #6
   123f6:	1c0a      	adds	r2, r1, #0
   123f8:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
   123fa:	4b1a      	ldr	r3, [pc, #104]	; (12464 <sercom_set_gclk_generator+0x7c>)
   123fc:	781b      	ldrb	r3, [r3, #0]
   123fe:	2201      	movs	r2, #1
   12400:	4053      	eors	r3, r2
   12402:	b2db      	uxtb	r3, r3
   12404:	2b00      	cmp	r3, #0
   12406:	d103      	bne.n	12410 <sercom_set_gclk_generator+0x28>
   12408:	1dbb      	adds	r3, r7, #6
   1240a:	781b      	ldrb	r3, [r3, #0]
   1240c:	2b00      	cmp	r3, #0
   1240e:	d01b      	beq.n	12448 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
   12410:	230c      	movs	r3, #12
   12412:	18fb      	adds	r3, r7, r3
   12414:	0018      	movs	r0, r3
   12416:	4b14      	ldr	r3, [pc, #80]	; (12468 <sercom_set_gclk_generator+0x80>)
   12418:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
   1241a:	230c      	movs	r3, #12
   1241c:	18fb      	adds	r3, r7, r3
   1241e:	1dfa      	adds	r2, r7, #7
   12420:	7812      	ldrb	r2, [r2, #0]
   12422:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
   12424:	230c      	movs	r3, #12
   12426:	18fb      	adds	r3, r7, r3
   12428:	0019      	movs	r1, r3
   1242a:	2013      	movs	r0, #19
   1242c:	4b0f      	ldr	r3, [pc, #60]	; (1246c <sercom_set_gclk_generator+0x84>)
   1242e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
   12430:	2013      	movs	r0, #19
   12432:	4b0f      	ldr	r3, [pc, #60]	; (12470 <sercom_set_gclk_generator+0x88>)
   12434:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
   12436:	4b0b      	ldr	r3, [pc, #44]	; (12464 <sercom_set_gclk_generator+0x7c>)
   12438:	1dfa      	adds	r2, r7, #7
   1243a:	7812      	ldrb	r2, [r2, #0]
   1243c:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
   1243e:	4b09      	ldr	r3, [pc, #36]	; (12464 <sercom_set_gclk_generator+0x7c>)
   12440:	2201      	movs	r2, #1
   12442:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
   12444:	2300      	movs	r3, #0
   12446:	e008      	b.n	1245a <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
   12448:	4b06      	ldr	r3, [pc, #24]	; (12464 <sercom_set_gclk_generator+0x7c>)
   1244a:	785b      	ldrb	r3, [r3, #1]
   1244c:	1dfa      	adds	r2, r7, #7
   1244e:	7812      	ldrb	r2, [r2, #0]
   12450:	429a      	cmp	r2, r3
   12452:	d101      	bne.n	12458 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
   12454:	2300      	movs	r3, #0
   12456:	e000      	b.n	1245a <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
   12458:	231d      	movs	r3, #29
}
   1245a:	0018      	movs	r0, r3
   1245c:	46bd      	mov	sp, r7
   1245e:	b004      	add	sp, #16
   12460:	bd80      	pop	{r7, pc}
   12462:	46c0      	nop			; (mov r8, r8)
   12464:	200000e8 	.word	0x200000e8
   12468:	000120b5 	.word	0x000120b5
   1246c:	00015065 	.word	0x00015065
   12470:	000150a9 	.word	0x000150a9

00012474 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
   12474:	b580      	push	{r7, lr}
   12476:	b082      	sub	sp, #8
   12478:	af00      	add	r7, sp, #0
   1247a:	6078      	str	r0, [r7, #4]
   1247c:	000a      	movs	r2, r1
   1247e:	1cfb      	adds	r3, r7, #3
   12480:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
   12482:	687b      	ldr	r3, [r7, #4]
   12484:	4a4d      	ldr	r2, [pc, #308]	; (125bc <_sercom_get_default_pad+0x148>)
   12486:	4293      	cmp	r3, r2
   12488:	d03f      	beq.n	1250a <_sercom_get_default_pad+0x96>
   1248a:	4a4c      	ldr	r2, [pc, #304]	; (125bc <_sercom_get_default_pad+0x148>)
   1248c:	4293      	cmp	r3, r2
   1248e:	d806      	bhi.n	1249e <_sercom_get_default_pad+0x2a>
   12490:	4a4b      	ldr	r2, [pc, #300]	; (125c0 <_sercom_get_default_pad+0x14c>)
   12492:	4293      	cmp	r3, r2
   12494:	d00f      	beq.n	124b6 <_sercom_get_default_pad+0x42>
   12496:	4a4b      	ldr	r2, [pc, #300]	; (125c4 <_sercom_get_default_pad+0x150>)
   12498:	4293      	cmp	r3, r2
   1249a:	d021      	beq.n	124e0 <_sercom_get_default_pad+0x6c>
   1249c:	e089      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   1249e:	4a4a      	ldr	r2, [pc, #296]	; (125c8 <_sercom_get_default_pad+0x154>)
   124a0:	4293      	cmp	r3, r2
   124a2:	d100      	bne.n	124a6 <_sercom_get_default_pad+0x32>
   124a4:	e05b      	b.n	1255e <_sercom_get_default_pad+0xea>
   124a6:	4a49      	ldr	r2, [pc, #292]	; (125cc <_sercom_get_default_pad+0x158>)
   124a8:	4293      	cmp	r3, r2
   124aa:	d100      	bne.n	124ae <_sercom_get_default_pad+0x3a>
   124ac:	e06c      	b.n	12588 <_sercom_get_default_pad+0x114>
   124ae:	4a48      	ldr	r2, [pc, #288]	; (125d0 <_sercom_get_default_pad+0x15c>)
   124b0:	4293      	cmp	r3, r2
   124b2:	d03f      	beq.n	12534 <_sercom_get_default_pad+0xc0>
   124b4:	e07d      	b.n	125b2 <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
   124b6:	1cfb      	adds	r3, r7, #3
   124b8:	781b      	ldrb	r3, [r3, #0]
   124ba:	2b01      	cmp	r3, #1
   124bc:	d00a      	beq.n	124d4 <_sercom_get_default_pad+0x60>
   124be:	dc02      	bgt.n	124c6 <_sercom_get_default_pad+0x52>
   124c0:	2b00      	cmp	r3, #0
   124c2:	d005      	beq.n	124d0 <_sercom_get_default_pad+0x5c>
   124c4:	e075      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   124c6:	2b02      	cmp	r3, #2
   124c8:	d006      	beq.n	124d8 <_sercom_get_default_pad+0x64>
   124ca:	2b03      	cmp	r3, #3
   124cc:	d006      	beq.n	124dc <_sercom_get_default_pad+0x68>
   124ce:	e070      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   124d0:	4b40      	ldr	r3, [pc, #256]	; (125d4 <_sercom_get_default_pad+0x160>)
   124d2:	e06f      	b.n	125b4 <_sercom_get_default_pad+0x140>
   124d4:	4b40      	ldr	r3, [pc, #256]	; (125d8 <_sercom_get_default_pad+0x164>)
   124d6:	e06d      	b.n	125b4 <_sercom_get_default_pad+0x140>
   124d8:	4b40      	ldr	r3, [pc, #256]	; (125dc <_sercom_get_default_pad+0x168>)
   124da:	e06b      	b.n	125b4 <_sercom_get_default_pad+0x140>
   124dc:	4b40      	ldr	r3, [pc, #256]	; (125e0 <_sercom_get_default_pad+0x16c>)
   124de:	e069      	b.n	125b4 <_sercom_get_default_pad+0x140>
   124e0:	1cfb      	adds	r3, r7, #3
   124e2:	781b      	ldrb	r3, [r3, #0]
   124e4:	2b01      	cmp	r3, #1
   124e6:	d00a      	beq.n	124fe <_sercom_get_default_pad+0x8a>
   124e8:	dc02      	bgt.n	124f0 <_sercom_get_default_pad+0x7c>
   124ea:	2b00      	cmp	r3, #0
   124ec:	d005      	beq.n	124fa <_sercom_get_default_pad+0x86>
   124ee:	e060      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   124f0:	2b02      	cmp	r3, #2
   124f2:	d006      	beq.n	12502 <_sercom_get_default_pad+0x8e>
   124f4:	2b03      	cmp	r3, #3
   124f6:	d006      	beq.n	12506 <_sercom_get_default_pad+0x92>
   124f8:	e05b      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   124fa:	2303      	movs	r3, #3
   124fc:	e05a      	b.n	125b4 <_sercom_get_default_pad+0x140>
   124fe:	4b39      	ldr	r3, [pc, #228]	; (125e4 <_sercom_get_default_pad+0x170>)
   12500:	e058      	b.n	125b4 <_sercom_get_default_pad+0x140>
   12502:	4b39      	ldr	r3, [pc, #228]	; (125e8 <_sercom_get_default_pad+0x174>)
   12504:	e056      	b.n	125b4 <_sercom_get_default_pad+0x140>
   12506:	4b39      	ldr	r3, [pc, #228]	; (125ec <_sercom_get_default_pad+0x178>)
   12508:	e054      	b.n	125b4 <_sercom_get_default_pad+0x140>
   1250a:	1cfb      	adds	r3, r7, #3
   1250c:	781b      	ldrb	r3, [r3, #0]
   1250e:	2b01      	cmp	r3, #1
   12510:	d00a      	beq.n	12528 <_sercom_get_default_pad+0xb4>
   12512:	dc02      	bgt.n	1251a <_sercom_get_default_pad+0xa6>
   12514:	2b00      	cmp	r3, #0
   12516:	d005      	beq.n	12524 <_sercom_get_default_pad+0xb0>
   12518:	e04b      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   1251a:	2b02      	cmp	r3, #2
   1251c:	d006      	beq.n	1252c <_sercom_get_default_pad+0xb8>
   1251e:	2b03      	cmp	r3, #3
   12520:	d006      	beq.n	12530 <_sercom_get_default_pad+0xbc>
   12522:	e046      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   12524:	4b32      	ldr	r3, [pc, #200]	; (125f0 <_sercom_get_default_pad+0x17c>)
   12526:	e045      	b.n	125b4 <_sercom_get_default_pad+0x140>
   12528:	4b32      	ldr	r3, [pc, #200]	; (125f4 <_sercom_get_default_pad+0x180>)
   1252a:	e043      	b.n	125b4 <_sercom_get_default_pad+0x140>
   1252c:	4b32      	ldr	r3, [pc, #200]	; (125f8 <_sercom_get_default_pad+0x184>)
   1252e:	e041      	b.n	125b4 <_sercom_get_default_pad+0x140>
   12530:	4b32      	ldr	r3, [pc, #200]	; (125fc <_sercom_get_default_pad+0x188>)
   12532:	e03f      	b.n	125b4 <_sercom_get_default_pad+0x140>
   12534:	1cfb      	adds	r3, r7, #3
   12536:	781b      	ldrb	r3, [r3, #0]
   12538:	2b01      	cmp	r3, #1
   1253a:	d00a      	beq.n	12552 <_sercom_get_default_pad+0xde>
   1253c:	dc02      	bgt.n	12544 <_sercom_get_default_pad+0xd0>
   1253e:	2b00      	cmp	r3, #0
   12540:	d005      	beq.n	1254e <_sercom_get_default_pad+0xda>
   12542:	e036      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   12544:	2b02      	cmp	r3, #2
   12546:	d006      	beq.n	12556 <_sercom_get_default_pad+0xe2>
   12548:	2b03      	cmp	r3, #3
   1254a:	d006      	beq.n	1255a <_sercom_get_default_pad+0xe6>
   1254c:	e031      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   1254e:	4b2c      	ldr	r3, [pc, #176]	; (12600 <_sercom_get_default_pad+0x18c>)
   12550:	e030      	b.n	125b4 <_sercom_get_default_pad+0x140>
   12552:	4b2c      	ldr	r3, [pc, #176]	; (12604 <_sercom_get_default_pad+0x190>)
   12554:	e02e      	b.n	125b4 <_sercom_get_default_pad+0x140>
   12556:	4b2c      	ldr	r3, [pc, #176]	; (12608 <_sercom_get_default_pad+0x194>)
   12558:	e02c      	b.n	125b4 <_sercom_get_default_pad+0x140>
   1255a:	4b2c      	ldr	r3, [pc, #176]	; (1260c <_sercom_get_default_pad+0x198>)
   1255c:	e02a      	b.n	125b4 <_sercom_get_default_pad+0x140>
   1255e:	1cfb      	adds	r3, r7, #3
   12560:	781b      	ldrb	r3, [r3, #0]
   12562:	2b01      	cmp	r3, #1
   12564:	d00a      	beq.n	1257c <_sercom_get_default_pad+0x108>
   12566:	dc02      	bgt.n	1256e <_sercom_get_default_pad+0xfa>
   12568:	2b00      	cmp	r3, #0
   1256a:	d005      	beq.n	12578 <_sercom_get_default_pad+0x104>
   1256c:	e021      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   1256e:	2b02      	cmp	r3, #2
   12570:	d006      	beq.n	12580 <_sercom_get_default_pad+0x10c>
   12572:	2b03      	cmp	r3, #3
   12574:	d006      	beq.n	12584 <_sercom_get_default_pad+0x110>
   12576:	e01c      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   12578:	4b25      	ldr	r3, [pc, #148]	; (12610 <_sercom_get_default_pad+0x19c>)
   1257a:	e01b      	b.n	125b4 <_sercom_get_default_pad+0x140>
   1257c:	4b25      	ldr	r3, [pc, #148]	; (12614 <_sercom_get_default_pad+0x1a0>)
   1257e:	e019      	b.n	125b4 <_sercom_get_default_pad+0x140>
   12580:	4b25      	ldr	r3, [pc, #148]	; (12618 <_sercom_get_default_pad+0x1a4>)
   12582:	e017      	b.n	125b4 <_sercom_get_default_pad+0x140>
   12584:	4b25      	ldr	r3, [pc, #148]	; (1261c <_sercom_get_default_pad+0x1a8>)
   12586:	e015      	b.n	125b4 <_sercom_get_default_pad+0x140>
   12588:	1cfb      	adds	r3, r7, #3
   1258a:	781b      	ldrb	r3, [r3, #0]
   1258c:	2b01      	cmp	r3, #1
   1258e:	d00a      	beq.n	125a6 <_sercom_get_default_pad+0x132>
   12590:	dc02      	bgt.n	12598 <_sercom_get_default_pad+0x124>
   12592:	2b00      	cmp	r3, #0
   12594:	d005      	beq.n	125a2 <_sercom_get_default_pad+0x12e>
   12596:	e00c      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   12598:	2b02      	cmp	r3, #2
   1259a:	d006      	beq.n	125aa <_sercom_get_default_pad+0x136>
   1259c:	2b03      	cmp	r3, #3
   1259e:	d006      	beq.n	125ae <_sercom_get_default_pad+0x13a>
   125a0:	e007      	b.n	125b2 <_sercom_get_default_pad+0x13e>
   125a2:	4b1f      	ldr	r3, [pc, #124]	; (12620 <_sercom_get_default_pad+0x1ac>)
   125a4:	e006      	b.n	125b4 <_sercom_get_default_pad+0x140>
   125a6:	4b1f      	ldr	r3, [pc, #124]	; (12624 <_sercom_get_default_pad+0x1b0>)
   125a8:	e004      	b.n	125b4 <_sercom_get_default_pad+0x140>
   125aa:	4b1f      	ldr	r3, [pc, #124]	; (12628 <_sercom_get_default_pad+0x1b4>)
   125ac:	e002      	b.n	125b4 <_sercom_get_default_pad+0x140>
   125ae:	4b1f      	ldr	r3, [pc, #124]	; (1262c <_sercom_get_default_pad+0x1b8>)
   125b0:	e000      	b.n	125b4 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
   125b2:	2300      	movs	r3, #0
}
   125b4:	0018      	movs	r0, r3
   125b6:	46bd      	mov	sp, r7
   125b8:	b002      	add	sp, #8
   125ba:	bd80      	pop	{r7, pc}
   125bc:	42001000 	.word	0x42001000
   125c0:	42000800 	.word	0x42000800
   125c4:	42000c00 	.word	0x42000c00
   125c8:	42001800 	.word	0x42001800
   125cc:	42001c00 	.word	0x42001c00
   125d0:	42001400 	.word	0x42001400
   125d4:	00040003 	.word	0x00040003
   125d8:	00050003 	.word	0x00050003
   125dc:	00060003 	.word	0x00060003
   125e0:	00070003 	.word	0x00070003
   125e4:	00010003 	.word	0x00010003
   125e8:	001e0003 	.word	0x001e0003
   125ec:	001f0003 	.word	0x001f0003
   125f0:	00080003 	.word	0x00080003
   125f4:	00090003 	.word	0x00090003
   125f8:	000a0003 	.word	0x000a0003
   125fc:	000b0003 	.word	0x000b0003
   12600:	00100003 	.word	0x00100003
   12604:	00110003 	.word	0x00110003
   12608:	00120003 	.word	0x00120003
   1260c:	00130003 	.word	0x00130003
   12610:	000c0003 	.word	0x000c0003
   12614:	000d0003 	.word	0x000d0003
   12618:	000e0003 	.word	0x000e0003
   1261c:	000f0003 	.word	0x000f0003
   12620:	00160003 	.word	0x00160003
   12624:	00170003 	.word	0x00170003
   12628:	00180003 	.word	0x00180003
   1262c:	00190003 	.word	0x00190003

00012630 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
   12630:	b590      	push	{r4, r7, lr}
   12632:	b08b      	sub	sp, #44	; 0x2c
   12634:	af00      	add	r7, sp, #0
   12636:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
   12638:	230c      	movs	r3, #12
   1263a:	18fb      	adds	r3, r7, r3
   1263c:	4a0f      	ldr	r2, [pc, #60]	; (1267c <_sercom_get_sercom_inst_index+0x4c>)
   1263e:	ca13      	ldmia	r2!, {r0, r1, r4}
   12640:	c313      	stmia	r3!, {r0, r1, r4}
   12642:	ca13      	ldmia	r2!, {r0, r1, r4}
   12644:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   12646:	2300      	movs	r3, #0
   12648:	627b      	str	r3, [r7, #36]	; 0x24
   1264a:	e00e      	b.n	1266a <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
   1264c:	230c      	movs	r3, #12
   1264e:	18fb      	adds	r3, r7, r3
   12650:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   12652:	0092      	lsls	r2, r2, #2
   12654:	58d3      	ldr	r3, [r2, r3]
   12656:	1e1a      	subs	r2, r3, #0
   12658:	687b      	ldr	r3, [r7, #4]
   1265a:	429a      	cmp	r2, r3
   1265c:	d102      	bne.n	12664 <_sercom_get_sercom_inst_index+0x34>
			return i;
   1265e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12660:	b2db      	uxtb	r3, r3
   12662:	e006      	b.n	12672 <_sercom_get_sercom_inst_index+0x42>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   12664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12666:	3301      	adds	r3, #1
   12668:	627b      	str	r3, [r7, #36]	; 0x24
   1266a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1266c:	2b05      	cmp	r3, #5
   1266e:	d9ed      	bls.n	1264c <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
   12670:	2300      	movs	r3, #0
}
   12672:	0018      	movs	r0, r3
   12674:	46bd      	mov	sp, r7
   12676:	b00b      	add	sp, #44	; 0x2c
   12678:	bd90      	pop	{r4, r7, pc}
   1267a:	46c0      	nop			; (mov r8, r8)
   1267c:	000194e0 	.word	0x000194e0

00012680 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
   12680:	b580      	push	{r7, lr}
   12682:	b082      	sub	sp, #8
   12684:	af00      	add	r7, sp, #0
   12686:	0002      	movs	r2, r0
   12688:	1dfb      	adds	r3, r7, #7
   1268a:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
   1268c:	46c0      	nop			; (mov r8, r8)
   1268e:	46bd      	mov	sp, r7
   12690:	b002      	add	sp, #8
   12692:	bd80      	pop	{r7, pc}

00012694 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
   12694:	b580      	push	{r7, lr}
   12696:	b084      	sub	sp, #16
   12698:	af00      	add	r7, sp, #0
   1269a:	0002      	movs	r2, r0
   1269c:	6039      	str	r1, [r7, #0]
   1269e:	1dfb      	adds	r3, r7, #7
   126a0:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
   126a2:	4b13      	ldr	r3, [pc, #76]	; (126f0 <_sercom_set_handler+0x5c>)
   126a4:	781b      	ldrb	r3, [r3, #0]
   126a6:	2201      	movs	r2, #1
   126a8:	4053      	eors	r3, r2
   126aa:	b2db      	uxtb	r3, r3
   126ac:	2b00      	cmp	r3, #0
   126ae:	d015      	beq.n	126dc <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   126b0:	2300      	movs	r3, #0
   126b2:	60fb      	str	r3, [r7, #12]
   126b4:	e00c      	b.n	126d0 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
   126b6:	4b0f      	ldr	r3, [pc, #60]	; (126f4 <_sercom_set_handler+0x60>)
   126b8:	68fa      	ldr	r2, [r7, #12]
   126ba:	0092      	lsls	r2, r2, #2
   126bc:	490e      	ldr	r1, [pc, #56]	; (126f8 <_sercom_set_handler+0x64>)
   126be:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
   126c0:	4b0e      	ldr	r3, [pc, #56]	; (126fc <_sercom_set_handler+0x68>)
   126c2:	68fa      	ldr	r2, [r7, #12]
   126c4:	0092      	lsls	r2, r2, #2
   126c6:	2100      	movs	r1, #0
   126c8:	50d1      	str	r1, [r2, r3]
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   126ca:	68fb      	ldr	r3, [r7, #12]
   126cc:	3301      	adds	r3, #1
   126ce:	60fb      	str	r3, [r7, #12]
   126d0:	68fb      	ldr	r3, [r7, #12]
   126d2:	2b05      	cmp	r3, #5
   126d4:	d9ef      	bls.n	126b6 <_sercom_set_handler+0x22>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
   126d6:	4b06      	ldr	r3, [pc, #24]	; (126f0 <_sercom_set_handler+0x5c>)
   126d8:	2201      	movs	r2, #1
   126da:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
   126dc:	1dfb      	adds	r3, r7, #7
   126de:	781a      	ldrb	r2, [r3, #0]
   126e0:	4b04      	ldr	r3, [pc, #16]	; (126f4 <_sercom_set_handler+0x60>)
   126e2:	0092      	lsls	r2, r2, #2
   126e4:	6839      	ldr	r1, [r7, #0]
   126e6:	50d1      	str	r1, [r2, r3]
}
   126e8:	46c0      	nop			; (mov r8, r8)
   126ea:	46bd      	mov	sp, r7
   126ec:	b004      	add	sp, #16
   126ee:	bd80      	pop	{r7, pc}
   126f0:	200000ea 	.word	0x200000ea
   126f4:	200000ec 	.word	0x200000ec
   126f8:	00012681 	.word	0x00012681
   126fc:	200003b4 	.word	0x200003b4

00012700 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
   12700:	b590      	push	{r4, r7, lr}
   12702:	b085      	sub	sp, #20
   12704:	af00      	add	r7, sp, #0
   12706:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
   12708:	2308      	movs	r3, #8
   1270a:	18fa      	adds	r2, r7, r3
   1270c:	4b0c      	ldr	r3, [pc, #48]	; (12740 <_sercom_get_interrupt_vector+0x40>)
   1270e:	0010      	movs	r0, r2
   12710:	0019      	movs	r1, r3
   12712:	2306      	movs	r3, #6
   12714:	001a      	movs	r2, r3
   12716:	4b0b      	ldr	r3, [pc, #44]	; (12744 <_sercom_get_interrupt_vector+0x44>)
   12718:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
   1271a:	230f      	movs	r3, #15
   1271c:	18fc      	adds	r4, r7, r3
   1271e:	687b      	ldr	r3, [r7, #4]
   12720:	0018      	movs	r0, r3
   12722:	4b09      	ldr	r3, [pc, #36]	; (12748 <_sercom_get_interrupt_vector+0x48>)
   12724:	4798      	blx	r3
   12726:	0003      	movs	r3, r0
   12728:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
   1272a:	230f      	movs	r3, #15
   1272c:	18fb      	adds	r3, r7, r3
   1272e:	781b      	ldrb	r3, [r3, #0]
   12730:	2208      	movs	r2, #8
   12732:	18ba      	adds	r2, r7, r2
   12734:	5cd3      	ldrb	r3, [r2, r3]
   12736:	b25b      	sxtb	r3, r3
}
   12738:	0018      	movs	r0, r3
   1273a:	46bd      	mov	sp, r7
   1273c:	b005      	add	sp, #20
   1273e:	bd90      	pop	{r4, r7, pc}
   12740:	000194f8 	.word	0x000194f8
   12744:	000169f9 	.word	0x000169f9
   12748:	00012631 	.word	0x00012631

0001274c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
   1274c:	b580      	push	{r7, lr}
   1274e:	af00      	add	r7, sp, #0
   12750:	4b03      	ldr	r3, [pc, #12]	; (12760 <SERCOM0_Handler+0x14>)
   12752:	681b      	ldr	r3, [r3, #0]
   12754:	2000      	movs	r0, #0
   12756:	4798      	blx	r3
   12758:	46c0      	nop			; (mov r8, r8)
   1275a:	46bd      	mov	sp, r7
   1275c:	bd80      	pop	{r7, pc}
   1275e:	46c0      	nop			; (mov r8, r8)
   12760:	200000ec 	.word	0x200000ec

00012764 <SERCOM1_Handler>:
   12764:	b580      	push	{r7, lr}
   12766:	af00      	add	r7, sp, #0
   12768:	4b03      	ldr	r3, [pc, #12]	; (12778 <SERCOM1_Handler+0x14>)
   1276a:	685b      	ldr	r3, [r3, #4]
   1276c:	2001      	movs	r0, #1
   1276e:	4798      	blx	r3
   12770:	46c0      	nop			; (mov r8, r8)
   12772:	46bd      	mov	sp, r7
   12774:	bd80      	pop	{r7, pc}
   12776:	46c0      	nop			; (mov r8, r8)
   12778:	200000ec 	.word	0x200000ec

0001277c <SERCOM2_Handler>:
   1277c:	b580      	push	{r7, lr}
   1277e:	af00      	add	r7, sp, #0
   12780:	4b03      	ldr	r3, [pc, #12]	; (12790 <SERCOM2_Handler+0x14>)
   12782:	689b      	ldr	r3, [r3, #8]
   12784:	2002      	movs	r0, #2
   12786:	4798      	blx	r3
   12788:	46c0      	nop			; (mov r8, r8)
   1278a:	46bd      	mov	sp, r7
   1278c:	bd80      	pop	{r7, pc}
   1278e:	46c0      	nop			; (mov r8, r8)
   12790:	200000ec 	.word	0x200000ec

00012794 <SERCOM3_Handler>:
   12794:	b580      	push	{r7, lr}
   12796:	af00      	add	r7, sp, #0
   12798:	4b03      	ldr	r3, [pc, #12]	; (127a8 <SERCOM3_Handler+0x14>)
   1279a:	68db      	ldr	r3, [r3, #12]
   1279c:	2003      	movs	r0, #3
   1279e:	4798      	blx	r3
   127a0:	46c0      	nop			; (mov r8, r8)
   127a2:	46bd      	mov	sp, r7
   127a4:	bd80      	pop	{r7, pc}
   127a6:	46c0      	nop			; (mov r8, r8)
   127a8:	200000ec 	.word	0x200000ec

000127ac <SERCOM4_Handler>:
   127ac:	b580      	push	{r7, lr}
   127ae:	af00      	add	r7, sp, #0
   127b0:	4b03      	ldr	r3, [pc, #12]	; (127c0 <SERCOM4_Handler+0x14>)
   127b2:	691b      	ldr	r3, [r3, #16]
   127b4:	2004      	movs	r0, #4
   127b6:	4798      	blx	r3
   127b8:	46c0      	nop			; (mov r8, r8)
   127ba:	46bd      	mov	sp, r7
   127bc:	bd80      	pop	{r7, pc}
   127be:	46c0      	nop			; (mov r8, r8)
   127c0:	200000ec 	.word	0x200000ec

000127c4 <SERCOM5_Handler>:
   127c4:	b580      	push	{r7, lr}
   127c6:	af00      	add	r7, sp, #0
   127c8:	4b03      	ldr	r3, [pc, #12]	; (127d8 <SERCOM5_Handler+0x14>)
   127ca:	695b      	ldr	r3, [r3, #20]
   127cc:	2005      	movs	r0, #5
   127ce:	4798      	blx	r3
   127d0:	46c0      	nop			; (mov r8, r8)
   127d2:	46bd      	mov	sp, r7
   127d4:	bd80      	pop	{r7, pc}
   127d6:	46c0      	nop			; (mov r8, r8)
   127d8:	200000ec 	.word	0x200000ec

000127dc <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
   127dc:	b580      	push	{r7, lr}
   127de:	b082      	sub	sp, #8
   127e0:	af00      	add	r7, sp, #0
   127e2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
   127e4:	687b      	ldr	r3, [r7, #4]
   127e6:	2280      	movs	r2, #128	; 0x80
   127e8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
   127ea:	687b      	ldr	r3, [r7, #4]
   127ec:	2200      	movs	r2, #0
   127ee:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
   127f0:	687b      	ldr	r3, [r7, #4]
   127f2:	2201      	movs	r2, #1
   127f4:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
   127f6:	687b      	ldr	r3, [r7, #4]
   127f8:	2200      	movs	r2, #0
   127fa:	70da      	strb	r2, [r3, #3]
}
   127fc:	46c0      	nop			; (mov r8, r8)
   127fe:	46bd      	mov	sp, r7
   12800:	b002      	add	sp, #8
   12802:	bd80      	pop	{r7, pc}

00012804 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
   12804:	b580      	push	{r7, lr}
   12806:	b084      	sub	sp, #16
   12808:	af00      	add	r7, sp, #0
   1280a:	0002      	movs	r2, r0
   1280c:	1dfb      	adds	r3, r7, #7
   1280e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
   12810:	230f      	movs	r3, #15
   12812:	18fb      	adds	r3, r7, r3
   12814:	1dfa      	adds	r2, r7, #7
   12816:	7812      	ldrb	r2, [r2, #0]
   12818:	09d2      	lsrs	r2, r2, #7
   1281a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
   1281c:	230e      	movs	r3, #14
   1281e:	18fb      	adds	r3, r7, r3
   12820:	1dfa      	adds	r2, r7, #7
   12822:	7812      	ldrb	r2, [r2, #0]
   12824:	0952      	lsrs	r2, r2, #5
   12826:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
   12828:	4b0d      	ldr	r3, [pc, #52]	; (12860 <system_pinmux_get_group_from_gpio_pin+0x5c>)
   1282a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
   1282c:	230f      	movs	r3, #15
   1282e:	18fb      	adds	r3, r7, r3
   12830:	781b      	ldrb	r3, [r3, #0]
   12832:	2b00      	cmp	r3, #0
   12834:	d10f      	bne.n	12856 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
   12836:	230f      	movs	r3, #15
   12838:	18fb      	adds	r3, r7, r3
   1283a:	781b      	ldrb	r3, [r3, #0]
   1283c:	009b      	lsls	r3, r3, #2
   1283e:	2210      	movs	r2, #16
   12840:	4694      	mov	ip, r2
   12842:	44bc      	add	ip, r7
   12844:	4463      	add	r3, ip
   12846:	3b08      	subs	r3, #8
   12848:	681a      	ldr	r2, [r3, #0]
   1284a:	230e      	movs	r3, #14
   1284c:	18fb      	adds	r3, r7, r3
   1284e:	781b      	ldrb	r3, [r3, #0]
   12850:	01db      	lsls	r3, r3, #7
   12852:	18d3      	adds	r3, r2, r3
   12854:	e000      	b.n	12858 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
   12856:	2300      	movs	r3, #0
	}
}
   12858:	0018      	movs	r0, r3
   1285a:	46bd      	mov	sp, r7
   1285c:	b004      	add	sp, #16
   1285e:	bd80      	pop	{r7, pc}
   12860:	41004400 	.word	0x41004400

00012864 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
   12864:	b580      	push	{r7, lr}
   12866:	b082      	sub	sp, #8
   12868:	af00      	add	r7, sp, #0
   1286a:	0002      	movs	r2, r0
   1286c:	1dfb      	adds	r3, r7, #7
   1286e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
   12870:	1dfb      	adds	r3, r7, #7
   12872:	781b      	ldrb	r3, [r3, #0]
   12874:	0018      	movs	r0, r3
   12876:	4b03      	ldr	r3, [pc, #12]	; (12884 <port_get_group_from_gpio_pin+0x20>)
   12878:	4798      	blx	r3
   1287a:	0003      	movs	r3, r0
}
   1287c:	0018      	movs	r0, r3
   1287e:	46bd      	mov	sp, r7
   12880:	b002      	add	sp, #8
   12882:	bd80      	pop	{r7, pc}
   12884:	00012805 	.word	0x00012805

00012888 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
   12888:	b580      	push	{r7, lr}
   1288a:	b084      	sub	sp, #16
   1288c:	af00      	add	r7, sp, #0
   1288e:	0002      	movs	r2, r0
   12890:	1dfb      	adds	r3, r7, #7
   12892:	701a      	strb	r2, [r3, #0]
   12894:	1dbb      	adds	r3, r7, #6
   12896:	1c0a      	adds	r2, r1, #0
   12898:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
   1289a:	1dfb      	adds	r3, r7, #7
   1289c:	781b      	ldrb	r3, [r3, #0]
   1289e:	0018      	movs	r0, r3
   128a0:	4b0d      	ldr	r3, [pc, #52]	; (128d8 <port_pin_set_output_level+0x50>)
   128a2:	4798      	blx	r3
   128a4:	0003      	movs	r3, r0
   128a6:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
   128a8:	1dfb      	adds	r3, r7, #7
   128aa:	781b      	ldrb	r3, [r3, #0]
   128ac:	221f      	movs	r2, #31
   128ae:	4013      	ands	r3, r2
   128b0:	2201      	movs	r2, #1
   128b2:	409a      	lsls	r2, r3
   128b4:	0013      	movs	r3, r2
   128b6:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
   128b8:	1dbb      	adds	r3, r7, #6
   128ba:	781b      	ldrb	r3, [r3, #0]
   128bc:	2b00      	cmp	r3, #0
   128be:	d003      	beq.n	128c8 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
   128c0:	68fb      	ldr	r3, [r7, #12]
   128c2:	68ba      	ldr	r2, [r7, #8]
   128c4:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
   128c6:	e002      	b.n	128ce <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
   128c8:	68fb      	ldr	r3, [r7, #12]
   128ca:	68ba      	ldr	r2, [r7, #8]
   128cc:	615a      	str	r2, [r3, #20]
	}
}
   128ce:	46c0      	nop			; (mov r8, r8)
   128d0:	46bd      	mov	sp, r7
   128d2:	b004      	add	sp, #16
   128d4:	bd80      	pop	{r7, pc}
   128d6:	46c0      	nop			; (mov r8, r8)
   128d8:	00012865 	.word	0x00012865

000128dc <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
   128dc:	b580      	push	{r7, lr}
   128de:	b082      	sub	sp, #8
   128e0:	af00      	add	r7, sp, #0
   128e2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
   128e4:	687b      	ldr	r3, [r7, #4]
   128e6:	2200      	movs	r2, #0
   128e8:	701a      	strb	r2, [r3, #0]
}
   128ea:	46c0      	nop			; (mov r8, r8)
   128ec:	46bd      	mov	sp, r7
   128ee:	b002      	add	sp, #8
   128f0:	bd80      	pop	{r7, pc}
   128f2:	46c0      	nop			; (mov r8, r8)

000128f4 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
   128f4:	b580      	push	{r7, lr}
   128f6:	b082      	sub	sp, #8
   128f8:	af00      	add	r7, sp, #0
   128fa:	0002      	movs	r2, r0
   128fc:	6039      	str	r1, [r7, #0]
   128fe:	1dfb      	adds	r3, r7, #7
   12900:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   12902:	1dfb      	adds	r3, r7, #7
   12904:	781b      	ldrb	r3, [r3, #0]
   12906:	2b01      	cmp	r3, #1
   12908:	d00a      	beq.n	12920 <system_apb_clock_set_mask+0x2c>
   1290a:	2b02      	cmp	r3, #2
   1290c:	d00f      	beq.n	1292e <system_apb_clock_set_mask+0x3a>
   1290e:	2b00      	cmp	r3, #0
   12910:	d114      	bne.n	1293c <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
   12912:	4b0e      	ldr	r3, [pc, #56]	; (1294c <system_apb_clock_set_mask+0x58>)
   12914:	4a0d      	ldr	r2, [pc, #52]	; (1294c <system_apb_clock_set_mask+0x58>)
   12916:	6991      	ldr	r1, [r2, #24]
   12918:	683a      	ldr	r2, [r7, #0]
   1291a:	430a      	orrs	r2, r1
   1291c:	619a      	str	r2, [r3, #24]
			break;
   1291e:	e00f      	b.n	12940 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
   12920:	4b0a      	ldr	r3, [pc, #40]	; (1294c <system_apb_clock_set_mask+0x58>)
   12922:	4a0a      	ldr	r2, [pc, #40]	; (1294c <system_apb_clock_set_mask+0x58>)
   12924:	69d1      	ldr	r1, [r2, #28]
   12926:	683a      	ldr	r2, [r7, #0]
   12928:	430a      	orrs	r2, r1
   1292a:	61da      	str	r2, [r3, #28]
			break;
   1292c:	e008      	b.n	12940 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
   1292e:	4b07      	ldr	r3, [pc, #28]	; (1294c <system_apb_clock_set_mask+0x58>)
   12930:	4a06      	ldr	r2, [pc, #24]	; (1294c <system_apb_clock_set_mask+0x58>)
   12932:	6a11      	ldr	r1, [r2, #32]
   12934:	683a      	ldr	r2, [r7, #0]
   12936:	430a      	orrs	r2, r1
   12938:	621a      	str	r2, [r3, #32]
			break;
   1293a:	e001      	b.n	12940 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
   1293c:	2317      	movs	r3, #23
   1293e:	e000      	b.n	12942 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
   12940:	2300      	movs	r3, #0
}
   12942:	0018      	movs	r0, r3
   12944:	46bd      	mov	sp, r7
   12946:	b002      	add	sp, #8
   12948:	bd80      	pop	{r7, pc}
   1294a:	46c0      	nop			; (mov r8, r8)
   1294c:	40000400 	.word	0x40000400

00012950 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
   12950:	b580      	push	{r7, lr}
   12952:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
   12954:	4b05      	ldr	r3, [pc, #20]	; (1296c <system_is_debugger_present+0x1c>)
   12956:	789b      	ldrb	r3, [r3, #2]
   12958:	b2db      	uxtb	r3, r3
   1295a:	001a      	movs	r2, r3
   1295c:	2302      	movs	r3, #2
   1295e:	4013      	ands	r3, r2
   12960:	1e5a      	subs	r2, r3, #1
   12962:	4193      	sbcs	r3, r2
   12964:	b2db      	uxtb	r3, r3
}
   12966:	0018      	movs	r0, r3
   12968:	46bd      	mov	sp, r7
   1296a:	bd80      	pop	{r7, pc}
   1296c:	41002000 	.word	0x41002000

00012970 <spi_is_write_complete>:
 *                has been drawn high for SPI slave
 * \retval false  If the SPI master module has not shifted out data
 */
static inline bool spi_is_write_complete(
		struct spi_module *const module)
{
   12970:	b580      	push	{r7, lr}
   12972:	b084      	sub	sp, #16
   12974:	af00      	add	r7, sp, #0
   12976:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   12978:	687b      	ldr	r3, [r7, #4]
   1297a:	681b      	ldr	r3, [r3, #0]
   1297c:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
   1297e:	68fb      	ldr	r3, [r7, #12]
   12980:	7e1b      	ldrb	r3, [r3, #24]
   12982:	b2db      	uxtb	r3, r3
   12984:	001a      	movs	r2, r3
   12986:	2302      	movs	r3, #2
   12988:	4013      	ands	r3, r2
   1298a:	1e5a      	subs	r2, r3, #1
   1298c:	4193      	sbcs	r3, r2
   1298e:	b2db      	uxtb	r3, r3
}
   12990:	0018      	movs	r0, r3
   12992:	46bd      	mov	sp, r7
   12994:	b004      	add	sp, #16
   12996:	bd80      	pop	{r7, pc}

00012998 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
   12998:	b580      	push	{r7, lr}
   1299a:	b084      	sub	sp, #16
   1299c:	af00      	add	r7, sp, #0
   1299e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   129a0:	687b      	ldr	r3, [r7, #4]
   129a2:	681b      	ldr	r3, [r3, #0]
   129a4:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
   129a6:	68fb      	ldr	r3, [r7, #12]
   129a8:	7e1b      	ldrb	r3, [r3, #24]
   129aa:	b2db      	uxtb	r3, r3
   129ac:	001a      	movs	r2, r3
   129ae:	2301      	movs	r3, #1
   129b0:	4013      	ands	r3, r2
   129b2:	1e5a      	subs	r2, r3, #1
   129b4:	4193      	sbcs	r3, r2
   129b6:	b2db      	uxtb	r3, r3
}
   129b8:	0018      	movs	r0, r3
   129ba:	46bd      	mov	sp, r7
   129bc:	b004      	add	sp, #16
   129be:	bd80      	pop	{r7, pc}

000129c0 <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
   129c0:	b580      	push	{r7, lr}
   129c2:	b084      	sub	sp, #16
   129c4:	af00      	add	r7, sp, #0
   129c6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   129c8:	687b      	ldr	r3, [r7, #4]
   129ca:	681b      	ldr	r3, [r3, #0]
   129cc:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
   129ce:	68fb      	ldr	r3, [r7, #12]
   129d0:	7e1b      	ldrb	r3, [r3, #24]
   129d2:	b2db      	uxtb	r3, r3
   129d4:	001a      	movs	r2, r3
   129d6:	2304      	movs	r3, #4
   129d8:	4013      	ands	r3, r2
   129da:	1e5a      	subs	r2, r3, #1
   129dc:	4193      	sbcs	r3, r2
   129de:	b2db      	uxtb	r3, r3
}
   129e0:	0018      	movs	r0, r3
   129e2:	46bd      	mov	sp, r7
   129e4:	b004      	add	sp, #16
   129e6:	bd80      	pop	{r7, pc}

000129e8 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
   129e8:	b580      	push	{r7, lr}
   129ea:	b084      	sub	sp, #16
   129ec:	af00      	add	r7, sp, #0
   129ee:	6078      	str	r0, [r7, #4]
   129f0:	000a      	movs	r2, r1
   129f2:	1cbb      	adds	r3, r7, #2
   129f4:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   129f6:	687b      	ldr	r3, [r7, #4]
   129f8:	681b      	ldr	r3, [r3, #0]
   129fa:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
   129fc:	687b      	ldr	r3, [r7, #4]
   129fe:	0018      	movs	r0, r3
   12a00:	4b0a      	ldr	r3, [pc, #40]	; (12a2c <spi_write+0x44>)
   12a02:	4798      	blx	r3
   12a04:	0003      	movs	r3, r0
   12a06:	001a      	movs	r2, r3
   12a08:	2301      	movs	r3, #1
   12a0a:	4053      	eors	r3, r2
   12a0c:	b2db      	uxtb	r3, r3
   12a0e:	2b00      	cmp	r3, #0
   12a10:	d001      	beq.n	12a16 <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
   12a12:	2305      	movs	r3, #5
   12a14:	e006      	b.n	12a24 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
   12a16:	1cbb      	adds	r3, r7, #2
   12a18:	881b      	ldrh	r3, [r3, #0]
   12a1a:	05db      	lsls	r3, r3, #23
   12a1c:	0dda      	lsrs	r2, r3, #23
   12a1e:	68fb      	ldr	r3, [r7, #12]
   12a20:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
   12a22:	2300      	movs	r3, #0
}
   12a24:	0018      	movs	r0, r3
   12a26:	46bd      	mov	sp, r7
   12a28:	b004      	add	sp, #16
   12a2a:	bd80      	pop	{r7, pc}
   12a2c:	00012999 	.word	0x00012999

00012a30 <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
   12a30:	b580      	push	{r7, lr}
   12a32:	b084      	sub	sp, #16
   12a34:	af00      	add	r7, sp, #0
   12a36:	6078      	str	r0, [r7, #4]
   12a38:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   12a3a:	687b      	ldr	r3, [r7, #4]
   12a3c:	681b      	ldr	r3, [r3, #0]
   12a3e:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
   12a40:	687b      	ldr	r3, [r7, #4]
   12a42:	0018      	movs	r0, r3
   12a44:	4b1b      	ldr	r3, [pc, #108]	; (12ab4 <spi_read+0x84>)
   12a46:	4798      	blx	r3
   12a48:	0003      	movs	r3, r0
   12a4a:	001a      	movs	r2, r3
   12a4c:	2301      	movs	r3, #1
   12a4e:	4053      	eors	r3, r2
   12a50:	b2db      	uxtb	r3, r3
   12a52:	2b00      	cmp	r3, #0
   12a54:	d001      	beq.n	12a5a <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
   12a56:	2310      	movs	r3, #16
   12a58:	e027      	b.n	12aaa <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
   12a5a:	230f      	movs	r3, #15
   12a5c:	18fb      	adds	r3, r7, r3
   12a5e:	2200      	movs	r2, #0
   12a60:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
   12a62:	68bb      	ldr	r3, [r7, #8]
   12a64:	8b5b      	ldrh	r3, [r3, #26]
   12a66:	b29b      	uxth	r3, r3
   12a68:	001a      	movs	r2, r3
   12a6a:	2304      	movs	r3, #4
   12a6c:	4013      	ands	r3, r2
   12a6e:	d006      	beq.n	12a7e <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
   12a70:	230f      	movs	r3, #15
   12a72:	18fb      	adds	r3, r7, r3
   12a74:	221e      	movs	r2, #30
   12a76:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
   12a78:	68bb      	ldr	r3, [r7, #8]
   12a7a:	2204      	movs	r2, #4
   12a7c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   12a7e:	687b      	ldr	r3, [r7, #4]
   12a80:	799b      	ldrb	r3, [r3, #6]
   12a82:	2b01      	cmp	r3, #1
   12a84:	d108      	bne.n	12a98 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
   12a86:	68bb      	ldr	r3, [r7, #8]
   12a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12a8a:	b29b      	uxth	r3, r3
   12a8c:	05db      	lsls	r3, r3, #23
   12a8e:	0ddb      	lsrs	r3, r3, #23
   12a90:	b29a      	uxth	r2, r3
   12a92:	683b      	ldr	r3, [r7, #0]
   12a94:	801a      	strh	r2, [r3, #0]
   12a96:	e005      	b.n	12aa4 <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
   12a98:	68bb      	ldr	r3, [r7, #8]
   12a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12a9c:	b2db      	uxtb	r3, r3
   12a9e:	b29a      	uxth	r2, r3
   12aa0:	683b      	ldr	r3, [r7, #0]
   12aa2:	801a      	strh	r2, [r3, #0]
	}

	return retval;
   12aa4:	230f      	movs	r3, #15
   12aa6:	18fb      	adds	r3, r7, r3
   12aa8:	781b      	ldrb	r3, [r3, #0]
}
   12aaa:	0018      	movs	r0, r3
   12aac:	46bd      	mov	sp, r7
   12aae:	b004      	add	sp, #16
   12ab0:	bd80      	pop	{r7, pc}
   12ab2:	46c0      	nop			; (mov r8, r8)
   12ab4:	000129c1 	.word	0x000129c1

00012ab8 <_spi_clear_tx_complete_flag>:
 *
 * \param[in]  module  Pointer to the software instance struct
 */
static void _spi_clear_tx_complete_flag(
		struct spi_module *const module)
{
   12ab8:	b580      	push	{r7, lr}
   12aba:	b084      	sub	sp, #16
   12abc:	af00      	add	r7, sp, #0
   12abe:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   12ac0:	687b      	ldr	r3, [r7, #4]
   12ac2:	681b      	ldr	r3, [r3, #0]
   12ac4:	60fb      	str	r3, [r7, #12]

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
   12ac6:	68fb      	ldr	r3, [r7, #12]
   12ac8:	2202      	movs	r2, #2
   12aca:	761a      	strb	r2, [r3, #24]
}
   12acc:	46c0      	nop			; (mov r8, r8)
   12ace:	46bd      	mov	sp, r7
   12ad0:	b004      	add	sp, #16
   12ad2:	bd80      	pop	{r7, pc}

00012ad4 <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
   12ad4:	b590      	push	{r4, r7, lr}
   12ad6:	b093      	sub	sp, #76	; 0x4c
   12ad8:	af00      	add	r7, sp, #0
   12ada:	6078      	str	r0, [r7, #4]
   12adc:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   12ade:	687b      	ldr	r3, [r7, #4]
   12ae0:	681b      	ldr	r3, [r3, #0]
   12ae2:	637b      	str	r3, [r7, #52]	; 0x34
	Sercom *const hw = module->hw;
   12ae4:	687b      	ldr	r3, [r7, #4]
   12ae6:	681b      	ldr	r3, [r3, #0]
   12ae8:	633b      	str	r3, [r7, #48]	; 0x30

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
   12aea:	231c      	movs	r3, #28
   12aec:	18fb      	adds	r3, r7, r3
   12aee:	0018      	movs	r0, r3
   12af0:	4b85      	ldr	r3, [pc, #532]	; (12d08 <_spi_set_config+0x234>)
   12af2:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
   12af4:	231c      	movs	r3, #28
   12af6:	18fb      	adds	r3, r7, r3
   12af8:	2200      	movs	r2, #0
   12afa:	705a      	strb	r2, [r3, #1]
	if(config->mode == SPI_MODE_SLAVE) {
   12afc:	683b      	ldr	r3, [r7, #0]
   12afe:	781b      	ldrb	r3, [r3, #0]
   12b00:	2b00      	cmp	r3, #0
   12b02:	d103      	bne.n	12b0c <_spi_set_config+0x38>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
   12b04:	231c      	movs	r3, #28
   12b06:	18fb      	adds	r3, r7, r3
   12b08:	2200      	movs	r2, #0
   12b0a:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
   12b0c:	683b      	ldr	r3, [r7, #0]
   12b0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
   12b10:	230c      	movs	r3, #12
   12b12:	18fb      	adds	r3, r7, r3
   12b14:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
   12b16:	683b      	ldr	r3, [r7, #0]
   12b18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
   12b1a:	230c      	movs	r3, #12
   12b1c:	18fb      	adds	r3, r7, r3
   12b1e:	605a      	str	r2, [r3, #4]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
   12b20:	683b      	ldr	r3, [r7, #0]
   12b22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
   12b24:	230c      	movs	r3, #12
   12b26:	18fb      	adds	r3, r7, r3
   12b28:	609a      	str	r2, [r3, #8]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
   12b2a:	683b      	ldr	r3, [r7, #0]
   12b2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
   12b2e:	230c      	movs	r3, #12
   12b30:	18fb      	adds	r3, r7, r3
   12b32:	60da      	str	r2, [r3, #12]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
   12b34:	2347      	movs	r3, #71	; 0x47
   12b36:	18fb      	adds	r3, r7, r3
   12b38:	2200      	movs	r2, #0
   12b3a:	701a      	strb	r2, [r3, #0]
   12b3c:	e02c      	b.n	12b98 <_spi_set_config+0xc4>
		uint32_t current_pinmux = pad_pinmuxes[pad];
   12b3e:	2347      	movs	r3, #71	; 0x47
   12b40:	18fb      	adds	r3, r7, r3
   12b42:	781a      	ldrb	r2, [r3, #0]
   12b44:	230c      	movs	r3, #12
   12b46:	18fb      	adds	r3, r7, r3
   12b48:	0092      	lsls	r2, r2, #2
   12b4a:	58d3      	ldr	r3, [r2, r3]
   12b4c:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
   12b4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12b50:	2b00      	cmp	r3, #0
   12b52:	d109      	bne.n	12b68 <_spi_set_config+0x94>
			current_pinmux = _sercom_get_default_pad(hw, pad);
   12b54:	2347      	movs	r3, #71	; 0x47
   12b56:	18fb      	adds	r3, r7, r3
   12b58:	781a      	ldrb	r2, [r3, #0]
   12b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   12b5c:	0011      	movs	r1, r2
   12b5e:	0018      	movs	r0, r3
   12b60:	4b6a      	ldr	r3, [pc, #424]	; (12d0c <_spi_set_config+0x238>)
   12b62:	4798      	blx	r3
   12b64:	0003      	movs	r3, r0
   12b66:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
   12b68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12b6a:	3301      	adds	r3, #1
   12b6c:	d00d      	beq.n	12b8a <_spi_set_config+0xb6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
   12b6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12b70:	b2da      	uxtb	r2, r3
   12b72:	231c      	movs	r3, #28
   12b74:	18fb      	adds	r3, r7, r3
   12b76:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
   12b78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12b7a:	0c1b      	lsrs	r3, r3, #16
   12b7c:	b2db      	uxtb	r3, r3
   12b7e:	221c      	movs	r2, #28
   12b80:	18ba      	adds	r2, r7, r2
   12b82:	0011      	movs	r1, r2
   12b84:	0018      	movs	r0, r3
   12b86:	4b62      	ldr	r3, [pc, #392]	; (12d10 <_spi_set_config+0x23c>)
   12b88:	4798      	blx	r3
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
   12b8a:	2347      	movs	r3, #71	; 0x47
   12b8c:	18fb      	adds	r3, r7, r3
   12b8e:	781a      	ldrb	r2, [r3, #0]
   12b90:	2347      	movs	r3, #71	; 0x47
   12b92:	18fb      	adds	r3, r7, r3
   12b94:	3201      	adds	r2, #1
   12b96:	701a      	strb	r2, [r3, #0]
   12b98:	2347      	movs	r3, #71	; 0x47
   12b9a:	18fb      	adds	r3, r7, r3
   12b9c:	781b      	ldrb	r3, [r3, #0]
   12b9e:	2b03      	cmp	r3, #3
   12ba0:	d9cd      	bls.n	12b3e <_spi_set_config+0x6a>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
   12ba2:	683b      	ldr	r3, [r7, #0]
   12ba4:	781a      	ldrb	r2, [r3, #0]
   12ba6:	687b      	ldr	r3, [r7, #4]
   12ba8:	715a      	strb	r2, [r3, #5]
	module->character_size   = config->character_size;
   12baa:	683b      	ldr	r3, [r7, #0]
   12bac:	7c1a      	ldrb	r2, [r3, #16]
   12bae:	687b      	ldr	r3, [r7, #4]
   12bb0:	719a      	strb	r2, [r3, #6]
	module->receiver_enabled = config->receiver_enable;
   12bb2:	683b      	ldr	r3, [r7, #0]
   12bb4:	7c9a      	ldrb	r2, [r3, #18]
   12bb6:	687b      	ldr	r3, [r7, #4]
   12bb8:	71da      	strb	r2, [r3, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
   12bba:	683b      	ldr	r3, [r7, #0]
   12bbc:	7d1a      	ldrb	r2, [r3, #20]
   12bbe:	687b      	ldr	r3, [r7, #4]
   12bc0:	721a      	strb	r2, [r3, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
   12bc2:	230a      	movs	r3, #10
   12bc4:	18fb      	adds	r3, r7, r3
   12bc6:	2200      	movs	r2, #0
   12bc8:	801a      	strh	r2, [r3, #0]
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
   12bca:	2300      	movs	r3, #0
   12bcc:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
   12bce:	2300      	movs	r3, #0
   12bd0:	63bb      	str	r3, [r7, #56]	; 0x38

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
   12bd2:	683b      	ldr	r3, [r7, #0]
   12bd4:	781b      	ldrb	r3, [r3, #0]
   12bd6:	2b01      	cmp	r3, #1
   12bd8:	d129      	bne.n	12c2e <_spi_set_config+0x15a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
   12bda:	687b      	ldr	r3, [r7, #4]
   12bdc:	681b      	ldr	r3, [r3, #0]
   12bde:	0018      	movs	r0, r3
   12be0:	4b4c      	ldr	r3, [pc, #304]	; (12d14 <_spi_set_config+0x240>)
   12be2:	4798      	blx	r3
   12be4:	0003      	movs	r3, r0
   12be6:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
   12be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   12bea:	3314      	adds	r3, #20
   12bec:	62bb      	str	r3, [r7, #40]	; 0x28
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
   12bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
   12bf0:	b2db      	uxtb	r3, r3
   12bf2:	0018      	movs	r0, r3
   12bf4:	4b48      	ldr	r3, [pc, #288]	; (12d18 <_spi_set_config+0x244>)
   12bf6:	4798      	blx	r3
   12bf8:	0003      	movs	r3, r0
   12bfa:	627b      	str	r3, [r7, #36]	; 0x24

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
   12bfc:	683b      	ldr	r3, [r7, #0]
   12bfe:	699b      	ldr	r3, [r3, #24]
   12c00:	2223      	movs	r2, #35	; 0x23
   12c02:	18bc      	adds	r4, r7, r2
   12c04:	220a      	movs	r2, #10
   12c06:	18ba      	adds	r2, r7, r2
   12c08:	6a79      	ldr	r1, [r7, #36]	; 0x24
   12c0a:	0018      	movs	r0, r3
   12c0c:	4b43      	ldr	r3, [pc, #268]	; (12d1c <_spi_set_config+0x248>)
   12c0e:	4798      	blx	r3
   12c10:	0003      	movs	r3, r0
   12c12:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
   12c14:	2323      	movs	r3, #35	; 0x23
   12c16:	18fb      	adds	r3, r7, r3
   12c18:	781b      	ldrb	r3, [r3, #0]
   12c1a:	2b00      	cmp	r3, #0
   12c1c:	d001      	beq.n	12c22 <_spi_set_config+0x14e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
   12c1e:	2317      	movs	r3, #23
   12c20:	e06d      	b.n	12cfe <_spi_set_config+0x22a>
		}

		spi_module->BAUD.reg = (uint8_t)baud;
   12c22:	230a      	movs	r3, #10
   12c24:	18fb      	adds	r3, r7, r3
   12c26:	881b      	ldrh	r3, [r3, #0]
   12c28:	b2da      	uxtb	r2, r3
   12c2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12c2c:	731a      	strb	r2, [r3, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
   12c2e:	683b      	ldr	r3, [r7, #0]
   12c30:	781b      	ldrb	r3, [r3, #0]
   12c32:	2b00      	cmp	r3, #0
   12c34:	d11a      	bne.n	12c6c <_spi_set_config+0x198>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
   12c36:	683b      	ldr	r3, [r7, #0]
   12c38:	699b      	ldr	r3, [r3, #24]
   12c3a:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
   12c3c:	683b      	ldr	r3, [r7, #0]
   12c3e:	8b9b      	ldrh	r3, [r3, #28]
   12c40:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
   12c42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
   12c46:	683a      	ldr	r2, [r7, #0]
   12c48:	7f92      	ldrb	r2, [r2, #30]
   12c4a:	0011      	movs	r1, r2
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
   12c4c:	683a      	ldr	r2, [r7, #0]
   12c4e:	7fd2      	ldrb	r2, [r2, #31]
   12c50:	0412      	lsls	r2, r2, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
   12c52:	430a      	orrs	r2, r1

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
   12c54:	431a      	orrs	r2, r3
   12c56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12c58:	625a      	str	r2, [r3, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
   12c5a:	683b      	ldr	r3, [r7, #0]
   12c5c:	2220      	movs	r2, #32
   12c5e:	5c9b      	ldrb	r3, [r3, r2]
   12c60:	2b00      	cmp	r3, #0
   12c62:	d003      	beq.n	12c6c <_spi_set_config+0x198>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
   12c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12c66:	2240      	movs	r2, #64	; 0x40
   12c68:	4313      	orrs	r3, r2
   12c6a:	63bb      	str	r3, [r7, #56]	; 0x38
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
   12c6c:	683b      	ldr	r3, [r7, #0]
   12c6e:	685b      	ldr	r3, [r3, #4]
   12c70:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
   12c72:	4313      	orrs	r3, r2
   12c74:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
   12c76:	683b      	ldr	r3, [r7, #0]
   12c78:	689b      	ldr	r3, [r3, #8]
   12c7a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
   12c7c:	4313      	orrs	r3, r2
   12c7e:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set MUX setting */
	ctrla |= config->mux_setting;
   12c80:	683b      	ldr	r3, [r7, #0]
   12c82:	68db      	ldr	r3, [r3, #12]
   12c84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
   12c86:	4313      	orrs	r3, r2
   12c88:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set SPI character size */
	ctrlb |= config->character_size;
   12c8a:	683b      	ldr	r3, [r7, #0]
   12c8c:	7c1b      	ldrb	r3, [r3, #16]
   12c8e:	001a      	movs	r2, r3
   12c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12c92:	4313      	orrs	r3, r2
   12c94:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
   12c96:	683b      	ldr	r3, [r7, #0]
   12c98:	7c5b      	ldrb	r3, [r3, #17]
   12c9a:	2b00      	cmp	r3, #0
   12c9c:	d103      	bne.n	12ca6 <_spi_set_config+0x1d2>
   12c9e:	4b20      	ldr	r3, [pc, #128]	; (12d20 <_spi_set_config+0x24c>)
   12ca0:	4798      	blx	r3
   12ca2:	1e03      	subs	r3, r0, #0
   12ca4:	d003      	beq.n	12cae <_spi_set_config+0x1da>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
   12ca6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   12ca8:	2280      	movs	r2, #128	; 0x80
   12caa:	4313      	orrs	r3, r2
   12cac:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	if (config->receiver_enable) {
   12cae:	683b      	ldr	r3, [r7, #0]
   12cb0:	7c9b      	ldrb	r3, [r3, #18]
   12cb2:	2b00      	cmp	r3, #0
   12cb4:	d004      	beq.n	12cc0 <_spi_set_config+0x1ec>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
   12cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12cb8:	2280      	movs	r2, #128	; 0x80
   12cba:	0292      	lsls	r2, r2, #10
   12cbc:	4313      	orrs	r3, r2
   12cbe:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
   12cc0:	683b      	ldr	r3, [r7, #0]
   12cc2:	7cdb      	ldrb	r3, [r3, #19]
   12cc4:	2b00      	cmp	r3, #0
   12cc6:	d004      	beq.n	12cd2 <_spi_set_config+0x1fe>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
   12cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12cca:	2280      	movs	r2, #128	; 0x80
   12ccc:	0092      	lsls	r2, r2, #2
   12cce:	4313      	orrs	r3, r2
   12cd0:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
   12cd2:	683b      	ldr	r3, [r7, #0]
   12cd4:	7d1b      	ldrb	r3, [r3, #20]
   12cd6:	2b00      	cmp	r3, #0
   12cd8:	d004      	beq.n	12ce4 <_spi_set_config+0x210>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
   12cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12cdc:	2280      	movs	r2, #128	; 0x80
   12cde:	0192      	lsls	r2, r2, #6
   12ce0:	4313      	orrs	r3, r2
   12ce2:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
   12ce4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12ce6:	681a      	ldr	r2, [r3, #0]
   12ce8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   12cea:	431a      	orrs	r2, r3
   12cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12cee:	601a      	str	r2, [r3, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
   12cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12cf2:	685a      	ldr	r2, [r3, #4]
   12cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   12cf6:	431a      	orrs	r2, r3
   12cf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12cfa:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
   12cfc:	2300      	movs	r3, #0
}
   12cfe:	0018      	movs	r0, r3
   12d00:	46bd      	mov	sp, r7
   12d02:	b013      	add	sp, #76	; 0x4c
   12d04:	bd90      	pop	{r4, r7, pc}
   12d06:	46c0      	nop			; (mov r8, r8)
   12d08:	000127dd 	.word	0x000127dd
   12d0c:	00012475 	.word	0x00012475
   12d10:	00015351 	.word	0x00015351
   12d14:	00012631 	.word	0x00012631
   12d18:	00015189 	.word	0x00015189
   12d1c:	000121ad 	.word	0x000121ad
   12d20:	00012951 	.word	0x00012951

00012d24 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
   12d24:	b590      	push	{r4, r7, lr}
   12d26:	b08b      	sub	sp, #44	; 0x2c
   12d28:	af00      	add	r7, sp, #0
   12d2a:	60f8      	str	r0, [r7, #12]
   12d2c:	60b9      	str	r1, [r7, #8]
   12d2e:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
   12d30:	68fb      	ldr	r3, [r7, #12]
   12d32:	68ba      	ldr	r2, [r7, #8]
   12d34:	601a      	str	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
   12d36:	68fb      	ldr	r3, [r7, #12]
   12d38:	681b      	ldr	r3, [r3, #0]
   12d3a:	623b      	str	r3, [r7, #32]

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
   12d3c:	6a3b      	ldr	r3, [r7, #32]
   12d3e:	681b      	ldr	r3, [r3, #0]
   12d40:	2202      	movs	r2, #2
   12d42:	4013      	ands	r3, r2
   12d44:	d001      	beq.n	12d4a <spi_init+0x26>
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
   12d46:	231c      	movs	r3, #28
   12d48:	e0a6      	b.n	12e98 <spi_init+0x174>
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
   12d4a:	6a3b      	ldr	r3, [r7, #32]
   12d4c:	681b      	ldr	r3, [r3, #0]
   12d4e:	2201      	movs	r2, #1
   12d50:	4013      	ands	r3, r2
   12d52:	d001      	beq.n	12d58 <spi_init+0x34>
		return STATUS_BUSY;
   12d54:	2305      	movs	r3, #5
   12d56:	e09f      	b.n	12e98 <spi_init+0x174>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
   12d58:	68fb      	ldr	r3, [r7, #12]
   12d5a:	681b      	ldr	r3, [r3, #0]
   12d5c:	0018      	movs	r0, r3
   12d5e:	4b50      	ldr	r3, [pc, #320]	; (12ea0 <spi_init+0x17c>)
   12d60:	4798      	blx	r3
   12d62:	0003      	movs	r3, r0
   12d64:	61fb      	str	r3, [r7, #28]
	}
#elif (SAMC20) || (SAML22)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
   12d66:	69fb      	ldr	r3, [r7, #28]
   12d68:	3302      	adds	r3, #2
   12d6a:	61bb      	str	r3, [r7, #24]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
   12d6c:	69fb      	ldr	r3, [r7, #28]
   12d6e:	3314      	adds	r3, #20
   12d70:	617b      	str	r3, [r7, #20]
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
   12d72:	2201      	movs	r2, #1
   12d74:	69bb      	ldr	r3, [r7, #24]
   12d76:	409a      	lsls	r2, r3
   12d78:	0013      	movs	r3, r2
   12d7a:	0019      	movs	r1, r3
   12d7c:	2002      	movs	r0, #2
   12d7e:	4b49      	ldr	r3, [pc, #292]	; (12ea4 <spi_init+0x180>)
   12d80:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
   12d82:	2310      	movs	r3, #16
   12d84:	18fb      	adds	r3, r7, r3
   12d86:	0018      	movs	r0, r3
   12d88:	4b47      	ldr	r3, [pc, #284]	; (12ea8 <spi_init+0x184>)
   12d8a:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
   12d8c:	687b      	ldr	r3, [r7, #4]
   12d8e:	2224      	movs	r2, #36	; 0x24
   12d90:	5c9a      	ldrb	r2, [r3, r2]
   12d92:	2310      	movs	r3, #16
   12d94:	18fb      	adds	r3, r7, r3
   12d96:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
   12d98:	697b      	ldr	r3, [r7, #20]
   12d9a:	b2db      	uxtb	r3, r3
   12d9c:	2210      	movs	r2, #16
   12d9e:	18ba      	adds	r2, r7, r2
   12da0:	0011      	movs	r1, r2
   12da2:	0018      	movs	r0, r3
   12da4:	4b41      	ldr	r3, [pc, #260]	; (12eac <spi_init+0x188>)
   12da6:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
   12da8:	697b      	ldr	r3, [r7, #20]
   12daa:	b2db      	uxtb	r3, r3
   12dac:	0018      	movs	r0, r3
   12dae:	4b40      	ldr	r3, [pc, #256]	; (12eb0 <spi_init+0x18c>)
   12db0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
   12db2:	687b      	ldr	r3, [r7, #4]
   12db4:	2224      	movs	r2, #36	; 0x24
   12db6:	5c9b      	ldrb	r3, [r3, r2]
   12db8:	2100      	movs	r1, #0
   12dba:	0018      	movs	r0, r3
   12dbc:	4b3d      	ldr	r3, [pc, #244]	; (12eb4 <spi_init+0x190>)
   12dbe:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
   12dc0:	687b      	ldr	r3, [r7, #4]
   12dc2:	781b      	ldrb	r3, [r3, #0]
   12dc4:	2b01      	cmp	r3, #1
   12dc6:	d105      	bne.n	12dd4 <spi_init+0xb0>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
   12dc8:	6a3b      	ldr	r3, [r7, #32]
   12dca:	681b      	ldr	r3, [r3, #0]
   12dcc:	220c      	movs	r2, #12
   12dce:	431a      	orrs	r2, r3
   12dd0:	6a3b      	ldr	r3, [r7, #32]
   12dd2:	601a      	str	r2, [r3, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
   12dd4:	687b      	ldr	r3, [r7, #4]
   12dd6:	781b      	ldrb	r3, [r3, #0]
   12dd8:	2b00      	cmp	r3, #0
   12dda:	d105      	bne.n	12de8 <spi_init+0xc4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
   12ddc:	6a3b      	ldr	r3, [r7, #32]
   12dde:	681b      	ldr	r3, [r3, #0]
   12de0:	2208      	movs	r2, #8
   12de2:	431a      	orrs	r2, r3
   12de4:	6a3b      	ldr	r3, [r7, #32]
   12de6:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
   12de8:	2327      	movs	r3, #39	; 0x27
   12dea:	18fb      	adds	r3, r7, r3
   12dec:	2200      	movs	r2, #0
   12dee:	701a      	strb	r2, [r3, #0]
   12df0:	e010      	b.n	12e14 <spi_init+0xf0>
		module->callback[i]        = NULL;
   12df2:	2327      	movs	r3, #39	; 0x27
   12df4:	18fb      	adds	r3, r7, r3
   12df6:	781b      	ldrb	r3, [r3, #0]
   12df8:	68fa      	ldr	r2, [r7, #12]
   12dfa:	3302      	adds	r3, #2
   12dfc:	009b      	lsls	r3, r3, #2
   12dfe:	18d3      	adds	r3, r2, r3
   12e00:	3304      	adds	r3, #4
   12e02:	2200      	movs	r2, #0
   12e04:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
   12e06:	2327      	movs	r3, #39	; 0x27
   12e08:	18fb      	adds	r3, r7, r3
   12e0a:	781a      	ldrb	r2, [r3, #0]
   12e0c:	2327      	movs	r3, #39	; 0x27
   12e0e:	18fb      	adds	r3, r7, r3
   12e10:	3201      	adds	r2, #1
   12e12:	701a      	strb	r2, [r3, #0]
   12e14:	2327      	movs	r3, #39	; 0x27
   12e16:	18fb      	adds	r3, r7, r3
   12e18:	781b      	ldrb	r3, [r3, #0]
   12e1a:	2b06      	cmp	r3, #6
   12e1c:	d9e9      	bls.n	12df2 <spi_init+0xce>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
   12e1e:	68fb      	ldr	r3, [r7, #12]
   12e20:	2200      	movs	r2, #0
   12e22:	62da      	str	r2, [r3, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
   12e24:	68fb      	ldr	r3, [r7, #12]
   12e26:	2200      	movs	r2, #0
   12e28:	629a      	str	r2, [r3, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
   12e2a:	68fb      	ldr	r3, [r7, #12]
   12e2c:	2200      	movs	r2, #0
   12e2e:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
   12e30:	68fb      	ldr	r3, [r7, #12]
   12e32:	2200      	movs	r2, #0
   12e34:	861a      	strh	r2, [r3, #48]	; 0x30
	module->registered_callback        = 0x00;
   12e36:	68fb      	ldr	r3, [r7, #12]
   12e38:	2236      	movs	r2, #54	; 0x36
   12e3a:	2100      	movs	r1, #0
   12e3c:	5499      	strb	r1, [r3, r2]
	module->enabled_callback           = 0x00;
   12e3e:	68fb      	ldr	r3, [r7, #12]
   12e40:	2237      	movs	r2, #55	; 0x37
   12e42:	2100      	movs	r1, #0
   12e44:	5499      	strb	r1, [r3, r2]
	module->status                     = STATUS_OK;
   12e46:	68fb      	ldr	r3, [r7, #12]
   12e48:	2238      	movs	r2, #56	; 0x38
   12e4a:	2100      	movs	r1, #0
   12e4c:	5499      	strb	r1, [r3, r2]
	module->dir                        = SPI_DIRECTION_IDLE;
   12e4e:	68fb      	ldr	r3, [r7, #12]
   12e50:	2203      	movs	r2, #3
   12e52:	725a      	strb	r2, [r3, #9]
	module->locked                     = false;
   12e54:	68fb      	ldr	r3, [r7, #12]
   12e56:	2200      	movs	r2, #0
   12e58:	711a      	strb	r2, [r3, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
   12e5a:	68fb      	ldr	r3, [r7, #12]
   12e5c:	681b      	ldr	r3, [r3, #0]
   12e5e:	2213      	movs	r2, #19
   12e60:	18bc      	adds	r4, r7, r2
   12e62:	0018      	movs	r0, r3
   12e64:	4b0e      	ldr	r3, [pc, #56]	; (12ea0 <spi_init+0x17c>)
   12e66:	4798      	blx	r3
   12e68:	0003      	movs	r3, r0
   12e6a:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
   12e6c:	4a12      	ldr	r2, [pc, #72]	; (12eb8 <spi_init+0x194>)
   12e6e:	2313      	movs	r3, #19
   12e70:	18fb      	adds	r3, r7, r3
   12e72:	781b      	ldrb	r3, [r3, #0]
   12e74:	0011      	movs	r1, r2
   12e76:	0018      	movs	r0, r3
   12e78:	4b10      	ldr	r3, [pc, #64]	; (12ebc <spi_init+0x198>)
   12e7a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
   12e7c:	2313      	movs	r3, #19
   12e7e:	18fb      	adds	r3, r7, r3
   12e80:	781a      	ldrb	r2, [r3, #0]
   12e82:	4b0f      	ldr	r3, [pc, #60]	; (12ec0 <spi_init+0x19c>)
   12e84:	0092      	lsls	r2, r2, #2
   12e86:	68f9      	ldr	r1, [r7, #12]
   12e88:	50d1      	str	r1, [r2, r3]
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
   12e8a:	687a      	ldr	r2, [r7, #4]
   12e8c:	68fb      	ldr	r3, [r7, #12]
   12e8e:	0011      	movs	r1, r2
   12e90:	0018      	movs	r0, r3
   12e92:	4b0c      	ldr	r3, [pc, #48]	; (12ec4 <spi_init+0x1a0>)
   12e94:	4798      	blx	r3
   12e96:	0003      	movs	r3, r0
}
   12e98:	0018      	movs	r0, r3
   12e9a:	46bd      	mov	sp, r7
   12e9c:	b00b      	add	sp, #44	; 0x2c
   12e9e:	bd90      	pop	{r4, r7, pc}
   12ea0:	00012631 	.word	0x00012631
   12ea4:	000128f5 	.word	0x000128f5
   12ea8:	000128dd 	.word	0x000128dd
   12eac:	00015065 	.word	0x00015065
   12eb0:	000150a9 	.word	0x000150a9
   12eb4:	000123e9 	.word	0x000123e9
   12eb8:	000135f1 	.word	0x000135f1
   12ebc:	00012695 	.word	0x00012695
   12ec0:	200003b4 	.word	0x200003b4
   12ec4:	00012ad5 	.word	0x00012ad5

00012ec8 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
   12ec8:	b590      	push	{r4, r7, lr}
   12eca:	b089      	sub	sp, #36	; 0x24
   12ecc:	af00      	add	r7, sp, #0
   12ece:	60f8      	str	r0, [r7, #12]
   12ed0:	60b9      	str	r1, [r7, #8]
   12ed2:	0019      	movs	r1, r3
   12ed4:	1dbb      	adds	r3, r7, #6
   12ed6:	801a      	strh	r2, [r3, #0]
   12ed8:	1d3b      	adds	r3, r7, #4
   12eda:	1c0a      	adds	r2, r1, #0
   12edc:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
   12ede:	68fb      	ldr	r3, [r7, #12]
   12ee0:	2238      	movs	r2, #56	; 0x38
   12ee2:	5c9b      	ldrb	r3, [r3, r2]
   12ee4:	b2db      	uxtb	r3, r3
   12ee6:	2b05      	cmp	r3, #5
   12ee8:	d101      	bne.n	12eee <spi_read_buffer_wait+0x26>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
   12eea:	2305      	movs	r3, #5
   12eec:	e0b8      	b.n	13060 <spi_read_buffer_wait+0x198>
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
   12eee:	1dbb      	adds	r3, r7, #6
   12ef0:	881b      	ldrh	r3, [r3, #0]
   12ef2:	2b00      	cmp	r3, #0
   12ef4:	d101      	bne.n	12efa <spi_read_buffer_wait+0x32>
		return STATUS_ERR_INVALID_ARG;
   12ef6:	2317      	movs	r3, #23
   12ef8:	e0b2      	b.n	13060 <spi_read_buffer_wait+0x198>
	}

	if (!(module->receiver_enabled)) {
   12efa:	68fb      	ldr	r3, [r7, #12]
   12efc:	79db      	ldrb	r3, [r3, #7]
   12efe:	2201      	movs	r2, #1
   12f00:	4053      	eors	r3, r2
   12f02:	b2db      	uxtb	r3, r3
   12f04:	2b00      	cmp	r3, #0
   12f06:	d001      	beq.n	12f0c <spi_read_buffer_wait+0x44>
		return STATUS_ERR_DENIED;
   12f08:	231c      	movs	r3, #28
   12f0a:	e0a9      	b.n	13060 <spi_read_buffer_wait+0x198>
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
   12f0c:	68fb      	ldr	r3, [r7, #12]
   12f0e:	795b      	ldrb	r3, [r3, #5]
   12f10:	2b00      	cmp	r3, #0
   12f12:	d109      	bne.n	12f28 <spi_read_buffer_wait+0x60>
   12f14:	68fb      	ldr	r3, [r7, #12]
   12f16:	0018      	movs	r0, r3
   12f18:	4b53      	ldr	r3, [pc, #332]	; (13068 <spi_read_buffer_wait+0x1a0>)
   12f1a:	4798      	blx	r3
   12f1c:	1e03      	subs	r3, r0, #0
   12f1e:	d003      	beq.n	12f28 <spi_read_buffer_wait+0x60>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
   12f20:	68fb      	ldr	r3, [r7, #12]
   12f22:	0018      	movs	r0, r3
   12f24:	4b51      	ldr	r3, [pc, #324]	; (1306c <spi_read_buffer_wait+0x1a4>)
   12f26:	4798      	blx	r3
	}
#  endif
	uint16_t rx_pos = 0;
   12f28:	231e      	movs	r3, #30
   12f2a:	18fb      	adds	r3, r7, r3
   12f2c:	2200      	movs	r2, #0
   12f2e:	801a      	strh	r2, [r3, #0]

	while (length--) {
   12f30:	e08d      	b.n	1304e <spi_read_buffer_wait+0x186>
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
   12f32:	68fb      	ldr	r3, [r7, #12]
   12f34:	795b      	ldrb	r3, [r3, #5]
   12f36:	2b01      	cmp	r3, #1
   12f38:	d112      	bne.n	12f60 <spi_read_buffer_wait+0x98>
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
   12f3a:	46c0      	nop			; (mov r8, r8)
   12f3c:	68fb      	ldr	r3, [r7, #12]
   12f3e:	0018      	movs	r0, r3
   12f40:	4b4b      	ldr	r3, [pc, #300]	; (13070 <spi_read_buffer_wait+0x1a8>)
   12f42:	4798      	blx	r3
   12f44:	0003      	movs	r3, r0
   12f46:	001a      	movs	r2, r3
   12f48:	2301      	movs	r3, #1
   12f4a:	4053      	eors	r3, r2
   12f4c:	b2db      	uxtb	r3, r3
   12f4e:	2b00      	cmp	r3, #0
   12f50:	d1f4      	bne.n	12f3c <spi_read_buffer_wait+0x74>
			}

			/* Send dummy SPI character to read in master mode */
			spi_write(module, dummy);
   12f52:	1d3b      	adds	r3, r7, #4
   12f54:	881a      	ldrh	r2, [r3, #0]
   12f56:	68fb      	ldr	r3, [r7, #12]
   12f58:	0011      	movs	r1, r2
   12f5a:	0018      	movs	r0, r3
   12f5c:	4b45      	ldr	r3, [pc, #276]	; (13074 <spi_read_buffer_wait+0x1ac>)
   12f5e:	4798      	blx	r3
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
   12f60:	68fb      	ldr	r3, [r7, #12]
   12f62:	795b      	ldrb	r3, [r3, #5]
   12f64:	2b00      	cmp	r3, #0
   12f66:	d12a      	bne.n	12fbe <spi_read_buffer_wait+0xf6>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   12f68:	2300      	movs	r3, #0
   12f6a:	61bb      	str	r3, [r7, #24]
   12f6c:	e008      	b.n	12f80 <spi_read_buffer_wait+0xb8>
				if (spi_is_ready_to_read(module)) {
   12f6e:	68fb      	ldr	r3, [r7, #12]
   12f70:	0018      	movs	r0, r3
   12f72:	4b41      	ldr	r3, [pc, #260]	; (13078 <spi_read_buffer_wait+0x1b0>)
   12f74:	4798      	blx	r3
   12f76:	1e03      	subs	r3, r0, #0
   12f78:	d107      	bne.n	12f8a <spi_read_buffer_wait+0xc2>
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   12f7a:	69bb      	ldr	r3, [r7, #24]
   12f7c:	3301      	adds	r3, #1
   12f7e:	61bb      	str	r3, [r7, #24]
   12f80:	69bb      	ldr	r3, [r7, #24]
   12f82:	4a3e      	ldr	r2, [pc, #248]	; (1307c <spi_read_buffer_wait+0x1b4>)
   12f84:	4293      	cmp	r3, r2
   12f86:	d9f2      	bls.n	12f6e <spi_read_buffer_wait+0xa6>
   12f88:	e000      	b.n	12f8c <spi_read_buffer_wait+0xc4>
				if (spi_is_ready_to_read(module)) {
					break;
   12f8a:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
   12f8c:	68fb      	ldr	r3, [r7, #12]
   12f8e:	0018      	movs	r0, r3
   12f90:	4b35      	ldr	r3, [pc, #212]	; (13068 <spi_read_buffer_wait+0x1a0>)
   12f92:	4798      	blx	r3
   12f94:	1e03      	subs	r3, r0, #0
   12f96:	d005      	beq.n	12fa4 <spi_read_buffer_wait+0xdc>
				_spi_clear_tx_complete_flag(module);
   12f98:	68fb      	ldr	r3, [r7, #12]
   12f9a:	0018      	movs	r0, r3
   12f9c:	4b33      	ldr	r3, [pc, #204]	; (1306c <spi_read_buffer_wait+0x1a4>)
   12f9e:	4798      	blx	r3
				return STATUS_ABORTED;
   12fa0:	2304      	movs	r3, #4
   12fa2:	e05d      	b.n	13060 <spi_read_buffer_wait+0x198>
			}

			if (!spi_is_ready_to_read(module)) {
   12fa4:	68fb      	ldr	r3, [r7, #12]
   12fa6:	0018      	movs	r0, r3
   12fa8:	4b33      	ldr	r3, [pc, #204]	; (13078 <spi_read_buffer_wait+0x1b0>)
   12faa:	4798      	blx	r3
   12fac:	0003      	movs	r3, r0
   12fae:	001a      	movs	r2, r3
   12fb0:	2301      	movs	r3, #1
   12fb2:	4053      	eors	r3, r2
   12fb4:	b2db      	uxtb	r3, r3
   12fb6:	2b00      	cmp	r3, #0
   12fb8:	d001      	beq.n	12fbe <spi_read_buffer_wait+0xf6>
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
   12fba:	2312      	movs	r3, #18
   12fbc:	e050      	b.n	13060 <spi_read_buffer_wait+0x198>
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
   12fbe:	46c0      	nop			; (mov r8, r8)
   12fc0:	68fb      	ldr	r3, [r7, #12]
   12fc2:	0018      	movs	r0, r3
   12fc4:	4b2c      	ldr	r3, [pc, #176]	; (13078 <spi_read_buffer_wait+0x1b0>)
   12fc6:	4798      	blx	r3
   12fc8:	0003      	movs	r3, r0
   12fca:	001a      	movs	r2, r3
   12fcc:	2301      	movs	r3, #1
   12fce:	4053      	eors	r3, r2
   12fd0:	b2db      	uxtb	r3, r3
   12fd2:	2b00      	cmp	r3, #0
   12fd4:	d1f4      	bne.n	12fc0 <spi_read_buffer_wait+0xf8>
		}

		uint16_t received_data = 0;
   12fd6:	2314      	movs	r3, #20
   12fd8:	18fb      	adds	r3, r7, r3
   12fda:	2200      	movs	r2, #0
   12fdc:	801a      	strh	r2, [r3, #0]
		enum status_code retval = spi_read(module, &received_data);
   12fde:	2317      	movs	r3, #23
   12fe0:	18fc      	adds	r4, r7, r3
   12fe2:	2314      	movs	r3, #20
   12fe4:	18fa      	adds	r2, r7, r3
   12fe6:	68fb      	ldr	r3, [r7, #12]
   12fe8:	0011      	movs	r1, r2
   12fea:	0018      	movs	r0, r3
   12fec:	4b24      	ldr	r3, [pc, #144]	; (13080 <spi_read_buffer_wait+0x1b8>)
   12fee:	4798      	blx	r3
   12ff0:	0003      	movs	r3, r0
   12ff2:	7023      	strb	r3, [r4, #0]

		if (retval != STATUS_OK) {
   12ff4:	2317      	movs	r3, #23
   12ff6:	18fb      	adds	r3, r7, r3
   12ff8:	781b      	ldrb	r3, [r3, #0]
   12ffa:	2b00      	cmp	r3, #0
   12ffc:	d003      	beq.n	13006 <spi_read_buffer_wait+0x13e>
			/* Overflow, abort */
			return retval;
   12ffe:	2317      	movs	r3, #23
   13000:	18fb      	adds	r3, r7, r3
   13002:	781b      	ldrb	r3, [r3, #0]
   13004:	e02c      	b.n	13060 <spi_read_buffer_wait+0x198>
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
   13006:	231e      	movs	r3, #30
   13008:	18fb      	adds	r3, r7, r3
   1300a:	881b      	ldrh	r3, [r3, #0]
   1300c:	221e      	movs	r2, #30
   1300e:	18ba      	adds	r2, r7, r2
   13010:	1c59      	adds	r1, r3, #1
   13012:	8011      	strh	r1, [r2, #0]
   13014:	001a      	movs	r2, r3
   13016:	68bb      	ldr	r3, [r7, #8]
   13018:	189b      	adds	r3, r3, r2
   1301a:	2214      	movs	r2, #20
   1301c:	18ba      	adds	r2, r7, r2
   1301e:	8812      	ldrh	r2, [r2, #0]
   13020:	b2d2      	uxtb	r2, r2
   13022:	701a      	strb	r2, [r3, #0]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   13024:	68fb      	ldr	r3, [r7, #12]
   13026:	799b      	ldrb	r3, [r3, #6]
   13028:	2b01      	cmp	r3, #1
   1302a:	d110      	bne.n	1304e <spi_read_buffer_wait+0x186>
			rx_data[rx_pos++] = (received_data >> 8);
   1302c:	231e      	movs	r3, #30
   1302e:	18fb      	adds	r3, r7, r3
   13030:	881b      	ldrh	r3, [r3, #0]
   13032:	221e      	movs	r2, #30
   13034:	18ba      	adds	r2, r7, r2
   13036:	1c59      	adds	r1, r3, #1
   13038:	8011      	strh	r1, [r2, #0]
   1303a:	001a      	movs	r2, r3
   1303c:	68bb      	ldr	r3, [r7, #8]
   1303e:	189b      	adds	r3, r3, r2
   13040:	2214      	movs	r2, #20
   13042:	18ba      	adds	r2, r7, r2
   13044:	8812      	ldrh	r2, [r2, #0]
   13046:	0a12      	lsrs	r2, r2, #8
   13048:	b292      	uxth	r2, r2
   1304a:	b2d2      	uxtb	r2, r2
   1304c:	701a      	strb	r2, [r3, #0]
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
   1304e:	1dbb      	adds	r3, r7, #6
   13050:	881b      	ldrh	r3, [r3, #0]
   13052:	1dba      	adds	r2, r7, #6
   13054:	1e59      	subs	r1, r3, #1
   13056:	8011      	strh	r1, [r2, #0]
   13058:	2b00      	cmp	r3, #0
   1305a:	d000      	beq.n	1305e <spi_read_buffer_wait+0x196>
   1305c:	e769      	b.n	12f32 <spi_read_buffer_wait+0x6a>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
   1305e:	2300      	movs	r3, #0
}
   13060:	0018      	movs	r0, r3
   13062:	46bd      	mov	sp, r7
   13064:	b009      	add	sp, #36	; 0x24
   13066:	bd90      	pop	{r4, r7, pc}
   13068:	00012971 	.word	0x00012971
   1306c:	00012ab9 	.word	0x00012ab9
   13070:	00012999 	.word	0x00012999
   13074:	000129e9 	.word	0x000129e9
   13078:	000129c1 	.word	0x000129c1
   1307c:	00002710 	.word	0x00002710
   13080:	00012a31 	.word	0x00012a31

00013084 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
   13084:	b580      	push	{r7, lr}
   13086:	b086      	sub	sp, #24
   13088:	af00      	add	r7, sp, #0
   1308a:	60f8      	str	r0, [r7, #12]
   1308c:	60b9      	str	r1, [r7, #8]
   1308e:	1dfb      	adds	r3, r7, #7
   13090:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
   13092:	68fb      	ldr	r3, [r7, #12]
   13094:	795b      	ldrb	r3, [r3, #5]
   13096:	2b01      	cmp	r3, #1
   13098:	d001      	beq.n	1309e <spi_select_slave+0x1a>
		return STATUS_ERR_UNSUPPORTED_DEV;
   1309a:	2315      	movs	r3, #21
   1309c:	e05c      	b.n	13158 <spi_select_slave+0xd4>
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
   1309e:	68fb      	ldr	r3, [r7, #12]
   130a0:	7a1b      	ldrb	r3, [r3, #8]
   130a2:	2201      	movs	r2, #1
   130a4:	4053      	eors	r3, r2
   130a6:	b2db      	uxtb	r3, r3
   130a8:	2b00      	cmp	r3, #0
   130aa:	d054      	beq.n	13156 <spi_select_slave+0xd2>
#  endif
	{
		if (select) {
   130ac:	1dfb      	adds	r3, r7, #7
   130ae:	781b      	ldrb	r3, [r3, #0]
   130b0:	2b00      	cmp	r3, #0
   130b2:	d04a      	beq.n	1314a <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
   130b4:	68bb      	ldr	r3, [r7, #8]
   130b6:	785b      	ldrb	r3, [r3, #1]
   130b8:	2b00      	cmp	r3, #0
   130ba:	d03f      	beq.n	1313c <spi_select_slave+0xb8>
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
   130bc:	68fb      	ldr	r3, [r7, #12]
   130be:	0018      	movs	r0, r3
   130c0:	4b27      	ldr	r3, [pc, #156]	; (13160 <spi_select_slave+0xdc>)
   130c2:	4798      	blx	r3
   130c4:	0003      	movs	r3, r0
   130c6:	001a      	movs	r2, r3
   130c8:	2301      	movs	r3, #1
   130ca:	4053      	eors	r3, r2
   130cc:	b2db      	uxtb	r3, r3
   130ce:	2b00      	cmp	r3, #0
   130d0:	d007      	beq.n	130e2 <spi_select_slave+0x5e>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
   130d2:	68bb      	ldr	r3, [r7, #8]
   130d4:	781b      	ldrb	r3, [r3, #0]
   130d6:	2101      	movs	r1, #1
   130d8:	0018      	movs	r0, r3
   130da:	4b22      	ldr	r3, [pc, #136]	; (13164 <spi_select_slave+0xe0>)
   130dc:	4798      	blx	r3
					return STATUS_BUSY;
   130de:	2305      	movs	r3, #5
   130e0:	e03a      	b.n	13158 <spi_select_slave+0xd4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
   130e2:	68bb      	ldr	r3, [r7, #8]
   130e4:	781b      	ldrb	r3, [r3, #0]
   130e6:	2100      	movs	r1, #0
   130e8:	0018      	movs	r0, r3
   130ea:	4b1e      	ldr	r3, [pc, #120]	; (13164 <spi_select_slave+0xe0>)
   130ec:	4798      	blx	r3

				/* Write address to slave */
				spi_write(module, slave->address);
   130ee:	68bb      	ldr	r3, [r7, #8]
   130f0:	789b      	ldrb	r3, [r3, #2]
   130f2:	b29a      	uxth	r2, r3
   130f4:	68fb      	ldr	r3, [r7, #12]
   130f6:	0011      	movs	r1, r2
   130f8:	0018      	movs	r0, r3
   130fa:	4b1b      	ldr	r3, [pc, #108]	; (13168 <spi_select_slave+0xe4>)
   130fc:	4798      	blx	r3

				if (!(module->receiver_enabled)) {
   130fe:	68fb      	ldr	r3, [r7, #12]
   13100:	79db      	ldrb	r3, [r3, #7]
   13102:	2201      	movs	r2, #1
   13104:	4053      	eors	r3, r2
   13106:	b2db      	uxtb	r3, r3
   13108:	2b00      	cmp	r3, #0
   1310a:	d024      	beq.n	13156 <spi_select_slave+0xd2>
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
   1310c:	46c0      	nop			; (mov r8, r8)
   1310e:	68fb      	ldr	r3, [r7, #12]
   13110:	0018      	movs	r0, r3
   13112:	4b16      	ldr	r3, [pc, #88]	; (1316c <spi_select_slave+0xe8>)
   13114:	4798      	blx	r3
   13116:	0003      	movs	r3, r0
   13118:	001a      	movs	r2, r3
   1311a:	2301      	movs	r3, #1
   1311c:	4053      	eors	r3, r2
   1311e:	b2db      	uxtb	r3, r3
   13120:	2b00      	cmp	r3, #0
   13122:	d1f4      	bne.n	1310e <spi_select_slave+0x8a>
					}
					uint16_t flush = 0;
   13124:	2316      	movs	r3, #22
   13126:	18fb      	adds	r3, r7, r3
   13128:	2200      	movs	r2, #0
   1312a:	801a      	strh	r2, [r3, #0]
					spi_read(module, &flush);
   1312c:	2316      	movs	r3, #22
   1312e:	18fa      	adds	r2, r7, r3
   13130:	68fb      	ldr	r3, [r7, #12]
   13132:	0011      	movs	r1, r2
   13134:	0018      	movs	r0, r3
   13136:	4b0e      	ldr	r3, [pc, #56]	; (13170 <spi_select_slave+0xec>)
   13138:	4798      	blx	r3
   1313a:	e00c      	b.n	13156 <spi_select_slave+0xd2>
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
   1313c:	68bb      	ldr	r3, [r7, #8]
   1313e:	781b      	ldrb	r3, [r3, #0]
   13140:	2100      	movs	r1, #0
   13142:	0018      	movs	r0, r3
   13144:	4b07      	ldr	r3, [pc, #28]	; (13164 <spi_select_slave+0xe0>)
   13146:	4798      	blx	r3
   13148:	e005      	b.n	13156 <spi_select_slave+0xd2>
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
   1314a:	68bb      	ldr	r3, [r7, #8]
   1314c:	781b      	ldrb	r3, [r3, #0]
   1314e:	2101      	movs	r1, #1
   13150:	0018      	movs	r0, r3
   13152:	4b04      	ldr	r3, [pc, #16]	; (13164 <spi_select_slave+0xe0>)
   13154:	4798      	blx	r3
		}
	}
	return STATUS_OK;
   13156:	2300      	movs	r3, #0
}
   13158:	0018      	movs	r0, r3
   1315a:	46bd      	mov	sp, r7
   1315c:	b006      	add	sp, #24
   1315e:	bd80      	pop	{r7, pc}
   13160:	00012999 	.word	0x00012999
   13164:	00012889 	.word	0x00012889
   13168:	000129e9 	.word	0x000129e9
   1316c:	000129c1 	.word	0x000129c1
   13170:	00012a31 	.word	0x00012a31

00013174 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
   13174:	b580      	push	{r7, lr}
   13176:	b08a      	sub	sp, #40	; 0x28
   13178:	af00      	add	r7, sp, #0
   1317a:	60f8      	str	r0, [r7, #12]
   1317c:	60b9      	str	r1, [r7, #8]
   1317e:	1dbb      	adds	r3, r7, #6
   13180:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
   13182:	68fb      	ldr	r3, [r7, #12]
   13184:	2238      	movs	r2, #56	; 0x38
   13186:	5c9b      	ldrb	r3, [r3, r2]
   13188:	b2db      	uxtb	r3, r3
   1318a:	2b05      	cmp	r3, #5
   1318c:	d101      	bne.n	13192 <spi_write_buffer_wait+0x1e>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
   1318e:	2305      	movs	r3, #5
   13190:	e170      	b.n	13474 <spi_write_buffer_wait+0x300>
	}
#  endif

	if (length == 0) {
   13192:	1dbb      	adds	r3, r7, #6
   13194:	881b      	ldrh	r3, [r3, #0]
   13196:	2b00      	cmp	r3, #0
   13198:	d101      	bne.n	1319e <spi_write_buffer_wait+0x2a>
		return STATUS_ERR_INVALID_ARG;
   1319a:	2317      	movs	r3, #23
   1319c:	e16a      	b.n	13474 <spi_write_buffer_wait+0x300>
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
   1319e:	68fb      	ldr	r3, [r7, #12]
   131a0:	795b      	ldrb	r3, [r3, #5]
   131a2:	2b00      	cmp	r3, #0
   131a4:	d109      	bne.n	131ba <spi_write_buffer_wait+0x46>
   131a6:	68fb      	ldr	r3, [r7, #12]
   131a8:	0018      	movs	r0, r3
   131aa:	4bb4      	ldr	r3, [pc, #720]	; (1347c <spi_write_buffer_wait+0x308>)
   131ac:	4798      	blx	r3
   131ae:	1e03      	subs	r3, r0, #0
   131b0:	d003      	beq.n	131ba <spi_write_buffer_wait+0x46>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
   131b2:	68fb      	ldr	r3, [r7, #12]
   131b4:	0018      	movs	r0, r3
   131b6:	4bb2      	ldr	r3, [pc, #712]	; (13480 <spi_write_buffer_wait+0x30c>)
   131b8:	4798      	blx	r3
	}
#  endif

	uint16_t tx_pos = 0;
   131ba:	2326      	movs	r3, #38	; 0x26
   131bc:	18fb      	adds	r3, r7, r3
   131be:	2200      	movs	r2, #0
   131c0:	801a      	strh	r2, [r3, #0]
	uint16_t flush_length = length;
   131c2:	2324      	movs	r3, #36	; 0x24
   131c4:	18fb      	adds	r3, r7, r3
   131c6:	1dba      	adds	r2, r7, #6
   131c8:	8812      	ldrh	r2, [r2, #0]
   131ca:	801a      	strh	r2, [r3, #0]

	/* Write block */
	while (length--) {
   131cc:	e0fe      	b.n	133cc <spi_write_buffer_wait+0x258>
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
   131ce:	68fb      	ldr	r3, [r7, #12]
   131d0:	795b      	ldrb	r3, [r3, #5]
   131d2:	2b00      	cmp	r3, #0
   131d4:	d12a      	bne.n	1322c <spi_write_buffer_wait+0xb8>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   131d6:	2300      	movs	r3, #0
   131d8:	623b      	str	r3, [r7, #32]
   131da:	e008      	b.n	131ee <spi_write_buffer_wait+0x7a>
				if (spi_is_ready_to_write(module)) {
   131dc:	68fb      	ldr	r3, [r7, #12]
   131de:	0018      	movs	r0, r3
   131e0:	4ba8      	ldr	r3, [pc, #672]	; (13484 <spi_write_buffer_wait+0x310>)
   131e2:	4798      	blx	r3
   131e4:	1e03      	subs	r3, r0, #0
   131e6:	d107      	bne.n	131f8 <spi_write_buffer_wait+0x84>
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   131e8:	6a3b      	ldr	r3, [r7, #32]
   131ea:	3301      	adds	r3, #1
   131ec:	623b      	str	r3, [r7, #32]
   131ee:	6a3b      	ldr	r3, [r7, #32]
   131f0:	4aa5      	ldr	r2, [pc, #660]	; (13488 <spi_write_buffer_wait+0x314>)
   131f2:	4293      	cmp	r3, r2
   131f4:	d9f2      	bls.n	131dc <spi_write_buffer_wait+0x68>
   131f6:	e000      	b.n	131fa <spi_write_buffer_wait+0x86>
				if (spi_is_ready_to_write(module)) {
					break;
   131f8:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
   131fa:	68fb      	ldr	r3, [r7, #12]
   131fc:	0018      	movs	r0, r3
   131fe:	4b9f      	ldr	r3, [pc, #636]	; (1347c <spi_write_buffer_wait+0x308>)
   13200:	4798      	blx	r3
   13202:	1e03      	subs	r3, r0, #0
   13204:	d005      	beq.n	13212 <spi_write_buffer_wait+0x9e>
				_spi_clear_tx_complete_flag(module);
   13206:	68fb      	ldr	r3, [r7, #12]
   13208:	0018      	movs	r0, r3
   1320a:	4b9d      	ldr	r3, [pc, #628]	; (13480 <spi_write_buffer_wait+0x30c>)
   1320c:	4798      	blx	r3
				return STATUS_ABORTED;
   1320e:	2304      	movs	r3, #4
   13210:	e130      	b.n	13474 <spi_write_buffer_wait+0x300>
			}

			if (!spi_is_ready_to_write(module)) {
   13212:	68fb      	ldr	r3, [r7, #12]
   13214:	0018      	movs	r0, r3
   13216:	4b9b      	ldr	r3, [pc, #620]	; (13484 <spi_write_buffer_wait+0x310>)
   13218:	4798      	blx	r3
   1321a:	0003      	movs	r3, r0
   1321c:	001a      	movs	r2, r3
   1321e:	2301      	movs	r3, #1
   13220:	4053      	eors	r3, r2
   13222:	b2db      	uxtb	r3, r3
   13224:	2b00      	cmp	r3, #0
   13226:	d001      	beq.n	1322c <spi_write_buffer_wait+0xb8>
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
   13228:	2312      	movs	r3, #18
   1322a:	e123      	b.n	13474 <spi_write_buffer_wait+0x300>
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
   1322c:	46c0      	nop			; (mov r8, r8)
   1322e:	68fb      	ldr	r3, [r7, #12]
   13230:	0018      	movs	r0, r3
   13232:	4b94      	ldr	r3, [pc, #592]	; (13484 <spi_write_buffer_wait+0x310>)
   13234:	4798      	blx	r3
   13236:	0003      	movs	r3, r0
   13238:	001a      	movs	r2, r3
   1323a:	2301      	movs	r3, #1
   1323c:	4053      	eors	r3, r2
   1323e:	b2db      	uxtb	r3, r3
   13240:	2b00      	cmp	r3, #0
   13242:	d1f4      	bne.n	1322e <spi_write_buffer_wait+0xba>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
   13244:	2326      	movs	r3, #38	; 0x26
   13246:	18fb      	adds	r3, r7, r3
   13248:	881b      	ldrh	r3, [r3, #0]
   1324a:	2226      	movs	r2, #38	; 0x26
   1324c:	18ba      	adds	r2, r7, r2
   1324e:	1c59      	adds	r1, r3, #1
   13250:	8011      	strh	r1, [r2, #0]
   13252:	001a      	movs	r2, r3
   13254:	68bb      	ldr	r3, [r7, #8]
   13256:	189b      	adds	r3, r3, r2
   13258:	781a      	ldrb	r2, [r3, #0]
   1325a:	231e      	movs	r3, #30
   1325c:	18fb      	adds	r3, r7, r3
   1325e:	801a      	strh	r2, [r3, #0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   13260:	68fb      	ldr	r3, [r7, #12]
   13262:	799b      	ldrb	r3, [r3, #6]
   13264:	2b01      	cmp	r3, #1
   13266:	d115      	bne.n	13294 <spi_write_buffer_wait+0x120>
			data_to_send |= (tx_data[tx_pos++] << 8);
   13268:	2326      	movs	r3, #38	; 0x26
   1326a:	18fb      	adds	r3, r7, r3
   1326c:	881b      	ldrh	r3, [r3, #0]
   1326e:	2226      	movs	r2, #38	; 0x26
   13270:	18ba      	adds	r2, r7, r2
   13272:	1c59      	adds	r1, r3, #1
   13274:	8011      	strh	r1, [r2, #0]
   13276:	001a      	movs	r2, r3
   13278:	68bb      	ldr	r3, [r7, #8]
   1327a:	189b      	adds	r3, r3, r2
   1327c:	781b      	ldrb	r3, [r3, #0]
   1327e:	021b      	lsls	r3, r3, #8
   13280:	b21a      	sxth	r2, r3
   13282:	231e      	movs	r3, #30
   13284:	18fb      	adds	r3, r7, r3
   13286:	2100      	movs	r1, #0
   13288:	5e5b      	ldrsh	r3, [r3, r1]
   1328a:	4313      	orrs	r3, r2
   1328c:	b21a      	sxth	r2, r3
   1328e:	231e      	movs	r3, #30
   13290:	18fb      	adds	r3, r7, r3
   13292:	801a      	strh	r2, [r3, #0]
		}

		/* Write the data to send */
		spi_write(module, data_to_send);
   13294:	231e      	movs	r3, #30
   13296:	18fb      	adds	r3, r7, r3
   13298:	881a      	ldrh	r2, [r3, #0]
   1329a:	68fb      	ldr	r3, [r7, #12]
   1329c:	0011      	movs	r1, r2
   1329e:	0018      	movs	r0, r3
   132a0:	4b7a      	ldr	r3, [pc, #488]	; (1348c <spi_write_buffer_wait+0x318>)
   132a2:	4798      	blx	r3

		if (module->receiver_enabled) {
   132a4:	68fb      	ldr	r3, [r7, #12]
   132a6:	79db      	ldrb	r3, [r3, #7]
   132a8:	2224      	movs	r2, #36	; 0x24
   132aa:	18ba      	adds	r2, r7, r2
   132ac:	2124      	movs	r1, #36	; 0x24
   132ae:	1879      	adds	r1, r7, r1
   132b0:	8809      	ldrh	r1, [r1, #0]
   132b2:	8011      	strh	r1, [r2, #0]
   132b4:	2b00      	cmp	r3, #0
   132b6:	d100      	bne.n	132ba <spi_write_buffer_wait+0x146>
   132b8:	e088      	b.n	133cc <spi_write_buffer_wait+0x258>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
   132ba:	68fb      	ldr	r3, [r7, #12]
   132bc:	795b      	ldrb	r3, [r3, #5]
   132be:	2b00      	cmp	r3, #0
   132c0:	d000      	beq.n	132c4 <spi_write_buffer_wait+0x150>
   132c2:	e069      	b.n	13398 <spi_write_buffer_wait+0x224>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   132c4:	2300      	movs	r3, #0
   132c6:	61bb      	str	r3, [r7, #24]
   132c8:	e047      	b.n	1335a <spi_write_buffer_wait+0x1e6>
					if (length && spi_is_ready_to_write(module)) {
   132ca:	1dbb      	adds	r3, r7, #6
   132cc:	881b      	ldrh	r3, [r3, #0]
   132ce:	2b00      	cmp	r3, #0
   132d0:	d03a      	beq.n	13348 <spi_write_buffer_wait+0x1d4>
   132d2:	68fb      	ldr	r3, [r7, #12]
   132d4:	0018      	movs	r0, r3
   132d6:	4b6b      	ldr	r3, [pc, #428]	; (13484 <spi_write_buffer_wait+0x310>)
   132d8:	4798      	blx	r3
   132da:	1e03      	subs	r3, r0, #0
   132dc:	d034      	beq.n	13348 <spi_write_buffer_wait+0x1d4>
						data_to_send = tx_data[tx_pos++];
   132de:	2326      	movs	r3, #38	; 0x26
   132e0:	18fb      	adds	r3, r7, r3
   132e2:	881b      	ldrh	r3, [r3, #0]
   132e4:	2226      	movs	r2, #38	; 0x26
   132e6:	18ba      	adds	r2, r7, r2
   132e8:	1c59      	adds	r1, r3, #1
   132ea:	8011      	strh	r1, [r2, #0]
   132ec:	001a      	movs	r2, r3
   132ee:	68bb      	ldr	r3, [r7, #8]
   132f0:	189b      	adds	r3, r3, r2
   132f2:	781a      	ldrb	r2, [r3, #0]
   132f4:	231e      	movs	r3, #30
   132f6:	18fb      	adds	r3, r7, r3
   132f8:	801a      	strh	r2, [r3, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   132fa:	68fb      	ldr	r3, [r7, #12]
   132fc:	799b      	ldrb	r3, [r3, #6]
   132fe:	2b01      	cmp	r3, #1
   13300:	d115      	bne.n	1332e <spi_write_buffer_wait+0x1ba>
							data_to_send |= (tx_data[tx_pos++] << 8);
   13302:	2326      	movs	r3, #38	; 0x26
   13304:	18fb      	adds	r3, r7, r3
   13306:	881b      	ldrh	r3, [r3, #0]
   13308:	2226      	movs	r2, #38	; 0x26
   1330a:	18ba      	adds	r2, r7, r2
   1330c:	1c59      	adds	r1, r3, #1
   1330e:	8011      	strh	r1, [r2, #0]
   13310:	001a      	movs	r2, r3
   13312:	68bb      	ldr	r3, [r7, #8]
   13314:	189b      	adds	r3, r3, r2
   13316:	781b      	ldrb	r3, [r3, #0]
   13318:	021b      	lsls	r3, r3, #8
   1331a:	b21a      	sxth	r2, r3
   1331c:	231e      	movs	r3, #30
   1331e:	18fb      	adds	r3, r7, r3
   13320:	2100      	movs	r1, #0
   13322:	5e5b      	ldrsh	r3, [r3, r1]
   13324:	4313      	orrs	r3, r2
   13326:	b21a      	sxth	r2, r3
   13328:	231e      	movs	r3, #30
   1332a:	18fb      	adds	r3, r7, r3
   1332c:	801a      	strh	r2, [r3, #0]
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
   1332e:	231e      	movs	r3, #30
   13330:	18fb      	adds	r3, r7, r3
   13332:	881a      	ldrh	r2, [r3, #0]
   13334:	68fb      	ldr	r3, [r7, #12]
   13336:	0011      	movs	r1, r2
   13338:	0018      	movs	r0, r3
   1333a:	4b54      	ldr	r3, [pc, #336]	; (1348c <spi_write_buffer_wait+0x318>)
   1333c:	4798      	blx	r3
						length--;
   1333e:	1dbb      	adds	r3, r7, #6
   13340:	881a      	ldrh	r2, [r3, #0]
   13342:	1dbb      	adds	r3, r7, #6
   13344:	3a01      	subs	r2, #1
   13346:	801a      	strh	r2, [r3, #0]
					}
					if (spi_is_ready_to_read(module)) {
   13348:	68fb      	ldr	r3, [r7, #12]
   1334a:	0018      	movs	r0, r3
   1334c:	4b50      	ldr	r3, [pc, #320]	; (13490 <spi_write_buffer_wait+0x31c>)
   1334e:	4798      	blx	r3
   13350:	1e03      	subs	r3, r0, #0
   13352:	d107      	bne.n	13364 <spi_write_buffer_wait+0x1f0>

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   13354:	69bb      	ldr	r3, [r7, #24]
   13356:	3301      	adds	r3, #1
   13358:	61bb      	str	r3, [r7, #24]
   1335a:	69bb      	ldr	r3, [r7, #24]
   1335c:	4a4a      	ldr	r2, [pc, #296]	; (13488 <spi_write_buffer_wait+0x314>)
   1335e:	4293      	cmp	r3, r2
   13360:	d9b3      	bls.n	132ca <spi_write_buffer_wait+0x156>
   13362:	e000      	b.n	13366 <spi_write_buffer_wait+0x1f2>
						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
						break;
   13364:	46c0      	nop			; (mov r8, r8)
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
   13366:	68fb      	ldr	r3, [r7, #12]
   13368:	0018      	movs	r0, r3
   1336a:	4b44      	ldr	r3, [pc, #272]	; (1347c <spi_write_buffer_wait+0x308>)
   1336c:	4798      	blx	r3
   1336e:	1e03      	subs	r3, r0, #0
   13370:	d005      	beq.n	1337e <spi_write_buffer_wait+0x20a>
					_spi_clear_tx_complete_flag(module);
   13372:	68fb      	ldr	r3, [r7, #12]
   13374:	0018      	movs	r0, r3
   13376:	4b42      	ldr	r3, [pc, #264]	; (13480 <spi_write_buffer_wait+0x30c>)
   13378:	4798      	blx	r3
					return STATUS_ABORTED;
   1337a:	2304      	movs	r3, #4
   1337c:	e07a      	b.n	13474 <spi_write_buffer_wait+0x300>
				}

				if (!spi_is_ready_to_read(module)) {
   1337e:	68fb      	ldr	r3, [r7, #12]
   13380:	0018      	movs	r0, r3
   13382:	4b43      	ldr	r3, [pc, #268]	; (13490 <spi_write_buffer_wait+0x31c>)
   13384:	4798      	blx	r3
   13386:	0003      	movs	r3, r0
   13388:	001a      	movs	r2, r3
   1338a:	2301      	movs	r3, #1
   1338c:	4053      	eors	r3, r2
   1338e:	b2db      	uxtb	r3, r3
   13390:	2b00      	cmp	r3, #0
   13392:	d001      	beq.n	13398 <spi_write_buffer_wait+0x224>
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
   13394:	2312      	movs	r3, #18
   13396:	e06d      	b.n	13474 <spi_write_buffer_wait+0x300>
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
   13398:	46c0      	nop			; (mov r8, r8)
   1339a:	68fb      	ldr	r3, [r7, #12]
   1339c:	0018      	movs	r0, r3
   1339e:	4b3c      	ldr	r3, [pc, #240]	; (13490 <spi_write_buffer_wait+0x31c>)
   133a0:	4798      	blx	r3
   133a2:	0003      	movs	r3, r0
   133a4:	001a      	movs	r2, r3
   133a6:	2301      	movs	r3, #1
   133a8:	4053      	eors	r3, r2
   133aa:	b2db      	uxtb	r3, r3
   133ac:	2b00      	cmp	r3, #0
   133ae:	d1f4      	bne.n	1339a <spi_write_buffer_wait+0x226>
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
   133b0:	2312      	movs	r3, #18
   133b2:	18fa      	adds	r2, r7, r3
   133b4:	68fb      	ldr	r3, [r7, #12]
   133b6:	0011      	movs	r1, r2
   133b8:	0018      	movs	r0, r3
   133ba:	4b36      	ldr	r3, [pc, #216]	; (13494 <spi_write_buffer_wait+0x320>)
   133bc:	4798      	blx	r3
			flush_length--;
   133be:	2324      	movs	r3, #36	; 0x24
   133c0:	18fb      	adds	r3, r7, r3
   133c2:	881a      	ldrh	r2, [r3, #0]
   133c4:	2324      	movs	r3, #36	; 0x24
   133c6:	18fb      	adds	r3, r7, r3
   133c8:	3a01      	subs	r2, #1
   133ca:	801a      	strh	r2, [r3, #0]

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
   133cc:	1dbb      	adds	r3, r7, #6
   133ce:	881b      	ldrh	r3, [r3, #0]
   133d0:	1dba      	adds	r2, r7, #6
   133d2:	1e59      	subs	r1, r3, #1
   133d4:	8011      	strh	r1, [r2, #0]
   133d6:	2b00      	cmp	r3, #0
   133d8:	d000      	beq.n	133dc <spi_write_buffer_wait+0x268>
   133da:	e6f8      	b.n	131ce <spi_write_buffer_wait+0x5a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
   133dc:	68fb      	ldr	r3, [r7, #12]
   133de:	795b      	ldrb	r3, [r3, #5]
   133e0:	2b01      	cmp	r3, #1
   133e2:	d10b      	bne.n	133fc <spi_write_buffer_wait+0x288>
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
   133e4:	46c0      	nop			; (mov r8, r8)
   133e6:	68fb      	ldr	r3, [r7, #12]
   133e8:	0018      	movs	r0, r3
   133ea:	4b24      	ldr	r3, [pc, #144]	; (1347c <spi_write_buffer_wait+0x308>)
   133ec:	4798      	blx	r3
   133ee:	0003      	movs	r3, r0
   133f0:	001a      	movs	r2, r3
   133f2:	2301      	movs	r3, #1
   133f4:	4053      	eors	r3, r2
   133f6:	b2db      	uxtb	r3, r3
   133f8:	2b00      	cmp	r3, #0
   133fa:	d1f4      	bne.n	133e6 <spi_write_buffer_wait+0x272>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
   133fc:	68fb      	ldr	r3, [r7, #12]
   133fe:	795b      	ldrb	r3, [r3, #5]
   13400:	2b00      	cmp	r3, #0
   13402:	d136      	bne.n	13472 <spi_write_buffer_wait+0x2fe>
		if (module->receiver_enabled) {
   13404:	68fb      	ldr	r3, [r7, #12]
   13406:	79db      	ldrb	r3, [r3, #7]
   13408:	2b00      	cmp	r3, #0
   1340a:	d032      	beq.n	13472 <spi_write_buffer_wait+0x2fe>
			while (flush_length) {
   1340c:	e02c      	b.n	13468 <spi_write_buffer_wait+0x2f4>
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   1340e:	2300      	movs	r3, #0
   13410:	617b      	str	r3, [r7, #20]
   13412:	e008      	b.n	13426 <spi_write_buffer_wait+0x2b2>
					if (spi_is_ready_to_read(module)) {
   13414:	68fb      	ldr	r3, [r7, #12]
   13416:	0018      	movs	r0, r3
   13418:	4b1d      	ldr	r3, [pc, #116]	; (13490 <spi_write_buffer_wait+0x31c>)
   1341a:	4798      	blx	r3
   1341c:	1e03      	subs	r3, r0, #0
   1341e:	d107      	bne.n	13430 <spi_write_buffer_wait+0x2bc>
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
   13420:	697b      	ldr	r3, [r7, #20]
   13422:	3301      	adds	r3, #1
   13424:	617b      	str	r3, [r7, #20]
   13426:	697b      	ldr	r3, [r7, #20]
   13428:	4a17      	ldr	r2, [pc, #92]	; (13488 <spi_write_buffer_wait+0x314>)
   1342a:	4293      	cmp	r3, r2
   1342c:	d9f2      	bls.n	13414 <spi_write_buffer_wait+0x2a0>
   1342e:	e000      	b.n	13432 <spi_write_buffer_wait+0x2be>
					if (spi_is_ready_to_read(module)) {
						break;
   13430:	46c0      	nop			; (mov r8, r8)
					}
				}
				if (!spi_is_ready_to_read(module)) {
   13432:	68fb      	ldr	r3, [r7, #12]
   13434:	0018      	movs	r0, r3
   13436:	4b16      	ldr	r3, [pc, #88]	; (13490 <spi_write_buffer_wait+0x31c>)
   13438:	4798      	blx	r3
   1343a:	0003      	movs	r3, r0
   1343c:	001a      	movs	r2, r3
   1343e:	2301      	movs	r3, #1
   13440:	4053      	eors	r3, r2
   13442:	b2db      	uxtb	r3, r3
   13444:	2b00      	cmp	r3, #0
   13446:	d001      	beq.n	1344c <spi_write_buffer_wait+0x2d8>
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
   13448:	2312      	movs	r3, #18
   1344a:	e013      	b.n	13474 <spi_write_buffer_wait+0x300>
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
   1344c:	2310      	movs	r3, #16
   1344e:	18fa      	adds	r2, r7, r3
   13450:	68fb      	ldr	r3, [r7, #12]
   13452:	0011      	movs	r1, r2
   13454:	0018      	movs	r0, r3
   13456:	4b0f      	ldr	r3, [pc, #60]	; (13494 <spi_write_buffer_wait+0x320>)
   13458:	4798      	blx	r3
				flush_length--;
   1345a:	2324      	movs	r3, #36	; 0x24
   1345c:	18fb      	adds	r3, r7, r3
   1345e:	881a      	ldrh	r2, [r3, #0]
   13460:	2324      	movs	r3, #36	; 0x24
   13462:	18fb      	adds	r3, r7, r3
   13464:	3a01      	subs	r2, #1
   13466:	801a      	strh	r2, [r3, #0]
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
   13468:	2324      	movs	r3, #36	; 0x24
   1346a:	18fb      	adds	r3, r7, r3
   1346c:	881b      	ldrh	r3, [r3, #0]
   1346e:	2b00      	cmp	r3, #0
   13470:	d1cd      	bne.n	1340e <spi_write_buffer_wait+0x29a>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
   13472:	2300      	movs	r3, #0
}
   13474:	0018      	movs	r0, r3
   13476:	46bd      	mov	sp, r7
   13478:	b00a      	add	sp, #40	; 0x28
   1347a:	bd80      	pop	{r7, pc}
   1347c:	00012971 	.word	0x00012971
   13480:	00012ab9 	.word	0x00012ab9
   13484:	00012999 	.word	0x00012999
   13488:	00002710 	.word	0x00002710
   1348c:	000129e9 	.word	0x000129e9
   13490:	000129c1 	.word	0x000129c1
   13494:	00012a31 	.word	0x00012a31

00013498 <_spi_write>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write(
		struct spi_module *const module)
{
   13498:	b580      	push	{r7, lr}
   1349a:	b084      	sub	sp, #16
   1349c:	af00      	add	r7, sp, #0
   1349e:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
   134a0:	687b      	ldr	r3, [r7, #4]
   134a2:	681b      	ldr	r3, [r3, #0]
   134a4:	60bb      	str	r3, [r7, #8]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
   134a6:	687b      	ldr	r3, [r7, #4]
   134a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   134aa:	781b      	ldrb	r3, [r3, #0]
   134ac:	b2da      	uxtb	r2, r3
   134ae:	230e      	movs	r3, #14
   134b0:	18fb      	adds	r3, r7, r3
   134b2:	801a      	strh	r2, [r3, #0]
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
   134b4:	687b      	ldr	r3, [r7, #4]
   134b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   134b8:	1c5a      	adds	r2, r3, #1
   134ba:	687b      	ldr	r3, [r7, #4]
   134bc:	62da      	str	r2, [r3, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   134be:	687b      	ldr	r3, [r7, #4]
   134c0:	799b      	ldrb	r3, [r3, #6]
   134c2:	2b01      	cmp	r3, #1
   134c4:	d113      	bne.n	134ee <_spi_write+0x56>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
   134c6:	687b      	ldr	r3, [r7, #4]
   134c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   134ca:	781b      	ldrb	r3, [r3, #0]
   134cc:	b2db      	uxtb	r3, r3
   134ce:	021b      	lsls	r3, r3, #8
   134d0:	b21a      	sxth	r2, r3
   134d2:	230e      	movs	r3, #14
   134d4:	18fb      	adds	r3, r7, r3
   134d6:	2100      	movs	r1, #0
   134d8:	5e5b      	ldrsh	r3, [r3, r1]
   134da:	4313      	orrs	r3, r2
   134dc:	b21a      	sxth	r2, r3
   134de:	230e      	movs	r3, #14
   134e0:	18fb      	adds	r3, r7, r3
   134e2:	801a      	strh	r2, [r3, #0]
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
   134e4:	687b      	ldr	r3, [r7, #4]
   134e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   134e8:	1c5a      	adds	r2, r3, #1
   134ea:	687b      	ldr	r3, [r7, #4]
   134ec:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
   134ee:	230e      	movs	r3, #14
   134f0:	18fb      	adds	r3, r7, r3
   134f2:	881b      	ldrh	r3, [r3, #0]
   134f4:	05db      	lsls	r3, r3, #23
   134f6:	0dda      	lsrs	r2, r3, #23
   134f8:	68bb      	ldr	r3, [r7, #8]
   134fa:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
   134fc:	687b      	ldr	r3, [r7, #4]
   134fe:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
   13500:	b29b      	uxth	r3, r3
   13502:	3b01      	subs	r3, #1
   13504:	b29a      	uxth	r2, r3
   13506:	687b      	ldr	r3, [r7, #4]
   13508:	869a      	strh	r2, [r3, #52]	; 0x34
}
   1350a:	46c0      	nop			; (mov r8, r8)
   1350c:	46bd      	mov	sp, r7
   1350e:	b004      	add	sp, #16
   13510:	bd80      	pop	{r7, pc}
   13512:	46c0      	nop			; (mov r8, r8)

00013514 <_spi_write_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write_dummy(
		struct spi_module *const module)
{
   13514:	b580      	push	{r7, lr}
   13516:	b084      	sub	sp, #16
   13518:	af00      	add	r7, sp, #0
   1351a:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
   1351c:	687b      	ldr	r3, [r7, #4]
   1351e:	681b      	ldr	r3, [r3, #0]
   13520:	60fb      	str	r3, [r7, #12]

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
   13522:	4b08      	ldr	r3, [pc, #32]	; (13544 <_spi_write_dummy+0x30>)
   13524:	881b      	ldrh	r3, [r3, #0]
   13526:	001a      	movs	r2, r3
   13528:	68fb      	ldr	r3, [r7, #12]
   1352a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
   1352c:	687b      	ldr	r3, [r7, #4]
   1352e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
   13530:	b29b      	uxth	r3, r3
   13532:	3b01      	subs	r3, #1
   13534:	b29a      	uxth	r2, r3
   13536:	687b      	ldr	r3, [r7, #4]
   13538:	865a      	strh	r2, [r3, #50]	; 0x32
}
   1353a:	46c0      	nop			; (mov r8, r8)
   1353c:	46bd      	mov	sp, r7
   1353e:	b004      	add	sp, #16
   13540:	bd80      	pop	{r7, pc}
   13542:	46c0      	nop			; (mov r8, r8)
   13544:	200003cc 	.word	0x200003cc

00013548 <_spi_read_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
   13548:	b580      	push	{r7, lr}
   1354a:	b084      	sub	sp, #16
   1354c:	af00      	add	r7, sp, #0
   1354e:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
   13550:	687b      	ldr	r3, [r7, #4]
   13552:	681b      	ldr	r3, [r3, #0]
   13554:	60fb      	str	r3, [r7, #12]
	uint16_t flush = 0;
   13556:	230a      	movs	r3, #10
   13558:	18fb      	adds	r3, r7, r3
   1355a:	2200      	movs	r2, #0
   1355c:	801a      	strh	r2, [r3, #0]

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
   1355e:	68fb      	ldr	r3, [r7, #12]
   13560:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   13562:	230a      	movs	r3, #10
   13564:	18fb      	adds	r3, r7, r3
   13566:	801a      	strh	r2, [r3, #0]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
   13568:	687b      	ldr	r3, [r7, #4]
   1356a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
   1356c:	b29b      	uxth	r3, r3
   1356e:	3b01      	subs	r3, #1
   13570:	b29a      	uxth	r2, r3
   13572:	687b      	ldr	r3, [r7, #4]
   13574:	865a      	strh	r2, [r3, #50]	; 0x32
}
   13576:	46c0      	nop			; (mov r8, r8)
   13578:	46bd      	mov	sp, r7
   1357a:	b004      	add	sp, #16
   1357c:	bd80      	pop	{r7, pc}
   1357e:	46c0      	nop			; (mov r8, r8)

00013580 <_spi_read>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read(
		struct spi_module *const module)
{
   13580:	b580      	push	{r7, lr}
   13582:	b084      	sub	sp, #16
   13584:	af00      	add	r7, sp, #0
   13586:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
   13588:	687b      	ldr	r3, [r7, #4]
   1358a:	681b      	ldr	r3, [r3, #0]
   1358c:	60fb      	str	r3, [r7, #12]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
   1358e:	68fb      	ldr	r3, [r7, #12]
   13590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   13592:	b29a      	uxth	r2, r3
   13594:	230a      	movs	r3, #10
   13596:	18fb      	adds	r3, r7, r3
   13598:	05d2      	lsls	r2, r2, #23
   1359a:	0dd2      	lsrs	r2, r2, #23
   1359c:	801a      	strh	r2, [r3, #0]

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
   1359e:	687b      	ldr	r3, [r7, #4]
   135a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   135a2:	220a      	movs	r2, #10
   135a4:	18ba      	adds	r2, r7, r2
   135a6:	8812      	ldrh	r2, [r2, #0]
   135a8:	b2d2      	uxtb	r2, r2
   135aa:	701a      	strb	r2, [r3, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
   135ac:	687b      	ldr	r3, [r7, #4]
   135ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   135b0:	1c5a      	adds	r2, r3, #1
   135b2:	687b      	ldr	r3, [r7, #4]
   135b4:	629a      	str	r2, [r3, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
   135b6:	687b      	ldr	r3, [r7, #4]
   135b8:	799b      	ldrb	r3, [r3, #6]
   135ba:	2b01      	cmp	r3, #1
   135bc:	d10d      	bne.n	135da <_spi_read+0x5a>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
   135be:	687b      	ldr	r3, [r7, #4]
   135c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   135c2:	220a      	movs	r2, #10
   135c4:	18ba      	adds	r2, r7, r2
   135c6:	8812      	ldrh	r2, [r2, #0]
   135c8:	0a12      	lsrs	r2, r2, #8
   135ca:	b292      	uxth	r2, r2
   135cc:	b2d2      	uxtb	r2, r2
   135ce:	701a      	strb	r2, [r3, #0]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
   135d0:	687b      	ldr	r3, [r7, #4]
   135d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   135d4:	1c5a      	adds	r2, r3, #1
   135d6:	687b      	ldr	r3, [r7, #4]
   135d8:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
   135da:	687b      	ldr	r3, [r7, #4]
   135dc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
   135de:	b29b      	uxth	r3, r3
   135e0:	3b01      	subs	r3, #1
   135e2:	b29a      	uxth	r2, r3
   135e4:	687b      	ldr	r3, [r7, #4]
   135e6:	861a      	strh	r2, [r3, #48]	; 0x30
}
   135e8:	46c0      	nop			; (mov r8, r8)
   135ea:	46bd      	mov	sp, r7
   135ec:	b004      	add	sp, #16
   135ee:	bd80      	pop	{r7, pc}

000135f0 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
   135f0:	b580      	push	{r7, lr}
   135f2:	b086      	sub	sp, #24
   135f4:	af00      	add	r7, sp, #0
   135f6:	0002      	movs	r2, r0
   135f8:	1dfb      	adds	r3, r7, #7
   135fa:	701a      	strb	r2, [r3, #0]
	/* Get device instance from the look-up table */
	struct spi_module *module
		= (struct spi_module *)_sercom_instances[instance];
   135fc:	1dfb      	adds	r3, r7, #7
   135fe:	781a      	ldrb	r2, [r3, #0]
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
	/* Get device instance from the look-up table */
	struct spi_module *module
   13600:	4bb9      	ldr	r3, [pc, #740]	; (138e8 <_spi_interrupt_handler+0x2f8>)
   13602:	0092      	lsls	r2, r2, #2
   13604:	58d3      	ldr	r3, [r2, r3]
   13606:	617b      	str	r3, [r7, #20]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
   13608:	697b      	ldr	r3, [r7, #20]
   1360a:	681b      	ldr	r3, [r3, #0]
   1360c:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
   1360e:	697b      	ldr	r3, [r7, #20]
   13610:	2237      	movs	r2, #55	; 0x37
   13612:	5c9a      	ldrb	r2, [r3, r2]
   13614:	697b      	ldr	r3, [r7, #20]
   13616:	2136      	movs	r1, #54	; 0x36
   13618:	5c59      	ldrb	r1, [r3, r1]

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
   1361a:	230f      	movs	r3, #15
   1361c:	18fb      	adds	r3, r7, r3
   1361e:	400a      	ands	r2, r1
   13620:	701a      	strb	r2, [r3, #0]
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
   13622:	693b      	ldr	r3, [r7, #16]
   13624:	7e1b      	ldrb	r3, [r3, #24]
   13626:	b2da      	uxtb	r2, r3
   13628:	230c      	movs	r3, #12
   1362a:	18fb      	adds	r3, r7, r3
   1362c:	801a      	strh	r2, [r3, #0]
	interrupt_status &= spi_hw->INTENSET.reg;
   1362e:	693b      	ldr	r3, [r7, #16]
   13630:	7d9b      	ldrb	r3, [r3, #22]
   13632:	b2db      	uxtb	r3, r3
   13634:	b29a      	uxth	r2, r3
   13636:	230c      	movs	r3, #12
   13638:	18fb      	adds	r3, r7, r3
   1363a:	210c      	movs	r1, #12
   1363c:	1879      	adds	r1, r7, r1
   1363e:	8809      	ldrh	r1, [r1, #0]
   13640:	400a      	ands	r2, r1
   13642:	801a      	strh	r2, [r3, #0]

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
   13644:	230c      	movs	r3, #12
   13646:	18fb      	adds	r3, r7, r3
   13648:	881b      	ldrh	r3, [r3, #0]
   1364a:	2201      	movs	r2, #1
   1364c:	4013      	ands	r3, r2
   1364e:	d041      	beq.n	136d4 <_spi_interrupt_handler+0xe4>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
   13650:	697b      	ldr	r3, [r7, #20]
   13652:	795b      	ldrb	r3, [r3, #5]
   13654:	2b01      	cmp	r3, #1
   13656:	d110      	bne.n	1367a <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
   13658:	697b      	ldr	r3, [r7, #20]
   1365a:	7a5b      	ldrb	r3, [r3, #9]
   1365c:	b2db      	uxtb	r3, r3
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
   1365e:	2b00      	cmp	r3, #0
   13660:	d10b      	bne.n	1367a <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
   13662:	697b      	ldr	r3, [r7, #20]
   13664:	0018      	movs	r0, r3
   13666:	4ba1      	ldr	r3, [pc, #644]	; (138ec <_spi_interrupt_handler+0x2fc>)
   13668:	4798      	blx	r3
			if (module->remaining_dummy_buffer_length == 0) {
   1366a:	697b      	ldr	r3, [r7, #20]
   1366c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
   1366e:	b29b      	uxth	r3, r3
   13670:	2b00      	cmp	r3, #0
   13672:	d102      	bne.n	1367a <_spi_interrupt_handler+0x8a>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
   13674:	693b      	ldr	r3, [r7, #16]
   13676:	2201      	movs	r2, #1
   13678:	751a      	strb	r2, [r3, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
   1367a:	697b      	ldr	r3, [r7, #20]
   1367c:	795b      	ldrb	r3, [r3, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
   1367e:	2b01      	cmp	r3, #1
   13680:	d104      	bne.n	1368c <_spi_interrupt_handler+0x9c>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
   13682:	697b      	ldr	r3, [r7, #20]
   13684:	7a5b      	ldrb	r3, [r3, #9]
   13686:	b2db      	uxtb	r3, r3
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
   13688:	2b00      	cmp	r3, #0
   1368a:	d108      	bne.n	1369e <_spi_interrupt_handler+0xae>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
   1368c:	697b      	ldr	r3, [r7, #20]
   1368e:	795b      	ldrb	r3, [r3, #5]
   13690:	2b00      	cmp	r3, #0
   13692:	d11f      	bne.n	136d4 <_spi_interrupt_handler+0xe4>
			(module->dir != SPI_DIRECTION_READ))
   13694:	697b      	ldr	r3, [r7, #20]
   13696:	7a5b      	ldrb	r3, [r3, #9]
   13698:	b2db      	uxtb	r3, r3
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
   1369a:	2b00      	cmp	r3, #0
   1369c:	d01a      	beq.n	136d4 <_spi_interrupt_handler+0xe4>
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
   1369e:	697b      	ldr	r3, [r7, #20]
   136a0:	0018      	movs	r0, r3
   136a2:	4b93      	ldr	r3, [pc, #588]	; (138f0 <_spi_interrupt_handler+0x300>)
   136a4:	4798      	blx	r3
			if (module->remaining_tx_buffer_length == 0) {
   136a6:	697b      	ldr	r3, [r7, #20]
   136a8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
   136aa:	b29b      	uxth	r3, r3
   136ac:	2b00      	cmp	r3, #0
   136ae:	d111      	bne.n	136d4 <_spi_interrupt_handler+0xe4>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
   136b0:	693b      	ldr	r3, [r7, #16]
   136b2:	2201      	movs	r2, #1
   136b4:	751a      	strb	r2, [r3, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
   136b6:	697b      	ldr	r3, [r7, #20]
   136b8:	7a5b      	ldrb	r3, [r3, #9]
   136ba:	b2db      	uxtb	r3, r3
   136bc:	2b01      	cmp	r3, #1
   136be:	d109      	bne.n	136d4 <_spi_interrupt_handler+0xe4>
						!(module->receiver_enabled)) {
   136c0:	697b      	ldr	r3, [r7, #20]
   136c2:	79db      	ldrb	r3, [r3, #7]
   136c4:	2201      	movs	r2, #1
   136c6:	4053      	eors	r3, r2
   136c8:	b2db      	uxtb	r3, r3
			if (module->remaining_tx_buffer_length == 0) {
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;

				if (module->dir == SPI_DIRECTION_WRITE &&
   136ca:	2b00      	cmp	r3, #0
   136cc:	d002      	beq.n	136d4 <_spi_interrupt_handler+0xe4>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
   136ce:	693b      	ldr	r3, [r7, #16]
   136d0:	2202      	movs	r2, #2
   136d2:	759a      	strb	r2, [r3, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
   136d4:	230c      	movs	r3, #12
   136d6:	18fb      	adds	r3, r7, r3
   136d8:	881b      	ldrh	r3, [r3, #0]
   136da:	2204      	movs	r2, #4
   136dc:	4013      	ands	r3, r2
   136de:	d100      	bne.n	136e2 <_spi_interrupt_handler+0xf2>
   136e0:	e07e      	b.n	137e0 <_spi_interrupt_handler+0x1f0>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
   136e2:	693b      	ldr	r3, [r7, #16]
   136e4:	8b5b      	ldrh	r3, [r3, #26]
   136e6:	b29b      	uxth	r3, r3
   136e8:	001a      	movs	r2, r3
   136ea:	2304      	movs	r3, #4
   136ec:	4013      	ands	r3, r2
   136ee:	d022      	beq.n	13736 <_spi_interrupt_handler+0x146>
			if (module->dir != SPI_DIRECTION_WRITE) {
   136f0:	697b      	ldr	r3, [r7, #20]
   136f2:	7a5b      	ldrb	r3, [r3, #9]
   136f4:	b2db      	uxtb	r3, r3
   136f6:	2b01      	cmp	r3, #1
   136f8:	d014      	beq.n	13724 <_spi_interrupt_handler+0x134>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
   136fa:	697b      	ldr	r3, [r7, #20]
   136fc:	2238      	movs	r2, #56	; 0x38
   136fe:	211e      	movs	r1, #30
   13700:	5499      	strb	r1, [r3, r2]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
   13702:	697b      	ldr	r3, [r7, #20]
   13704:	2203      	movs	r2, #3
   13706:	725a      	strb	r2, [r3, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
   13708:	693b      	ldr	r3, [r7, #16]
   1370a:	2205      	movs	r2, #5
   1370c:	751a      	strb	r2, [r3, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
   1370e:	230f      	movs	r3, #15
   13710:	18fb      	adds	r3, r7, r3
   13712:	781b      	ldrb	r3, [r3, #0]
   13714:	2208      	movs	r2, #8
   13716:	4013      	ands	r3, r2
   13718:	d004      	beq.n	13724 <_spi_interrupt_handler+0x134>
					(module->callback[SPI_CALLBACK_ERROR])(module);
   1371a:	697b      	ldr	r3, [r7, #20]
   1371c:	699b      	ldr	r3, [r3, #24]
   1371e:	697a      	ldr	r2, [r7, #20]
   13720:	0010      	movs	r0, r2
   13722:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
   13724:	693b      	ldr	r3, [r7, #16]
   13726:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   13728:	230a      	movs	r3, #10
   1372a:	18fb      	adds	r3, r7, r3
   1372c:	801a      	strh	r2, [r3, #0]
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
   1372e:	693b      	ldr	r3, [r7, #16]
   13730:	2204      	movs	r2, #4
   13732:	835a      	strh	r2, [r3, #26]
   13734:	e054      	b.n	137e0 <_spi_interrupt_handler+0x1f0>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
   13736:	697b      	ldr	r3, [r7, #20]
   13738:	7a5b      	ldrb	r3, [r3, #9]
   1373a:	b2db      	uxtb	r3, r3
   1373c:	2b01      	cmp	r3, #1
   1373e:	d11e      	bne.n	1377e <_spi_interrupt_handler+0x18e>
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
   13740:	697b      	ldr	r3, [r7, #20]
   13742:	0018      	movs	r0, r3
   13744:	4b6b      	ldr	r3, [pc, #428]	; (138f4 <_spi_interrupt_handler+0x304>)
   13746:	4798      	blx	r3
				if (module->remaining_dummy_buffer_length == 0) {
   13748:	697b      	ldr	r3, [r7, #20]
   1374a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
   1374c:	b29b      	uxth	r3, r3
   1374e:	2b00      	cmp	r3, #0
   13750:	d146      	bne.n	137e0 <_spi_interrupt_handler+0x1f0>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
   13752:	693b      	ldr	r3, [r7, #16]
   13754:	2204      	movs	r2, #4
   13756:	751a      	strb	r2, [r3, #20]
					module->status = STATUS_OK;
   13758:	697b      	ldr	r3, [r7, #20]
   1375a:	2238      	movs	r2, #56	; 0x38
   1375c:	2100      	movs	r1, #0
   1375e:	5499      	strb	r1, [r3, r2]
					module->dir = SPI_DIRECTION_IDLE;
   13760:	697b      	ldr	r3, [r7, #20]
   13762:	2203      	movs	r2, #3
   13764:	725a      	strb	r2, [r3, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
   13766:	230f      	movs	r3, #15
   13768:	18fb      	adds	r3, r7, r3
   1376a:	781b      	ldrb	r3, [r3, #0]
   1376c:	2201      	movs	r2, #1
   1376e:	4013      	ands	r3, r2
   13770:	d036      	beq.n	137e0 <_spi_interrupt_handler+0x1f0>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
   13772:	697b      	ldr	r3, [r7, #20]
   13774:	68db      	ldr	r3, [r3, #12]
   13776:	697a      	ldr	r2, [r7, #20]
   13778:	0010      	movs	r0, r2
   1377a:	4798      	blx	r3
   1377c:	e030      	b.n	137e0 <_spi_interrupt_handler+0x1f0>
					}
				}
			} else {
				/* Read data register */
				_spi_read(module);
   1377e:	697b      	ldr	r3, [r7, #20]
   13780:	0018      	movs	r0, r3
   13782:	4b5d      	ldr	r3, [pc, #372]	; (138f8 <_spi_interrupt_handler+0x308>)
   13784:	4798      	blx	r3

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
   13786:	697b      	ldr	r3, [r7, #20]
   13788:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
   1378a:	b29b      	uxth	r3, r3
   1378c:	2b00      	cmp	r3, #0
   1378e:	d127      	bne.n	137e0 <_spi_interrupt_handler+0x1f0>
					module->status = STATUS_OK;
   13790:	697b      	ldr	r3, [r7, #20]
   13792:	2238      	movs	r2, #56	; 0x38
   13794:	2100      	movs	r1, #0
   13796:	5499      	strb	r1, [r3, r2]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
   13798:	693b      	ldr	r3, [r7, #16]
   1379a:	2204      	movs	r2, #4
   1379c:	751a      	strb	r2, [r3, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
   1379e:	697b      	ldr	r3, [r7, #20]
   137a0:	7a5b      	ldrb	r3, [r3, #9]
   137a2:	b2db      	uxtb	r3, r3
   137a4:	2b02      	cmp	r3, #2
   137a6:	d10b      	bne.n	137c0 <_spi_interrupt_handler+0x1d0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
   137a8:	230f      	movs	r3, #15
   137aa:	18fb      	adds	r3, r7, r3
   137ac:	781b      	ldrb	r3, [r3, #0]
   137ae:	2204      	movs	r2, #4
   137b0:	4013      	ands	r3, r2
   137b2:	d015      	beq.n	137e0 <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
   137b4:	697b      	ldr	r3, [r7, #20]
   137b6:	695b      	ldr	r3, [r3, #20]
   137b8:	697a      	ldr	r2, [r7, #20]
   137ba:	0010      	movs	r0, r2
   137bc:	4798      	blx	r3
   137be:	e00f      	b.n	137e0 <_spi_interrupt_handler+0x1f0>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
   137c0:	697b      	ldr	r3, [r7, #20]
   137c2:	7a5b      	ldrb	r3, [r3, #9]
   137c4:	b2db      	uxtb	r3, r3
   137c6:	2b00      	cmp	r3, #0
   137c8:	d10a      	bne.n	137e0 <_spi_interrupt_handler+0x1f0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
   137ca:	230f      	movs	r3, #15
   137cc:	18fb      	adds	r3, r7, r3
   137ce:	781b      	ldrb	r3, [r3, #0]
   137d0:	2202      	movs	r2, #2
   137d2:	4013      	ands	r3, r2
   137d4:	d004      	beq.n	137e0 <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
   137d6:	697b      	ldr	r3, [r7, #20]
   137d8:	691b      	ldr	r3, [r3, #16]
   137da:	697a      	ldr	r2, [r7, #20]
   137dc:	0010      	movs	r0, r2
   137de:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
   137e0:	230c      	movs	r3, #12
   137e2:	18fb      	adds	r3, r7, r3
   137e4:	881b      	ldrh	r3, [r3, #0]
   137e6:	2202      	movs	r2, #2
   137e8:	4013      	ands	r3, r2
   137ea:	d046      	beq.n	1387a <_spi_interrupt_handler+0x28a>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
   137ec:	697b      	ldr	r3, [r7, #20]
   137ee:	795b      	ldrb	r3, [r3, #5]
   137f0:	2b00      	cmp	r3, #0
   137f2:	d11d      	bne.n	13830 <_spi_interrupt_handler+0x240>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
   137f4:	693b      	ldr	r3, [r7, #16]
   137f6:	2207      	movs	r2, #7
   137f8:	751a      	strb	r2, [r3, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
   137fa:	693b      	ldr	r3, [r7, #16]
   137fc:	2202      	movs	r2, #2
   137fe:	761a      	strb	r2, [r3, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
   13800:	697b      	ldr	r3, [r7, #20]
   13802:	2203      	movs	r2, #3
   13804:	725a      	strb	r2, [r3, #9]
			module->remaining_tx_buffer_length = 0;
   13806:	697b      	ldr	r3, [r7, #20]
   13808:	2200      	movs	r2, #0
   1380a:	869a      	strh	r2, [r3, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
   1380c:	697b      	ldr	r3, [r7, #20]
   1380e:	2200      	movs	r2, #0
   13810:	861a      	strh	r2, [r3, #48]	; 0x30
			module->status = STATUS_OK;
   13812:	697b      	ldr	r3, [r7, #20]
   13814:	2238      	movs	r2, #56	; 0x38
   13816:	2100      	movs	r1, #0
   13818:	5499      	strb	r1, [r3, r2]

			if (callback_mask &
   1381a:	230f      	movs	r3, #15
   1381c:	18fb      	adds	r3, r7, r3
   1381e:	781b      	ldrb	r3, [r3, #0]
   13820:	2210      	movs	r2, #16
   13822:	4013      	ands	r3, r2
   13824:	d004      	beq.n	13830 <_spi_interrupt_handler+0x240>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
   13826:	697b      	ldr	r3, [r7, #20]
   13828:	69db      	ldr	r3, [r3, #28]
   1382a:	697a      	ldr	r2, [r7, #20]
   1382c:	0010      	movs	r0, r2
   1382e:	4798      	blx	r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
   13830:	697b      	ldr	r3, [r7, #20]
   13832:	795b      	ldrb	r3, [r3, #5]
   13834:	2b01      	cmp	r3, #1
   13836:	d120      	bne.n	1387a <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
   13838:	697b      	ldr	r3, [r7, #20]
   1383a:	7a5b      	ldrb	r3, [r3, #9]
   1383c:	b2db      	uxtb	r3, r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
   1383e:	2b01      	cmp	r3, #1
   13840:	d11b      	bne.n	1387a <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
   13842:	697b      	ldr	r3, [r7, #20]
   13844:	79db      	ldrb	r3, [r3, #7]
   13846:	2201      	movs	r2, #1
   13848:	4053      	eors	r3, r2
   1384a:	b2db      	uxtb	r3, r3
   1384c:	2b00      	cmp	r3, #0
   1384e:	d014      	beq.n	1387a <_spi_interrupt_handler+0x28a>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
   13850:	693b      	ldr	r3, [r7, #16]
   13852:	2202      	movs	r2, #2
   13854:	751a      	strb	r2, [r3, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
   13856:	697b      	ldr	r3, [r7, #20]
   13858:	2203      	movs	r2, #3
   1385a:	725a      	strb	r2, [r3, #9]
			module->status = STATUS_OK;
   1385c:	697b      	ldr	r3, [r7, #20]
   1385e:	2238      	movs	r2, #56	; 0x38
   13860:	2100      	movs	r1, #0
   13862:	5499      	strb	r1, [r3, r2]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
   13864:	230f      	movs	r3, #15
   13866:	18fb      	adds	r3, r7, r3
   13868:	781b      	ldrb	r3, [r3, #0]
   1386a:	2201      	movs	r2, #1
   1386c:	4013      	ands	r3, r2
   1386e:	d004      	beq.n	1387a <_spi_interrupt_handler+0x28a>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
   13870:	697b      	ldr	r3, [r7, #20]
   13872:	68db      	ldr	r3, [r3, #12]
   13874:	697a      	ldr	r2, [r7, #20]
   13876:	0010      	movs	r0, r2
   13878:	4798      	blx	r3
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
   1387a:	230c      	movs	r3, #12
   1387c:	18fb      	adds	r3, r7, r3
   1387e:	881b      	ldrh	r3, [r3, #0]
   13880:	2208      	movs	r2, #8
   13882:	4013      	ands	r3, r2
   13884:	d014      	beq.n	138b0 <_spi_interrupt_handler+0x2c0>
			if (module->mode == SPI_MODE_SLAVE) {
   13886:	697b      	ldr	r3, [r7, #20]
   13888:	795b      	ldrb	r3, [r3, #5]
   1388a:	2b00      	cmp	r3, #0
   1388c:	d110      	bne.n	138b0 <_spi_interrupt_handler+0x2c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
   1388e:	693b      	ldr	r3, [r7, #16]
   13890:	2208      	movs	r2, #8
   13892:	751a      	strb	r2, [r3, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
   13894:	693b      	ldr	r3, [r7, #16]
   13896:	2208      	movs	r2, #8
   13898:	761a      	strb	r2, [r3, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
   1389a:	230f      	movs	r3, #15
   1389c:	18fb      	adds	r3, r7, r3
   1389e:	781b      	ldrb	r3, [r3, #0]
   138a0:	2220      	movs	r2, #32
   138a2:	4013      	ands	r3, r2
   138a4:	d004      	beq.n	138b0 <_spi_interrupt_handler+0x2c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
   138a6:	697b      	ldr	r3, [r7, #20]
   138a8:	6a1b      	ldr	r3, [r3, #32]
   138aa:	697a      	ldr	r2, [r7, #20]
   138ac:	0010      	movs	r0, r2
   138ae:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
   138b0:	230c      	movs	r3, #12
   138b2:	18fb      	adds	r3, r7, r3
   138b4:	881b      	ldrh	r3, [r3, #0]
   138b6:	2280      	movs	r2, #128	; 0x80
   138b8:	4013      	ands	r3, r2
   138ba:	d010      	beq.n	138de <_spi_interrupt_handler+0x2ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
   138bc:	693b      	ldr	r3, [r7, #16]
   138be:	2280      	movs	r2, #128	; 0x80
   138c0:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
   138c2:	693b      	ldr	r3, [r7, #16]
   138c4:	2280      	movs	r2, #128	; 0x80
   138c6:	761a      	strb	r2, [r3, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
   138c8:	230f      	movs	r3, #15
   138ca:	18fb      	adds	r3, r7, r3
   138cc:	781b      	ldrb	r3, [r3, #0]
   138ce:	2240      	movs	r2, #64	; 0x40
   138d0:	4013      	ands	r3, r2
   138d2:	d004      	beq.n	138de <_spi_interrupt_handler+0x2ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
   138d4:	697b      	ldr	r3, [r7, #20]
   138d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   138d8:	697a      	ldr	r2, [r7, #20]
   138da:	0010      	movs	r0, r2
   138dc:	4798      	blx	r3
		}
	}
#  endif
}
   138de:	46c0      	nop			; (mov r8, r8)
   138e0:	46bd      	mov	sp, r7
   138e2:	b006      	add	sp, #24
   138e4:	bd80      	pop	{r7, pc}
   138e6:	46c0      	nop			; (mov r8, r8)
   138e8:	200003b4 	.word	0x200003b4
   138ec:	00013515 	.word	0x00013515
   138f0:	00013499 	.word	0x00013499
   138f4:	00013549 	.word	0x00013549
   138f8:	00013581 	.word	0x00013581

000138fc <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
   138fc:	b580      	push	{r7, lr}
   138fe:	b082      	sub	sp, #8
   13900:	af00      	add	r7, sp, #0
   13902:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
   13904:	687b      	ldr	r3, [r7, #4]
   13906:	2200      	movs	r2, #0
   13908:	701a      	strb	r2, [r3, #0]
}
   1390a:	46c0      	nop			; (mov r8, r8)
   1390c:	46bd      	mov	sp, r7
   1390e:	b002      	add	sp, #8
   13910:	bd80      	pop	{r7, pc}
   13912:	46c0      	nop			; (mov r8, r8)

00013914 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
   13914:	b580      	push	{r7, lr}
   13916:	b082      	sub	sp, #8
   13918:	af00      	add	r7, sp, #0
   1391a:	0002      	movs	r2, r0
   1391c:	6039      	str	r1, [r7, #0]
   1391e:	1dfb      	adds	r3, r7, #7
   13920:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   13922:	1dfb      	adds	r3, r7, #7
   13924:	781b      	ldrb	r3, [r3, #0]
   13926:	2b01      	cmp	r3, #1
   13928:	d00a      	beq.n	13940 <system_apb_clock_set_mask+0x2c>
   1392a:	2b02      	cmp	r3, #2
   1392c:	d00f      	beq.n	1394e <system_apb_clock_set_mask+0x3a>
   1392e:	2b00      	cmp	r3, #0
   13930:	d114      	bne.n	1395c <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
   13932:	4b0e      	ldr	r3, [pc, #56]	; (1396c <system_apb_clock_set_mask+0x58>)
   13934:	4a0d      	ldr	r2, [pc, #52]	; (1396c <system_apb_clock_set_mask+0x58>)
   13936:	6991      	ldr	r1, [r2, #24]
   13938:	683a      	ldr	r2, [r7, #0]
   1393a:	430a      	orrs	r2, r1
   1393c:	619a      	str	r2, [r3, #24]
			break;
   1393e:	e00f      	b.n	13960 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
   13940:	4b0a      	ldr	r3, [pc, #40]	; (1396c <system_apb_clock_set_mask+0x58>)
   13942:	4a0a      	ldr	r2, [pc, #40]	; (1396c <system_apb_clock_set_mask+0x58>)
   13944:	69d1      	ldr	r1, [r2, #28]
   13946:	683a      	ldr	r2, [r7, #0]
   13948:	430a      	orrs	r2, r1
   1394a:	61da      	str	r2, [r3, #28]
			break;
   1394c:	e008      	b.n	13960 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
   1394e:	4b07      	ldr	r3, [pc, #28]	; (1396c <system_apb_clock_set_mask+0x58>)
   13950:	4a06      	ldr	r2, [pc, #24]	; (1396c <system_apb_clock_set_mask+0x58>)
   13952:	6a11      	ldr	r1, [r2, #32]
   13954:	683a      	ldr	r2, [r7, #0]
   13956:	430a      	orrs	r2, r1
   13958:	621a      	str	r2, [r3, #32]
			break;
   1395a:	e001      	b.n	13960 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
   1395c:	2317      	movs	r3, #23
   1395e:	e000      	b.n	13962 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
   13960:	2300      	movs	r3, #0
}
   13962:	0018      	movs	r0, r3
   13964:	46bd      	mov	sp, r7
   13966:	b002      	add	sp, #8
   13968:	bd80      	pop	{r7, pc}
   1396a:	46c0      	nop			; (mov r8, r8)
   1396c:	40000400 	.word	0x40000400

00013970 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
   13970:	b580      	push	{r7, lr}
   13972:	b082      	sub	sp, #8
   13974:	af00      	add	r7, sp, #0
   13976:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
   13978:	687b      	ldr	r3, [r7, #4]
   1397a:	2280      	movs	r2, #128	; 0x80
   1397c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
   1397e:	687b      	ldr	r3, [r7, #4]
   13980:	2200      	movs	r2, #0
   13982:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
   13984:	687b      	ldr	r3, [r7, #4]
   13986:	2201      	movs	r2, #1
   13988:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
   1398a:	687b      	ldr	r3, [r7, #4]
   1398c:	2200      	movs	r2, #0
   1398e:	70da      	strb	r2, [r3, #3]
}
   13990:	46c0      	nop			; (mov r8, r8)
   13992:	46bd      	mov	sp, r7
   13994:	b002      	add	sp, #8
   13996:	bd80      	pop	{r7, pc}

00013998 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
   13998:	b580      	push	{r7, lr}
   1399a:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
   1399c:	4b05      	ldr	r3, [pc, #20]	; (139b4 <system_is_debugger_present+0x1c>)
   1399e:	789b      	ldrb	r3, [r3, #2]
   139a0:	b2db      	uxtb	r3, r3
   139a2:	001a      	movs	r2, r3
   139a4:	2302      	movs	r3, #2
   139a6:	4013      	ands	r3, r2
   139a8:	1e5a      	subs	r2, r3, #1
   139aa:	4193      	sbcs	r3, r2
   139ac:	b2db      	uxtb	r3, r3
}
   139ae:	0018      	movs	r0, r3
   139b0:	46bd      	mov	sp, r7
   139b2:	bd80      	pop	{r7, pc}
   139b4:	41002000 	.word	0x41002000

000139b8 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
   139b8:	b580      	push	{r7, lr}
   139ba:	b084      	sub	sp, #16
   139bc:	af00      	add	r7, sp, #0
   139be:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
   139c0:	687b      	ldr	r3, [r7, #4]
   139c2:	681b      	ldr	r3, [r3, #0]
   139c4:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
   139c6:	68fb      	ldr	r3, [r7, #12]
   139c8:	69db      	ldr	r3, [r3, #28]
   139ca:	1e5a      	subs	r2, r3, #1
   139cc:	4193      	sbcs	r3, r2
   139ce:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
   139d0:	0018      	movs	r0, r3
   139d2:	46bd      	mov	sp, r7
   139d4:	b004      	add	sp, #16
   139d6:	bd80      	pop	{r7, pc}

000139d8 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
   139d8:	b580      	push	{r7, lr}
   139da:	b082      	sub	sp, #8
   139dc:	af00      	add	r7, sp, #0
   139de:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
   139e0:	46c0      	nop			; (mov r8, r8)
   139e2:	687b      	ldr	r3, [r7, #4]
   139e4:	0018      	movs	r0, r3
   139e6:	4b04      	ldr	r3, [pc, #16]	; (139f8 <_usart_wait_for_sync+0x20>)
   139e8:	4798      	blx	r3
   139ea:	1e03      	subs	r3, r0, #0
   139ec:	d1f9      	bne.n	139e2 <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
   139ee:	46c0      	nop			; (mov r8, r8)
   139f0:	46bd      	mov	sp, r7
   139f2:	b002      	add	sp, #8
   139f4:	bd80      	pop	{r7, pc}
   139f6:	46c0      	nop			; (mov r8, r8)
   139f8:	000139b9 	.word	0x000139b9

000139fc <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
   139fc:	b5b0      	push	{r4, r5, r7, lr}
   139fe:	b08c      	sub	sp, #48	; 0x30
   13a00:	af02      	add	r7, sp, #8
   13a02:	6078      	str	r0, [r7, #4]
   13a04:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   13a06:	687b      	ldr	r3, [r7, #4]
   13a08:	681b      	ldr	r3, [r3, #0]
   13a0a:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
   13a0c:	687b      	ldr	r3, [r7, #4]
   13a0e:	681b      	ldr	r3, [r3, #0]
   13a10:	0018      	movs	r0, r3
   13a12:	4bab      	ldr	r3, [pc, #684]	; (13cc0 <_usart_set_config+0x2c4>)
   13a14:	4798      	blx	r3
   13a16:	0003      	movs	r3, r0
   13a18:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
   13a1a:	697b      	ldr	r3, [r7, #20]
   13a1c:	3314      	adds	r3, #20
   13a1e:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
   13a20:	2300      	movs	r3, #0
   13a22:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
   13a24:	2300      	movs	r3, #0
   13a26:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
   13a28:	230a      	movs	r3, #10
   13a2a:	18fb      	adds	r3, r7, r3
   13a2c:	2200      	movs	r2, #0
   13a2e:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
   13a30:	231f      	movs	r3, #31
   13a32:	18fb      	adds	r3, r7, r3
   13a34:	2200      	movs	r2, #0
   13a36:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
   13a38:	231e      	movs	r3, #30
   13a3a:	18fb      	adds	r3, r7, r3
   13a3c:	2210      	movs	r2, #16
   13a3e:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
   13a40:	683b      	ldr	r3, [r7, #0]
   13a42:	8a1b      	ldrh	r3, [r3, #16]
   13a44:	2280      	movs	r2, #128	; 0x80
   13a46:	01d2      	lsls	r2, r2, #7
   13a48:	4293      	cmp	r3, r2
   13a4a:	d01c      	beq.n	13a86 <_usart_set_config+0x8a>
   13a4c:	2280      	movs	r2, #128	; 0x80
   13a4e:	01d2      	lsls	r2, r2, #7
   13a50:	4293      	cmp	r3, r2
   13a52:	dc06      	bgt.n	13a62 <_usart_set_config+0x66>
   13a54:	2b00      	cmp	r3, #0
   13a56:	d00d      	beq.n	13a74 <_usart_set_config+0x78>
   13a58:	2280      	movs	r2, #128	; 0x80
   13a5a:	0192      	lsls	r2, r2, #6
   13a5c:	4293      	cmp	r3, r2
   13a5e:	d024      	beq.n	13aaa <_usart_set_config+0xae>
   13a60:	e035      	b.n	13ace <_usart_set_config+0xd2>
   13a62:	22c0      	movs	r2, #192	; 0xc0
   13a64:	01d2      	lsls	r2, r2, #7
   13a66:	4293      	cmp	r3, r2
   13a68:	d028      	beq.n	13abc <_usart_set_config+0xc0>
   13a6a:	2280      	movs	r2, #128	; 0x80
   13a6c:	0212      	lsls	r2, r2, #8
   13a6e:	4293      	cmp	r3, r2
   13a70:	d012      	beq.n	13a98 <_usart_set_config+0x9c>
   13a72:	e02c      	b.n	13ace <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
   13a74:	231f      	movs	r3, #31
   13a76:	18fb      	adds	r3, r7, r3
   13a78:	2200      	movs	r2, #0
   13a7a:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
   13a7c:	231e      	movs	r3, #30
   13a7e:	18fb      	adds	r3, r7, r3
   13a80:	2210      	movs	r2, #16
   13a82:	701a      	strb	r2, [r3, #0]
			break;
   13a84:	e023      	b.n	13ace <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
   13a86:	231f      	movs	r3, #31
   13a88:	18fb      	adds	r3, r7, r3
   13a8a:	2200      	movs	r2, #0
   13a8c:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
   13a8e:	231e      	movs	r3, #30
   13a90:	18fb      	adds	r3, r7, r3
   13a92:	2208      	movs	r2, #8
   13a94:	701a      	strb	r2, [r3, #0]
			break;
   13a96:	e01a      	b.n	13ace <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
   13a98:	231f      	movs	r3, #31
   13a9a:	18fb      	adds	r3, r7, r3
   13a9c:	2200      	movs	r2, #0
   13a9e:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
   13aa0:	231e      	movs	r3, #30
   13aa2:	18fb      	adds	r3, r7, r3
   13aa4:	2203      	movs	r2, #3
   13aa6:	701a      	strb	r2, [r3, #0]
			break;
   13aa8:	e011      	b.n	13ace <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
   13aaa:	231f      	movs	r3, #31
   13aac:	18fb      	adds	r3, r7, r3
   13aae:	2201      	movs	r2, #1
   13ab0:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
   13ab2:	231e      	movs	r3, #30
   13ab4:	18fb      	adds	r3, r7, r3
   13ab6:	2210      	movs	r2, #16
   13ab8:	701a      	strb	r2, [r3, #0]
			break;
   13aba:	e008      	b.n	13ace <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
   13abc:	231f      	movs	r3, #31
   13abe:	18fb      	adds	r3, r7, r3
   13ac0:	2201      	movs	r2, #1
   13ac2:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
   13ac4:	231e      	movs	r3, #30
   13ac6:	18fb      	adds	r3, r7, r3
   13ac8:	2208      	movs	r2, #8
   13aca:	701a      	strb	r2, [r3, #0]
			break;
   13acc:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
   13ace:	683b      	ldr	r3, [r7, #0]
   13ad0:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
   13ad2:	683b      	ldr	r3, [r7, #0]
   13ad4:	68db      	ldr	r3, [r3, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
   13ad6:	431a      	orrs	r2, r3
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
   13ad8:	683b      	ldr	r3, [r7, #0]
   13ada:	695b      	ldr	r3, [r3, #20]
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
   13adc:	4313      	orrs	r3, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
   13ade:	683a      	ldr	r2, [r7, #0]
   13ae0:	8a12      	ldrh	r2, [r2, #16]

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
   13ae2:	4313      	orrs	r3, r2
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
   13ae4:	683a      	ldr	r2, [r7, #0]
   13ae6:	7e12      	ldrb	r2, [r2, #24]
   13ae8:	0212      	lsls	r2, r2, #8
	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
   13aea:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
   13aec:	683a      	ldr	r2, [r7, #0]
   13aee:	2126      	movs	r1, #38	; 0x26
   13af0:	5c52      	ldrb	r2, [r2, r1]
   13af2:	0752      	lsls	r2, r2, #29
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
   13af4:	4313      	orrs	r3, r2
   13af6:	627b      	str	r3, [r7, #36]	; 0x24
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
   13af8:	231d      	movs	r3, #29
   13afa:	18fb      	adds	r3, r7, r3
   13afc:	2200      	movs	r2, #0
   13afe:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
   13b00:	683b      	ldr	r3, [r7, #0]
   13b02:	685b      	ldr	r3, [r3, #4]
   13b04:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
   13b06:	68fb      	ldr	r3, [r7, #12]
   13b08:	2b00      	cmp	r3, #0
   13b0a:	d01e      	beq.n	13b4a <_usart_set_config+0x14e>
   13b0c:	2280      	movs	r2, #128	; 0x80
   13b0e:	0552      	lsls	r2, r2, #21
   13b10:	4293      	cmp	r3, r2
   13b12:	d14f      	bne.n	13bb4 <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
   13b14:	683b      	ldr	r3, [r7, #0]
   13b16:	2227      	movs	r2, #39	; 0x27
   13b18:	5c9b      	ldrb	r3, [r3, r2]
   13b1a:	2201      	movs	r2, #1
   13b1c:	4053      	eors	r3, r2
   13b1e:	b2db      	uxtb	r3, r3
   13b20:	2b00      	cmp	r3, #0
   13b22:	d046      	beq.n	13bb2 <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
   13b24:	683b      	ldr	r3, [r7, #0]
   13b26:	6a1d      	ldr	r5, [r3, #32]
   13b28:	693b      	ldr	r3, [r7, #16]
   13b2a:	b2db      	uxtb	r3, r3
   13b2c:	0018      	movs	r0, r3
   13b2e:	4b65      	ldr	r3, [pc, #404]	; (13cc4 <_usart_set_config+0x2c8>)
   13b30:	4798      	blx	r3
   13b32:	0001      	movs	r1, r0
   13b34:	231d      	movs	r3, #29
   13b36:	18fc      	adds	r4, r7, r3
   13b38:	230a      	movs	r3, #10
   13b3a:	18fb      	adds	r3, r7, r3
   13b3c:	001a      	movs	r2, r3
   13b3e:	0028      	movs	r0, r5
   13b40:	4b61      	ldr	r3, [pc, #388]	; (13cc8 <_usart_set_config+0x2cc>)
   13b42:	4798      	blx	r3
   13b44:	0003      	movs	r3, r0
   13b46:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
   13b48:	e033      	b.n	13bb2 <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
   13b4a:	683b      	ldr	r3, [r7, #0]
   13b4c:	2227      	movs	r2, #39	; 0x27
   13b4e:	5c9b      	ldrb	r3, [r3, r2]
   13b50:	2b00      	cmp	r3, #0
   13b52:	d014      	beq.n	13b7e <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
   13b54:	683b      	ldr	r3, [r7, #0]
   13b56:	6a18      	ldr	r0, [r3, #32]
   13b58:	683b      	ldr	r3, [r7, #0]
   13b5a:	6a99      	ldr	r1, [r3, #40]	; 0x28

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
				status_code =
   13b5c:	231d      	movs	r3, #29
   13b5e:	18fc      	adds	r4, r7, r3
   13b60:	231f      	movs	r3, #31
   13b62:	18fb      	adds	r3, r7, r3
   13b64:	781d      	ldrb	r5, [r3, #0]
   13b66:	230a      	movs	r3, #10
   13b68:	18fa      	adds	r2, r7, r3
   13b6a:	231e      	movs	r3, #30
   13b6c:	18fb      	adds	r3, r7, r3
   13b6e:	781b      	ldrb	r3, [r3, #0]
   13b70:	9300      	str	r3, [sp, #0]
   13b72:	002b      	movs	r3, r5
   13b74:	4d55      	ldr	r5, [pc, #340]	; (13ccc <_usart_set_config+0x2d0>)
   13b76:	47a8      	blx	r5
   13b78:	0003      	movs	r3, r0
   13b7a:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
   13b7c:	e01a      	b.n	13bb4 <_usart_set_config+0x1b8>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
   13b7e:	683b      	ldr	r3, [r7, #0]
   13b80:	6a1d      	ldr	r5, [r3, #32]
   13b82:	693b      	ldr	r3, [r7, #16]
   13b84:	b2db      	uxtb	r3, r3
   13b86:	0018      	movs	r0, r3
   13b88:	4b4e      	ldr	r3, [pc, #312]	; (13cc4 <_usart_set_config+0x2c8>)
   13b8a:	4798      	blx	r3
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
   13b8c:	231d      	movs	r3, #29
   13b8e:	18fc      	adds	r4, r7, r3
   13b90:	231f      	movs	r3, #31
   13b92:	18fb      	adds	r3, r7, r3
   13b94:	7819      	ldrb	r1, [r3, #0]
   13b96:	230a      	movs	r3, #10
   13b98:	18fa      	adds	r2, r7, r3
   13b9a:	231e      	movs	r3, #30
   13b9c:	18fb      	adds	r3, r7, r3
   13b9e:	781b      	ldrb	r3, [r3, #0]
   13ba0:	9300      	str	r3, [sp, #0]
   13ba2:	000b      	movs	r3, r1
   13ba4:	0001      	movs	r1, r0
   13ba6:	0028      	movs	r0, r5
   13ba8:	4d48      	ldr	r5, [pc, #288]	; (13ccc <_usart_set_config+0x2d0>)
   13baa:	47a8      	blx	r5
   13bac:	0003      	movs	r3, r0
   13bae:	7023      	strb	r3, [r4, #0]
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
   13bb0:	e000      	b.n	13bb4 <_usart_set_config+0x1b8>
			if (!config->use_external_clock) {
				status_code = _sercom_get_sync_baud_val(config->baudrate,
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
   13bb2:	46c0      	nop			; (mov r8, r8)

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
   13bb4:	231d      	movs	r3, #29
   13bb6:	18fb      	adds	r3, r7, r3
   13bb8:	781b      	ldrb	r3, [r3, #0]
   13bba:	2b00      	cmp	r3, #0
   13bbc:	d003      	beq.n	13bc6 <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
   13bbe:	231d      	movs	r3, #29
   13bc0:	18fb      	adds	r3, r7, r3
   13bc2:	781b      	ldrb	r3, [r3, #0]
   13bc4:	e077      	b.n	13cb6 <_usart_set_config+0x2ba>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
   13bc6:	683b      	ldr	r3, [r7, #0]
   13bc8:	7e5b      	ldrb	r3, [r3, #25]
   13bca:	2b00      	cmp	r3, #0
   13bcc:	d003      	beq.n	13bd6 <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
   13bce:	683b      	ldr	r3, [r7, #0]
   13bd0:	7e9a      	ldrb	r2, [r3, #26]
   13bd2:	69bb      	ldr	r3, [r7, #24]
   13bd4:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   13bd6:	687b      	ldr	r3, [r7, #4]
   13bd8:	0018      	movs	r0, r3
   13bda:	4b3d      	ldr	r3, [pc, #244]	; (13cd0 <_usart_set_config+0x2d4>)
   13bdc:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
   13bde:	230a      	movs	r3, #10
   13be0:	18fb      	adds	r3, r7, r3
   13be2:	881a      	ldrh	r2, [r3, #0]
   13be4:	69bb      	ldr	r3, [r7, #24]
   13be6:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
   13be8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   13bea:	68fb      	ldr	r3, [r7, #12]
   13bec:	4313      	orrs	r3, r2
   13bee:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
   13bf0:	683b      	ldr	r3, [r7, #0]
   13bf2:	2227      	movs	r2, #39	; 0x27
   13bf4:	5c9b      	ldrb	r3, [r3, r2]
   13bf6:	2201      	movs	r2, #1
   13bf8:	4053      	eors	r3, r2
   13bfa:	b2db      	uxtb	r3, r3
   13bfc:	2b00      	cmp	r3, #0
   13bfe:	d003      	beq.n	13c08 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
   13c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13c02:	2204      	movs	r2, #4
   13c04:	4313      	orrs	r3, r2
   13c06:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
   13c08:	683b      	ldr	r3, [r7, #0]
   13c0a:	7e5b      	ldrb	r3, [r3, #25]
   13c0c:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
   13c0e:	683b      	ldr	r3, [r7, #0]
   13c10:	7f1b      	ldrb	r3, [r3, #28]
   13c12:	025b      	lsls	r3, r3, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
   13c14:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
   13c16:	683b      	ldr	r3, [r7, #0]
   13c18:	7f5b      	ldrb	r3, [r3, #29]
   13c1a:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
   13c1c:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
   13c1e:	683b      	ldr	r3, [r7, #0]
   13c20:	2124      	movs	r1, #36	; 0x24
   13c22:	5c5b      	ldrb	r3, [r3, r1]
   13c24:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
   13c26:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
   13c28:	683b      	ldr	r3, [r7, #0]
   13c2a:	2125      	movs	r1, #37	; 0x25
   13c2c:	5c5b      	ldrb	r3, [r3, r1]
   13c2e:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
   13c30:	4313      	orrs	r3, r2
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
   13c32:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
   13c34:	683b      	ldr	r3, [r7, #0]
   13c36:	7a9b      	ldrb	r3, [r3, #10]
   13c38:	001a      	movs	r2, r3
   13c3a:	6a3b      	ldr	r3, [r7, #32]
   13c3c:	4313      	orrs	r3, r2
   13c3e:	623b      	str	r3, [r7, #32]
	ctrlb |= (uint32_t)config->character_size;
   13c40:	683b      	ldr	r3, [r7, #0]
   13c42:	7adb      	ldrb	r3, [r3, #11]
   13c44:	001a      	movs	r2, r3
   13c46:	6a3b      	ldr	r3, [r7, #32]
   13c48:	4313      	orrs	r3, r2
   13c4a:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
   13c4c:	683b      	ldr	r3, [r7, #0]
   13c4e:	891b      	ldrh	r3, [r3, #8]
   13c50:	2bff      	cmp	r3, #255	; 0xff
   13c52:	d00b      	beq.n	13c6c <_usart_set_config+0x270>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
   13c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13c56:	2280      	movs	r2, #128	; 0x80
   13c58:	0452      	lsls	r2, r2, #17
   13c5a:	4313      	orrs	r3, r2
   13c5c:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
   13c5e:	683b      	ldr	r3, [r7, #0]
   13c60:	891b      	ldrh	r3, [r3, #8]
   13c62:	001a      	movs	r2, r3
   13c64:	6a3b      	ldr	r3, [r7, #32]
   13c66:	4313      	orrs	r3, r2
   13c68:	623b      	str	r3, [r7, #32]
   13c6a:	e008      	b.n	13c7e <_usart_set_config+0x282>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
   13c6c:	683b      	ldr	r3, [r7, #0]
   13c6e:	7edb      	ldrb	r3, [r3, #27]
   13c70:	2b00      	cmp	r3, #0
   13c72:	d004      	beq.n	13c7e <_usart_set_config+0x282>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
   13c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13c76:	2280      	movs	r2, #128	; 0x80
   13c78:	04d2      	lsls	r2, r2, #19
   13c7a:	4313      	orrs	r3, r2
   13c7c:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
   13c7e:	683b      	ldr	r3, [r7, #0]
   13c80:	222c      	movs	r2, #44	; 0x2c
   13c82:	5c9b      	ldrb	r3, [r3, r2]
   13c84:	2b00      	cmp	r3, #0
   13c86:	d103      	bne.n	13c90 <_usart_set_config+0x294>
   13c88:	4b12      	ldr	r3, [pc, #72]	; (13cd4 <_usart_set_config+0x2d8>)
   13c8a:	4798      	blx	r3
   13c8c:	1e03      	subs	r3, r0, #0
   13c8e:	d003      	beq.n	13c98 <_usart_set_config+0x29c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
   13c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13c92:	2280      	movs	r2, #128	; 0x80
   13c94:	4313      	orrs	r3, r2
   13c96:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   13c98:	687b      	ldr	r3, [r7, #4]
   13c9a:	0018      	movs	r0, r3
   13c9c:	4b0c      	ldr	r3, [pc, #48]	; (13cd0 <_usart_set_config+0x2d4>)
   13c9e:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
   13ca0:	69bb      	ldr	r3, [r7, #24]
   13ca2:	6a3a      	ldr	r2, [r7, #32]
   13ca4:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   13ca6:	687b      	ldr	r3, [r7, #4]
   13ca8:	0018      	movs	r0, r3
   13caa:	4b09      	ldr	r3, [pc, #36]	; (13cd0 <_usart_set_config+0x2d4>)
   13cac:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
   13cae:	69bb      	ldr	r3, [r7, #24]
   13cb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   13cb2:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
   13cb4:	2300      	movs	r3, #0
}
   13cb6:	0018      	movs	r0, r3
   13cb8:	46bd      	mov	sp, r7
   13cba:	b00a      	add	sp, #40	; 0x28
   13cbc:	bdb0      	pop	{r4, r5, r7, pc}
   13cbe:	46c0      	nop			; (mov r8, r8)
   13cc0:	00012631 	.word	0x00012631
   13cc4:	00015189 	.word	0x00015189
   13cc8:	000121ad 	.word	0x000121ad
   13ccc:	00012229 	.word	0x00012229
   13cd0:	000139d9 	.word	0x000139d9
   13cd4:	00013999 	.word	0x00013999

00013cd8 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
   13cd8:	b590      	push	{r4, r7, lr}
   13cda:	b093      	sub	sp, #76	; 0x4c
   13cdc:	af00      	add	r7, sp, #0
   13cde:	60f8      	str	r0, [r7, #12]
   13ce0:	60b9      	str	r1, [r7, #8]
   13ce2:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
   13ce4:	233b      	movs	r3, #59	; 0x3b
   13ce6:	18fb      	adds	r3, r7, r3
   13ce8:	2200      	movs	r2, #0
   13cea:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
   13cec:	68fb      	ldr	r3, [r7, #12]
   13cee:	68ba      	ldr	r2, [r7, #8]
   13cf0:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   13cf2:	68fb      	ldr	r3, [r7, #12]
   13cf4:	681b      	ldr	r3, [r3, #0]
   13cf6:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
   13cf8:	68fb      	ldr	r3, [r7, #12]
   13cfa:	681b      	ldr	r3, [r3, #0]
   13cfc:	0018      	movs	r0, r3
   13cfe:	4b86      	ldr	r3, [pc, #536]	; (13f18 <usart_init+0x240>)
   13d00:	4798      	blx	r3
   13d02:	0003      	movs	r3, r0
   13d04:	633b      	str	r3, [r7, #48]	; 0x30
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
   13d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   13d08:	3302      	adds	r3, #2
   13d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
   13d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   13d0e:	3314      	adds	r3, #20
   13d10:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
   13d12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   13d14:	681b      	ldr	r3, [r3, #0]
   13d16:	2201      	movs	r2, #1
   13d18:	4013      	ands	r3, r2
   13d1a:	d001      	beq.n	13d20 <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
   13d1c:	2305      	movs	r3, #5
   13d1e:	e0f6      	b.n	13f0e <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
   13d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   13d22:	681b      	ldr	r3, [r3, #0]
   13d24:	2202      	movs	r2, #2
   13d26:	4013      	ands	r3, r2
   13d28:	d001      	beq.n	13d2e <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
   13d2a:	231c      	movs	r3, #28
   13d2c:	e0ef      	b.n	13f0e <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
   13d2e:	2201      	movs	r2, #1
   13d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   13d32:	409a      	lsls	r2, r3
   13d34:	0013      	movs	r3, r2
   13d36:	0019      	movs	r1, r3
   13d38:	2002      	movs	r0, #2
   13d3a:	4b78      	ldr	r3, [pc, #480]	; (13f1c <usart_init+0x244>)
   13d3c:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
   13d3e:	2324      	movs	r3, #36	; 0x24
   13d40:	18fb      	adds	r3, r7, r3
   13d42:	0018      	movs	r0, r3
   13d44:	4b76      	ldr	r3, [pc, #472]	; (13f20 <usart_init+0x248>)
   13d46:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
   13d48:	687b      	ldr	r3, [r7, #4]
   13d4a:	222d      	movs	r2, #45	; 0x2d
   13d4c:	5c9a      	ldrb	r2, [r3, r2]
   13d4e:	2324      	movs	r3, #36	; 0x24
   13d50:	18fb      	adds	r3, r7, r3
   13d52:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
   13d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
   13d56:	b2db      	uxtb	r3, r3
   13d58:	2224      	movs	r2, #36	; 0x24
   13d5a:	18ba      	adds	r2, r7, r2
   13d5c:	0011      	movs	r1, r2
   13d5e:	0018      	movs	r0, r3
   13d60:	4b70      	ldr	r3, [pc, #448]	; (13f24 <usart_init+0x24c>)
   13d62:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
   13d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
   13d66:	b2db      	uxtb	r3, r3
   13d68:	0018      	movs	r0, r3
   13d6a:	4b6f      	ldr	r3, [pc, #444]	; (13f28 <usart_init+0x250>)
   13d6c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
   13d6e:	687b      	ldr	r3, [r7, #4]
   13d70:	222d      	movs	r2, #45	; 0x2d
   13d72:	5c9b      	ldrb	r3, [r3, r2]
   13d74:	2100      	movs	r1, #0
   13d76:	0018      	movs	r0, r3
   13d78:	4b6c      	ldr	r3, [pc, #432]	; (13f2c <usart_init+0x254>)
   13d7a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
   13d7c:	687b      	ldr	r3, [r7, #4]
   13d7e:	7ada      	ldrb	r2, [r3, #11]
   13d80:	68fb      	ldr	r3, [r7, #12]
   13d82:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
   13d84:	687b      	ldr	r3, [r7, #4]
   13d86:	2224      	movs	r2, #36	; 0x24
   13d88:	5c9a      	ldrb	r2, [r3, r2]
   13d8a:	68fb      	ldr	r3, [r7, #12]
   13d8c:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
   13d8e:	687b      	ldr	r3, [r7, #4]
   13d90:	2225      	movs	r2, #37	; 0x25
   13d92:	5c9a      	ldrb	r2, [r3, r2]
   13d94:	68fb      	ldr	r3, [r7, #12]
   13d96:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
   13d98:	687b      	ldr	r3, [r7, #4]
   13d9a:	7eda      	ldrb	r2, [r3, #27]
   13d9c:	68fb      	ldr	r3, [r7, #12]
   13d9e:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
   13da0:	687b      	ldr	r3, [r7, #4]
   13da2:	7f1a      	ldrb	r2, [r3, #28]
   13da4:	68fb      	ldr	r3, [r7, #12]
   13da6:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
   13da8:	233b      	movs	r3, #59	; 0x3b
   13daa:	18fc      	adds	r4, r7, r3
   13dac:	687a      	ldr	r2, [r7, #4]
   13dae:	68fb      	ldr	r3, [r7, #12]
   13db0:	0011      	movs	r1, r2
   13db2:	0018      	movs	r0, r3
   13db4:	4b5e      	ldr	r3, [pc, #376]	; (13f30 <usart_init+0x258>)
   13db6:	4798      	blx	r3
   13db8:	0003      	movs	r3, r0
   13dba:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
   13dbc:	233b      	movs	r3, #59	; 0x3b
   13dbe:	18fb      	adds	r3, r7, r3
   13dc0:	781b      	ldrb	r3, [r3, #0]
   13dc2:	2b00      	cmp	r3, #0
   13dc4:	d003      	beq.n	13dce <usart_init+0xf6>
		return status_code;
   13dc6:	233b      	movs	r3, #59	; 0x3b
   13dc8:	18fb      	adds	r3, r7, r3
   13dca:	781b      	ldrb	r3, [r3, #0]
   13dcc:	e09f      	b.n	13f0e <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
   13dce:	2320      	movs	r3, #32
   13dd0:	18fb      	adds	r3, r7, r3
   13dd2:	0018      	movs	r0, r3
   13dd4:	4b57      	ldr	r3, [pc, #348]	; (13f34 <usart_init+0x25c>)
   13dd6:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
   13dd8:	2320      	movs	r3, #32
   13dda:	18fb      	adds	r3, r7, r3
   13ddc:	2200      	movs	r2, #0
   13dde:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
   13de0:	2320      	movs	r3, #32
   13de2:	18fb      	adds	r3, r7, r3
   13de4:	2200      	movs	r2, #0
   13de6:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
   13de8:	687b      	ldr	r3, [r7, #4]
   13dea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
   13dec:	2310      	movs	r3, #16
   13dee:	18fb      	adds	r3, r7, r3
   13df0:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
   13df2:	687b      	ldr	r3, [r7, #4]
   13df4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
   13df6:	2310      	movs	r3, #16
   13df8:	18fb      	adds	r3, r7, r3
   13dfa:	605a      	str	r2, [r3, #4]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
   13dfc:	687b      	ldr	r3, [r7, #4]
   13dfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
   13e00:	2310      	movs	r3, #16
   13e02:	18fb      	adds	r3, r7, r3
   13e04:	609a      	str	r2, [r3, #8]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
   13e06:	687b      	ldr	r3, [r7, #4]
   13e08:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
   13e0a:	2310      	movs	r3, #16
   13e0c:	18fb      	adds	r3, r7, r3
   13e0e:	60da      	str	r2, [r3, #12]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
   13e10:	2347      	movs	r3, #71	; 0x47
   13e12:	18fb      	adds	r3, r7, r3
   13e14:	2200      	movs	r2, #0
   13e16:	701a      	strb	r2, [r3, #0]
   13e18:	e02c      	b.n	13e74 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
   13e1a:	2347      	movs	r3, #71	; 0x47
   13e1c:	18fb      	adds	r3, r7, r3
   13e1e:	781a      	ldrb	r2, [r3, #0]
   13e20:	2310      	movs	r3, #16
   13e22:	18fb      	adds	r3, r7, r3
   13e24:	0092      	lsls	r2, r2, #2
   13e26:	58d3      	ldr	r3, [r2, r3]
   13e28:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
   13e2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13e2c:	2b00      	cmp	r3, #0
   13e2e:	d109      	bne.n	13e44 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
   13e30:	2347      	movs	r3, #71	; 0x47
   13e32:	18fb      	adds	r3, r7, r3
   13e34:	781a      	ldrb	r2, [r3, #0]
   13e36:	68bb      	ldr	r3, [r7, #8]
   13e38:	0011      	movs	r1, r2
   13e3a:	0018      	movs	r0, r3
   13e3c:	4b3e      	ldr	r3, [pc, #248]	; (13f38 <usart_init+0x260>)
   13e3e:	4798      	blx	r3
   13e40:	0003      	movs	r3, r0
   13e42:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
   13e44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13e46:	3301      	adds	r3, #1
   13e48:	d00d      	beq.n	13e66 <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
   13e4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13e4c:	b2da      	uxtb	r2, r3
   13e4e:	2320      	movs	r3, #32
   13e50:	18fb      	adds	r3, r7, r3
   13e52:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
   13e54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13e56:	0c1b      	lsrs	r3, r3, #16
   13e58:	b2db      	uxtb	r3, r3
   13e5a:	2220      	movs	r2, #32
   13e5c:	18ba      	adds	r2, r7, r2
   13e5e:	0011      	movs	r1, r2
   13e60:	0018      	movs	r0, r3
   13e62:	4b36      	ldr	r3, [pc, #216]	; (13f3c <usart_init+0x264>)
   13e64:	4798      	blx	r3
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
   13e66:	2347      	movs	r3, #71	; 0x47
   13e68:	18fb      	adds	r3, r7, r3
   13e6a:	781a      	ldrb	r2, [r3, #0]
   13e6c:	2347      	movs	r3, #71	; 0x47
   13e6e:	18fb      	adds	r3, r7, r3
   13e70:	3201      	adds	r2, #1
   13e72:	701a      	strb	r2, [r3, #0]
   13e74:	2347      	movs	r3, #71	; 0x47
   13e76:	18fb      	adds	r3, r7, r3
   13e78:	781b      	ldrb	r3, [r3, #0]
   13e7a:	2b03      	cmp	r3, #3
   13e7c:	d9cd      	bls.n	13e1a <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
   13e7e:	2300      	movs	r3, #0
   13e80:	63fb      	str	r3, [r7, #60]	; 0x3c
   13e82:	e00a      	b.n	13e9a <usart_init+0x1c2>
		module->callback[i]            = NULL;
   13e84:	68fa      	ldr	r2, [r7, #12]
   13e86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   13e88:	3302      	adds	r3, #2
   13e8a:	009b      	lsls	r3, r3, #2
   13e8c:	18d3      	adds	r3, r2, r3
   13e8e:	3304      	adds	r3, #4
   13e90:	2200      	movs	r2, #0
   13e92:	601a      	str	r2, [r3, #0]
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
   13e94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   13e96:	3301      	adds	r3, #1
   13e98:	63fb      	str	r3, [r7, #60]	; 0x3c
   13e9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   13e9c:	2b05      	cmp	r3, #5
   13e9e:	d9f1      	bls.n	13e84 <usart_init+0x1ac>
		module->callback[i]            = NULL;
	}

	module->tx_buffer_ptr              = NULL;
   13ea0:	68fb      	ldr	r3, [r7, #12]
   13ea2:	2200      	movs	r2, #0
   13ea4:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
   13ea6:	68fb      	ldr	r3, [r7, #12]
   13ea8:	2200      	movs	r2, #0
   13eaa:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
   13eac:	68fb      	ldr	r3, [r7, #12]
   13eae:	2200      	movs	r2, #0
   13eb0:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
   13eb2:	68fb      	ldr	r3, [r7, #12]
   13eb4:	2200      	movs	r2, #0
   13eb6:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
   13eb8:	68fb      	ldr	r3, [r7, #12]
   13eba:	2230      	movs	r2, #48	; 0x30
   13ebc:	2100      	movs	r1, #0
   13ebe:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
   13ec0:	68fb      	ldr	r3, [r7, #12]
   13ec2:	2231      	movs	r2, #49	; 0x31
   13ec4:	2100      	movs	r1, #0
   13ec6:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
   13ec8:	68fb      	ldr	r3, [r7, #12]
   13eca:	2232      	movs	r2, #50	; 0x32
   13ecc:	2100      	movs	r1, #0
   13ece:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
   13ed0:	68fb      	ldr	r3, [r7, #12]
   13ed2:	2233      	movs	r2, #51	; 0x33
   13ed4:	2100      	movs	r1, #0
   13ed6:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
   13ed8:	68fb      	ldr	r3, [r7, #12]
   13eda:	681b      	ldr	r3, [r3, #0]
   13edc:	2227      	movs	r2, #39	; 0x27
   13ede:	18bc      	adds	r4, r7, r2
   13ee0:	0018      	movs	r0, r3
   13ee2:	4b0d      	ldr	r3, [pc, #52]	; (13f18 <usart_init+0x240>)
   13ee4:	4798      	blx	r3
   13ee6:	0003      	movs	r3, r0
   13ee8:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
   13eea:	4a15      	ldr	r2, [pc, #84]	; (13f40 <usart_init+0x268>)
   13eec:	2327      	movs	r3, #39	; 0x27
   13eee:	18fb      	adds	r3, r7, r3
   13ef0:	781b      	ldrb	r3, [r3, #0]
   13ef2:	0011      	movs	r1, r2
   13ef4:	0018      	movs	r0, r3
   13ef6:	4b13      	ldr	r3, [pc, #76]	; (13f44 <usart_init+0x26c>)
   13ef8:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
   13efa:	2327      	movs	r3, #39	; 0x27
   13efc:	18fb      	adds	r3, r7, r3
   13efe:	781a      	ldrb	r2, [r3, #0]
   13f00:	4b11      	ldr	r3, [pc, #68]	; (13f48 <usart_init+0x270>)
   13f02:	0092      	lsls	r2, r2, #2
   13f04:	68f9      	ldr	r1, [r7, #12]
   13f06:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
   13f08:	233b      	movs	r3, #59	; 0x3b
   13f0a:	18fb      	adds	r3, r7, r3
   13f0c:	781b      	ldrb	r3, [r3, #0]
}
   13f0e:	0018      	movs	r0, r3
   13f10:	46bd      	mov	sp, r7
   13f12:	b013      	add	sp, #76	; 0x4c
   13f14:	bd90      	pop	{r4, r7, pc}
   13f16:	46c0      	nop			; (mov r8, r8)
   13f18:	00012631 	.word	0x00012631
   13f1c:	00013915 	.word	0x00013915
   13f20:	000138fd 	.word	0x000138fd
   13f24:	00015065 	.word	0x00015065
   13f28:	000150a9 	.word	0x000150a9
   13f2c:	000123e9 	.word	0x000123e9
   13f30:	000139fd 	.word	0x000139fd
   13f34:	00013971 	.word	0x00013971
   13f38:	00012475 	.word	0x00012475
   13f3c:	00015351 	.word	0x00015351
   13f40:	000140e1 	.word	0x000140e1
   13f44:	00012695 	.word	0x00012695
   13f48:	200003b4 	.word	0x200003b4

00013f4c <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
   13f4c:	b580      	push	{r7, lr}
   13f4e:	b084      	sub	sp, #16
   13f50:	af00      	add	r7, sp, #0
   13f52:	6078      	str	r0, [r7, #4]
   13f54:	000a      	movs	r2, r1
   13f56:	1cbb      	adds	r3, r7, #2
   13f58:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   13f5a:	687b      	ldr	r3, [r7, #4]
   13f5c:	681b      	ldr	r3, [r3, #0]
   13f5e:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
   13f60:	687b      	ldr	r3, [r7, #4]
   13f62:	79db      	ldrb	r3, [r3, #7]
   13f64:	2201      	movs	r2, #1
   13f66:	4053      	eors	r3, r2
   13f68:	b2db      	uxtb	r3, r3
   13f6a:	2b00      	cmp	r3, #0
   13f6c:	d001      	beq.n	13f72 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
   13f6e:	231c      	movs	r3, #28
   13f70:	e017      	b.n	13fa2 <usart_write_wait+0x56>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
   13f72:	687b      	ldr	r3, [r7, #4]
   13f74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
   13f76:	b29b      	uxth	r3, r3
   13f78:	2b00      	cmp	r3, #0
   13f7a:	d001      	beq.n	13f80 <usart_write_wait+0x34>
		return STATUS_BUSY;
   13f7c:	2305      	movs	r3, #5
   13f7e:	e010      	b.n	13fa2 <usart_write_wait+0x56>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   13f80:	687b      	ldr	r3, [r7, #4]
   13f82:	0018      	movs	r0, r3
   13f84:	4b09      	ldr	r3, [pc, #36]	; (13fac <usart_write_wait+0x60>)
   13f86:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
   13f88:	68fb      	ldr	r3, [r7, #12]
   13f8a:	1cba      	adds	r2, r7, #2
   13f8c:	8812      	ldrh	r2, [r2, #0]
   13f8e:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
   13f90:	46c0      	nop			; (mov r8, r8)
   13f92:	68fb      	ldr	r3, [r7, #12]
   13f94:	7e1b      	ldrb	r3, [r3, #24]
   13f96:	b2db      	uxtb	r3, r3
   13f98:	001a      	movs	r2, r3
   13f9a:	2302      	movs	r3, #2
   13f9c:	4013      	ands	r3, r2
   13f9e:	d0f8      	beq.n	13f92 <usart_write_wait+0x46>
		/* Wait until data is sent */
	}

	return STATUS_OK;
   13fa0:	2300      	movs	r3, #0
}
   13fa2:	0018      	movs	r0, r3
   13fa4:	46bd      	mov	sp, r7
   13fa6:	b004      	add	sp, #16
   13fa8:	bd80      	pop	{r7, pc}
   13faa:	46c0      	nop			; (mov r8, r8)
   13fac:	000139d9 	.word	0x000139d9

00013fb0 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
   13fb0:	b580      	push	{r7, lr}
   13fb2:	b084      	sub	sp, #16
   13fb4:	af00      	add	r7, sp, #0
   13fb6:	6078      	str	r0, [r7, #4]
   13fb8:	6039      	str	r1, [r7, #0]

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   13fba:	687b      	ldr	r3, [r7, #4]
   13fbc:	681b      	ldr	r3, [r3, #0]
   13fbe:	60fb      	str	r3, [r7, #12]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
   13fc0:	687b      	ldr	r3, [r7, #4]
   13fc2:	799b      	ldrb	r3, [r3, #6]
   13fc4:	2201      	movs	r2, #1
   13fc6:	4053      	eors	r3, r2
   13fc8:	b2db      	uxtb	r3, r3
   13fca:	2b00      	cmp	r3, #0
   13fcc:	d001      	beq.n	13fd2 <usart_read_wait+0x22>
		return STATUS_ERR_DENIED;
   13fce:	231c      	movs	r3, #28
   13fd0:	e05e      	b.n	14090 <usart_read_wait+0xe0>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
   13fd2:	687b      	ldr	r3, [r7, #4]
   13fd4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
   13fd6:	b29b      	uxth	r3, r3
   13fd8:	2b00      	cmp	r3, #0
   13fda:	d001      	beq.n	13fe0 <usart_read_wait+0x30>
		return STATUS_BUSY;
   13fdc:	2305      	movs	r3, #5
   13fde:	e057      	b.n	14090 <usart_read_wait+0xe0>
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
   13fe0:	68fb      	ldr	r3, [r7, #12]
   13fe2:	7e1b      	ldrb	r3, [r3, #24]
   13fe4:	b2db      	uxtb	r3, r3
   13fe6:	001a      	movs	r2, r3
   13fe8:	2304      	movs	r3, #4
   13fea:	4013      	ands	r3, r2
   13fec:	d101      	bne.n	13ff2 <usart_read_wait+0x42>
		/* Return error code */
		return STATUS_BUSY;
   13fee:	2305      	movs	r3, #5
   13ff0:	e04e      	b.n	14090 <usart_read_wait+0xe0>
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   13ff2:	687b      	ldr	r3, [r7, #4]
   13ff4:	0018      	movs	r0, r3
   13ff6:	4b28      	ldr	r3, [pc, #160]	; (14098 <usart_read_wait+0xe8>)
   13ff8:	4798      	blx	r3

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
   13ffa:	68fb      	ldr	r3, [r7, #12]
   13ffc:	8b5b      	ldrh	r3, [r3, #26]
   13ffe:	b29b      	uxth	r3, r3
   14000:	b2da      	uxtb	r2, r3
   14002:	230b      	movs	r3, #11
   14004:	18fb      	adds	r3, r7, r3
   14006:	213f      	movs	r1, #63	; 0x3f
   14008:	400a      	ands	r2, r1
   1400a:	701a      	strb	r2, [r3, #0]

	/* Check if an error has occurred during the receiving */
	if (error_code) {
   1400c:	230b      	movs	r3, #11
   1400e:	18fb      	adds	r3, r7, r3
   14010:	781b      	ldrb	r3, [r3, #0]
   14012:	2b00      	cmp	r3, #0
   14014:	d036      	beq.n	14084 <usart_read_wait+0xd4>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
   14016:	230b      	movs	r3, #11
   14018:	18fb      	adds	r3, r7, r3
   1401a:	781b      	ldrb	r3, [r3, #0]
   1401c:	2202      	movs	r2, #2
   1401e:	4013      	ands	r3, r2
   14020:	d004      	beq.n	1402c <usart_read_wait+0x7c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
   14022:	68fb      	ldr	r3, [r7, #12]
   14024:	2202      	movs	r2, #2
   14026:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_FORMAT;
   14028:	231a      	movs	r3, #26
   1402a:	e031      	b.n	14090 <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
   1402c:	230b      	movs	r3, #11
   1402e:	18fb      	adds	r3, r7, r3
   14030:	781b      	ldrb	r3, [r3, #0]
   14032:	2204      	movs	r2, #4
   14034:	4013      	ands	r3, r2
   14036:	d004      	beq.n	14042 <usart_read_wait+0x92>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
   14038:	68fb      	ldr	r3, [r7, #12]
   1403a:	2204      	movs	r2, #4
   1403c:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_OVERFLOW;
   1403e:	231e      	movs	r3, #30
   14040:	e026      	b.n	14090 <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
   14042:	230b      	movs	r3, #11
   14044:	18fb      	adds	r3, r7, r3
   14046:	781b      	ldrb	r3, [r3, #0]
   14048:	2201      	movs	r2, #1
   1404a:	4013      	ands	r3, r2
   1404c:	d004      	beq.n	14058 <usart_read_wait+0xa8>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
   1404e:	68fb      	ldr	r3, [r7, #12]
   14050:	2201      	movs	r2, #1
   14052:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_DATA;
   14054:	2313      	movs	r3, #19
   14056:	e01b      	b.n	14090 <usart_read_wait+0xe0>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
   14058:	230b      	movs	r3, #11
   1405a:	18fb      	adds	r3, r7, r3
   1405c:	781b      	ldrb	r3, [r3, #0]
   1405e:	2210      	movs	r2, #16
   14060:	4013      	ands	r3, r2
   14062:	d004      	beq.n	1406e <usart_read_wait+0xbe>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
   14064:	68fb      	ldr	r3, [r7, #12]
   14066:	2210      	movs	r2, #16
   14068:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PROTOCOL;
   1406a:	2342      	movs	r3, #66	; 0x42
   1406c:	e010      	b.n	14090 <usart_read_wait+0xe0>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
   1406e:	230b      	movs	r3, #11
   14070:	18fb      	adds	r3, r7, r3
   14072:	781b      	ldrb	r3, [r3, #0]
   14074:	2220      	movs	r2, #32
   14076:	4013      	ands	r3, r2
   14078:	d004      	beq.n	14084 <usart_read_wait+0xd4>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
   1407a:	68fb      	ldr	r3, [r7, #12]
   1407c:	2220      	movs	r2, #32
   1407e:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PACKET_COLLISION;
   14080:	2341      	movs	r3, #65	; 0x41
   14082:	e005      	b.n	14090 <usart_read_wait+0xe0>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
   14084:	68fb      	ldr	r3, [r7, #12]
   14086:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
   14088:	b29a      	uxth	r2, r3
   1408a:	683b      	ldr	r3, [r7, #0]
   1408c:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
   1408e:	2300      	movs	r3, #0
}
   14090:	0018      	movs	r0, r3
   14092:	46bd      	mov	sp, r7
   14094:	b004      	add	sp, #16
   14096:	bd80      	pop	{r7, pc}
   14098:	000139d9 	.word	0x000139d9

0001409c <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
   1409c:	b580      	push	{r7, lr}
   1409e:	b084      	sub	sp, #16
   140a0:	af00      	add	r7, sp, #0
   140a2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
   140a4:	687b      	ldr	r3, [r7, #4]
   140a6:	681b      	ldr	r3, [r3, #0]
   140a8:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
   140aa:	68fb      	ldr	r3, [r7, #12]
   140ac:	69db      	ldr	r3, [r3, #28]
   140ae:	1e5a      	subs	r2, r3, #1
   140b0:	4193      	sbcs	r3, r2
   140b2:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
   140b4:	0018      	movs	r0, r3
   140b6:	46bd      	mov	sp, r7
   140b8:	b004      	add	sp, #16
   140ba:	bd80      	pop	{r7, pc}

000140bc <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
   140bc:	b580      	push	{r7, lr}
   140be:	b082      	sub	sp, #8
   140c0:	af00      	add	r7, sp, #0
   140c2:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
   140c4:	46c0      	nop			; (mov r8, r8)
   140c6:	687b      	ldr	r3, [r7, #4]
   140c8:	0018      	movs	r0, r3
   140ca:	4b04      	ldr	r3, [pc, #16]	; (140dc <_usart_wait_for_sync+0x20>)
   140cc:	4798      	blx	r3
   140ce:	1e03      	subs	r3, r0, #0
   140d0:	d1f9      	bne.n	140c6 <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
   140d2:	46c0      	nop			; (mov r8, r8)
   140d4:	46bd      	mov	sp, r7
   140d6:	b002      	add	sp, #8
   140d8:	bd80      	pop	{r7, pc}
   140da:	46c0      	nop			; (mov r8, r8)
   140dc:	0001409d 	.word	0x0001409d

000140e0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
   140e0:	b580      	push	{r7, lr}
   140e2:	b088      	sub	sp, #32
   140e4:	af00      	add	r7, sp, #0
   140e6:	0002      	movs	r2, r0
   140e8:	1dfb      	adds	r3, r7, #7
   140ea:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
   140ec:	1dfb      	adds	r3, r7, #7
   140ee:	781a      	ldrb	r2, [r3, #0]
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
   140f0:	4ba3      	ldr	r3, [pc, #652]	; (14380 <_usart_interrupt_handler+0x2a0>)
   140f2:	0092      	lsls	r2, r2, #2
   140f4:	58d3      	ldr	r3, [r2, r3]
   140f6:	61bb      	str	r3, [r7, #24]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
   140f8:	69bb      	ldr	r3, [r7, #24]
   140fa:	681b      	ldr	r3, [r3, #0]
	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
   140fc:	617b      	str	r3, [r7, #20]
		= &(module->hw->USART);

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
   140fe:	69bb      	ldr	r3, [r7, #24]
   14100:	0018      	movs	r0, r3
   14102:	4ba0      	ldr	r3, [pc, #640]	; (14384 <_usart_interrupt_handler+0x2a4>)
   14104:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
   14106:	697b      	ldr	r3, [r7, #20]
   14108:	7e1b      	ldrb	r3, [r3, #24]
   1410a:	b2da      	uxtb	r2, r3
   1410c:	2312      	movs	r3, #18
   1410e:	18fb      	adds	r3, r7, r3
   14110:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
   14112:	697b      	ldr	r3, [r7, #20]
   14114:	7d9b      	ldrb	r3, [r3, #22]
   14116:	b2db      	uxtb	r3, r3
   14118:	b29a      	uxth	r2, r3
   1411a:	2312      	movs	r3, #18
   1411c:	18fb      	adds	r3, r7, r3
   1411e:	2112      	movs	r1, #18
   14120:	1879      	adds	r1, r7, r1
   14122:	8809      	ldrh	r1, [r1, #0]
   14124:	400a      	ands	r2, r1
   14126:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
   14128:	69bb      	ldr	r3, [r7, #24]
   1412a:	2230      	movs	r2, #48	; 0x30
   1412c:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
   1412e:	69ba      	ldr	r2, [r7, #24]
   14130:	2131      	movs	r1, #49	; 0x31
   14132:	5c52      	ldrb	r2, [r2, r1]
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
   14134:	4013      	ands	r3, r2
   14136:	b2da      	uxtb	r2, r3
   14138:	2310      	movs	r3, #16
   1413a:	18fb      	adds	r3, r7, r3
   1413c:	801a      	strh	r2, [r3, #0]
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
   1413e:	2312      	movs	r3, #18
   14140:	18fb      	adds	r3, r7, r3
   14142:	881b      	ldrh	r3, [r3, #0]
   14144:	2201      	movs	r2, #1
   14146:	4013      	ands	r3, r2
   14148:	d044      	beq.n	141d4 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
   1414a:	69bb      	ldr	r3, [r7, #24]
   1414c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
   1414e:	b29b      	uxth	r3, r3
   14150:	2b00      	cmp	r3, #0
   14152:	d03c      	beq.n	141ce <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
   14154:	69bb      	ldr	r3, [r7, #24]
   14156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   14158:	781b      	ldrb	r3, [r3, #0]
   1415a:	b2da      	uxtb	r2, r3
   1415c:	231c      	movs	r3, #28
   1415e:	18fb      	adds	r3, r7, r3
   14160:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
   14162:	69bb      	ldr	r3, [r7, #24]
   14164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   14166:	1c5a      	adds	r2, r3, #1
   14168:	69bb      	ldr	r3, [r7, #24]
   1416a:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
   1416c:	69bb      	ldr	r3, [r7, #24]
   1416e:	795b      	ldrb	r3, [r3, #5]
   14170:	2b01      	cmp	r3, #1
   14172:	d113      	bne.n	1419c <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
   14174:	69bb      	ldr	r3, [r7, #24]
   14176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   14178:	781b      	ldrb	r3, [r3, #0]
   1417a:	b2db      	uxtb	r3, r3
   1417c:	021b      	lsls	r3, r3, #8
   1417e:	b21a      	sxth	r2, r3
   14180:	231c      	movs	r3, #28
   14182:	18fb      	adds	r3, r7, r3
   14184:	2100      	movs	r1, #0
   14186:	5e5b      	ldrsh	r3, [r3, r1]
   14188:	4313      	orrs	r3, r2
   1418a:	b21a      	sxth	r2, r3
   1418c:	231c      	movs	r3, #28
   1418e:	18fb      	adds	r3, r7, r3
   14190:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
   14192:	69bb      	ldr	r3, [r7, #24]
   14194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   14196:	1c5a      	adds	r2, r3, #1
   14198:	69bb      	ldr	r3, [r7, #24]
   1419a:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
   1419c:	231c      	movs	r3, #28
   1419e:	18fb      	adds	r3, r7, r3
   141a0:	881b      	ldrh	r3, [r3, #0]
   141a2:	05db      	lsls	r3, r3, #23
   141a4:	0ddb      	lsrs	r3, r3, #23
   141a6:	b29a      	uxth	r2, r3
   141a8:	697b      	ldr	r3, [r7, #20]
   141aa:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
   141ac:	69bb      	ldr	r3, [r7, #24]
   141ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
   141b0:	b29b      	uxth	r3, r3
   141b2:	3b01      	subs	r3, #1
   141b4:	b29b      	uxth	r3, r3
   141b6:	69ba      	ldr	r2, [r7, #24]
   141b8:	1c19      	adds	r1, r3, #0
   141ba:	85d1      	strh	r1, [r2, #46]	; 0x2e
   141bc:	2b00      	cmp	r3, #0
   141be:	d109      	bne.n	141d4 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
   141c0:	697b      	ldr	r3, [r7, #20]
   141c2:	2201      	movs	r2, #1
   141c4:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
   141c6:	697b      	ldr	r3, [r7, #20]
   141c8:	2202      	movs	r2, #2
   141ca:	759a      	strb	r2, [r3, #22]
   141cc:	e002      	b.n	141d4 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
   141ce:	697b      	ldr	r3, [r7, #20]
   141d0:	2201      	movs	r2, #1
   141d2:	751a      	strb	r2, [r3, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
   141d4:	2312      	movs	r3, #18
   141d6:	18fb      	adds	r3, r7, r3
   141d8:	881b      	ldrh	r3, [r3, #0]
   141da:	2202      	movs	r2, #2
   141dc:	4013      	ands	r3, r2
   141de:	d011      	beq.n	14204 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
   141e0:	697b      	ldr	r3, [r7, #20]
   141e2:	2202      	movs	r2, #2
   141e4:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
   141e6:	69bb      	ldr	r3, [r7, #24]
   141e8:	2233      	movs	r2, #51	; 0x33
   141ea:	2100      	movs	r1, #0
   141ec:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
   141ee:	2310      	movs	r3, #16
   141f0:	18fb      	adds	r3, r7, r3
   141f2:	881b      	ldrh	r3, [r3, #0]
   141f4:	2201      	movs	r2, #1
   141f6:	4013      	ands	r3, r2
   141f8:	d004      	beq.n	14204 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
   141fa:	69bb      	ldr	r3, [r7, #24]
   141fc:	68db      	ldr	r3, [r3, #12]
   141fe:	69ba      	ldr	r2, [r7, #24]
   14200:	0010      	movs	r0, r2
   14202:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
   14204:	2312      	movs	r3, #18
   14206:	18fb      	adds	r3, r7, r3
   14208:	881b      	ldrh	r3, [r3, #0]
   1420a:	2204      	movs	r2, #4
   1420c:	4013      	ands	r3, r2
   1420e:	d100      	bne.n	14212 <_usart_interrupt_handler+0x132>
   14210:	e0bd      	b.n	1438e <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
   14212:	69bb      	ldr	r3, [r7, #24]
   14214:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
   14216:	b29b      	uxth	r3, r3
   14218:	2b00      	cmp	r3, #0
   1421a:	d100      	bne.n	1421e <_usart_interrupt_handler+0x13e>
   1421c:	e0b4      	b.n	14388 <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
   1421e:	697b      	ldr	r3, [r7, #20]
   14220:	8b5b      	ldrh	r3, [r3, #26]
   14222:	b29b      	uxth	r3, r3
   14224:	b2da      	uxtb	r2, r3
   14226:	231f      	movs	r3, #31
   14228:	18fb      	adds	r3, r7, r3
   1422a:	213f      	movs	r1, #63	; 0x3f
   1422c:	400a      	ands	r2, r1
   1422e:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
   14230:	231f      	movs	r3, #31
   14232:	18fb      	adds	r3, r7, r3
   14234:	781b      	ldrb	r3, [r3, #0]
   14236:	2208      	movs	r2, #8
   14238:	4013      	ands	r3, r2
   1423a:	d007      	beq.n	1424c <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
   1423c:	231f      	movs	r3, #31
   1423e:	18fb      	adds	r3, r7, r3
   14240:	221f      	movs	r2, #31
   14242:	18ba      	adds	r2, r7, r2
   14244:	7812      	ldrb	r2, [r2, #0]
   14246:	2108      	movs	r1, #8
   14248:	438a      	bics	r2, r1
   1424a:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
   1424c:	231f      	movs	r3, #31
   1424e:	18fb      	adds	r3, r7, r3
   14250:	781b      	ldrb	r3, [r3, #0]
   14252:	2b00      	cmp	r3, #0
   14254:	d050      	beq.n	142f8 <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
   14256:	231f      	movs	r3, #31
   14258:	18fb      	adds	r3, r7, r3
   1425a:	781b      	ldrb	r3, [r3, #0]
   1425c:	2202      	movs	r2, #2
   1425e:	4013      	ands	r3, r2
   14260:	d007      	beq.n	14272 <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
   14262:	69bb      	ldr	r3, [r7, #24]
   14264:	2232      	movs	r2, #50	; 0x32
   14266:	211a      	movs	r1, #26
   14268:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
   1426a:	697b      	ldr	r3, [r7, #20]
   1426c:	2202      	movs	r2, #2
   1426e:	835a      	strh	r2, [r3, #26]
   14270:	e036      	b.n	142e0 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
   14272:	231f      	movs	r3, #31
   14274:	18fb      	adds	r3, r7, r3
   14276:	781b      	ldrb	r3, [r3, #0]
   14278:	2204      	movs	r2, #4
   1427a:	4013      	ands	r3, r2
   1427c:	d007      	beq.n	1428e <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
   1427e:	69bb      	ldr	r3, [r7, #24]
   14280:	2232      	movs	r2, #50	; 0x32
   14282:	211e      	movs	r1, #30
   14284:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
   14286:	697b      	ldr	r3, [r7, #20]
   14288:	2204      	movs	r2, #4
   1428a:	835a      	strh	r2, [r3, #26]
   1428c:	e028      	b.n	142e0 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
   1428e:	231f      	movs	r3, #31
   14290:	18fb      	adds	r3, r7, r3
   14292:	781b      	ldrb	r3, [r3, #0]
   14294:	2201      	movs	r2, #1
   14296:	4013      	ands	r3, r2
   14298:	d007      	beq.n	142aa <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
   1429a:	69bb      	ldr	r3, [r7, #24]
   1429c:	2232      	movs	r2, #50	; 0x32
   1429e:	2113      	movs	r1, #19
   142a0:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
   142a2:	697b      	ldr	r3, [r7, #20]
   142a4:	2201      	movs	r2, #1
   142a6:	835a      	strh	r2, [r3, #26]
   142a8:	e01a      	b.n	142e0 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
   142aa:	231f      	movs	r3, #31
   142ac:	18fb      	adds	r3, r7, r3
   142ae:	781b      	ldrb	r3, [r3, #0]
   142b0:	2210      	movs	r2, #16
   142b2:	4013      	ands	r3, r2
   142b4:	d007      	beq.n	142c6 <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
   142b6:	69bb      	ldr	r3, [r7, #24]
   142b8:	2232      	movs	r2, #50	; 0x32
   142ba:	2142      	movs	r1, #66	; 0x42
   142bc:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
   142be:	697b      	ldr	r3, [r7, #20]
   142c0:	2210      	movs	r2, #16
   142c2:	835a      	strh	r2, [r3, #26]
   142c4:	e00c      	b.n	142e0 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
   142c6:	231f      	movs	r3, #31
   142c8:	18fb      	adds	r3, r7, r3
   142ca:	781b      	ldrb	r3, [r3, #0]
   142cc:	2220      	movs	r2, #32
   142ce:	4013      	ands	r3, r2
   142d0:	d006      	beq.n	142e0 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
   142d2:	69bb      	ldr	r3, [r7, #24]
   142d4:	2232      	movs	r2, #50	; 0x32
   142d6:	2141      	movs	r1, #65	; 0x41
   142d8:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
   142da:	697b      	ldr	r3, [r7, #20]
   142dc:	2220      	movs	r2, #32
   142de:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
   142e0:	2310      	movs	r3, #16
   142e2:	18fb      	adds	r3, r7, r3
   142e4:	881b      	ldrh	r3, [r3, #0]
   142e6:	2204      	movs	r2, #4
   142e8:	4013      	ands	r3, r2
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
   142ea:	d050      	beq.n	1438e <_usart_interrupt_handler+0x2ae>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
   142ec:	69bb      	ldr	r3, [r7, #24]
   142ee:	695b      	ldr	r3, [r3, #20]
   142f0:	69ba      	ldr	r2, [r7, #24]
   142f2:	0010      	movs	r0, r2
   142f4:	4798      	blx	r3
   142f6:	e04a      	b.n	1438e <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
   142f8:	697b      	ldr	r3, [r7, #20]
   142fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
   142fc:	b29a      	uxth	r2, r3
   142fe:	230e      	movs	r3, #14
   14300:	18fb      	adds	r3, r7, r3
   14302:	05d2      	lsls	r2, r2, #23
   14304:	0dd2      	lsrs	r2, r2, #23
   14306:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
   14308:	69bb      	ldr	r3, [r7, #24]
   1430a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1430c:	220e      	movs	r2, #14
   1430e:	18ba      	adds	r2, r7, r2
   14310:	8812      	ldrh	r2, [r2, #0]
   14312:	b2d2      	uxtb	r2, r2
   14314:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
   14316:	69bb      	ldr	r3, [r7, #24]
   14318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1431a:	1c5a      	adds	r2, r3, #1
   1431c:	69bb      	ldr	r3, [r7, #24]
   1431e:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
   14320:	69bb      	ldr	r3, [r7, #24]
   14322:	795b      	ldrb	r3, [r3, #5]
   14324:	2b01      	cmp	r3, #1
   14326:	d10d      	bne.n	14344 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
   14328:	69bb      	ldr	r3, [r7, #24]
   1432a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1432c:	220e      	movs	r2, #14
   1432e:	18ba      	adds	r2, r7, r2
   14330:	8812      	ldrh	r2, [r2, #0]
   14332:	0a12      	lsrs	r2, r2, #8
   14334:	b292      	uxth	r2, r2
   14336:	b2d2      	uxtb	r2, r2
   14338:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
   1433a:	69bb      	ldr	r3, [r7, #24]
   1433c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1433e:	1c5a      	adds	r2, r3, #1
   14340:	69bb      	ldr	r3, [r7, #24]
   14342:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
   14344:	69bb      	ldr	r3, [r7, #24]
   14346:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
   14348:	b29b      	uxth	r3, r3
   1434a:	3b01      	subs	r3, #1
   1434c:	b29b      	uxth	r3, r3
   1434e:	69ba      	ldr	r2, [r7, #24]
   14350:	1c19      	adds	r1, r3, #0
   14352:	8591      	strh	r1, [r2, #44]	; 0x2c
   14354:	2b00      	cmp	r3, #0
   14356:	d11a      	bne.n	1438e <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
   14358:	697b      	ldr	r3, [r7, #20]
   1435a:	2204      	movs	r2, #4
   1435c:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
   1435e:	69bb      	ldr	r3, [r7, #24]
   14360:	2232      	movs	r2, #50	; 0x32
   14362:	2100      	movs	r1, #0
   14364:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
   14366:	2310      	movs	r3, #16
   14368:	18fb      	adds	r3, r7, r3
   1436a:	881b      	ldrh	r3, [r3, #0]
   1436c:	2202      	movs	r2, #2
   1436e:	4013      	ands	r3, r2
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
					module->rx_status = STATUS_OK;

					/* Run callback if registered and enabled */
					if (callback_status
   14370:	d00d      	beq.n	1438e <_usart_interrupt_handler+0x2ae>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
   14372:	69bb      	ldr	r3, [r7, #24]
   14374:	691b      	ldr	r3, [r3, #16]
   14376:	69ba      	ldr	r2, [r7, #24]
   14378:	0010      	movs	r0, r2
   1437a:	4798      	blx	r3
   1437c:	e007      	b.n	1438e <_usart_interrupt_handler+0x2ae>
   1437e:	46c0      	nop			; (mov r8, r8)
   14380:	200003b4 	.word	0x200003b4
   14384:	000140bd 	.word	0x000140bd
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
   14388:	697b      	ldr	r3, [r7, #20]
   1438a:	2204      	movs	r2, #4
   1438c:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
   1438e:	2312      	movs	r3, #18
   14390:	18fb      	adds	r3, r7, r3
   14392:	881b      	ldrh	r3, [r3, #0]
   14394:	2210      	movs	r2, #16
   14396:	4013      	ands	r3, r2
   14398:	d010      	beq.n	143bc <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
   1439a:	697b      	ldr	r3, [r7, #20]
   1439c:	2210      	movs	r2, #16
   1439e:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
   143a0:	697b      	ldr	r3, [r7, #20]
   143a2:	2210      	movs	r2, #16
   143a4:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
   143a6:	2310      	movs	r3, #16
   143a8:	18fb      	adds	r3, r7, r3
   143aa:	881b      	ldrh	r3, [r3, #0]
   143ac:	2210      	movs	r2, #16
   143ae:	4013      	ands	r3, r2
   143b0:	d004      	beq.n	143bc <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
   143b2:	69bb      	ldr	r3, [r7, #24]
   143b4:	69db      	ldr	r3, [r3, #28]
   143b6:	69ba      	ldr	r2, [r7, #24]
   143b8:	0010      	movs	r0, r2
   143ba:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
   143bc:	2312      	movs	r3, #18
   143be:	18fb      	adds	r3, r7, r3
   143c0:	881b      	ldrh	r3, [r3, #0]
   143c2:	2220      	movs	r2, #32
   143c4:	4013      	ands	r3, r2
   143c6:	d010      	beq.n	143ea <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
   143c8:	697b      	ldr	r3, [r7, #20]
   143ca:	2220      	movs	r2, #32
   143cc:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
   143ce:	697b      	ldr	r3, [r7, #20]
   143d0:	2220      	movs	r2, #32
   143d2:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
   143d4:	2310      	movs	r3, #16
   143d6:	18fb      	adds	r3, r7, r3
   143d8:	881b      	ldrh	r3, [r3, #0]
   143da:	2208      	movs	r2, #8
   143dc:	4013      	ands	r3, r2
   143de:	d004      	beq.n	143ea <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
   143e0:	69bb      	ldr	r3, [r7, #24]
   143e2:	699b      	ldr	r3, [r3, #24]
   143e4:	69ba      	ldr	r2, [r7, #24]
   143e6:	0010      	movs	r0, r2
   143e8:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
   143ea:	2312      	movs	r3, #18
   143ec:	18fb      	adds	r3, r7, r3
   143ee:	881b      	ldrh	r3, [r3, #0]
   143f0:	2208      	movs	r2, #8
   143f2:	4013      	ands	r3, r2
   143f4:	d010      	beq.n	14418 <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
   143f6:	697b      	ldr	r3, [r7, #20]
   143f8:	2208      	movs	r2, #8
   143fa:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
   143fc:	697b      	ldr	r3, [r7, #20]
   143fe:	2208      	movs	r2, #8
   14400:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
   14402:	2310      	movs	r3, #16
   14404:	18fb      	adds	r3, r7, r3
   14406:	881b      	ldrh	r3, [r3, #0]
   14408:	2220      	movs	r2, #32
   1440a:	4013      	ands	r3, r2
   1440c:	d004      	beq.n	14418 <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
   1440e:	69bb      	ldr	r3, [r7, #24]
   14410:	6a1b      	ldr	r3, [r3, #32]
   14412:	69ba      	ldr	r2, [r7, #24]
   14414:	0010      	movs	r0, r2
   14416:	4798      	blx	r3
		}
	}
#endif
}
   14418:	46c0      	nop			; (mov r8, r8)
   1441a:	46bd      	mov	sp, r7
   1441c:	b008      	add	sp, #32
   1441e:	bd80      	pop	{r7, pc}

00014420 <system_gclk_gen_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_gen_get_config_defaults(
		struct system_gclk_gen_config *const config)
{
   14420:	b580      	push	{r7, lr}
   14422:	b082      	sub	sp, #8
   14424:	af00      	add	r7, sp, #0
   14426:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
   14428:	687b      	ldr	r3, [r7, #4]
   1442a:	2201      	movs	r2, #1
   1442c:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
   1442e:	687b      	ldr	r3, [r7, #4]
   14430:	2200      	movs	r2, #0
   14432:	705a      	strb	r2, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
   14434:	687b      	ldr	r3, [r7, #4]
   14436:	2206      	movs	r2, #6
   14438:	701a      	strb	r2, [r3, #0]
#endif
	config->run_in_standby     = false;
   1443a:	687b      	ldr	r3, [r7, #4]
   1443c:	2200      	movs	r2, #0
   1443e:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
   14440:	687b      	ldr	r3, [r7, #4]
   14442:	2200      	movs	r2, #0
   14444:	725a      	strb	r2, [r3, #9]
}
   14446:	46c0      	nop			; (mov r8, r8)
   14448:	46bd      	mov	sp, r7
   1444a:	b002      	add	sp, #8
   1444c:	bd80      	pop	{r7, pc}
   1444e:	46c0      	nop			; (mov r8, r8)

00014450 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
   14450:	b580      	push	{r7, lr}
   14452:	b082      	sub	sp, #8
   14454:	af00      	add	r7, sp, #0
   14456:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
   14458:	687b      	ldr	r3, [r7, #4]
   1445a:	2200      	movs	r2, #0
   1445c:	701a      	strb	r2, [r3, #0]
}
   1445e:	46c0      	nop			; (mov r8, r8)
   14460:	46bd      	mov	sp, r7
   14462:	b002      	add	sp, #8
   14464:	bd80      	pop	{r7, pc}
   14466:	46c0      	nop			; (mov r8, r8)

00014468 <system_clock_source_xosc32k_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
   14468:	b580      	push	{r7, lr}
   1446a:	b082      	sub	sp, #8
   1446c:	af00      	add	r7, sp, #0
   1446e:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
   14470:	687b      	ldr	r3, [r7, #4]
   14472:	2200      	movs	r2, #0
   14474:	701a      	strb	r2, [r3, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
   14476:	687b      	ldr	r3, [r7, #4]
   14478:	2204      	movs	r2, #4
   1447a:	705a      	strb	r2, [r3, #1]
	config->auto_gain_control   = false;
   1447c:	687b      	ldr	r3, [r7, #4]
   1447e:	2200      	movs	r2, #0
   14480:	709a      	strb	r2, [r3, #2]
	config->frequency           = 32768UL;
   14482:	687b      	ldr	r3, [r7, #4]
   14484:	2280      	movs	r2, #128	; 0x80
   14486:	0212      	lsls	r2, r2, #8
   14488:	609a      	str	r2, [r3, #8]
	config->enable_1khz_output  = false;
   1448a:	687b      	ldr	r3, [r7, #4]
   1448c:	2200      	movs	r2, #0
   1448e:	70da      	strb	r2, [r3, #3]
	config->enable_32khz_output = true;
   14490:	687b      	ldr	r3, [r7, #4]
   14492:	2201      	movs	r2, #1
   14494:	711a      	strb	r2, [r3, #4]
	config->run_in_standby      = false;
   14496:	687b      	ldr	r3, [r7, #4]
   14498:	2200      	movs	r2, #0
   1449a:	731a      	strb	r2, [r3, #12]
	config->on_demand           = true;
   1449c:	687b      	ldr	r3, [r7, #4]
   1449e:	2201      	movs	r2, #1
   144a0:	735a      	strb	r2, [r3, #13]
	config->write_once          = false;
   144a2:	687b      	ldr	r3, [r7, #4]
   144a4:	2200      	movs	r2, #0
   144a6:	739a      	strb	r2, [r3, #14]
}
   144a8:	46c0      	nop			; (mov r8, r8)
   144aa:	46bd      	mov	sp, r7
   144ac:	b002      	add	sp, #8
   144ae:	bd80      	pop	{r7, pc}

000144b0 <system_clock_source_osc8m_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_osc8m_get_config_defaults(
		struct system_clock_source_osc8m_config *const config)
{
   144b0:	b580      	push	{r7, lr}
   144b2:	b082      	sub	sp, #8
   144b4:	af00      	add	r7, sp, #0
   144b6:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
   144b8:	687b      	ldr	r3, [r7, #4]
   144ba:	2203      	movs	r2, #3
   144bc:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
   144be:	687b      	ldr	r3, [r7, #4]
   144c0:	2200      	movs	r2, #0
   144c2:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
   144c4:	687b      	ldr	r3, [r7, #4]
   144c6:	2201      	movs	r2, #1
   144c8:	709a      	strb	r2, [r3, #2]
}
   144ca:	46c0      	nop			; (mov r8, r8)
   144cc:	46bd      	mov	sp, r7
   144ce:	b002      	add	sp, #8
   144d0:	bd80      	pop	{r7, pc}
   144d2:	46c0      	nop			; (mov r8, r8)

000144d4 <system_clock_source_dfll_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
   144d4:	b580      	push	{r7, lr}
   144d6:	b082      	sub	sp, #8
   144d8:	af00      	add	r7, sp, #0
   144da:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
   144dc:	687b      	ldr	r3, [r7, #4]
   144de:	2200      	movs	r2, #0
   144e0:	701a      	strb	r2, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
   144e2:	687b      	ldr	r3, [r7, #4]
   144e4:	2200      	movs	r2, #0
   144e6:	805a      	strh	r2, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
   144e8:	687b      	ldr	r3, [r7, #4]
   144ea:	2200      	movs	r2, #0
   144ec:	809a      	strh	r2, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
   144ee:	687b      	ldr	r3, [r7, #4]
   144f0:	2200      	movs	r2, #0
   144f2:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
   144f4:	687b      	ldr	r3, [r7, #4]
   144f6:	2200      	movs	r2, #0
   144f8:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;
   144fa:	687b      	ldr	r3, [r7, #4]
   144fc:	2201      	movs	r2, #1
   144fe:	705a      	strb	r2, [r3, #1]

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
   14500:	687b      	ldr	r3, [r7, #4]
   14502:	2207      	movs	r2, #7
   14504:	721a      	strb	r2, [r3, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
   14506:	687b      	ldr	r3, [r7, #4]
   14508:	223f      	movs	r2, #63	; 0x3f
   1450a:	815a      	strh	r2, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
   1450c:	687b      	ldr	r3, [r7, #4]
   1450e:	2201      	movs	r2, #1
   14510:	731a      	strb	r2, [r3, #12]
	config->fine_max_step   = 1;
   14512:	687b      	ldr	r3, [r7, #4]
   14514:	2201      	movs	r2, #1
   14516:	81da      	strh	r2, [r3, #14]
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
   14518:	687b      	ldr	r3, [r7, #4]
   1451a:	2206      	movs	r2, #6
   1451c:	821a      	strh	r2, [r3, #16]
}
   1451e:	46c0      	nop			; (mov r8, r8)
   14520:	46bd      	mov	sp, r7
   14522:	b002      	add	sp, #8
   14524:	bd80      	pop	{r7, pc}
   14526:	46c0      	nop			; (mov r8, r8)

00014528 <system_cpu_clock_set_divider>:
 *
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
   14528:	b580      	push	{r7, lr}
   1452a:	b082      	sub	sp, #8
   1452c:	af00      	add	r7, sp, #0
   1452e:	0002      	movs	r2, r0
   14530:	1dfb      	adds	r3, r7, #7
   14532:	701a      	strb	r2, [r3, #0]
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
   14534:	4a03      	ldr	r2, [pc, #12]	; (14544 <system_cpu_clock_set_divider+0x1c>)
   14536:	1dfb      	adds	r3, r7, #7
   14538:	781b      	ldrb	r3, [r3, #0]
   1453a:	7213      	strb	r3, [r2, #8]
}
   1453c:	46c0      	nop			; (mov r8, r8)
   1453e:	46bd      	mov	sp, r7
   14540:	b002      	add	sp, #8
   14542:	bd80      	pop	{r7, pc}
   14544:	40000400 	.word	0x40000400

00014548 <system_apb_clock_set_divider>:
 * \retval STATUS_OK               The APBx clock was set successfully
 */
static inline enum status_code system_apb_clock_set_divider(
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
   14548:	b580      	push	{r7, lr}
   1454a:	b082      	sub	sp, #8
   1454c:	af00      	add	r7, sp, #0
   1454e:	0002      	movs	r2, r0
   14550:	1dfb      	adds	r3, r7, #7
   14552:	701a      	strb	r2, [r3, #0]
   14554:	1dbb      	adds	r3, r7, #6
   14556:	1c0a      	adds	r2, r1, #0
   14558:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   1455a:	1dfb      	adds	r3, r7, #7
   1455c:	781b      	ldrb	r3, [r3, #0]
   1455e:	2b01      	cmp	r3, #1
   14560:	d008      	beq.n	14574 <system_apb_clock_set_divider+0x2c>
   14562:	2b02      	cmp	r3, #2
   14564:	d00b      	beq.n	1457e <system_apb_clock_set_divider+0x36>
   14566:	2b00      	cmp	r3, #0
   14568:	d10e      	bne.n	14588 <system_apb_clock_set_divider+0x40>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
   1456a:	4a0b      	ldr	r2, [pc, #44]	; (14598 <system_apb_clock_set_divider+0x50>)
   1456c:	1dbb      	adds	r3, r7, #6
   1456e:	781b      	ldrb	r3, [r3, #0]
   14570:	7253      	strb	r3, [r2, #9]
			break;
   14572:	e00b      	b.n	1458c <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
   14574:	4a08      	ldr	r2, [pc, #32]	; (14598 <system_apb_clock_set_divider+0x50>)
   14576:	1dbb      	adds	r3, r7, #6
   14578:	781b      	ldrb	r3, [r3, #0]
   1457a:	7293      	strb	r3, [r2, #10]
			break;
   1457c:	e006      	b.n	1458c <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
   1457e:	4a06      	ldr	r2, [pc, #24]	; (14598 <system_apb_clock_set_divider+0x50>)
   14580:	1dbb      	adds	r3, r7, #6
   14582:	781b      	ldrb	r3, [r3, #0]
   14584:	72d3      	strb	r3, [r2, #11]
			break;
   14586:	e001      	b.n	1458c <system_apb_clock_set_divider+0x44>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
   14588:	2317      	movs	r3, #23
   1458a:	e000      	b.n	1458e <system_apb_clock_set_divider+0x46>
	}

	return STATUS_OK;
   1458c:	2300      	movs	r3, #0
}
   1458e:	0018      	movs	r0, r3
   14590:	46bd      	mov	sp, r7
   14592:	b002      	add	sp, #8
   14594:	bd80      	pop	{r7, pc}
   14596:	46c0      	nop			; (mov r8, r8)
   14598:	40000400 	.word	0x40000400

0001459c <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
   1459c:	b580      	push	{r7, lr}
   1459e:	b082      	sub	sp, #8
   145a0:	af00      	add	r7, sp, #0
   145a2:	0002      	movs	r2, r0
   145a4:	1dfb      	adds	r3, r7, #7
   145a6:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
   145a8:	4a08      	ldr	r2, [pc, #32]	; (145cc <system_flash_set_waitstates+0x30>)
   145aa:	1dfb      	adds	r3, r7, #7
   145ac:	781b      	ldrb	r3, [r3, #0]
   145ae:	210f      	movs	r1, #15
   145b0:	400b      	ands	r3, r1
   145b2:	b2d9      	uxtb	r1, r3
   145b4:	6853      	ldr	r3, [r2, #4]
   145b6:	200f      	movs	r0, #15
   145b8:	4001      	ands	r1, r0
   145ba:	0049      	lsls	r1, r1, #1
   145bc:	201e      	movs	r0, #30
   145be:	4383      	bics	r3, r0
   145c0:	430b      	orrs	r3, r1
   145c2:	6053      	str	r3, [r2, #4]
}
   145c4:	46c0      	nop			; (mov r8, r8)
   145c6:	46bd      	mov	sp, r7
   145c8:	b002      	add	sp, #8
   145ca:	bd80      	pop	{r7, pc}
   145cc:	41004000 	.word	0x41004000

000145d0 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
   145d0:	b580      	push	{r7, lr}
   145d2:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
   145d4:	46c0      	nop			; (mov r8, r8)
   145d6:	4b04      	ldr	r3, [pc, #16]	; (145e8 <_system_dfll_wait_for_sync+0x18>)
   145d8:	68db      	ldr	r3, [r3, #12]
   145da:	2210      	movs	r2, #16
   145dc:	4013      	ands	r3, r2
   145de:	d0fa      	beq.n	145d6 <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
   145e0:	46c0      	nop			; (mov r8, r8)
   145e2:	46bd      	mov	sp, r7
   145e4:	bd80      	pop	{r7, pc}
   145e6:	46c0      	nop			; (mov r8, r8)
   145e8:	40000800 	.word	0x40000800

000145ec <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
   145ec:	b580      	push	{r7, lr}
   145ee:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
   145f0:	4b0c      	ldr	r3, [pc, #48]	; (14624 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   145f2:	2202      	movs	r2, #2
   145f4:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
   145f6:	4b0c      	ldr	r3, [pc, #48]	; (14628 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
   145f8:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
   145fa:	4a0a      	ldr	r2, [pc, #40]	; (14624 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   145fc:	4b0b      	ldr	r3, [pc, #44]	; (1462c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
   145fe:	689b      	ldr	r3, [r3, #8]
   14600:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
   14602:	4a08      	ldr	r2, [pc, #32]	; (14624 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   14604:	4b09      	ldr	r3, [pc, #36]	; (1462c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
   14606:	685b      	ldr	r3, [r3, #4]
   14608:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
   1460a:	4b06      	ldr	r3, [pc, #24]	; (14624 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   1460c:	2200      	movs	r2, #0
   1460e:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
   14610:	4b05      	ldr	r3, [pc, #20]	; (14628 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
   14612:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
   14614:	4a03      	ldr	r2, [pc, #12]	; (14624 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
   14616:	4b05      	ldr	r3, [pc, #20]	; (1462c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
   14618:	681b      	ldr	r3, [r3, #0]
   1461a:	b29b      	uxth	r3, r3
   1461c:	8493      	strh	r3, [r2, #36]	; 0x24
}
   1461e:	46c0      	nop			; (mov r8, r8)
   14620:	46bd      	mov	sp, r7
   14622:	bd80      	pop	{r7, pc}
   14624:	40000800 	.word	0x40000800
   14628:	000145d1 	.word	0x000145d1
   1462c:	20000104 	.word	0x20000104

00014630 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
   14630:	b580      	push	{r7, lr}
   14632:	b082      	sub	sp, #8
   14634:	af00      	add	r7, sp, #0
   14636:	0002      	movs	r2, r0
   14638:	1dfb      	adds	r3, r7, #7
   1463a:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
   1463c:	1dfb      	adds	r3, r7, #7
   1463e:	781b      	ldrb	r3, [r3, #0]
   14640:	2b08      	cmp	r3, #8
   14642:	d840      	bhi.n	146c6 <system_clock_source_get_hz+0x96>
   14644:	009a      	lsls	r2, r3, #2
   14646:	4b22      	ldr	r3, [pc, #136]	; (146d0 <system_clock_source_get_hz+0xa0>)
   14648:	18d3      	adds	r3, r2, r3
   1464a:	681b      	ldr	r3, [r3, #0]
   1464c:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
   1464e:	4b21      	ldr	r3, [pc, #132]	; (146d4 <system_clock_source_get_hz+0xa4>)
   14650:	691b      	ldr	r3, [r3, #16]
   14652:	e039      	b.n	146c8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
   14654:	4b20      	ldr	r3, [pc, #128]	; (146d8 <system_clock_source_get_hz+0xa8>)
   14656:	6a1b      	ldr	r3, [r3, #32]
   14658:	059b      	lsls	r3, r3, #22
   1465a:	0f9b      	lsrs	r3, r3, #30
   1465c:	b2db      	uxtb	r3, r3
   1465e:	001a      	movs	r2, r3
   14660:	4b1e      	ldr	r3, [pc, #120]	; (146dc <system_clock_source_get_hz+0xac>)
   14662:	40d3      	lsrs	r3, r2
   14664:	e030      	b.n	146c8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
   14666:	2380      	movs	r3, #128	; 0x80
   14668:	021b      	lsls	r3, r3, #8
   1466a:	e02d      	b.n	146c8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
   1466c:	2380      	movs	r3, #128	; 0x80
   1466e:	021b      	lsls	r3, r3, #8
   14670:	e02a      	b.n	146c8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
   14672:	4b18      	ldr	r3, [pc, #96]	; (146d4 <system_clock_source_get_hz+0xa4>)
   14674:	695b      	ldr	r3, [r3, #20]
   14676:	e027      	b.n	146c8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
   14678:	4b16      	ldr	r3, [pc, #88]	; (146d4 <system_clock_source_get_hz+0xa4>)
   1467a:	681b      	ldr	r3, [r3, #0]
   1467c:	2202      	movs	r2, #2
   1467e:	4013      	ands	r3, r2
   14680:	d101      	bne.n	14686 <system_clock_source_get_hz+0x56>
			return 0;
   14682:	2300      	movs	r3, #0
   14684:	e020      	b.n	146c8 <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
   14686:	4b16      	ldr	r3, [pc, #88]	; (146e0 <system_clock_source_get_hz+0xb0>)
   14688:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
   1468a:	4b12      	ldr	r3, [pc, #72]	; (146d4 <system_clock_source_get_hz+0xa4>)
   1468c:	681b      	ldr	r3, [r3, #0]
   1468e:	2204      	movs	r2, #4
   14690:	4013      	ands	r3, r2
   14692:	d009      	beq.n	146a8 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
   14694:	2000      	movs	r0, #0
   14696:	4b13      	ldr	r3, [pc, #76]	; (146e4 <system_clock_source_get_hz+0xb4>)
   14698:	4798      	blx	r3
   1469a:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
   1469c:	4b0d      	ldr	r3, [pc, #52]	; (146d4 <system_clock_source_get_hz+0xa4>)
   1469e:	689b      	ldr	r3, [r3, #8]
   146a0:	041b      	lsls	r3, r3, #16
   146a2:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
   146a4:	4353      	muls	r3, r2
   146a6:	e00f      	b.n	146c8 <system_clock_source_get_hz+0x98>
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
   146a8:	4b0f      	ldr	r3, [pc, #60]	; (146e8 <system_clock_source_get_hz+0xb8>)
   146aa:	e00d      	b.n	146c8 <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
   146ac:	4a0a      	ldr	r2, [pc, #40]	; (146d8 <system_clock_source_get_hz+0xa8>)
   146ae:	2350      	movs	r3, #80	; 0x50
   146b0:	5cd3      	ldrb	r3, [r2, r3]
   146b2:	b2db      	uxtb	r3, r3
   146b4:	001a      	movs	r2, r3
   146b6:	2304      	movs	r3, #4
   146b8:	4013      	ands	r3, r2
   146ba:	d101      	bne.n	146c0 <system_clock_source_get_hz+0x90>
			return 0;
   146bc:	2300      	movs	r3, #0
   146be:	e003      	b.n	146c8 <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
   146c0:	4b04      	ldr	r3, [pc, #16]	; (146d4 <system_clock_source_get_hz+0xa4>)
   146c2:	68db      	ldr	r3, [r3, #12]
   146c4:	e000      	b.n	146c8 <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
   146c6:	2300      	movs	r3, #0
	}
}
   146c8:	0018      	movs	r0, r3
   146ca:	46bd      	mov	sp, r7
   146cc:	b002      	add	sp, #8
   146ce:	bd80      	pop	{r7, pc}
   146d0:	00019500 	.word	0x00019500
   146d4:	20000104 	.word	0x20000104
   146d8:	40000800 	.word	0x40000800
   146dc:	007a1200 	.word	0x007a1200
   146e0:	000145d1 	.word	0x000145d1
   146e4:	00015189 	.word	0x00015189
   146e8:	02dc6c00 	.word	0x02dc6c00

000146ec <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
   146ec:	b580      	push	{r7, lr}
   146ee:	b084      	sub	sp, #16
   146f0:	af00      	add	r7, sp, #0
   146f2:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
   146f4:	4b1a      	ldr	r3, [pc, #104]	; (14760 <system_clock_source_osc8m_set_config+0x74>)
   146f6:	6a1b      	ldr	r3, [r3, #32]
   146f8:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
   146fa:	687b      	ldr	r3, [r7, #4]
   146fc:	781b      	ldrb	r3, [r3, #0]
   146fe:	1c1a      	adds	r2, r3, #0
   14700:	2303      	movs	r3, #3
   14702:	4013      	ands	r3, r2
   14704:	b2da      	uxtb	r2, r3
   14706:	230d      	movs	r3, #13
   14708:	18fb      	adds	r3, r7, r3
   1470a:	2103      	movs	r1, #3
   1470c:	400a      	ands	r2, r1
   1470e:	0010      	movs	r0, r2
   14710:	781a      	ldrb	r2, [r3, #0]
   14712:	2103      	movs	r1, #3
   14714:	438a      	bics	r2, r1
   14716:	1c11      	adds	r1, r2, #0
   14718:	1c02      	adds	r2, r0, #0
   1471a:	430a      	orrs	r2, r1
   1471c:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
   1471e:	687b      	ldr	r3, [r7, #4]
   14720:	789a      	ldrb	r2, [r3, #2]
   14722:	230c      	movs	r3, #12
   14724:	18fb      	adds	r3, r7, r3
   14726:	01d0      	lsls	r0, r2, #7
   14728:	781a      	ldrb	r2, [r3, #0]
   1472a:	217f      	movs	r1, #127	; 0x7f
   1472c:	400a      	ands	r2, r1
   1472e:	1c11      	adds	r1, r2, #0
   14730:	1c02      	adds	r2, r0, #0
   14732:	430a      	orrs	r2, r1
   14734:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
   14736:	687b      	ldr	r3, [r7, #4]
   14738:	785a      	ldrb	r2, [r3, #1]
   1473a:	230c      	movs	r3, #12
   1473c:	18fb      	adds	r3, r7, r3
   1473e:	2101      	movs	r1, #1
   14740:	400a      	ands	r2, r1
   14742:	0190      	lsls	r0, r2, #6
   14744:	781a      	ldrb	r2, [r3, #0]
   14746:	2140      	movs	r1, #64	; 0x40
   14748:	438a      	bics	r2, r1
   1474a:	1c11      	adds	r1, r2, #0
   1474c:	1c02      	adds	r2, r0, #0
   1474e:	430a      	orrs	r2, r1
   14750:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
   14752:	4b03      	ldr	r3, [pc, #12]	; (14760 <system_clock_source_osc8m_set_config+0x74>)
   14754:	68fa      	ldr	r2, [r7, #12]
   14756:	621a      	str	r2, [r3, #32]
}
   14758:	46c0      	nop			; (mov r8, r8)
   1475a:	46bd      	mov	sp, r7
   1475c:	b004      	add	sp, #16
   1475e:	bd80      	pop	{r7, pc}
   14760:	40000800 	.word	0x40000800

00014764 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
   14764:	b580      	push	{r7, lr}
   14766:	b084      	sub	sp, #16
   14768:	af00      	add	r7, sp, #0
   1476a:	6078      	str	r0, [r7, #4]
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
   1476c:	4a43      	ldr	r2, [pc, #268]	; (1487c <system_clock_source_xosc32k_set_config+0x118>)
   1476e:	230c      	movs	r3, #12
   14770:	18fb      	adds	r3, r7, r3
   14772:	8a92      	ldrh	r2, [r2, #20]
   14774:	801a      	strh	r2, [r3, #0]

	temp.bit.STARTUP = config->startup_time;
   14776:	687b      	ldr	r3, [r7, #4]
   14778:	785b      	ldrb	r3, [r3, #1]
   1477a:	1c1a      	adds	r2, r3, #0
   1477c:	2307      	movs	r3, #7
   1477e:	4013      	ands	r3, r2
   14780:	b2da      	uxtb	r2, r3
   14782:	230c      	movs	r3, #12
   14784:	18fb      	adds	r3, r7, r3
   14786:	2107      	movs	r1, #7
   14788:	400a      	ands	r2, r1
   1478a:	0010      	movs	r0, r2
   1478c:	785a      	ldrb	r2, [r3, #1]
   1478e:	2107      	movs	r1, #7
   14790:	438a      	bics	r2, r1
   14792:	1c11      	adds	r1, r2, #0
   14794:	1c02      	adds	r2, r0, #0
   14796:	430a      	orrs	r2, r1
   14798:	705a      	strb	r2, [r3, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
   1479a:	687b      	ldr	r3, [r7, #4]
   1479c:	781b      	ldrb	r3, [r3, #0]
   1479e:	2b00      	cmp	r3, #0
   147a0:	d106      	bne.n	147b0 <system_clock_source_xosc32k_set_config+0x4c>
		temp.bit.XTALEN = 1;
   147a2:	230c      	movs	r3, #12
   147a4:	18fb      	adds	r3, r7, r3
   147a6:	781a      	ldrb	r2, [r3, #0]
   147a8:	2104      	movs	r1, #4
   147aa:	430a      	orrs	r2, r1
   147ac:	701a      	strb	r2, [r3, #0]
   147ae:	e005      	b.n	147bc <system_clock_source_xosc32k_set_config+0x58>
	} else {
		temp.bit.XTALEN = 0;
   147b0:	230c      	movs	r3, #12
   147b2:	18fb      	adds	r3, r7, r3
   147b4:	781a      	ldrb	r2, [r3, #0]
   147b6:	2104      	movs	r1, #4
   147b8:	438a      	bics	r2, r1
   147ba:	701a      	strb	r2, [r3, #0]
	}

	temp.bit.AAMPEN = config->auto_gain_control;
   147bc:	687b      	ldr	r3, [r7, #4]
   147be:	789a      	ldrb	r2, [r3, #2]
   147c0:	230c      	movs	r3, #12
   147c2:	18fb      	adds	r3, r7, r3
   147c4:	2101      	movs	r1, #1
   147c6:	400a      	ands	r2, r1
   147c8:	0150      	lsls	r0, r2, #5
   147ca:	781a      	ldrb	r2, [r3, #0]
   147cc:	2120      	movs	r1, #32
   147ce:	438a      	bics	r2, r1
   147d0:	1c11      	adds	r1, r2, #0
   147d2:	1c02      	adds	r2, r0, #0
   147d4:	430a      	orrs	r2, r1
   147d6:	701a      	strb	r2, [r3, #0]
	temp.bit.EN1K = config->enable_1khz_output;
   147d8:	687b      	ldr	r3, [r7, #4]
   147da:	78da      	ldrb	r2, [r3, #3]
   147dc:	230c      	movs	r3, #12
   147de:	18fb      	adds	r3, r7, r3
   147e0:	2101      	movs	r1, #1
   147e2:	400a      	ands	r2, r1
   147e4:	0110      	lsls	r0, r2, #4
   147e6:	781a      	ldrb	r2, [r3, #0]
   147e8:	2110      	movs	r1, #16
   147ea:	438a      	bics	r2, r1
   147ec:	1c11      	adds	r1, r2, #0
   147ee:	1c02      	adds	r2, r0, #0
   147f0:	430a      	orrs	r2, r1
   147f2:	701a      	strb	r2, [r3, #0]
	temp.bit.EN32K = config->enable_32khz_output;
   147f4:	687b      	ldr	r3, [r7, #4]
   147f6:	791a      	ldrb	r2, [r3, #4]
   147f8:	230c      	movs	r3, #12
   147fa:	18fb      	adds	r3, r7, r3
   147fc:	2101      	movs	r1, #1
   147fe:	400a      	ands	r2, r1
   14800:	00d0      	lsls	r0, r2, #3
   14802:	781a      	ldrb	r2, [r3, #0]
   14804:	2108      	movs	r1, #8
   14806:	438a      	bics	r2, r1
   14808:	1c11      	adds	r1, r2, #0
   1480a:	1c02      	adds	r2, r0, #0
   1480c:	430a      	orrs	r2, r1
   1480e:	701a      	strb	r2, [r3, #0]

	temp.bit.ONDEMAND = config->on_demand;
   14810:	687b      	ldr	r3, [r7, #4]
   14812:	7b5a      	ldrb	r2, [r3, #13]
   14814:	230c      	movs	r3, #12
   14816:	18fb      	adds	r3, r7, r3
   14818:	01d0      	lsls	r0, r2, #7
   1481a:	781a      	ldrb	r2, [r3, #0]
   1481c:	217f      	movs	r1, #127	; 0x7f
   1481e:	400a      	ands	r2, r1
   14820:	1c11      	adds	r1, r2, #0
   14822:	1c02      	adds	r2, r0, #0
   14824:	430a      	orrs	r2, r1
   14826:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
   14828:	687b      	ldr	r3, [r7, #4]
   1482a:	7b1a      	ldrb	r2, [r3, #12]
   1482c:	230c      	movs	r3, #12
   1482e:	18fb      	adds	r3, r7, r3
   14830:	2101      	movs	r1, #1
   14832:	400a      	ands	r2, r1
   14834:	0190      	lsls	r0, r2, #6
   14836:	781a      	ldrb	r2, [r3, #0]
   14838:	2140      	movs	r1, #64	; 0x40
   1483a:	438a      	bics	r2, r1
   1483c:	1c11      	adds	r1, r2, #0
   1483e:	1c02      	adds	r2, r0, #0
   14840:	430a      	orrs	r2, r1
   14842:	701a      	strb	r2, [r3, #0]
	temp.bit.WRTLOCK  = config->write_once;
   14844:	687b      	ldr	r3, [r7, #4]
   14846:	7b9a      	ldrb	r2, [r3, #14]
   14848:	230c      	movs	r3, #12
   1484a:	18fb      	adds	r3, r7, r3
   1484c:	2101      	movs	r1, #1
   1484e:	400a      	ands	r2, r1
   14850:	0110      	lsls	r0, r2, #4
   14852:	785a      	ldrb	r2, [r3, #1]
   14854:	2110      	movs	r1, #16
   14856:	438a      	bics	r2, r1
   14858:	1c11      	adds	r1, r2, #0
   1485a:	1c02      	adds	r2, r0, #0
   1485c:	430a      	orrs	r2, r1
   1485e:	705a      	strb	r2, [r3, #1]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
   14860:	687b      	ldr	r3, [r7, #4]
   14862:	689a      	ldr	r2, [r3, #8]
   14864:	4b06      	ldr	r3, [pc, #24]	; (14880 <system_clock_source_xosc32k_set_config+0x11c>)
   14866:	615a      	str	r2, [r3, #20]

	SYSCTRL->XOSC32K = temp;
   14868:	4a04      	ldr	r2, [pc, #16]	; (1487c <system_clock_source_xosc32k_set_config+0x118>)
   1486a:	230c      	movs	r3, #12
   1486c:	18fb      	adds	r3, r7, r3
   1486e:	881b      	ldrh	r3, [r3, #0]
   14870:	8293      	strh	r3, [r2, #20]
}
   14872:	46c0      	nop			; (mov r8, r8)
   14874:	46bd      	mov	sp, r7
   14876:	b004      	add	sp, #16
   14878:	bd80      	pop	{r7, pc}
   1487a:	46c0      	nop			; (mov r8, r8)
   1487c:	40000800 	.word	0x40000800
   14880:	20000104 	.word	0x20000104

00014884 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
   14884:	b580      	push	{r7, lr}
   14886:	b082      	sub	sp, #8
   14888:	af00      	add	r7, sp, #0
   1488a:	6078      	str	r0, [r7, #4]
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
   1488c:	687b      	ldr	r3, [r7, #4]
   1488e:	7a1b      	ldrb	r3, [r3, #8]
   14890:	029b      	lsls	r3, r3, #10
   14892:	041b      	lsls	r3, r3, #16
   14894:	0c1a      	lsrs	r2, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
   14896:	687b      	ldr	r3, [r7, #4]
   14898:	895b      	ldrh	r3, [r3, #10]
   1489a:	059b      	lsls	r3, r3, #22
   1489c:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
   1489e:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
   148a0:	4b2a      	ldr	r3, [pc, #168]	; (1494c <system_clock_source_dfll_set_config+0xc8>)
   148a2:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
   148a4:	687b      	ldr	r3, [r7, #4]
   148a6:	799a      	ldrb	r2, [r3, #6]
			(uint32_t)config->stable_tracking |
   148a8:	687b      	ldr	r3, [r7, #4]
   148aa:	79db      	ldrb	r3, [r3, #7]
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
   148ac:	4313      	orrs	r3, r2
   148ae:	b2db      	uxtb	r3, r3
   148b0:	001a      	movs	r2, r3
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
   148b2:	687b      	ldr	r3, [r7, #4]
   148b4:	885b      	ldrh	r3, [r3, #2]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
   148b6:	4313      	orrs	r3, r2
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
   148b8:	687a      	ldr	r2, [r7, #4]
   148ba:	8892      	ldrh	r2, [r2, #4]
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
   148bc:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
   148be:	687b      	ldr	r3, [r7, #4]
   148c0:	785b      	ldrb	r3, [r3, #1]
   148c2:	01db      	lsls	r3, r3, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
   148c4:	431a      	orrs	r2, r3
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
   148c6:	4b21      	ldr	r3, [pc, #132]	; (1494c <system_clock_source_dfll_set_config+0xc8>)
   148c8:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
   148ca:	687b      	ldr	r3, [r7, #4]
   148cc:	781b      	ldrb	r3, [r3, #0]
   148ce:	2b04      	cmp	r3, #4
   148d0:	d116      	bne.n	14900 <system_clock_source_dfll_set_config+0x7c>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
   148d2:	687b      	ldr	r3, [r7, #4]
   148d4:	7b1b      	ldrb	r3, [r3, #12]
   148d6:	069b      	lsls	r3, r3, #26
   148d8:	001a      	movs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
   148da:	687b      	ldr	r3, [r7, #4]
   148dc:	89db      	ldrh	r3, [r3, #14]
   148de:	041b      	lsls	r3, r3, #16
   148e0:	0019      	movs	r1, r3
   148e2:	4b1b      	ldr	r3, [pc, #108]	; (14950 <system_clock_source_dfll_set_config+0xcc>)
   148e4:	400b      	ands	r3, r1
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
   148e6:	4313      	orrs	r3, r2
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
   148e8:	687a      	ldr	r2, [r7, #4]
   148ea:	8a12      	ldrh	r2, [r2, #16]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
   148ec:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
   148ee:	4b17      	ldr	r3, [pc, #92]	; (1494c <system_clock_source_dfll_set_config+0xc8>)
   148f0:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
   148f2:	4b16      	ldr	r3, [pc, #88]	; (1494c <system_clock_source_dfll_set_config+0xc8>)
   148f4:	681b      	ldr	r3, [r3, #0]
   148f6:	687a      	ldr	r2, [r7, #4]
   148f8:	7812      	ldrb	r2, [r2, #0]
   148fa:	431a      	orrs	r2, r3
   148fc:	4b13      	ldr	r3, [pc, #76]	; (1494c <system_clock_source_dfll_set_config+0xc8>)
   148fe:	601a      	str	r2, [r3, #0]
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
   14900:	687b      	ldr	r3, [r7, #4]
   14902:	781b      	ldrb	r3, [r3, #0]
   14904:	2b20      	cmp	r3, #32
   14906:	d11c      	bne.n	14942 <system_clock_source_dfll_set_config+0xbe>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
   14908:	687b      	ldr	r3, [r7, #4]
   1490a:	7b1b      	ldrb	r3, [r3, #12]
   1490c:	069b      	lsls	r3, r3, #26
   1490e:	001a      	movs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
   14910:	687b      	ldr	r3, [r7, #4]
   14912:	89db      	ldrh	r3, [r3, #14]
   14914:	041b      	lsls	r3, r3, #16
   14916:	0019      	movs	r1, r3
   14918:	4b0d      	ldr	r3, [pc, #52]	; (14950 <system_clock_source_dfll_set_config+0xcc>)
   1491a:	400b      	ands	r3, r1
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
   1491c:	4313      	orrs	r3, r2
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
   1491e:	687a      	ldr	r2, [r7, #4]
   14920:	8a12      	ldrh	r2, [r2, #16]
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
   14922:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
   14924:	4b09      	ldr	r3, [pc, #36]	; (1494c <system_clock_source_dfll_set_config+0xc8>)
   14926:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
   14928:	4b08      	ldr	r3, [pc, #32]	; (1494c <system_clock_source_dfll_set_config+0xc8>)
   1492a:	681b      	ldr	r3, [r3, #0]
   1492c:	687a      	ldr	r2, [r7, #4]
   1492e:	7812      	ldrb	r2, [r2, #0]
   14930:	2104      	movs	r1, #4
   14932:	430a      	orrs	r2, r1
   14934:	b2d2      	uxtb	r2, r2
   14936:	4313      	orrs	r3, r2
   14938:	2280      	movs	r2, #128	; 0x80
   1493a:	00d2      	lsls	r2, r2, #3
   1493c:	431a      	orrs	r2, r3
   1493e:	4b03      	ldr	r3, [pc, #12]	; (1494c <system_clock_source_dfll_set_config+0xc8>)
   14940:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
   14942:	46c0      	nop			; (mov r8, r8)
   14944:	46bd      	mov	sp, r7
   14946:	b002      	add	sp, #8
   14948:	bd80      	pop	{r7, pc}
   1494a:	46c0      	nop			; (mov r8, r8)
   1494c:	20000104 	.word	0x20000104
   14950:	03ff0000 	.word	0x03ff0000

00014954 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
   14954:	b580      	push	{r7, lr}
   14956:	b082      	sub	sp, #8
   14958:	af00      	add	r7, sp, #0
   1495a:	0002      	movs	r2, r0
   1495c:	1dfb      	adds	r3, r7, #7
   1495e:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
   14960:	1dfb      	adds	r3, r7, #7
   14962:	781b      	ldrb	r3, [r3, #0]
   14964:	2b08      	cmp	r3, #8
   14966:	d83b      	bhi.n	149e0 <system_clock_source_enable+0x8c>
   14968:	009a      	lsls	r2, r3, #2
   1496a:	4b21      	ldr	r3, [pc, #132]	; (149f0 <system_clock_source_enable+0x9c>)
   1496c:	18d3      	adds	r3, r2, r3
   1496e:	681b      	ldr	r3, [r3, #0]
   14970:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
   14972:	4b20      	ldr	r3, [pc, #128]	; (149f4 <system_clock_source_enable+0xa0>)
   14974:	4a1f      	ldr	r2, [pc, #124]	; (149f4 <system_clock_source_enable+0xa0>)
   14976:	6a12      	ldr	r2, [r2, #32]
   14978:	2102      	movs	r1, #2
   1497a:	430a      	orrs	r2, r1
   1497c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
   1497e:	2300      	movs	r3, #0
   14980:	e031      	b.n	149e6 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
   14982:	4b1c      	ldr	r3, [pc, #112]	; (149f4 <system_clock_source_enable+0xa0>)
   14984:	4a1b      	ldr	r2, [pc, #108]	; (149f4 <system_clock_source_enable+0xa0>)
   14986:	6992      	ldr	r2, [r2, #24]
   14988:	2102      	movs	r1, #2
   1498a:	430a      	orrs	r2, r1
   1498c:	619a      	str	r2, [r3, #24]
		break;
   1498e:	e029      	b.n	149e4 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
   14990:	4a18      	ldr	r2, [pc, #96]	; (149f4 <system_clock_source_enable+0xa0>)
   14992:	4b18      	ldr	r3, [pc, #96]	; (149f4 <system_clock_source_enable+0xa0>)
   14994:	8a1b      	ldrh	r3, [r3, #16]
   14996:	b29b      	uxth	r3, r3
   14998:	2102      	movs	r1, #2
   1499a:	430b      	orrs	r3, r1
   1499c:	b29b      	uxth	r3, r3
   1499e:	8213      	strh	r3, [r2, #16]
		break;
   149a0:	e020      	b.n	149e4 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
   149a2:	4a14      	ldr	r2, [pc, #80]	; (149f4 <system_clock_source_enable+0xa0>)
   149a4:	4b13      	ldr	r3, [pc, #76]	; (149f4 <system_clock_source_enable+0xa0>)
   149a6:	8a9b      	ldrh	r3, [r3, #20]
   149a8:	b29b      	uxth	r3, r3
   149aa:	2102      	movs	r1, #2
   149ac:	430b      	orrs	r3, r1
   149ae:	b29b      	uxth	r3, r3
   149b0:	8293      	strh	r3, [r2, #20]
		break;
   149b2:	e017      	b.n	149e4 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
   149b4:	4b10      	ldr	r3, [pc, #64]	; (149f8 <system_clock_source_enable+0xa4>)
   149b6:	681b      	ldr	r3, [r3, #0]
   149b8:	2202      	movs	r2, #2
   149ba:	431a      	orrs	r2, r3
   149bc:	4b0e      	ldr	r3, [pc, #56]	; (149f8 <system_clock_source_enable+0xa4>)
   149be:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
   149c0:	4b0e      	ldr	r3, [pc, #56]	; (149fc <system_clock_source_enable+0xa8>)
   149c2:	4798      	blx	r3
		break;
   149c4:	e00e      	b.n	149e4 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
   149c6:	4a0b      	ldr	r2, [pc, #44]	; (149f4 <system_clock_source_enable+0xa0>)
   149c8:	490a      	ldr	r1, [pc, #40]	; (149f4 <system_clock_source_enable+0xa0>)
   149ca:	2344      	movs	r3, #68	; 0x44
   149cc:	5ccb      	ldrb	r3, [r1, r3]
   149ce:	b2db      	uxtb	r3, r3
   149d0:	2102      	movs	r1, #2
   149d2:	430b      	orrs	r3, r1
   149d4:	b2d9      	uxtb	r1, r3
   149d6:	2344      	movs	r3, #68	; 0x44
   149d8:	54d1      	strb	r1, [r2, r3]
		break;
   149da:	e003      	b.n	149e4 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
   149dc:	2300      	movs	r3, #0
   149de:	e002      	b.n	149e6 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
   149e0:	2317      	movs	r3, #23
   149e2:	e000      	b.n	149e6 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
   149e4:	2300      	movs	r3, #0
}
   149e6:	0018      	movs	r0, r3
   149e8:	46bd      	mov	sp, r7
   149ea:	b002      	add	sp, #8
   149ec:	bd80      	pop	{r7, pc}
   149ee:	46c0      	nop			; (mov r8, r8)
   149f0:	00019524 	.word	0x00019524
   149f4:	40000800 	.word	0x40000800
   149f8:	20000104 	.word	0x20000104
   149fc:	000145ed 	.word	0x000145ed

00014a00 <system_clock_source_is_ready>:
 * \retval true   Clock source is enabled and ready
 * \retval false  Clock source is disabled or not yet ready
 */
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
   14a00:	b580      	push	{r7, lr}
   14a02:	b084      	sub	sp, #16
   14a04:	af00      	add	r7, sp, #0
   14a06:	0002      	movs	r2, r0
   14a08:	1dfb      	adds	r3, r7, #7
   14a0a:	701a      	strb	r2, [r3, #0]
	uint32_t mask = 0;
   14a0c:	2300      	movs	r3, #0
   14a0e:	60fb      	str	r3, [r7, #12]

	switch (clock_source) {
   14a10:	1dfb      	adds	r3, r7, #7
   14a12:	781b      	ldrb	r3, [r3, #0]
   14a14:	2b08      	cmp	r3, #8
   14a16:	d821      	bhi.n	14a5c <system_clock_source_is_ready+0x5c>
   14a18:	009a      	lsls	r2, r3, #2
   14a1a:	4b18      	ldr	r3, [pc, #96]	; (14a7c <system_clock_source_is_ready+0x7c>)
   14a1c:	18d3      	adds	r3, r2, r3
   14a1e:	681b      	ldr	r3, [r3, #0]
   14a20:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		mask = SYSCTRL_PCLKSR_OSC8MRDY;
   14a22:	2308      	movs	r3, #8
   14a24:	60fb      	str	r3, [r7, #12]
		break;
   14a26:	e01b      	b.n	14a60 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
   14a28:	2304      	movs	r3, #4
   14a2a:	60fb      	str	r3, [r7, #12]
		break;
   14a2c:	e018      	b.n	14a60 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		mask = SYSCTRL_PCLKSR_XOSCRDY;
   14a2e:	2301      	movs	r3, #1
   14a30:	60fb      	str	r3, [r7, #12]
		break;
   14a32:	e015      	b.n	14a60 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = SYSCTRL_PCLKSR_XOSC32KRDY;
   14a34:	2302      	movs	r3, #2
   14a36:	60fb      	str	r3, [r7, #12]
		break;
   14a38:	e012      	b.n	14a60 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
			mask = (SYSCTRL_PCLKSR_DFLLRDY |
   14a3a:	23d0      	movs	r3, #208	; 0xd0
   14a3c:	60fb      	str	r3, [r7, #12]
			        SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC);
		} else {
			mask = SYSCTRL_PCLKSR_DFLLRDY;
		}
		break;
   14a3e:	e00f      	b.n	14a60 <system_clock_source_is_ready+0x60>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((SYSCTRL->DPLLSTATUS.reg &
   14a40:	4a0f      	ldr	r2, [pc, #60]	; (14a80 <system_clock_source_is_ready+0x80>)
   14a42:	2350      	movs	r3, #80	; 0x50
   14a44:	5cd3      	ldrb	r3, [r2, r3]
   14a46:	b2db      	uxtb	r3, r3
   14a48:	001a      	movs	r2, r3
   14a4a:	2303      	movs	r3, #3
   14a4c:	4013      	ands	r3, r2
   14a4e:	3b03      	subs	r3, #3
   14a50:	425a      	negs	r2, r3
   14a52:	4153      	adcs	r3, r2
   14a54:	b2db      	uxtb	r3, r3
   14a56:	e00c      	b.n	14a72 <system_clock_source_is_ready+0x72>
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK));
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;
   14a58:	2301      	movs	r3, #1
   14a5a:	e00a      	b.n	14a72 <system_clock_source_is_ready+0x72>

	default:
		return false;
   14a5c:	2300      	movs	r3, #0
   14a5e:	e008      	b.n	14a72 <system_clock_source_is_ready+0x72>
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
   14a60:	4b07      	ldr	r3, [pc, #28]	; (14a80 <system_clock_source_is_ready+0x80>)
   14a62:	68db      	ldr	r3, [r3, #12]
   14a64:	68fa      	ldr	r2, [r7, #12]
   14a66:	401a      	ands	r2, r3
   14a68:	68fb      	ldr	r3, [r7, #12]
   14a6a:	1ad3      	subs	r3, r2, r3
   14a6c:	425a      	negs	r2, r3
   14a6e:	4153      	adcs	r3, r2
   14a70:	b2db      	uxtb	r3, r3
}
   14a72:	0018      	movs	r0, r3
   14a74:	46bd      	mov	sp, r7
   14a76:	b004      	add	sp, #16
   14a78:	bd80      	pop	{r7, pc}
   14a7a:	46c0      	nop			; (mov r8, r8)
   14a7c:	00019548 	.word	0x00019548
   14a80:	40000800 	.word	0x40000800

00014a84 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
   14a84:	b580      	push	{r7, lr}
   14a86:	b082      	sub	sp, #8
   14a88:	af00      	add	r7, sp, #0
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
   14a8a:	003b      	movs	r3, r7
   14a8c:	2202      	movs	r2, #2
   14a8e:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
   14a90:	2300      	movs	r3, #0
   14a92:	607b      	str	r3, [r7, #4]
   14a94:	e009      	b.n	14aaa <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
   14a96:	687b      	ldr	r3, [r7, #4]
   14a98:	b2db      	uxtb	r3, r3
   14a9a:	003a      	movs	r2, r7
   14a9c:	0011      	movs	r1, r2
   14a9e:	0018      	movs	r0, r3
   14aa0:	4b05      	ldr	r3, [pc, #20]	; (14ab8 <_switch_peripheral_gclk+0x34>)
   14aa2:	4798      	blx	r3
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
   14aa4:	687b      	ldr	r3, [r7, #4]
   14aa6:	3301      	adds	r3, #1
   14aa8:	607b      	str	r3, [r7, #4]
   14aaa:	687b      	ldr	r3, [r7, #4]
   14aac:	2b24      	cmp	r3, #36	; 0x24
   14aae:	d9f2      	bls.n	14a96 <_switch_peripheral_gclk+0x12>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
	}
}
   14ab0:	46c0      	nop			; (mov r8, r8)
   14ab2:	46bd      	mov	sp, r7
   14ab4:	b002      	add	sp, #8
   14ab6:	bd80      	pop	{r7, pc}
   14ab8:	00015065 	.word	0x00015065

00014abc <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
   14abc:	b580      	push	{r7, lr}
   14abe:	b0aa      	sub	sp, #168	; 0xa8
   14ac0:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
   14ac2:	4b87      	ldr	r3, [pc, #540]	; (14ce0 <system_clock_init+0x224>)
   14ac4:	22c2      	movs	r2, #194	; 0xc2
   14ac6:	00d2      	lsls	r2, r2, #3
   14ac8:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
   14aca:	2002      	movs	r0, #2
   14acc:	4b85      	ldr	r3, [pc, #532]	; (14ce4 <system_clock_init+0x228>)
   14ace:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
   14ad0:	4b85      	ldr	r3, [pc, #532]	; (14ce8 <system_clock_init+0x22c>)
   14ad2:	4798      	blx	r3


	/* XOSC32K */
#if CONF_CLOCK_XOSC32K_ENABLE == true
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);
   14ad4:	2394      	movs	r3, #148	; 0x94
   14ad6:	18fb      	adds	r3, r7, r3
   14ad8:	0018      	movs	r0, r3
   14ada:	4b84      	ldr	r3, [pc, #528]	; (14cec <system_clock_init+0x230>)
   14adc:	4798      	blx	r3

	xosc32k_conf.frequency           = 32768UL;
   14ade:	2394      	movs	r3, #148	; 0x94
   14ae0:	18fb      	adds	r3, r7, r3
   14ae2:	2280      	movs	r2, #128	; 0x80
   14ae4:	0212      	lsls	r2, r2, #8
   14ae6:	609a      	str	r2, [r3, #8]
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
   14ae8:	2394      	movs	r3, #148	; 0x94
   14aea:	18fb      	adds	r3, r7, r3
   14aec:	2200      	movs	r2, #0
   14aee:	701a      	strb	r2, [r3, #0]
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
   14af0:	2394      	movs	r3, #148	; 0x94
   14af2:	18fb      	adds	r3, r7, r3
   14af4:	2203      	movs	r2, #3
   14af6:	705a      	strb	r2, [r3, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
   14af8:	2394      	movs	r3, #148	; 0x94
   14afa:	18fb      	adds	r3, r7, r3
   14afc:	2200      	movs	r2, #0
   14afe:	709a      	strb	r2, [r3, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
   14b00:	2394      	movs	r3, #148	; 0x94
   14b02:	18fb      	adds	r3, r7, r3
   14b04:	2200      	movs	r2, #0
   14b06:	70da      	strb	r2, [r3, #3]
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
   14b08:	2394      	movs	r3, #148	; 0x94
   14b0a:	18fb      	adds	r3, r7, r3
   14b0c:	2201      	movs	r2, #1
   14b0e:	711a      	strb	r2, [r3, #4]
	xosc32k_conf.on_demand           = false;
   14b10:	2394      	movs	r3, #148	; 0x94
   14b12:	18fb      	adds	r3, r7, r3
   14b14:	2200      	movs	r2, #0
   14b16:	735a      	strb	r2, [r3, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;
   14b18:	2394      	movs	r3, #148	; 0x94
   14b1a:	18fb      	adds	r3, r7, r3
   14b1c:	2200      	movs	r2, #0
   14b1e:	731a      	strb	r2, [r3, #12]

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
   14b20:	2394      	movs	r3, #148	; 0x94
   14b22:	18fb      	adds	r3, r7, r3
   14b24:	0018      	movs	r0, r3
   14b26:	4b72      	ldr	r3, [pc, #456]	; (14cf0 <system_clock_init+0x234>)
   14b28:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
   14b2a:	2005      	movs	r0, #5
   14b2c:	4b71      	ldr	r3, [pc, #452]	; (14cf4 <system_clock_init+0x238>)
   14b2e:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
   14b30:	46c0      	nop			; (mov r8, r8)
   14b32:	2005      	movs	r0, #5
   14b34:	4b70      	ldr	r3, [pc, #448]	; (14cf8 <system_clock_init+0x23c>)
   14b36:	4798      	blx	r3
   14b38:	0003      	movs	r3, r0
   14b3a:	001a      	movs	r2, r3
   14b3c:	2301      	movs	r3, #1
   14b3e:	4053      	eors	r3, r2
   14b40:	b2db      	uxtb	r3, r3
   14b42:	2b00      	cmp	r3, #0
   14b44:	d1f5      	bne.n	14b32 <system_clock_init+0x76>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
   14b46:	4a66      	ldr	r2, [pc, #408]	; (14ce0 <system_clock_init+0x224>)
   14b48:	8a93      	ldrh	r3, [r2, #20]
   14b4a:	2180      	movs	r1, #128	; 0x80
   14b4c:	430b      	orrs	r3, r1
   14b4e:	8293      	strh	r3, [r2, #20]


	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);
   14b50:	2380      	movs	r3, #128	; 0x80
   14b52:	18fb      	adds	r3, r7, r3
   14b54:	0018      	movs	r0, r3
   14b56:	4b69      	ldr	r3, [pc, #420]	; (14cfc <system_clock_init+0x240>)
   14b58:	4798      	blx	r3

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
   14b5a:	2380      	movs	r3, #128	; 0x80
   14b5c:	18fb      	adds	r3, r7, r3
   14b5e:	2204      	movs	r2, #4
   14b60:	701a      	strb	r2, [r3, #0]
	dfll_conf.on_demand      = false;
   14b62:	2380      	movs	r3, #128	; 0x80
   14b64:	18fb      	adds	r3, r7, r3
   14b66:	2200      	movs	r2, #0
   14b68:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
   14b6a:	4b65      	ldr	r3, [pc, #404]	; (14d00 <system_clock_init+0x244>)
   14b6c:	681b      	ldr	r3, [r3, #0]
   14b6e:	0e9b      	lsrs	r3, r3, #26
   14b70:	22a4      	movs	r2, #164	; 0xa4
   14b72:	18ba      	adds	r2, r7, r2
   14b74:	6013      	str	r3, [r2, #0]
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
   14b76:	23a4      	movs	r3, #164	; 0xa4
   14b78:	18fb      	adds	r3, r7, r3
   14b7a:	681b      	ldr	r3, [r3, #0]
   14b7c:	2b3f      	cmp	r3, #63	; 0x3f
   14b7e:	d103      	bne.n	14b88 <system_clock_init+0xcc>
		coarse = 0x1f;
   14b80:	231f      	movs	r3, #31
   14b82:	22a4      	movs	r2, #164	; 0xa4
   14b84:	18ba      	adds	r2, r7, r2
   14b86:	6013      	str	r3, [r2, #0]
	}
	dfll_conf.coarse_value = coarse;
   14b88:	23a4      	movs	r3, #164	; 0xa4
   14b8a:	18fb      	adds	r3, r7, r3
   14b8c:	681b      	ldr	r3, [r3, #0]
   14b8e:	b2da      	uxtb	r2, r3
   14b90:	2380      	movs	r3, #128	; 0x80
   14b92:	18fb      	adds	r3, r7, r3
   14b94:	721a      	strb	r2, [r3, #8]
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN) {
		dfll_conf.fine_value   = CONF_CLOCK_DFLL_FINE_VALUE;
	}

#  if CONF_CLOCK_DFLL_QUICK_LOCK == true
	dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
   14b96:	2380      	movs	r3, #128	; 0x80
   14b98:	18fb      	adds	r3, r7, r3
   14b9a:	2200      	movs	r2, #0
   14b9c:	805a      	strh	r2, [r3, #2]
#  else
	dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE;
#  endif

#  if CONF_CLOCK_DFLL_TRACK_AFTER_FINE_LOCK == true
	dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
   14b9e:	2380      	movs	r3, #128	; 0x80
   14ba0:	18fb      	adds	r3, r7, r3
   14ba2:	2200      	movs	r2, #0
   14ba4:	71da      	strb	r2, [r3, #7]
#  else
	dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK;
#  endif

#  if CONF_CLOCK_DFLL_KEEP_LOCK_ON_WAKEUP == true
	dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
   14ba6:	2380      	movs	r3, #128	; 0x80
   14ba8:	18fb      	adds	r3, r7, r3
   14baa:	2200      	movs	r2, #0
   14bac:	719a      	strb	r2, [r3, #6]
#  else
	dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE;
#  endif

#  if CONF_CLOCK_DFLL_ENABLE_CHILL_CYCLE == true
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
   14bae:	2380      	movs	r3, #128	; 0x80
   14bb0:	18fb      	adds	r3, r7, r3
   14bb2:	2200      	movs	r2, #0
   14bb4:	809a      	strh	r2, [r3, #4]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
   14bb6:	2380      	movs	r3, #128	; 0x80
   14bb8:	18fb      	adds	r3, r7, r3
   14bba:	4a52      	ldr	r2, [pc, #328]	; (14d04 <system_clock_init+0x248>)
   14bbc:	821a      	strh	r2, [r3, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
   14bbe:	2380      	movs	r3, #128	; 0x80
   14bc0:	18fb      	adds	r3, r7, r3
   14bc2:	2207      	movs	r2, #7
   14bc4:	731a      	strb	r2, [r3, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
   14bc6:	2380      	movs	r3, #128	; 0x80
   14bc8:	18fb      	adds	r3, r7, r3
   14bca:	223f      	movs	r2, #63	; 0x3f
   14bcc:	81da      	strh	r2, [r3, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
   14bce:	2380      	movs	r3, #128	; 0x80
   14bd0:	18fb      	adds	r3, r7, r3
   14bd2:	0018      	movs	r0, r3
   14bd4:	4b4c      	ldr	r3, [pc, #304]	; (14d08 <system_clock_init+0x24c>)
   14bd6:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
   14bd8:	237c      	movs	r3, #124	; 0x7c
   14bda:	18fb      	adds	r3, r7, r3
   14bdc:	0018      	movs	r0, r3
   14bde:	4b4b      	ldr	r3, [pc, #300]	; (14d0c <system_clock_init+0x250>)
   14be0:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
   14be2:	237c      	movs	r3, #124	; 0x7c
   14be4:	18fb      	adds	r3, r7, r3
   14be6:	2200      	movs	r2, #0
   14be8:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
   14bea:	237c      	movs	r3, #124	; 0x7c
   14bec:	18fb      	adds	r3, r7, r3
   14bee:	2201      	movs	r2, #1
   14bf0:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
   14bf2:	237c      	movs	r3, #124	; 0x7c
   14bf4:	18fb      	adds	r3, r7, r3
   14bf6:	2200      	movs	r2, #0
   14bf8:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
   14bfa:	237c      	movs	r3, #124	; 0x7c
   14bfc:	18fb      	adds	r3, r7, r3
   14bfe:	0018      	movs	r0, r3
   14c00:	4b43      	ldr	r3, [pc, #268]	; (14d10 <system_clock_init+0x254>)
   14c02:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
   14c04:	2006      	movs	r0, #6
   14c06:	4b3b      	ldr	r3, [pc, #236]	; (14cf4 <system_clock_init+0x238>)
   14c08:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
   14c0a:	4b42      	ldr	r3, [pc, #264]	; (14d14 <system_clock_init+0x258>)
   14c0c:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
   14c0e:	2364      	movs	r3, #100	; 0x64
   14c10:	18fb      	adds	r3, r7, r3
   14c12:	0018      	movs	r0, r3
   14c14:	4b40      	ldr	r3, [pc, #256]	; (14d18 <system_clock_init+0x25c>)
   14c16:	4798      	blx	r3
   14c18:	2364      	movs	r3, #100	; 0x64
   14c1a:	18fb      	adds	r3, r7, r3
   14c1c:	2205      	movs	r2, #5
   14c1e:	701a      	strb	r2, [r3, #0]
   14c20:	2364      	movs	r3, #100	; 0x64
   14c22:	18fb      	adds	r3, r7, r3
   14c24:	2201      	movs	r2, #1
   14c26:	605a      	str	r2, [r3, #4]
   14c28:	2364      	movs	r3, #100	; 0x64
   14c2a:	18fb      	adds	r3, r7, r3
   14c2c:	2200      	movs	r2, #0
   14c2e:	721a      	strb	r2, [r3, #8]
   14c30:	2364      	movs	r3, #100	; 0x64
   14c32:	18fb      	adds	r3, r7, r3
   14c34:	2200      	movs	r2, #0
   14c36:	725a      	strb	r2, [r3, #9]
   14c38:	2364      	movs	r3, #100	; 0x64
   14c3a:	18fb      	adds	r3, r7, r3
   14c3c:	0019      	movs	r1, r3
   14c3e:	2001      	movs	r0, #1
   14c40:	4b36      	ldr	r3, [pc, #216]	; (14d1c <system_clock_init+0x260>)
   14c42:	4798      	blx	r3
   14c44:	2001      	movs	r0, #1
   14c46:	4b36      	ldr	r3, [pc, #216]	; (14d20 <system_clock_init+0x264>)
   14c48:	4798      	blx	r3
#  if CONF_CLOCK_DFLL_ENABLE == true
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
   14c4a:	230c      	movs	r3, #12
   14c4c:	18fb      	adds	r3, r7, r3
   14c4e:	0018      	movs	r0, r3
   14c50:	4b34      	ldr	r3, [pc, #208]	; (14d24 <system_clock_init+0x268>)
   14c52:	4798      	blx	r3
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
   14c54:	230c      	movs	r3, #12
   14c56:	18fb      	adds	r3, r7, r3
   14c58:	2201      	movs	r2, #1
   14c5a:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
   14c5c:	230c      	movs	r3, #12
   14c5e:	18fb      	adds	r3, r7, r3
   14c60:	0019      	movs	r1, r3
   14c62:	2000      	movs	r0, #0
   14c64:	4b30      	ldr	r3, [pc, #192]	; (14d28 <system_clock_init+0x26c>)
   14c66:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
   14c68:	2000      	movs	r0, #0
   14c6a:	4b30      	ldr	r3, [pc, #192]	; (14d2c <system_clock_init+0x270>)
   14c6c:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
   14c6e:	2007      	movs	r0, #7
   14c70:	4b20      	ldr	r3, [pc, #128]	; (14cf4 <system_clock_init+0x238>)
   14c72:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
   14c74:	46c0      	nop			; (mov r8, r8)
   14c76:	2007      	movs	r0, #7
   14c78:	4b1f      	ldr	r3, [pc, #124]	; (14cf8 <system_clock_init+0x23c>)
   14c7a:	4798      	blx	r3
   14c7c:	0003      	movs	r3, r0
   14c7e:	001a      	movs	r2, r3
   14c80:	2301      	movs	r3, #1
   14c82:	4053      	eors	r3, r2
   14c84:	b2db      	uxtb	r3, r3
   14c86:	2b00      	cmp	r3, #0
   14c88:	d1f5      	bne.n	14c76 <system_clock_init+0x1ba>

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
   14c8a:	2000      	movs	r0, #0
   14c8c:	4b28      	ldr	r3, [pc, #160]	; (14d30 <system_clock_init+0x274>)
   14c8e:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
   14c90:	2100      	movs	r1, #0
   14c92:	2000      	movs	r0, #0
   14c94:	4b27      	ldr	r3, [pc, #156]	; (14d34 <system_clock_init+0x278>)
   14c96:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
   14c98:	2100      	movs	r1, #0
   14c9a:	2001      	movs	r0, #1
   14c9c:	4b25      	ldr	r3, [pc, #148]	; (14d34 <system_clock_init+0x278>)
   14c9e:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
   14ca0:	2100      	movs	r1, #0
   14ca2:	2002      	movs	r0, #2
   14ca4:	4b23      	ldr	r3, [pc, #140]	; (14d34 <system_clock_init+0x278>)
   14ca6:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
   14ca8:	003b      	movs	r3, r7
   14caa:	0018      	movs	r0, r3
   14cac:	4b1a      	ldr	r3, [pc, #104]	; (14d18 <system_clock_init+0x25c>)
   14cae:	4798      	blx	r3
   14cb0:	003b      	movs	r3, r7
   14cb2:	2207      	movs	r2, #7
   14cb4:	701a      	strb	r2, [r3, #0]
   14cb6:	003b      	movs	r3, r7
   14cb8:	2201      	movs	r2, #1
   14cba:	605a      	str	r2, [r3, #4]
   14cbc:	003b      	movs	r3, r7
   14cbe:	2200      	movs	r2, #0
   14cc0:	721a      	strb	r2, [r3, #8]
   14cc2:	003b      	movs	r3, r7
   14cc4:	2200      	movs	r2, #0
   14cc6:	725a      	strb	r2, [r3, #9]
   14cc8:	003b      	movs	r3, r7
   14cca:	0019      	movs	r1, r3
   14ccc:	2000      	movs	r0, #0
   14cce:	4b13      	ldr	r3, [pc, #76]	; (14d1c <system_clock_init+0x260>)
   14cd0:	4798      	blx	r3
   14cd2:	2000      	movs	r0, #0
   14cd4:	4b12      	ldr	r3, [pc, #72]	; (14d20 <system_clock_init+0x264>)
   14cd6:	4798      	blx	r3
#endif
}
   14cd8:	46c0      	nop			; (mov r8, r8)
   14cda:	46bd      	mov	sp, r7
   14cdc:	b02a      	add	sp, #168	; 0xa8
   14cde:	bd80      	pop	{r7, pc}
   14ce0:	40000800 	.word	0x40000800
   14ce4:	0001459d 	.word	0x0001459d
   14ce8:	00014a85 	.word	0x00014a85
   14cec:	00014469 	.word	0x00014469
   14cf0:	00014765 	.word	0x00014765
   14cf4:	00014955 	.word	0x00014955
   14cf8:	00014a01 	.word	0x00014a01
   14cfc:	000144d5 	.word	0x000144d5
   14d00:	00806024 	.word	0x00806024
   14d04:	000005b9 	.word	0x000005b9
   14d08:	00014885 	.word	0x00014885
   14d0c:	000144b1 	.word	0x000144b1
   14d10:	000146ed 	.word	0x000146ed
   14d14:	00014ddd 	.word	0x00014ddd
   14d18:	00014421 	.word	0x00014421
   14d1c:	00014e0d 	.word	0x00014e0d
   14d20:	00014f31 	.word	0x00014f31
   14d24:	00014451 	.word	0x00014451
   14d28:	00015065 	.word	0x00015065
   14d2c:	000150a9 	.word	0x000150a9
   14d30:	00014529 	.word	0x00014529
   14d34:	00014549 	.word	0x00014549

00014d38 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
   14d38:	b580      	push	{r7, lr}
   14d3a:	b082      	sub	sp, #8
   14d3c:	af00      	add	r7, sp, #0
   14d3e:	0002      	movs	r2, r0
   14d40:	6039      	str	r1, [r7, #0]
   14d42:	1dfb      	adds	r3, r7, #7
   14d44:	701a      	strb	r2, [r3, #0]
	switch (bus) {
   14d46:	1dfb      	adds	r3, r7, #7
   14d48:	781b      	ldrb	r3, [r3, #0]
   14d4a:	2b01      	cmp	r3, #1
   14d4c:	d00a      	beq.n	14d64 <system_apb_clock_set_mask+0x2c>
   14d4e:	2b02      	cmp	r3, #2
   14d50:	d00f      	beq.n	14d72 <system_apb_clock_set_mask+0x3a>
   14d52:	2b00      	cmp	r3, #0
   14d54:	d114      	bne.n	14d80 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
   14d56:	4b0e      	ldr	r3, [pc, #56]	; (14d90 <system_apb_clock_set_mask+0x58>)
   14d58:	4a0d      	ldr	r2, [pc, #52]	; (14d90 <system_apb_clock_set_mask+0x58>)
   14d5a:	6991      	ldr	r1, [r2, #24]
   14d5c:	683a      	ldr	r2, [r7, #0]
   14d5e:	430a      	orrs	r2, r1
   14d60:	619a      	str	r2, [r3, #24]
			break;
   14d62:	e00f      	b.n	14d84 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
   14d64:	4b0a      	ldr	r3, [pc, #40]	; (14d90 <system_apb_clock_set_mask+0x58>)
   14d66:	4a0a      	ldr	r2, [pc, #40]	; (14d90 <system_apb_clock_set_mask+0x58>)
   14d68:	69d1      	ldr	r1, [r2, #28]
   14d6a:	683a      	ldr	r2, [r7, #0]
   14d6c:	430a      	orrs	r2, r1
   14d6e:	61da      	str	r2, [r3, #28]
			break;
   14d70:	e008      	b.n	14d84 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
   14d72:	4b07      	ldr	r3, [pc, #28]	; (14d90 <system_apb_clock_set_mask+0x58>)
   14d74:	4a06      	ldr	r2, [pc, #24]	; (14d90 <system_apb_clock_set_mask+0x58>)
   14d76:	6a11      	ldr	r1, [r2, #32]
   14d78:	683a      	ldr	r2, [r7, #0]
   14d7a:	430a      	orrs	r2, r1
   14d7c:	621a      	str	r2, [r3, #32]
			break;
   14d7e:	e001      	b.n	14d84 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
   14d80:	2317      	movs	r3, #23
   14d82:	e000      	b.n	14d86 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
   14d84:	2300      	movs	r3, #0
}
   14d86:	0018      	movs	r0, r3
   14d88:	46bd      	mov	sp, r7
   14d8a:	b002      	add	sp, #8
   14d8c:	bd80      	pop	{r7, pc}
   14d8e:	46c0      	nop			; (mov r8, r8)
   14d90:	40000400 	.word	0x40000400

00014d94 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
   14d94:	b580      	push	{r7, lr}
   14d96:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
   14d98:	4b02      	ldr	r3, [pc, #8]	; (14da4 <system_interrupt_enter_critical_section+0x10>)
   14d9a:	4798      	blx	r3
}
   14d9c:	46c0      	nop			; (mov r8, r8)
   14d9e:	46bd      	mov	sp, r7
   14da0:	bd80      	pop	{r7, pc}
   14da2:	46c0      	nop			; (mov r8, r8)
   14da4:	00010a25 	.word	0x00010a25

00014da8 <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
   14da8:	b580      	push	{r7, lr}
   14daa:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
   14dac:	4b02      	ldr	r3, [pc, #8]	; (14db8 <system_interrupt_leave_critical_section+0x10>)
   14dae:	4798      	blx	r3
}
   14db0:	46c0      	nop			; (mov r8, r8)
   14db2:	46bd      	mov	sp, r7
   14db4:	bd80      	pop	{r7, pc}
   14db6:	46c0      	nop			; (mov r8, r8)
   14db8:	00010a79 	.word	0x00010a79

00014dbc <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
   14dbc:	b580      	push	{r7, lr}
   14dbe:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
   14dc0:	4b05      	ldr	r3, [pc, #20]	; (14dd8 <system_gclk_is_syncing+0x1c>)
   14dc2:	785b      	ldrb	r3, [r3, #1]
   14dc4:	b2db      	uxtb	r3, r3
   14dc6:	b25b      	sxtb	r3, r3
   14dc8:	2b00      	cmp	r3, #0
   14dca:	da01      	bge.n	14dd0 <system_gclk_is_syncing+0x14>
		return true;
   14dcc:	2301      	movs	r3, #1
   14dce:	e000      	b.n	14dd2 <system_gclk_is_syncing+0x16>
	}

	return false;
   14dd0:	2300      	movs	r3, #0
}
   14dd2:	0018      	movs	r0, r3
   14dd4:	46bd      	mov	sp, r7
   14dd6:	bd80      	pop	{r7, pc}
   14dd8:	40000c00 	.word	0x40000c00

00014ddc <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
   14ddc:	b580      	push	{r7, lr}
   14dde:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
   14de0:	2108      	movs	r1, #8
   14de2:	2000      	movs	r0, #0
   14de4:	4b07      	ldr	r3, [pc, #28]	; (14e04 <system_gclk_init+0x28>)
   14de6:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
   14de8:	4b07      	ldr	r3, [pc, #28]	; (14e08 <system_gclk_init+0x2c>)
   14dea:	2201      	movs	r2, #1
   14dec:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
   14dee:	46c0      	nop			; (mov r8, r8)
   14df0:	4b05      	ldr	r3, [pc, #20]	; (14e08 <system_gclk_init+0x2c>)
   14df2:	781b      	ldrb	r3, [r3, #0]
   14df4:	b2db      	uxtb	r3, r3
   14df6:	001a      	movs	r2, r3
   14df8:	2301      	movs	r3, #1
   14dfa:	4013      	ands	r3, r2
   14dfc:	d1f8      	bne.n	14df0 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
   14dfe:	46c0      	nop			; (mov r8, r8)
   14e00:	46bd      	mov	sp, r7
   14e02:	bd80      	pop	{r7, pc}
   14e04:	00014d39 	.word	0x00014d39
   14e08:	40000c00 	.word	0x40000c00

00014e0c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
   14e0c:	b580      	push	{r7, lr}
   14e0e:	b086      	sub	sp, #24
   14e10:	af00      	add	r7, sp, #0
   14e12:	0002      	movs	r2, r0
   14e14:	6039      	str	r1, [r7, #0]
   14e16:	1dfb      	adds	r3, r7, #7
   14e18:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
   14e1a:	1dfb      	adds	r3, r7, #7
   14e1c:	781b      	ldrb	r3, [r3, #0]
   14e1e:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
   14e20:	1dfb      	adds	r3, r7, #7
   14e22:	781b      	ldrb	r3, [r3, #0]
   14e24:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
   14e26:	683b      	ldr	r3, [r7, #0]
   14e28:	781b      	ldrb	r3, [r3, #0]
   14e2a:	021b      	lsls	r3, r3, #8
   14e2c:	001a      	movs	r2, r3
   14e2e:	697b      	ldr	r3, [r7, #20]
   14e30:	4313      	orrs	r3, r2
   14e32:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
   14e34:	683b      	ldr	r3, [r7, #0]
   14e36:	785b      	ldrb	r3, [r3, #1]
   14e38:	2b00      	cmp	r3, #0
   14e3a:	d004      	beq.n	14e46 <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
   14e3c:	697b      	ldr	r3, [r7, #20]
   14e3e:	2280      	movs	r2, #128	; 0x80
   14e40:	02d2      	lsls	r2, r2, #11
   14e42:	4313      	orrs	r3, r2
   14e44:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
   14e46:	683b      	ldr	r3, [r7, #0]
   14e48:	7a5b      	ldrb	r3, [r3, #9]
   14e4a:	2b00      	cmp	r3, #0
   14e4c:	d004      	beq.n	14e58 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
   14e4e:	697b      	ldr	r3, [r7, #20]
   14e50:	2280      	movs	r2, #128	; 0x80
   14e52:	0312      	lsls	r2, r2, #12
   14e54:	4313      	orrs	r3, r2
   14e56:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
   14e58:	683b      	ldr	r3, [r7, #0]
   14e5a:	685b      	ldr	r3, [r3, #4]
   14e5c:	2b01      	cmp	r3, #1
   14e5e:	d92c      	bls.n	14eba <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
   14e60:	683b      	ldr	r3, [r7, #0]
   14e62:	685a      	ldr	r2, [r3, #4]
   14e64:	683b      	ldr	r3, [r7, #0]
   14e66:	685b      	ldr	r3, [r3, #4]
   14e68:	3b01      	subs	r3, #1
   14e6a:	4013      	ands	r3, r2
   14e6c:	d11a      	bne.n	14ea4 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
   14e6e:	2300      	movs	r3, #0
   14e70:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
   14e72:	2302      	movs	r3, #2
   14e74:	60bb      	str	r3, [r7, #8]
   14e76:	e005      	b.n	14e84 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
   14e78:	68fb      	ldr	r3, [r7, #12]
   14e7a:	3301      	adds	r3, #1
   14e7c:	60fb      	str	r3, [r7, #12]

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
   14e7e:	68bb      	ldr	r3, [r7, #8]
   14e80:	005b      	lsls	r3, r3, #1
   14e82:	60bb      	str	r3, [r7, #8]
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
   14e84:	683b      	ldr	r3, [r7, #0]
   14e86:	685a      	ldr	r2, [r3, #4]
   14e88:	68bb      	ldr	r3, [r7, #8]
   14e8a:	429a      	cmp	r2, r3
   14e8c:	d8f4      	bhi.n	14e78 <system_gclk_gen_set_config+0x6c>
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
   14e8e:	68fb      	ldr	r3, [r7, #12]
   14e90:	021b      	lsls	r3, r3, #8
   14e92:	693a      	ldr	r2, [r7, #16]
   14e94:	4313      	orrs	r3, r2
   14e96:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
   14e98:	697b      	ldr	r3, [r7, #20]
   14e9a:	2280      	movs	r2, #128	; 0x80
   14e9c:	0352      	lsls	r2, r2, #13
   14e9e:	4313      	orrs	r3, r2
   14ea0:	617b      	str	r3, [r7, #20]
   14ea2:	e00a      	b.n	14eba <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
   14ea4:	683b      	ldr	r3, [r7, #0]
   14ea6:	685b      	ldr	r3, [r3, #4]
   14ea8:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
   14eaa:	693a      	ldr	r2, [r7, #16]
   14eac:	4313      	orrs	r3, r2
   14eae:	613b      	str	r3, [r7, #16]
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
   14eb0:	697b      	ldr	r3, [r7, #20]
   14eb2:	2280      	movs	r2, #128	; 0x80
   14eb4:	0292      	lsls	r2, r2, #10
   14eb6:	4313      	orrs	r3, r2
   14eb8:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
   14eba:	683b      	ldr	r3, [r7, #0]
   14ebc:	7a1b      	ldrb	r3, [r3, #8]
   14ebe:	2b00      	cmp	r3, #0
   14ec0:	d004      	beq.n	14ecc <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
   14ec2:	697b      	ldr	r3, [r7, #20]
   14ec4:	2280      	movs	r2, #128	; 0x80
   14ec6:	0392      	lsls	r2, r2, #14
   14ec8:	4313      	orrs	r3, r2
   14eca:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
   14ecc:	46c0      	nop			; (mov r8, r8)
   14ece:	4b13      	ldr	r3, [pc, #76]	; (14f1c <system_gclk_gen_set_config+0x110>)
   14ed0:	4798      	blx	r3
   14ed2:	1e03      	subs	r3, r0, #0
   14ed4:	d1fb      	bne.n	14ece <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
   14ed6:	4b12      	ldr	r3, [pc, #72]	; (14f20 <system_gclk_gen_set_config+0x114>)
   14ed8:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
   14eda:	4a12      	ldr	r2, [pc, #72]	; (14f24 <system_gclk_gen_set_config+0x118>)
   14edc:	1dfb      	adds	r3, r7, #7
   14ede:	781b      	ldrb	r3, [r3, #0]
   14ee0:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
   14ee2:	46c0      	nop			; (mov r8, r8)
   14ee4:	4b0d      	ldr	r3, [pc, #52]	; (14f1c <system_gclk_gen_set_config+0x110>)
   14ee6:	4798      	blx	r3
   14ee8:	1e03      	subs	r3, r0, #0
   14eea:	d1fb      	bne.n	14ee4 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
   14eec:	4b0e      	ldr	r3, [pc, #56]	; (14f28 <system_gclk_gen_set_config+0x11c>)
   14eee:	693a      	ldr	r2, [r7, #16]
   14ef0:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
   14ef2:	46c0      	nop			; (mov r8, r8)
   14ef4:	4b09      	ldr	r3, [pc, #36]	; (14f1c <system_gclk_gen_set_config+0x110>)
   14ef6:	4798      	blx	r3
   14ef8:	1e03      	subs	r3, r0, #0
   14efa:	d1fb      	bne.n	14ef4 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
   14efc:	4b0a      	ldr	r3, [pc, #40]	; (14f28 <system_gclk_gen_set_config+0x11c>)
   14efe:	4a0a      	ldr	r2, [pc, #40]	; (14f28 <system_gclk_gen_set_config+0x11c>)
   14f00:	6851      	ldr	r1, [r2, #4]
   14f02:	2280      	movs	r2, #128	; 0x80
   14f04:	0252      	lsls	r2, r2, #9
   14f06:	4011      	ands	r1, r2
   14f08:	697a      	ldr	r2, [r7, #20]
   14f0a:	430a      	orrs	r2, r1
   14f0c:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
   14f0e:	4b07      	ldr	r3, [pc, #28]	; (14f2c <system_gclk_gen_set_config+0x120>)
   14f10:	4798      	blx	r3
}
   14f12:	46c0      	nop			; (mov r8, r8)
   14f14:	46bd      	mov	sp, r7
   14f16:	b006      	add	sp, #24
   14f18:	bd80      	pop	{r7, pc}
   14f1a:	46c0      	nop			; (mov r8, r8)
   14f1c:	00014dbd 	.word	0x00014dbd
   14f20:	00014d95 	.word	0x00014d95
   14f24:	40000c08 	.word	0x40000c08
   14f28:	40000c00 	.word	0x40000c00
   14f2c:	00014da9 	.word	0x00014da9

00014f30 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
   14f30:	b580      	push	{r7, lr}
   14f32:	b082      	sub	sp, #8
   14f34:	af00      	add	r7, sp, #0
   14f36:	0002      	movs	r2, r0
   14f38:	1dfb      	adds	r3, r7, #7
   14f3a:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
   14f3c:	46c0      	nop			; (mov r8, r8)
   14f3e:	4b0e      	ldr	r3, [pc, #56]	; (14f78 <system_gclk_gen_enable+0x48>)
   14f40:	4798      	blx	r3
   14f42:	1e03      	subs	r3, r0, #0
   14f44:	d1fb      	bne.n	14f3e <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
   14f46:	4b0d      	ldr	r3, [pc, #52]	; (14f7c <system_gclk_gen_enable+0x4c>)
   14f48:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
   14f4a:	4a0d      	ldr	r2, [pc, #52]	; (14f80 <system_gclk_gen_enable+0x50>)
   14f4c:	1dfb      	adds	r3, r7, #7
   14f4e:	781b      	ldrb	r3, [r3, #0]
   14f50:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
   14f52:	46c0      	nop			; (mov r8, r8)
   14f54:	4b08      	ldr	r3, [pc, #32]	; (14f78 <system_gclk_gen_enable+0x48>)
   14f56:	4798      	blx	r3
   14f58:	1e03      	subs	r3, r0, #0
   14f5a:	d1fb      	bne.n	14f54 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
   14f5c:	4b09      	ldr	r3, [pc, #36]	; (14f84 <system_gclk_gen_enable+0x54>)
   14f5e:	4a09      	ldr	r2, [pc, #36]	; (14f84 <system_gclk_gen_enable+0x54>)
   14f60:	6852      	ldr	r2, [r2, #4]
   14f62:	2180      	movs	r1, #128	; 0x80
   14f64:	0249      	lsls	r1, r1, #9
   14f66:	430a      	orrs	r2, r1
   14f68:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
   14f6a:	4b07      	ldr	r3, [pc, #28]	; (14f88 <system_gclk_gen_enable+0x58>)
   14f6c:	4798      	blx	r3
}
   14f6e:	46c0      	nop			; (mov r8, r8)
   14f70:	46bd      	mov	sp, r7
   14f72:	b002      	add	sp, #8
   14f74:	bd80      	pop	{r7, pc}
   14f76:	46c0      	nop			; (mov r8, r8)
   14f78:	00014dbd 	.word	0x00014dbd
   14f7c:	00014d95 	.word	0x00014d95
   14f80:	40000c04 	.word	0x40000c04
   14f84:	40000c00 	.word	0x40000c00
   14f88:	00014da9 	.word	0x00014da9

00014f8c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
   14f8c:	b580      	push	{r7, lr}
   14f8e:	b086      	sub	sp, #24
   14f90:	af00      	add	r7, sp, #0
   14f92:	0002      	movs	r2, r0
   14f94:	1dfb      	adds	r3, r7, #7
   14f96:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
   14f98:	46c0      	nop			; (mov r8, r8)
   14f9a:	4b2a      	ldr	r3, [pc, #168]	; (15044 <system_gclk_gen_get_hz+0xb8>)
   14f9c:	4798      	blx	r3
   14f9e:	1e03      	subs	r3, r0, #0
   14fa0:	d1fb      	bne.n	14f9a <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
   14fa2:	4b29      	ldr	r3, [pc, #164]	; (15048 <system_gclk_gen_get_hz+0xbc>)
   14fa4:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
   14fa6:	4a29      	ldr	r2, [pc, #164]	; (1504c <system_gclk_gen_get_hz+0xc0>)
   14fa8:	1dfb      	adds	r3, r7, #7
   14faa:	781b      	ldrb	r3, [r3, #0]
   14fac:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
   14fae:	46c0      	nop			; (mov r8, r8)
   14fb0:	4b24      	ldr	r3, [pc, #144]	; (15044 <system_gclk_gen_get_hz+0xb8>)
   14fb2:	4798      	blx	r3
   14fb4:	1e03      	subs	r3, r0, #0
   14fb6:	d1fb      	bne.n	14fb0 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
   14fb8:	4b25      	ldr	r3, [pc, #148]	; (15050 <system_gclk_gen_get_hz+0xc4>)
   14fba:	685b      	ldr	r3, [r3, #4]
   14fbc:	04db      	lsls	r3, r3, #19
   14fbe:	0edb      	lsrs	r3, r3, #27
   14fc0:	b2db      	uxtb	r3, r3
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
   14fc2:	0018      	movs	r0, r3
   14fc4:	4b23      	ldr	r3, [pc, #140]	; (15054 <system_gclk_gen_get_hz+0xc8>)
   14fc6:	4798      	blx	r3
   14fc8:	0003      	movs	r3, r0
   14fca:	617b      	str	r3, [r7, #20]
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
   14fcc:	4a1f      	ldr	r2, [pc, #124]	; (1504c <system_gclk_gen_get_hz+0xc0>)
   14fce:	1dfb      	adds	r3, r7, #7
   14fd0:	781b      	ldrb	r3, [r3, #0]
   14fd2:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
   14fd4:	4b1e      	ldr	r3, [pc, #120]	; (15050 <system_gclk_gen_get_hz+0xc4>)
   14fd6:	685b      	ldr	r3, [r3, #4]
   14fd8:	02db      	lsls	r3, r3, #11
   14fda:	0fdb      	lsrs	r3, r3, #31
   14fdc:	b2da      	uxtb	r2, r3
   14fde:	2313      	movs	r3, #19
   14fe0:	18fb      	adds	r3, r7, r3
   14fe2:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
   14fe4:	4a1c      	ldr	r2, [pc, #112]	; (15058 <system_gclk_gen_get_hz+0xcc>)
   14fe6:	1dfb      	adds	r3, r7, #7
   14fe8:	781b      	ldrb	r3, [r3, #0]
   14fea:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
   14fec:	46c0      	nop			; (mov r8, r8)
   14fee:	4b15      	ldr	r3, [pc, #84]	; (15044 <system_gclk_gen_get_hz+0xb8>)
   14ff0:	4798      	blx	r3
   14ff2:	1e03      	subs	r3, r0, #0
   14ff4:	d1fb      	bne.n	14fee <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
   14ff6:	4b16      	ldr	r3, [pc, #88]	; (15050 <system_gclk_gen_get_hz+0xc4>)
   14ff8:	689b      	ldr	r3, [r3, #8]
   14ffa:	021b      	lsls	r3, r3, #8
   14ffc:	0c1b      	lsrs	r3, r3, #16
   14ffe:	b29b      	uxth	r3, r3
   15000:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
   15002:	4b16      	ldr	r3, [pc, #88]	; (1505c <system_gclk_gen_get_hz+0xd0>)
   15004:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
   15006:	2313      	movs	r3, #19
   15008:	18fb      	adds	r3, r7, r3
   1500a:	781b      	ldrb	r3, [r3, #0]
   1500c:	2b00      	cmp	r3, #0
   1500e:	d109      	bne.n	15024 <system_gclk_gen_get_hz+0x98>
   15010:	68fb      	ldr	r3, [r7, #12]
   15012:	2b01      	cmp	r3, #1
   15014:	d906      	bls.n	15024 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
   15016:	4b12      	ldr	r3, [pc, #72]	; (15060 <system_gclk_gen_get_hz+0xd4>)
   15018:	68f9      	ldr	r1, [r7, #12]
   1501a:	6978      	ldr	r0, [r7, #20]
   1501c:	4798      	blx	r3
   1501e:	0003      	movs	r3, r0
   15020:	617b      	str	r3, [r7, #20]
   15022:	e00a      	b.n	1503a <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
   15024:	2313      	movs	r3, #19
   15026:	18fb      	adds	r3, r7, r3
   15028:	781b      	ldrb	r3, [r3, #0]
   1502a:	2b00      	cmp	r3, #0
   1502c:	d005      	beq.n	1503a <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
   1502e:	68fb      	ldr	r3, [r7, #12]
   15030:	3301      	adds	r3, #1
   15032:	697a      	ldr	r2, [r7, #20]
   15034:	40da      	lsrs	r2, r3
   15036:	0013      	movs	r3, r2
   15038:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
   1503a:	697b      	ldr	r3, [r7, #20]
}
   1503c:	0018      	movs	r0, r3
   1503e:	46bd      	mov	sp, r7
   15040:	b006      	add	sp, #24
   15042:	bd80      	pop	{r7, pc}
   15044:	00014dbd 	.word	0x00014dbd
   15048:	00014d95 	.word	0x00014d95
   1504c:	40000c04 	.word	0x40000c04
   15050:	40000c00 	.word	0x40000c00
   15054:	00014631 	.word	0x00014631
   15058:	40000c08 	.word	0x40000c08
   1505c:	00014da9 	.word	0x00014da9
   15060:	00016635 	.word	0x00016635

00015064 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
   15064:	b580      	push	{r7, lr}
   15066:	b084      	sub	sp, #16
   15068:	af00      	add	r7, sp, #0
   1506a:	0002      	movs	r2, r0
   1506c:	6039      	str	r1, [r7, #0]
   1506e:	1dfb      	adds	r3, r7, #7
   15070:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
   15072:	1dfb      	adds	r3, r7, #7
   15074:	781b      	ldrb	r3, [r3, #0]
   15076:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
   15078:	683b      	ldr	r3, [r7, #0]
   1507a:	781b      	ldrb	r3, [r3, #0]
   1507c:	021b      	lsls	r3, r3, #8
   1507e:	001a      	movs	r2, r3
   15080:	68fb      	ldr	r3, [r7, #12]
   15082:	4313      	orrs	r3, r2
   15084:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
   15086:	1dfb      	adds	r3, r7, #7
   15088:	781b      	ldrb	r3, [r3, #0]
   1508a:	0018      	movs	r0, r3
   1508c:	4b04      	ldr	r3, [pc, #16]	; (150a0 <system_gclk_chan_set_config+0x3c>)
   1508e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
   15090:	4b04      	ldr	r3, [pc, #16]	; (150a4 <system_gclk_chan_set_config+0x40>)
   15092:	68fa      	ldr	r2, [r7, #12]
   15094:	b292      	uxth	r2, r2
   15096:	805a      	strh	r2, [r3, #2]
}
   15098:	46c0      	nop			; (mov r8, r8)
   1509a:	46bd      	mov	sp, r7
   1509c:	b004      	add	sp, #16
   1509e:	bd80      	pop	{r7, pc}
   150a0:	000150f1 	.word	0x000150f1
   150a4:	40000c00 	.word	0x40000c00

000150a8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
   150a8:	b580      	push	{r7, lr}
   150aa:	b082      	sub	sp, #8
   150ac:	af00      	add	r7, sp, #0
   150ae:	0002      	movs	r2, r0
   150b0:	1dfb      	adds	r3, r7, #7
   150b2:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
   150b4:	4b0a      	ldr	r3, [pc, #40]	; (150e0 <system_gclk_chan_enable+0x38>)
   150b6:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
   150b8:	4a0a      	ldr	r2, [pc, #40]	; (150e4 <system_gclk_chan_enable+0x3c>)
   150ba:	1dfb      	adds	r3, r7, #7
   150bc:	781b      	ldrb	r3, [r3, #0]
   150be:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
   150c0:	4909      	ldr	r1, [pc, #36]	; (150e8 <system_gclk_chan_enable+0x40>)
   150c2:	4b09      	ldr	r3, [pc, #36]	; (150e8 <system_gclk_chan_enable+0x40>)
   150c4:	885b      	ldrh	r3, [r3, #2]
   150c6:	b29b      	uxth	r3, r3
   150c8:	2280      	movs	r2, #128	; 0x80
   150ca:	01d2      	lsls	r2, r2, #7
   150cc:	4313      	orrs	r3, r2
   150ce:	b29b      	uxth	r3, r3
   150d0:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
   150d2:	4b06      	ldr	r3, [pc, #24]	; (150ec <system_gclk_chan_enable+0x44>)
   150d4:	4798      	blx	r3
}
   150d6:	46c0      	nop			; (mov r8, r8)
   150d8:	46bd      	mov	sp, r7
   150da:	b002      	add	sp, #8
   150dc:	bd80      	pop	{r7, pc}
   150de:	46c0      	nop			; (mov r8, r8)
   150e0:	00014d95 	.word	0x00014d95
   150e4:	40000c02 	.word	0x40000c02
   150e8:	40000c00 	.word	0x40000c00
   150ec:	00014da9 	.word	0x00014da9

000150f0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
   150f0:	b580      	push	{r7, lr}
   150f2:	b084      	sub	sp, #16
   150f4:	af00      	add	r7, sp, #0
   150f6:	0002      	movs	r2, r0
   150f8:	1dfb      	adds	r3, r7, #7
   150fa:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
   150fc:	4b1c      	ldr	r3, [pc, #112]	; (15170 <system_gclk_chan_disable+0x80>)
   150fe:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
   15100:	4a1c      	ldr	r2, [pc, #112]	; (15174 <system_gclk_chan_disable+0x84>)
   15102:	1dfb      	adds	r3, r7, #7
   15104:	781b      	ldrb	r3, [r3, #0]
   15106:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
   15108:	4b1b      	ldr	r3, [pc, #108]	; (15178 <system_gclk_chan_disable+0x88>)
   1510a:	885b      	ldrh	r3, [r3, #2]
   1510c:	051b      	lsls	r3, r3, #20
   1510e:	0f1b      	lsrs	r3, r3, #28
   15110:	b2db      	uxtb	r3, r3
   15112:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
   15114:	4a18      	ldr	r2, [pc, #96]	; (15178 <system_gclk_chan_disable+0x88>)
   15116:	8853      	ldrh	r3, [r2, #2]
   15118:	4918      	ldr	r1, [pc, #96]	; (1517c <system_gclk_chan_disable+0x8c>)
   1511a:	400b      	ands	r3, r1
   1511c:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
   1511e:	4a16      	ldr	r2, [pc, #88]	; (15178 <system_gclk_chan_disable+0x88>)
   15120:	4b15      	ldr	r3, [pc, #84]	; (15178 <system_gclk_chan_disable+0x88>)
   15122:	885b      	ldrh	r3, [r3, #2]
   15124:	b29b      	uxth	r3, r3
   15126:	4916      	ldr	r1, [pc, #88]	; (15180 <system_gclk_chan_disable+0x90>)
   15128:	400b      	ands	r3, r1
   1512a:	b29b      	uxth	r3, r3
   1512c:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
   1512e:	46c0      	nop			; (mov r8, r8)
   15130:	4b11      	ldr	r3, [pc, #68]	; (15178 <system_gclk_chan_disable+0x88>)
   15132:	885b      	ldrh	r3, [r3, #2]
   15134:	b29b      	uxth	r3, r3
   15136:	001a      	movs	r2, r3
   15138:	2380      	movs	r3, #128	; 0x80
   1513a:	01db      	lsls	r3, r3, #7
   1513c:	4013      	ands	r3, r2
   1513e:	d1f7      	bne.n	15130 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
   15140:	4a0d      	ldr	r2, [pc, #52]	; (15178 <system_gclk_chan_disable+0x88>)
   15142:	68fb      	ldr	r3, [r7, #12]
   15144:	b2db      	uxtb	r3, r3
   15146:	1c19      	adds	r1, r3, #0
   15148:	230f      	movs	r3, #15
   1514a:	400b      	ands	r3, r1
   1514c:	b2d9      	uxtb	r1, r3
   1514e:	8853      	ldrh	r3, [r2, #2]
   15150:	1c08      	adds	r0, r1, #0
   15152:	210f      	movs	r1, #15
   15154:	4001      	ands	r1, r0
   15156:	0208      	lsls	r0, r1, #8
   15158:	4908      	ldr	r1, [pc, #32]	; (1517c <system_gclk_chan_disable+0x8c>)
   1515a:	400b      	ands	r3, r1
   1515c:	1c19      	adds	r1, r3, #0
   1515e:	1c03      	adds	r3, r0, #0
   15160:	430b      	orrs	r3, r1
   15162:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
   15164:	4b07      	ldr	r3, [pc, #28]	; (15184 <system_gclk_chan_disable+0x94>)
   15166:	4798      	blx	r3
}
   15168:	46c0      	nop			; (mov r8, r8)
   1516a:	46bd      	mov	sp, r7
   1516c:	b004      	add	sp, #16
   1516e:	bd80      	pop	{r7, pc}
   15170:	00014d95 	.word	0x00014d95
   15174:	40000c02 	.word	0x40000c02
   15178:	40000c00 	.word	0x40000c00
   1517c:	fffff0ff 	.word	0xfffff0ff
   15180:	ffffbfff 	.word	0xffffbfff
   15184:	00014da9 	.word	0x00014da9

00015188 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
   15188:	b580      	push	{r7, lr}
   1518a:	b084      	sub	sp, #16
   1518c:	af00      	add	r7, sp, #0
   1518e:	0002      	movs	r2, r0
   15190:	1dfb      	adds	r3, r7, #7
   15192:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
   15194:	4b0d      	ldr	r3, [pc, #52]	; (151cc <system_gclk_chan_get_hz+0x44>)
   15196:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
   15198:	4a0d      	ldr	r2, [pc, #52]	; (151d0 <system_gclk_chan_get_hz+0x48>)
   1519a:	1dfb      	adds	r3, r7, #7
   1519c:	781b      	ldrb	r3, [r3, #0]
   1519e:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
   151a0:	4b0c      	ldr	r3, [pc, #48]	; (151d4 <system_gclk_chan_get_hz+0x4c>)
   151a2:	885b      	ldrh	r3, [r3, #2]
   151a4:	051b      	lsls	r3, r3, #20
   151a6:	0f1b      	lsrs	r3, r3, #28
   151a8:	b2da      	uxtb	r2, r3
   151aa:	230f      	movs	r3, #15
   151ac:	18fb      	adds	r3, r7, r3
   151ae:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
   151b0:	4b09      	ldr	r3, [pc, #36]	; (151d8 <system_gclk_chan_get_hz+0x50>)
   151b2:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
   151b4:	230f      	movs	r3, #15
   151b6:	18fb      	adds	r3, r7, r3
   151b8:	781b      	ldrb	r3, [r3, #0]
   151ba:	0018      	movs	r0, r3
   151bc:	4b07      	ldr	r3, [pc, #28]	; (151dc <system_gclk_chan_get_hz+0x54>)
   151be:	4798      	blx	r3
   151c0:	0003      	movs	r3, r0
}
   151c2:	0018      	movs	r0, r3
   151c4:	46bd      	mov	sp, r7
   151c6:	b004      	add	sp, #16
   151c8:	bd80      	pop	{r7, pc}
   151ca:	46c0      	nop			; (mov r8, r8)
   151cc:	00014d95 	.word	0x00014d95
   151d0:	40000c02 	.word	0x40000c02
   151d4:	40000c00 	.word	0x40000c00
   151d8:	00014da9 	.word	0x00014da9
   151dc:	00014f8d 	.word	0x00014f8d

000151e0 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
   151e0:	b580      	push	{r7, lr}
   151e2:	b084      	sub	sp, #16
   151e4:	af00      	add	r7, sp, #0
   151e6:	0002      	movs	r2, r0
   151e8:	1dfb      	adds	r3, r7, #7
   151ea:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
   151ec:	230f      	movs	r3, #15
   151ee:	18fb      	adds	r3, r7, r3
   151f0:	1dfa      	adds	r2, r7, #7
   151f2:	7812      	ldrb	r2, [r2, #0]
   151f4:	09d2      	lsrs	r2, r2, #7
   151f6:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
   151f8:	230e      	movs	r3, #14
   151fa:	18fb      	adds	r3, r7, r3
   151fc:	1dfa      	adds	r2, r7, #7
   151fe:	7812      	ldrb	r2, [r2, #0]
   15200:	0952      	lsrs	r2, r2, #5
   15202:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
   15204:	4b0d      	ldr	r3, [pc, #52]	; (1523c <system_pinmux_get_group_from_gpio_pin+0x5c>)
   15206:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
   15208:	230f      	movs	r3, #15
   1520a:	18fb      	adds	r3, r7, r3
   1520c:	781b      	ldrb	r3, [r3, #0]
   1520e:	2b00      	cmp	r3, #0
   15210:	d10f      	bne.n	15232 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
   15212:	230f      	movs	r3, #15
   15214:	18fb      	adds	r3, r7, r3
   15216:	781b      	ldrb	r3, [r3, #0]
   15218:	009b      	lsls	r3, r3, #2
   1521a:	2210      	movs	r2, #16
   1521c:	4694      	mov	ip, r2
   1521e:	44bc      	add	ip, r7
   15220:	4463      	add	r3, ip
   15222:	3b08      	subs	r3, #8
   15224:	681a      	ldr	r2, [r3, #0]
   15226:	230e      	movs	r3, #14
   15228:	18fb      	adds	r3, r7, r3
   1522a:	781b      	ldrb	r3, [r3, #0]
   1522c:	01db      	lsls	r3, r3, #7
   1522e:	18d3      	adds	r3, r2, r3
   15230:	e000      	b.n	15234 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
   15232:	2300      	movs	r3, #0
	}
}
   15234:	0018      	movs	r0, r3
   15236:	46bd      	mov	sp, r7
   15238:	b004      	add	sp, #16
   1523a:	bd80      	pop	{r7, pc}
   1523c:	41004400 	.word	0x41004400

00015240 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
   15240:	b580      	push	{r7, lr}
   15242:	b088      	sub	sp, #32
   15244:	af00      	add	r7, sp, #0
   15246:	60f8      	str	r0, [r7, #12]
   15248:	60b9      	str	r1, [r7, #8]
   1524a:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
   1524c:	2300      	movs	r3, #0
   1524e:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
   15250:	687b      	ldr	r3, [r7, #4]
   15252:	78db      	ldrb	r3, [r3, #3]
   15254:	2201      	movs	r2, #1
   15256:	4053      	eors	r3, r2
   15258:	b2db      	uxtb	r3, r3
   1525a:	2b00      	cmp	r3, #0
   1525c:	d035      	beq.n	152ca <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
   1525e:	687b      	ldr	r3, [r7, #4]
   15260:	781b      	ldrb	r3, [r3, #0]
   15262:	2b80      	cmp	r3, #128	; 0x80
   15264:	d00b      	beq.n	1527e <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
   15266:	69fb      	ldr	r3, [r7, #28]
   15268:	2280      	movs	r2, #128	; 0x80
   1526a:	0252      	lsls	r2, r2, #9
   1526c:	4313      	orrs	r3, r2
   1526e:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
   15270:	687b      	ldr	r3, [r7, #4]
   15272:	781b      	ldrb	r3, [r3, #0]
   15274:	061b      	lsls	r3, r3, #24
   15276:	001a      	movs	r2, r3
   15278:	69fb      	ldr	r3, [r7, #28]
   1527a:	4313      	orrs	r3, r2
   1527c:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
   1527e:	687b      	ldr	r3, [r7, #4]
   15280:	785b      	ldrb	r3, [r3, #1]
   15282:	2b00      	cmp	r3, #0
   15284:	d003      	beq.n	1528e <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
   15286:	687b      	ldr	r3, [r7, #4]
   15288:	785b      	ldrb	r3, [r3, #1]
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
   1528a:	2b02      	cmp	r3, #2
   1528c:	d110      	bne.n	152b0 <_system_pinmux_config+0x70>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
   1528e:	69fb      	ldr	r3, [r7, #28]
   15290:	2280      	movs	r2, #128	; 0x80
   15292:	0292      	lsls	r2, r2, #10
   15294:	4313      	orrs	r3, r2
   15296:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
   15298:	687b      	ldr	r3, [r7, #4]
   1529a:	789b      	ldrb	r3, [r3, #2]
   1529c:	2b00      	cmp	r3, #0
   1529e:	d004      	beq.n	152aa <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
   152a0:	69fb      	ldr	r3, [r7, #28]
   152a2:	2280      	movs	r2, #128	; 0x80
   152a4:	02d2      	lsls	r2, r2, #11
   152a6:	4313      	orrs	r3, r2
   152a8:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
   152aa:	68fb      	ldr	r3, [r7, #12]
   152ac:	68ba      	ldr	r2, [r7, #8]
   152ae:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
   152b0:	687b      	ldr	r3, [r7, #4]
   152b2:	785b      	ldrb	r3, [r3, #1]
   152b4:	2b01      	cmp	r3, #1
   152b6:	d003      	beq.n	152c0 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
   152b8:	687b      	ldr	r3, [r7, #4]
   152ba:	785b      	ldrb	r3, [r3, #1]
			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
   152bc:	2b02      	cmp	r3, #2
   152be:	d107      	bne.n	152d0 <_system_pinmux_config+0x90>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
   152c0:	69fb      	ldr	r3, [r7, #28]
   152c2:	4a22      	ldr	r2, [pc, #136]	; (1534c <_system_pinmux_config+0x10c>)
   152c4:	4013      	ands	r3, r2
   152c6:	61fb      	str	r3, [r7, #28]
   152c8:	e002      	b.n	152d0 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
   152ca:	68fb      	ldr	r3, [r7, #12]
   152cc:	68ba      	ldr	r2, [r7, #8]
   152ce:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
   152d0:	68bb      	ldr	r3, [r7, #8]
   152d2:	041b      	lsls	r3, r3, #16
   152d4:	0c1b      	lsrs	r3, r3, #16
   152d6:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
   152d8:	68bb      	ldr	r3, [r7, #8]
   152da:	0c1b      	lsrs	r3, r3, #16
   152dc:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
   152de:	69ba      	ldr	r2, [r7, #24]
   152e0:	69fb      	ldr	r3, [r7, #28]
   152e2:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
   152e4:	22a0      	movs	r2, #160	; 0xa0
   152e6:	05d2      	lsls	r2, r2, #23
   152e8:	431a      	orrs	r2, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
   152ea:	68fb      	ldr	r3, [r7, #12]
   152ec:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
   152ee:	697a      	ldr	r2, [r7, #20]
   152f0:	69fb      	ldr	r3, [r7, #28]
   152f2:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
   152f4:	22d0      	movs	r2, #208	; 0xd0
   152f6:	0612      	lsls	r2, r2, #24
   152f8:	431a      	orrs	r2, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
   152fa:	68fb      	ldr	r3, [r7, #12]
   152fc:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
   152fe:	687b      	ldr	r3, [r7, #4]
   15300:	78db      	ldrb	r3, [r3, #3]
   15302:	2201      	movs	r2, #1
   15304:	4053      	eors	r3, r2
   15306:	b2db      	uxtb	r3, r3
   15308:	2b00      	cmp	r3, #0
   1530a:	d01a      	beq.n	15342 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
   1530c:	69fa      	ldr	r2, [r7, #28]
   1530e:	2380      	movs	r3, #128	; 0x80
   15310:	02db      	lsls	r3, r3, #11
   15312:	4013      	ands	r3, r2
   15314:	d00a      	beq.n	1532c <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
   15316:	687b      	ldr	r3, [r7, #4]
   15318:	789b      	ldrb	r3, [r3, #2]
   1531a:	2b01      	cmp	r3, #1
   1531c:	d103      	bne.n	15326 <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
   1531e:	68fb      	ldr	r3, [r7, #12]
   15320:	68ba      	ldr	r2, [r7, #8]
   15322:	619a      	str	r2, [r3, #24]
   15324:	e002      	b.n	1532c <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
   15326:	68fb      	ldr	r3, [r7, #12]
   15328:	68ba      	ldr	r2, [r7, #8]
   1532a:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
   1532c:	687b      	ldr	r3, [r7, #4]
   1532e:	785b      	ldrb	r3, [r3, #1]
   15330:	2b01      	cmp	r3, #1
   15332:	d003      	beq.n	1533c <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
   15334:	687b      	ldr	r3, [r7, #4]
   15336:	785b      	ldrb	r3, [r3, #1]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
   15338:	2b02      	cmp	r3, #2
   1533a:	d102      	bne.n	15342 <_system_pinmux_config+0x102>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
   1533c:	68fb      	ldr	r3, [r7, #12]
   1533e:	68ba      	ldr	r2, [r7, #8]
   15340:	609a      	str	r2, [r3, #8]
		}
	}
}
   15342:	46c0      	nop			; (mov r8, r8)
   15344:	46bd      	mov	sp, r7
   15346:	b008      	add	sp, #32
   15348:	bd80      	pop	{r7, pc}
   1534a:	46c0      	nop			; (mov r8, r8)
   1534c:	fffbffff 	.word	0xfffbffff

00015350 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
   15350:	b580      	push	{r7, lr}
   15352:	b084      	sub	sp, #16
   15354:	af00      	add	r7, sp, #0
   15356:	0002      	movs	r2, r0
   15358:	6039      	str	r1, [r7, #0]
   1535a:	1dfb      	adds	r3, r7, #7
   1535c:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
   1535e:	1dfb      	adds	r3, r7, #7
   15360:	781b      	ldrb	r3, [r3, #0]
   15362:	0018      	movs	r0, r3
   15364:	4b0a      	ldr	r3, [pc, #40]	; (15390 <system_pinmux_pin_set_config+0x40>)
   15366:	4798      	blx	r3
   15368:	0003      	movs	r3, r0
   1536a:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
   1536c:	1dfb      	adds	r3, r7, #7
   1536e:	781b      	ldrb	r3, [r3, #0]
   15370:	221f      	movs	r2, #31
   15372:	4013      	ands	r3, r2
   15374:	2201      	movs	r2, #1
   15376:	409a      	lsls	r2, r3
   15378:	0013      	movs	r3, r2
   1537a:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
   1537c:	683a      	ldr	r2, [r7, #0]
   1537e:	68b9      	ldr	r1, [r7, #8]
   15380:	68fb      	ldr	r3, [r7, #12]
   15382:	0018      	movs	r0, r3
   15384:	4b03      	ldr	r3, [pc, #12]	; (15394 <system_pinmux_pin_set_config+0x44>)
   15386:	4798      	blx	r3
}
   15388:	46c0      	nop			; (mov r8, r8)
   1538a:	46bd      	mov	sp, r7
   1538c:	b004      	add	sp, #16
   1538e:	bd80      	pop	{r7, pc}
   15390:	000151e1 	.word	0x000151e1
   15394:	00015241 	.word	0x00015241

00015398 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
   15398:	b580      	push	{r7, lr}
   1539a:	af00      	add	r7, sp, #0
	return;
   1539c:	46c0      	nop			; (mov r8, r8)
}
   1539e:	46bd      	mov	sp, r7
   153a0:	bd80      	pop	{r7, pc}
   153a2:	46c0      	nop			; (mov r8, r8)

000153a4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
   153a4:	b580      	push	{r7, lr}
   153a6:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
   153a8:	4b06      	ldr	r3, [pc, #24]	; (153c4 <system_init+0x20>)
   153aa:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
   153ac:	4b06      	ldr	r3, [pc, #24]	; (153c8 <system_init+0x24>)
   153ae:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
   153b0:	4b06      	ldr	r3, [pc, #24]	; (153cc <system_init+0x28>)
   153b2:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
   153b4:	4b06      	ldr	r3, [pc, #24]	; (153d0 <system_init+0x2c>)
   153b6:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
   153b8:	4b06      	ldr	r3, [pc, #24]	; (153d4 <system_init+0x30>)
   153ba:	4798      	blx	r3
}
   153bc:	46c0      	nop			; (mov r8, r8)
   153be:	46bd      	mov	sp, r7
   153c0:	bd80      	pop	{r7, pc}
   153c2:	46c0      	nop			; (mov r8, r8)
   153c4:	00014abd 	.word	0x00014abd
   153c8:	00010c51 	.word	0x00010c51
   153cc:	00015399 	.word	0x00015399
   153d0:	0000dded 	.word	0x0000dded
   153d4:	00015399 	.word	0x00015399

000153d8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   153d8:	b580      	push	{r7, lr}
   153da:	b086      	sub	sp, #24
   153dc:	af00      	add	r7, sp, #0
   153de:	60f8      	str	r0, [r7, #12]
   153e0:	60b9      	str	r1, [r7, #8]
   153e2:	607a      	str	r2, [r7, #4]
	int nChars = 0;
   153e4:	2300      	movs	r3, #0
   153e6:	617b      	str	r3, [r7, #20]

	if (file != 0) {
   153e8:	68fb      	ldr	r3, [r7, #12]
   153ea:	2b00      	cmp	r3, #0
   153ec:	d012      	beq.n	15414 <_read+0x3c>
		return -1;
   153ee:	2301      	movs	r3, #1
   153f0:	425b      	negs	r3, r3
   153f2:	e013      	b.n	1541c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
   153f4:	4b0b      	ldr	r3, [pc, #44]	; (15424 <_read+0x4c>)
   153f6:	681a      	ldr	r2, [r3, #0]
   153f8:	4b0b      	ldr	r3, [pc, #44]	; (15428 <_read+0x50>)
   153fa:	681b      	ldr	r3, [r3, #0]
   153fc:	68b9      	ldr	r1, [r7, #8]
   153fe:	0018      	movs	r0, r3
   15400:	4790      	blx	r2
		ptr++;
   15402:	68bb      	ldr	r3, [r7, #8]
   15404:	3301      	adds	r3, #1
   15406:	60bb      	str	r3, [r7, #8]
		nChars++;
   15408:	697b      	ldr	r3, [r7, #20]
   1540a:	3301      	adds	r3, #1
   1540c:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   1540e:	687b      	ldr	r3, [r7, #4]
   15410:	3b01      	subs	r3, #1
   15412:	607b      	str	r3, [r7, #4]
   15414:	687b      	ldr	r3, [r7, #4]
   15416:	2b00      	cmp	r3, #0
   15418:	dcec      	bgt.n	153f4 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
   1541a:	697b      	ldr	r3, [r7, #20]
}
   1541c:	0018      	movs	r0, r3
   1541e:	46bd      	mov	sp, r7
   15420:	b006      	add	sp, #24
   15422:	bd80      	pop	{r7, pc}
   15424:	200003d0 	.word	0x200003d0
   15428:	200003d8 	.word	0x200003d8

0001542c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
   1542c:	b580      	push	{r7, lr}
   1542e:	b086      	sub	sp, #24
   15430:	af00      	add	r7, sp, #0
   15432:	60f8      	str	r0, [r7, #12]
   15434:	60b9      	str	r1, [r7, #8]
   15436:	607a      	str	r2, [r7, #4]
	int nChars = 0;
   15438:	2300      	movs	r3, #0
   1543a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
   1543c:	68fb      	ldr	r3, [r7, #12]
   1543e:	2b01      	cmp	r3, #1
   15440:	d01d      	beq.n	1547e <_write+0x52>
   15442:	68fb      	ldr	r3, [r7, #12]
   15444:	2b02      	cmp	r3, #2
   15446:	d01a      	beq.n	1547e <_write+0x52>
   15448:	68fb      	ldr	r3, [r7, #12]
   1544a:	2b03      	cmp	r3, #3
   1544c:	d017      	beq.n	1547e <_write+0x52>
		return -1;
   1544e:	2301      	movs	r3, #1
   15450:	425b      	negs	r3, r3
   15452:	e018      	b.n	15486 <_write+0x5a>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
   15454:	4b0e      	ldr	r3, [pc, #56]	; (15490 <_write+0x64>)
   15456:	681a      	ldr	r2, [r3, #0]
   15458:	4b0e      	ldr	r3, [pc, #56]	; (15494 <_write+0x68>)
   1545a:	6818      	ldr	r0, [r3, #0]
   1545c:	68bb      	ldr	r3, [r7, #8]
   1545e:	1c59      	adds	r1, r3, #1
   15460:	60b9      	str	r1, [r7, #8]
   15462:	781b      	ldrb	r3, [r3, #0]
   15464:	0019      	movs	r1, r3
   15466:	4790      	blx	r2
   15468:	1e03      	subs	r3, r0, #0
   1546a:	da02      	bge.n	15472 <_write+0x46>
			return -1;
   1546c:	2301      	movs	r3, #1
   1546e:	425b      	negs	r3, r3
   15470:	e009      	b.n	15486 <_write+0x5a>
		}
		++nChars;
   15472:	697b      	ldr	r3, [r7, #20]
   15474:	3301      	adds	r3, #1
   15476:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   15478:	687b      	ldr	r3, [r7, #4]
   1547a:	3b01      	subs	r3, #1
   1547c:	607b      	str	r3, [r7, #4]
   1547e:	687b      	ldr	r3, [r7, #4]
   15480:	2b00      	cmp	r3, #0
   15482:	d1e7      	bne.n	15454 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
   15484:	697b      	ldr	r3, [r7, #20]
}
   15486:	0018      	movs	r0, r3
   15488:	46bd      	mov	sp, r7
   1548a:	b006      	add	sp, #24
   1548c:	bd80      	pop	{r7, pc}
   1548e:	46c0      	nop			; (mov r8, r8)
   15490:	200003d4 	.word	0x200003d4
   15494:	200003d8 	.word	0x200003d8

00015498 <NVIC_SystemReset>:
/** \brief  System Reset

    The function initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
   15498:	b580      	push	{r7, lr}
   1549a:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
   1549c:	f3bf 8f4f 	dsb	sy
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
   154a0:	4b02      	ldr	r3, [pc, #8]	; (154ac <NVIC_SystemReset+0x14>)
   154a2:	4a03      	ldr	r2, [pc, #12]	; (154b0 <NVIC_SystemReset+0x18>)
   154a4:	60da      	str	r2, [r3, #12]
   154a6:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                     /* Ensure completion of memory access */
  while(1);                                                    /* wait until reset */
   154aa:	e7fe      	b.n	154aa <NVIC_SystemReset+0x12>
   154ac:	e000ed00 	.word	0xe000ed00
   154b0:	05fa0004 	.word	0x05fa0004

000154b4 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
   154b4:	b580      	push	{r7, lr}
   154b6:	b084      	sub	sp, #16
   154b8:	af00      	add	r7, sp, #0
   154ba:	0002      	movs	r2, r0
   154bc:	1dfb      	adds	r3, r7, #7
   154be:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
   154c0:	230f      	movs	r3, #15
   154c2:	18fb      	adds	r3, r7, r3
   154c4:	1dfa      	adds	r2, r7, #7
   154c6:	7812      	ldrb	r2, [r2, #0]
   154c8:	09d2      	lsrs	r2, r2, #7
   154ca:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
   154cc:	230e      	movs	r3, #14
   154ce:	18fb      	adds	r3, r7, r3
   154d0:	1dfa      	adds	r2, r7, #7
   154d2:	7812      	ldrb	r2, [r2, #0]
   154d4:	0952      	lsrs	r2, r2, #5
   154d6:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
   154d8:	4b0d      	ldr	r3, [pc, #52]	; (15510 <system_pinmux_get_group_from_gpio_pin+0x5c>)
   154da:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
   154dc:	230f      	movs	r3, #15
   154de:	18fb      	adds	r3, r7, r3
   154e0:	781b      	ldrb	r3, [r3, #0]
   154e2:	2b00      	cmp	r3, #0
   154e4:	d10f      	bne.n	15506 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
   154e6:	230f      	movs	r3, #15
   154e8:	18fb      	adds	r3, r7, r3
   154ea:	781b      	ldrb	r3, [r3, #0]
   154ec:	009b      	lsls	r3, r3, #2
   154ee:	2210      	movs	r2, #16
   154f0:	4694      	mov	ip, r2
   154f2:	44bc      	add	ip, r7
   154f4:	4463      	add	r3, ip
   154f6:	3b08      	subs	r3, #8
   154f8:	681a      	ldr	r2, [r3, #0]
   154fa:	230e      	movs	r3, #14
   154fc:	18fb      	adds	r3, r7, r3
   154fe:	781b      	ldrb	r3, [r3, #0]
   15500:	01db      	lsls	r3, r3, #7
   15502:	18d3      	adds	r3, r2, r3
   15504:	e000      	b.n	15508 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
   15506:	2300      	movs	r3, #0
	}
}
   15508:	0018      	movs	r0, r3
   1550a:	46bd      	mov	sp, r7
   1550c:	b004      	add	sp, #16
   1550e:	bd80      	pop	{r7, pc}
   15510:	41004400 	.word	0x41004400

00015514 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
   15514:	b580      	push	{r7, lr}
   15516:	b082      	sub	sp, #8
   15518:	af00      	add	r7, sp, #0
   1551a:	0002      	movs	r2, r0
   1551c:	1dfb      	adds	r3, r7, #7
   1551e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
   15520:	1dfb      	adds	r3, r7, #7
   15522:	781b      	ldrb	r3, [r3, #0]
   15524:	0018      	movs	r0, r3
   15526:	4b03      	ldr	r3, [pc, #12]	; (15534 <port_get_group_from_gpio_pin+0x20>)
   15528:	4798      	blx	r3
   1552a:	0003      	movs	r3, r0
}
   1552c:	0018      	movs	r0, r3
   1552e:	46bd      	mov	sp, r7
   15530:	b002      	add	sp, #8
   15532:	bd80      	pop	{r7, pc}
   15534:	000154b5 	.word	0x000154b5

00015538 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
   15538:	b580      	push	{r7, lr}
   1553a:	b082      	sub	sp, #8
   1553c:	af00      	add	r7, sp, #0
   1553e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
   15540:	687b      	ldr	r3, [r7, #4]
   15542:	2200      	movs	r2, #0
   15544:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
   15546:	687b      	ldr	r3, [r7, #4]
   15548:	2201      	movs	r2, #1
   1554a:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
   1554c:	687b      	ldr	r3, [r7, #4]
   1554e:	2200      	movs	r2, #0
   15550:	709a      	strb	r2, [r3, #2]
}
   15552:	46c0      	nop			; (mov r8, r8)
   15554:	46bd      	mov	sp, r7
   15556:	b002      	add	sp, #8
   15558:	bd80      	pop	{r7, pc}
   1555a:	46c0      	nop			; (mov r8, r8)

0001555c <port_pin_get_input_level>:
 *
 *  \return Status of the port pin's input buffer.
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
   1555c:	b580      	push	{r7, lr}
   1555e:	b084      	sub	sp, #16
   15560:	af00      	add	r7, sp, #0
   15562:	0002      	movs	r2, r0
   15564:	1dfb      	adds	r3, r7, #7
   15566:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
   15568:	1dfb      	adds	r3, r7, #7
   1556a:	781b      	ldrb	r3, [r3, #0]
   1556c:	0018      	movs	r0, r3
   1556e:	4b0b      	ldr	r3, [pc, #44]	; (1559c <port_pin_get_input_level+0x40>)
   15570:	4798      	blx	r3
   15572:	0003      	movs	r3, r0
   15574:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
   15576:	1dfb      	adds	r3, r7, #7
   15578:	781b      	ldrb	r3, [r3, #0]
   1557a:	221f      	movs	r2, #31
   1557c:	4013      	ands	r3, r2
   1557e:	2201      	movs	r2, #1
   15580:	409a      	lsls	r2, r3
   15582:	0013      	movs	r3, r2
   15584:	60bb      	str	r3, [r7, #8]

	return (port_base->IN.reg & pin_mask);
   15586:	68fb      	ldr	r3, [r7, #12]
   15588:	6a1b      	ldr	r3, [r3, #32]
   1558a:	68ba      	ldr	r2, [r7, #8]
   1558c:	4013      	ands	r3, r2
   1558e:	1e5a      	subs	r2, r3, #1
   15590:	4193      	sbcs	r3, r2
   15592:	b2db      	uxtb	r3, r3
}
   15594:	0018      	movs	r0, r3
   15596:	46bd      	mov	sp, r7
   15598:	b004      	add	sp, #16
   1559a:	bd80      	pop	{r7, pc}
   1559c:	00015515 	.word	0x00015515

000155a0 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
   155a0:	b580      	push	{r7, lr}
   155a2:	b084      	sub	sp, #16
   155a4:	af00      	add	r7, sp, #0
   155a6:	0002      	movs	r2, r0
   155a8:	1dfb      	adds	r3, r7, #7
   155aa:	701a      	strb	r2, [r3, #0]
   155ac:	1dbb      	adds	r3, r7, #6
   155ae:	1c0a      	adds	r2, r1, #0
   155b0:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
   155b2:	1dfb      	adds	r3, r7, #7
   155b4:	781b      	ldrb	r3, [r3, #0]
   155b6:	0018      	movs	r0, r3
   155b8:	4b0d      	ldr	r3, [pc, #52]	; (155f0 <port_pin_set_output_level+0x50>)
   155ba:	4798      	blx	r3
   155bc:	0003      	movs	r3, r0
   155be:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
   155c0:	1dfb      	adds	r3, r7, #7
   155c2:	781b      	ldrb	r3, [r3, #0]
   155c4:	221f      	movs	r2, #31
   155c6:	4013      	ands	r3, r2
   155c8:	2201      	movs	r2, #1
   155ca:	409a      	lsls	r2, r3
   155cc:	0013      	movs	r3, r2
   155ce:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
   155d0:	1dbb      	adds	r3, r7, #6
   155d2:	781b      	ldrb	r3, [r3, #0]
   155d4:	2b00      	cmp	r3, #0
   155d6:	d003      	beq.n	155e0 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
   155d8:	68fb      	ldr	r3, [r7, #12]
   155da:	68ba      	ldr	r2, [r7, #8]
   155dc:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
   155de:	e002      	b.n	155e6 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
   155e0:	68fb      	ldr	r3, [r7, #12]
   155e2:	68ba      	ldr	r2, [r7, #8]
   155e4:	615a      	str	r2, [r3, #20]
	}
}
   155e6:	46c0      	nop			; (mov r8, r8)
   155e8:	46bd      	mov	sp, r7
   155ea:	b004      	add	sp, #16
   155ec:	bd80      	pop	{r7, pc}
   155ee:	46c0      	nop			; (mov r8, r8)
   155f0:	00015515 	.word	0x00015515

000155f4 <system_reset>:
 * Resets the MCU and all associated peripherals and registers, except RTC, all 32KHz sources,
 * WDT (if ALWAYSON is set) and GCLK (if WRTLOCK is set).
 *
 */
static inline void system_reset(void)
{
   155f4:	b580      	push	{r7, lr}
   155f6:	af00      	add	r7, sp, #0
	NVIC_SystemReset();
   155f8:	4b02      	ldr	r3, [pc, #8]	; (15604 <system_reset+0x10>)
   155fa:	4798      	blx	r3
}
   155fc:	46c0      	nop			; (mov r8, r8)
   155fe:	46bd      	mov	sp, r7
   15600:	bd80      	pop	{r7, pc}
   15602:	46c0      	nop			; (mov r8, r8)
   15604:	00015499 	.word	0x00015499

00015608 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
   15608:	b580      	push	{r7, lr}
   1560a:	b082      	sub	sp, #8
   1560c:	af00      	add	r7, sp, #0
   1560e:	0002      	movs	r2, r0
   15610:	1dfb      	adds	r3, r7, #7
   15612:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
   15614:	4b06      	ldr	r3, [pc, #24]	; (15630 <system_interrupt_enable+0x28>)
   15616:	1dfa      	adds	r2, r7, #7
   15618:	7812      	ldrb	r2, [r2, #0]
   1561a:	0011      	movs	r1, r2
   1561c:	221f      	movs	r2, #31
   1561e:	400a      	ands	r2, r1
   15620:	2101      	movs	r1, #1
   15622:	4091      	lsls	r1, r2
   15624:	000a      	movs	r2, r1
   15626:	601a      	str	r2, [r3, #0]
}
   15628:	46c0      	nop			; (mov r8, r8)
   1562a:	46bd      	mov	sp, r7
   1562c:	b002      	add	sp, #8
   1562e:	bd80      	pop	{r7, pc}
   15630:	e000e100 	.word	0xe000e100

00015634 <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
   15634:	b580      	push	{r7, lr}
   15636:	b084      	sub	sp, #16
   15638:	af00      	add	r7, sp, #0
   1563a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   1563c:	687b      	ldr	r3, [r7, #4]
   1563e:	681b      	ldr	r3, [r3, #0]
   15640:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
   15642:	68fb      	ldr	r3, [r7, #12]
   15644:	69db      	ldr	r3, [r3, #28]
   15646:	1e5a      	subs	r2, r3, #1
   15648:	4193      	sbcs	r3, r2
   1564a:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
   1564c:	0018      	movs	r0, r3
   1564e:	46bd      	mov	sp, r7
   15650:	b004      	add	sp, #16
   15652:	bd80      	pop	{r7, pc}

00015654 <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
   15654:	b580      	push	{r7, lr}
   15656:	b082      	sub	sp, #8
   15658:	af00      	add	r7, sp, #0
   1565a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
   1565c:	687b      	ldr	r3, [r7, #4]
   1565e:	2201      	movs	r2, #1
   15660:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
   15662:	687b      	ldr	r3, [r7, #4]
   15664:	2200      	movs	r2, #0
   15666:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
   15668:	687b      	ldr	r3, [r7, #4]
   1566a:	2200      	movs	r2, #0
   1566c:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
   1566e:	687b      	ldr	r3, [r7, #4]
   15670:	22c0      	movs	r2, #192	; 0xc0
   15672:	0392      	lsls	r2, r2, #14
   15674:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
   15676:	687b      	ldr	r3, [r7, #4]
   15678:	2200      	movs	r2, #0
   1567a:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
   1567c:	687b      	ldr	r3, [r7, #4]
   1567e:	2200      	movs	r2, #0
   15680:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
   15682:	687b      	ldr	r3, [r7, #4]
   15684:	2201      	movs	r2, #1
   15686:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
   15688:	687b      	ldr	r3, [r7, #4]
   1568a:	2201      	movs	r2, #1
   1568c:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
   1568e:	687b      	ldr	r3, [r7, #4]
   15690:	2200      	movs	r2, #0
   15692:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
   15694:	687b      	ldr	r3, [r7, #4]
   15696:	2224      	movs	r2, #36	; 0x24
   15698:	2100      	movs	r1, #0
   1569a:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
   1569c:	687b      	ldr	r3, [r7, #4]
   1569e:	3318      	adds	r3, #24
   156a0:	220c      	movs	r2, #12
   156a2:	2100      	movs	r1, #0
   156a4:	0018      	movs	r0, r3
   156a6:	4b0a      	ldr	r3, [pc, #40]	; (156d0 <spi_get_config_defaults+0x7c>)
   156a8:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
   156aa:	687b      	ldr	r3, [r7, #4]
   156ac:	4a09      	ldr	r2, [pc, #36]	; (156d4 <spi_get_config_defaults+0x80>)
   156ae:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
   156b0:	687b      	ldr	r3, [r7, #4]
   156b2:	2200      	movs	r2, #0
   156b4:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
   156b6:	687b      	ldr	r3, [r7, #4]
   156b8:	2200      	movs	r2, #0
   156ba:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
   156bc:	687b      	ldr	r3, [r7, #4]
   156be:	2200      	movs	r2, #0
   156c0:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
   156c2:	687b      	ldr	r3, [r7, #4]
   156c4:	2200      	movs	r2, #0
   156c6:	635a      	str	r2, [r3, #52]	; 0x34

};
   156c8:	46c0      	nop			; (mov r8, r8)
   156ca:	46bd      	mov	sp, r7
   156cc:	b002      	add	sp, #8
   156ce:	bd80      	pop	{r7, pc}
   156d0:	00016a35 	.word	0x00016a35
   156d4:	000186a0 	.word	0x000186a0

000156d8 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
   156d8:	b580      	push	{r7, lr}
   156da:	b084      	sub	sp, #16
   156dc:	af00      	add	r7, sp, #0
   156de:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
   156e0:	687b      	ldr	r3, [r7, #4]
   156e2:	681b      	ldr	r3, [r3, #0]
   156e4:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
   156e6:	687b      	ldr	r3, [r7, #4]
   156e8:	681b      	ldr	r3, [r3, #0]
   156ea:	0018      	movs	r0, r3
   156ec:	4b0b      	ldr	r3, [pc, #44]	; (1571c <spi_enable+0x44>)
   156ee:	4798      	blx	r3
   156f0:	0003      	movs	r3, r0
   156f2:	0018      	movs	r0, r3
   156f4:	4b0a      	ldr	r3, [pc, #40]	; (15720 <spi_enable+0x48>)
   156f6:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
   156f8:	46c0      	nop			; (mov r8, r8)
   156fa:	687b      	ldr	r3, [r7, #4]
   156fc:	0018      	movs	r0, r3
   156fe:	4b09      	ldr	r3, [pc, #36]	; (15724 <spi_enable+0x4c>)
   15700:	4798      	blx	r3
   15702:	1e03      	subs	r3, r0, #0
   15704:	d1f9      	bne.n	156fa <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
   15706:	68fb      	ldr	r3, [r7, #12]
   15708:	681b      	ldr	r3, [r3, #0]
   1570a:	2202      	movs	r2, #2
   1570c:	431a      	orrs	r2, r3
   1570e:	68fb      	ldr	r3, [r7, #12]
   15710:	601a      	str	r2, [r3, #0]
}
   15712:	46c0      	nop			; (mov r8, r8)
   15714:	46bd      	mov	sp, r7
   15716:	b004      	add	sp, #16
   15718:	bd80      	pop	{r7, pc}
   1571a:	46c0      	nop			; (mov r8, r8)
   1571c:	00012701 	.word	0x00012701
   15720:	00015609 	.word	0x00015609
   15724:	00015635 	.word	0x00015635

00015728 <at25dfx_chip_init>:
 */
static inline enum status_code at25dfx_chip_init(
		struct at25dfx_chip_module *const module,
		at25dfx_spi_module_t *const spi_module,
		const struct at25dfx_chip_config *const config)
{
   15728:	b580      	push	{r7, lr}
   1572a:	b086      	sub	sp, #24
   1572c:	af00      	add	r7, sp, #0
   1572e:	60f8      	str	r0, [r7, #12]
   15730:	60b9      	str	r1, [r7, #8]
   15732:	607a      	str	r2, [r7, #4]
	struct port_config port_config;

	module->type = config->type;
   15734:	687b      	ldr	r3, [r7, #4]
   15736:	781a      	ldrb	r2, [r3, #0]
   15738:	68fb      	ldr	r3, [r7, #12]
   1573a:	711a      	strb	r2, [r3, #4]
	module->cs_pin = config->cs_pin;
   1573c:	687b      	ldr	r3, [r7, #4]
   1573e:	785a      	ldrb	r2, [r3, #1]
   15740:	68fb      	ldr	r3, [r7, #12]
   15742:	715a      	strb	r2, [r3, #5]
	module->spi = spi_module;
   15744:	68fb      	ldr	r3, [r7, #12]
   15746:	68ba      	ldr	r2, [r7, #8]
   15748:	601a      	str	r2, [r3, #0]

	// Configure CS pin as output, high
	port_get_config_defaults(&port_config);
   1574a:	2314      	movs	r3, #20
   1574c:	18fb      	adds	r3, r7, r3
   1574e:	0018      	movs	r0, r3
   15750:	4b0c      	ldr	r3, [pc, #48]	; (15784 <at25dfx_chip_init+0x5c>)
   15752:	4798      	blx	r3
	port_config.direction = PORT_PIN_DIR_OUTPUT;
   15754:	2314      	movs	r3, #20
   15756:	18fb      	adds	r3, r7, r3
   15758:	2201      	movs	r2, #1
   1575a:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(module->cs_pin, &port_config);
   1575c:	68fb      	ldr	r3, [r7, #12]
   1575e:	795b      	ldrb	r3, [r3, #5]
   15760:	2214      	movs	r2, #20
   15762:	18ba      	adds	r2, r7, r2
   15764:	0011      	movs	r1, r2
   15766:	0018      	movs	r0, r3
   15768:	4b07      	ldr	r3, [pc, #28]	; (15788 <at25dfx_chip_init+0x60>)
   1576a:	4798      	blx	r3
	port_pin_set_output_level(module->cs_pin, true);
   1576c:	68fb      	ldr	r3, [r7, #12]
   1576e:	795b      	ldrb	r3, [r3, #5]
   15770:	2101      	movs	r1, #1
   15772:	0018      	movs	r0, r3
   15774:	4b05      	ldr	r3, [pc, #20]	; (1578c <at25dfx_chip_init+0x64>)
   15776:	4798      	blx	r3

	return STATUS_OK;
   15778:	2300      	movs	r3, #0
}
   1577a:	0018      	movs	r0, r3
   1577c:	46bd      	mov	sp, r7
   1577e:	b006      	add	sp, #24
   15780:	bd80      	pop	{r7, pc}
   15782:	46c0      	nop			; (mov r8, r8)
   15784:	00015539 	.word	0x00015539
   15788:	00012055 	.word	0x00012055
   1578c:	000155a1 	.word	0x000155a1

00015790 <nvm_get_config_defaults>:
 * \param[out] config  Configuration structure to initialize to default values
 *
 */
static inline void nvm_get_config_defaults(
		struct nvm_config *const config)
{
   15790:	b580      	push	{r7, lr}
   15792:	b082      	sub	sp, #8
   15794:	af00      	add	r7, sp, #0
   15796:	6078      	str	r0, [r7, #4]
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
   15798:	687b      	ldr	r3, [r7, #4]
   1579a:	2200      	movs	r2, #0
   1579c:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = true;
   1579e:	687b      	ldr	r3, [r7, #4]
   157a0:	2201      	movs	r2, #1
   157a2:	705a      	strb	r2, [r3, #1]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
   157a4:	4b08      	ldr	r3, [pc, #32]	; (157c8 <nvm_get_config_defaults+0x38>)
   157a6:	685b      	ldr	r3, [r3, #4]
   157a8:	06db      	lsls	r3, r3, #27
   157aa:	0f1b      	lsrs	r3, r3, #28
   157ac:	b2db      	uxtb	r3, r3
   157ae:	001a      	movs	r2, r3
   157b0:	687b      	ldr	r3, [r7, #4]
   157b2:	709a      	strb	r2, [r3, #2]
	config->disable_cache     = false;
   157b4:	687b      	ldr	r3, [r7, #4]
   157b6:	2200      	movs	r2, #0
   157b8:	70da      	strb	r2, [r3, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
   157ba:	687b      	ldr	r3, [r7, #4]
   157bc:	2200      	movs	r2, #0
   157be:	711a      	strb	r2, [r3, #4]
}
   157c0:	46c0      	nop			; (mov r8, r8)
   157c2:	46bd      	mov	sp, r7
   157c4:	b002      	add	sp, #8
   157c6:	bd80      	pop	{r7, pc}
   157c8:	41004000 	.word	0x41004000

000157cc <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
   157cc:	b580      	push	{r7, lr}
   157ce:	b084      	sub	sp, #16
   157d0:	af00      	add	r7, sp, #0
   157d2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
   157d4:	687b      	ldr	r3, [r7, #4]
   157d6:	681b      	ldr	r3, [r3, #0]
   157d8:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
   157da:	68fb      	ldr	r3, [r7, #12]
   157dc:	69db      	ldr	r3, [r3, #28]
   157de:	1e5a      	subs	r2, r3, #1
   157e0:	4193      	sbcs	r3, r2
   157e2:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
   157e4:	0018      	movs	r0, r3
   157e6:	46bd      	mov	sp, r7
   157e8:	b004      	add	sp, #16
   157ea:	bd80      	pop	{r7, pc}

000157ec <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
   157ec:	b580      	push	{r7, lr}
   157ee:	b082      	sub	sp, #8
   157f0:	af00      	add	r7, sp, #0
   157f2:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
   157f4:	46c0      	nop			; (mov r8, r8)
   157f6:	687b      	ldr	r3, [r7, #4]
   157f8:	0018      	movs	r0, r3
   157fa:	4b04      	ldr	r3, [pc, #16]	; (1580c <_usart_wait_for_sync+0x20>)
   157fc:	4798      	blx	r3
   157fe:	1e03      	subs	r3, r0, #0
   15800:	d1f9      	bne.n	157f6 <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
   15802:	46c0      	nop			; (mov r8, r8)
   15804:	46bd      	mov	sp, r7
   15806:	b002      	add	sp, #8
   15808:	bd80      	pop	{r7, pc}
   1580a:	46c0      	nop			; (mov r8, r8)
   1580c:	000157cd 	.word	0x000157cd

00015810 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
   15810:	b580      	push	{r7, lr}
   15812:	b082      	sub	sp, #8
   15814:	af00      	add	r7, sp, #0
   15816:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
   15818:	687b      	ldr	r3, [r7, #4]
   1581a:	2280      	movs	r2, #128	; 0x80
   1581c:	05d2      	lsls	r2, r2, #23
   1581e:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
   15820:	687b      	ldr	r3, [r7, #4]
   15822:	2200      	movs	r2, #0
   15824:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
   15826:	687b      	ldr	r3, [r7, #4]
   15828:	22ff      	movs	r2, #255	; 0xff
   1582a:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
   1582c:	687b      	ldr	r3, [r7, #4]
   1582e:	2200      	movs	r2, #0
   15830:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
   15832:	687b      	ldr	r3, [r7, #4]
   15834:	2200      	movs	r2, #0
   15836:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
   15838:	687b      	ldr	r3, [r7, #4]
   1583a:	2296      	movs	r2, #150	; 0x96
   1583c:	0192      	lsls	r2, r2, #6
   1583e:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
   15840:	687b      	ldr	r3, [r7, #4]
   15842:	2224      	movs	r2, #36	; 0x24
   15844:	2101      	movs	r1, #1
   15846:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
   15848:	687b      	ldr	r3, [r7, #4]
   1584a:	2225      	movs	r2, #37	; 0x25
   1584c:	2101      	movs	r1, #1
   1584e:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
   15850:	687b      	ldr	r3, [r7, #4]
   15852:	2226      	movs	r2, #38	; 0x26
   15854:	2100      	movs	r1, #0
   15856:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
   15858:	687b      	ldr	r3, [r7, #4]
   1585a:	2227      	movs	r2, #39	; 0x27
   1585c:	2100      	movs	r1, #0
   1585e:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
   15860:	687b      	ldr	r3, [r7, #4]
   15862:	2200      	movs	r2, #0
   15864:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
   15866:	687b      	ldr	r3, [r7, #4]
   15868:	2288      	movs	r2, #136	; 0x88
   1586a:	0352      	lsls	r2, r2, #13
   1586c:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
   1586e:	687b      	ldr	r3, [r7, #4]
   15870:	222c      	movs	r2, #44	; 0x2c
   15872:	2100      	movs	r1, #0
   15874:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
   15876:	687b      	ldr	r3, [r7, #4]
   15878:	222d      	movs	r2, #45	; 0x2d
   1587a:	2100      	movs	r1, #0
   1587c:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
   1587e:	687b      	ldr	r3, [r7, #4]
   15880:	2200      	movs	r2, #0
   15882:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
   15884:	687b      	ldr	r3, [r7, #4]
   15886:	2200      	movs	r2, #0
   15888:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
   1588a:	687b      	ldr	r3, [r7, #4]
   1588c:	2200      	movs	r2, #0
   1588e:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
   15890:	687b      	ldr	r3, [r7, #4]
   15892:	2200      	movs	r2, #0
   15894:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
   15896:	687b      	ldr	r3, [r7, #4]
   15898:	2200      	movs	r2, #0
   1589a:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
   1589c:	687b      	ldr	r3, [r7, #4]
   1589e:	2200      	movs	r2, #0
   158a0:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
   158a2:	687b      	ldr	r3, [r7, #4]
   158a4:	2200      	movs	r2, #0
   158a6:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
   158a8:	687b      	ldr	r3, [r7, #4]
   158aa:	2200      	movs	r2, #0
   158ac:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
   158ae:	687b      	ldr	r3, [r7, #4]
   158b0:	2200      	movs	r2, #0
   158b2:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
   158b4:	687b      	ldr	r3, [r7, #4]
   158b6:	2200      	movs	r2, #0
   158b8:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
   158ba:	687b      	ldr	r3, [r7, #4]
   158bc:	2213      	movs	r2, #19
   158be:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
   158c0:	687b      	ldr	r3, [r7, #4]
   158c2:	2200      	movs	r2, #0
   158c4:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
   158c6:	46c0      	nop			; (mov r8, r8)
   158c8:	46bd      	mov	sp, r7
   158ca:	b002      	add	sp, #8
   158cc:	bd80      	pop	{r7, pc}
   158ce:	46c0      	nop			; (mov r8, r8)

000158d0 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
   158d0:	b580      	push	{r7, lr}
   158d2:	b084      	sub	sp, #16
   158d4:	af00      	add	r7, sp, #0
   158d6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
   158d8:	687b      	ldr	r3, [r7, #4]
   158da:	681b      	ldr	r3, [r3, #0]
   158dc:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
   158de:	687b      	ldr	r3, [r7, #4]
   158e0:	681b      	ldr	r3, [r3, #0]
   158e2:	0018      	movs	r0, r3
   158e4:	4b09      	ldr	r3, [pc, #36]	; (1590c <usart_enable+0x3c>)
   158e6:	4798      	blx	r3
   158e8:	0003      	movs	r3, r0
   158ea:	0018      	movs	r0, r3
   158ec:	4b08      	ldr	r3, [pc, #32]	; (15910 <usart_enable+0x40>)
   158ee:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
   158f0:	687b      	ldr	r3, [r7, #4]
   158f2:	0018      	movs	r0, r3
   158f4:	4b07      	ldr	r3, [pc, #28]	; (15914 <usart_enable+0x44>)
   158f6:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
   158f8:	68fb      	ldr	r3, [r7, #12]
   158fa:	681b      	ldr	r3, [r3, #0]
   158fc:	2202      	movs	r2, #2
   158fe:	431a      	orrs	r2, r3
   15900:	68fb      	ldr	r3, [r7, #12]
   15902:	601a      	str	r2, [r3, #0]
}
   15904:	46c0      	nop			; (mov r8, r8)
   15906:	46bd      	mov	sp, r7
   15908:	b004      	add	sp, #16
   1590a:	bd80      	pop	{r7, pc}
   1590c:	00012701 	.word	0x00012701
   15910:	00015609 	.word	0x00015609
   15914:	000157ed 	.word	0x000157ed

00015918 <usart_serial_init>:
 */
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
   15918:	b580      	push	{r7, lr}
   1591a:	b084      	sub	sp, #16
   1591c:	af00      	add	r7, sp, #0
   1591e:	60f8      	str	r0, [r7, #12]
   15920:	60b9      	str	r1, [r7, #8]
   15922:	607a      	str	r2, [r7, #4]
	if (usart_init(module, hw, config) == STATUS_OK) {
   15924:	687a      	ldr	r2, [r7, #4]
   15926:	68b9      	ldr	r1, [r7, #8]
   15928:	68fb      	ldr	r3, [r7, #12]
   1592a:	0018      	movs	r0, r3
   1592c:	4b05      	ldr	r3, [pc, #20]	; (15944 <usart_serial_init+0x2c>)
   1592e:	4798      	blx	r3
   15930:	1e03      	subs	r3, r0, #0
   15932:	d101      	bne.n	15938 <usart_serial_init+0x20>
		return true;
   15934:	2301      	movs	r3, #1
   15936:	e000      	b.n	1593a <usart_serial_init+0x22>
	}
	else {
		return false;
   15938:	2300      	movs	r3, #0
	}
}
   1593a:	0018      	movs	r0, r3
   1593c:	46bd      	mov	sp, r7
   1593e:	b004      	add	sp, #16
   15940:	bd80      	pop	{r7, pc}
   15942:	46c0      	nop			; (mov r8, r8)
   15944:	00013cd9 	.word	0x00013cd9

00015948 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
   15948:	b580      	push	{r7, lr}
   1594a:	b082      	sub	sp, #8
   1594c:	af00      	add	r7, sp, #0
   1594e:	6078      	str	r0, [r7, #4]
   15950:	000a      	movs	r2, r1
   15952:	1cfb      	adds	r3, r7, #3
   15954:	701a      	strb	r2, [r3, #0]
	while(STATUS_OK !=usart_write_wait(module, c));
   15956:	46c0      	nop			; (mov r8, r8)
   15958:	1cfb      	adds	r3, r7, #3
   1595a:	781b      	ldrb	r3, [r3, #0]
   1595c:	b29a      	uxth	r2, r3
   1595e:	687b      	ldr	r3, [r7, #4]
   15960:	0011      	movs	r1, r2
   15962:	0018      	movs	r0, r3
   15964:	4b04      	ldr	r3, [pc, #16]	; (15978 <usart_serial_putchar+0x30>)
   15966:	4798      	blx	r3
   15968:	1e03      	subs	r3, r0, #0
   1596a:	d1f5      	bne.n	15958 <usart_serial_putchar+0x10>

	return STATUS_OK;
   1596c:	2300      	movs	r3, #0
}
   1596e:	0018      	movs	r0, r3
   15970:	46bd      	mov	sp, r7
   15972:	b002      	add	sp, #8
   15974:	bd80      	pop	{r7, pc}
   15976:	46c0      	nop			; (mov r8, r8)
   15978:	00013f4d 	.word	0x00013f4d

0001597c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
   1597c:	b580      	push	{r7, lr}
   1597e:	b084      	sub	sp, #16
   15980:	af00      	add	r7, sp, #0
   15982:	6078      	str	r0, [r7, #4]
   15984:	6039      	str	r1, [r7, #0]
	uint16_t temp = 0;
   15986:	230e      	movs	r3, #14
   15988:	18fb      	adds	r3, r7, r3
   1598a:	2200      	movs	r2, #0
   1598c:	801a      	strh	r2, [r3, #0]

	while(STATUS_OK != usart_read_wait(module, &temp));
   1598e:	46c0      	nop			; (mov r8, r8)
   15990:	230e      	movs	r3, #14
   15992:	18fa      	adds	r2, r7, r3
   15994:	687b      	ldr	r3, [r7, #4]
   15996:	0011      	movs	r1, r2
   15998:	0018      	movs	r0, r3
   1599a:	4b07      	ldr	r3, [pc, #28]	; (159b8 <usart_serial_getchar+0x3c>)
   1599c:	4798      	blx	r3
   1599e:	1e03      	subs	r3, r0, #0
   159a0:	d1f6      	bne.n	15990 <usart_serial_getchar+0x14>

	*c = temp;
   159a2:	230e      	movs	r3, #14
   159a4:	18fb      	adds	r3, r7, r3
   159a6:	881b      	ldrh	r3, [r3, #0]
   159a8:	b2da      	uxtb	r2, r3
   159aa:	683b      	ldr	r3, [r7, #0]
   159ac:	701a      	strb	r2, [r3, #0]
}
   159ae:	46c0      	nop			; (mov r8, r8)
   159b0:	46bd      	mov	sp, r7
   159b2:	b004      	add	sp, #16
   159b4:	bd80      	pop	{r7, pc}
   159b6:	46c0      	nop			; (mov r8, r8)
   159b8:	00013fb1 	.word	0x00013fb1

000159bc <stdio_serial_init>:
 */
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
   159bc:	b580      	push	{r7, lr}
   159be:	b084      	sub	sp, #16
   159c0:	af00      	add	r7, sp, #0
   159c2:	60f8      	str	r0, [r7, #12]
   159c4:	60b9      	str	r1, [r7, #8]
   159c6:	607a      	str	r2, [r7, #4]
	stdio_base = (void *)module;
   159c8:	4b10      	ldr	r3, [pc, #64]	; (15a0c <stdio_serial_init+0x50>)
   159ca:	68fa      	ldr	r2, [r7, #12]
   159cc:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   159ce:	4b10      	ldr	r3, [pc, #64]	; (15a10 <stdio_serial_init+0x54>)
   159d0:	4a10      	ldr	r2, [pc, #64]	; (15a14 <stdio_serial_init+0x58>)
   159d2:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   159d4:	4b10      	ldr	r3, [pc, #64]	; (15a18 <stdio_serial_init+0x5c>)
   159d6:	4a11      	ldr	r2, [pc, #68]	; (15a1c <stdio_serial_init+0x60>)
   159d8:	601a      	str	r2, [r3, #0]

	usart_serial_init(module, hw, config);
   159da:	687a      	ldr	r2, [r7, #4]
   159dc:	68b9      	ldr	r1, [r7, #8]
   159de:	68fb      	ldr	r3, [r7, #12]
   159e0:	0018      	movs	r0, r3
   159e2:	4b0f      	ldr	r3, [pc, #60]	; (15a20 <stdio_serial_init+0x64>)
   159e4:	4798      	blx	r3
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   159e6:	4b0f      	ldr	r3, [pc, #60]	; (15a24 <stdio_serial_init+0x68>)
   159e8:	681b      	ldr	r3, [r3, #0]
   159ea:	689b      	ldr	r3, [r3, #8]
   159ec:	2100      	movs	r1, #0
   159ee:	0018      	movs	r0, r3
   159f0:	4b0d      	ldr	r3, [pc, #52]	; (15a28 <stdio_serial_init+0x6c>)
   159f2:	4798      	blx	r3
	setbuf(stdin, NULL);
   159f4:	4b0b      	ldr	r3, [pc, #44]	; (15a24 <stdio_serial_init+0x68>)
   159f6:	681b      	ldr	r3, [r3, #0]
   159f8:	685b      	ldr	r3, [r3, #4]
   159fa:	2100      	movs	r1, #0
   159fc:	0018      	movs	r0, r3
   159fe:	4b0a      	ldr	r3, [pc, #40]	; (15a28 <stdio_serial_init+0x6c>)
   15a00:	4798      	blx	r3
	// Note: Already the case in IAR's Normal DLIB default configuration
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
}
   15a02:	46c0      	nop			; (mov r8, r8)
   15a04:	46bd      	mov	sp, r7
   15a06:	b004      	add	sp, #16
   15a08:	bd80      	pop	{r7, pc}
   15a0a:	46c0      	nop			; (mov r8, r8)
   15a0c:	200003d8 	.word	0x200003d8
   15a10:	200003d4 	.word	0x200003d4
   15a14:	00015949 	.word	0x00015949
   15a18:	200003d0 	.word	0x200003d0
   15a1c:	0001597d 	.word	0x0001597d
   15a20:	00015919 	.word	0x00015919
   15a24:	20000078 	.word	0x20000078
   15a28:	00016cd5 	.word	0x00016cd5

00015a2c <configure_console>:
// begin source code



static void configure_console(void)
{
   15a2c:	b580      	push	{r7, lr}
   15a2e:	b090      	sub	sp, #64	; 0x40
   15a30:	af00      	add	r7, sp, #0
	struct usart_config usart_conf;
	usart_get_config_defaults(&usart_conf);
   15a32:	003b      	movs	r3, r7
   15a34:	0018      	movs	r0, r3
   15a36:	4b13      	ldr	r3, [pc, #76]	; (15a84 <configure_console+0x58>)
   15a38:	4798      	blx	r3
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
   15a3a:	003b      	movs	r3, r7
   15a3c:	22c4      	movs	r2, #196	; 0xc4
   15a3e:	0392      	lsls	r2, r2, #14
   15a40:	60da      	str	r2, [r3, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
   15a42:	003b      	movs	r3, r7
   15a44:	2201      	movs	r2, #1
   15a46:	4252      	negs	r2, r2
   15a48:	631a      	str	r2, [r3, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
   15a4a:	003b      	movs	r3, r7
   15a4c:	2201      	movs	r2, #1
   15a4e:	4252      	negs	r2, r2
   15a50:	635a      	str	r2, [r3, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
   15a52:	003b      	movs	r3, r7
   15a54:	4a0c      	ldr	r2, [pc, #48]	; (15a88 <configure_console+0x5c>)
   15a56:	639a      	str	r2, [r3, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
   15a58:	003b      	movs	r3, r7
   15a5a:	4a0c      	ldr	r2, [pc, #48]	; (15a8c <configure_console+0x60>)
   15a5c:	63da      	str	r2, [r3, #60]	; 0x3c
	usart_conf.baudrate    = 115200;
   15a5e:	003b      	movs	r3, r7
   15a60:	22e1      	movs	r2, #225	; 0xe1
   15a62:	0252      	lsls	r2, r2, #9
   15a64:	621a      	str	r2, [r3, #32]
	stdio_serial_init(&usart_instance, EDBG_CDC_MODULE, &usart_conf);
   15a66:	003a      	movs	r2, r7
   15a68:	4909      	ldr	r1, [pc, #36]	; (15a90 <configure_console+0x64>)
   15a6a:	4b0a      	ldr	r3, [pc, #40]	; (15a94 <configure_console+0x68>)
   15a6c:	0018      	movs	r0, r3
   15a6e:	4b0a      	ldr	r3, [pc, #40]	; (15a98 <configure_console+0x6c>)
   15a70:	4798      	blx	r3
	usart_enable(&usart_instance);
   15a72:	4b08      	ldr	r3, [pc, #32]	; (15a94 <configure_console+0x68>)
   15a74:	0018      	movs	r0, r3
   15a76:	4b09      	ldr	r3, [pc, #36]	; (15a9c <configure_console+0x70>)
   15a78:	4798      	blx	r3
}
   15a7a:	46c0      	nop			; (mov r8, r8)
   15a7c:	46bd      	mov	sp, r7
   15a7e:	b010      	add	sp, #64	; 0x40
   15a80:	bd80      	pop	{r7, pc}
   15a82:	46c0      	nop			; (mov r8, r8)
   15a84:	00015811 	.word	0x00015811
   15a88:	002a0003 	.word	0x002a0003
   15a8c:	002b0003 	.word	0x002b0003
   15a90:	42001800 	.word	0x42001800
   15a94:	200003dc 	.word	0x200003dc
   15a98:	000159bd 	.word	0x000159bd
   15a9c:	000158d1 	.word	0x000158d1

00015aa0 <configure_nvm>:


static void configure_nvm()
{
   15aa0:	b580      	push	{r7, lr}
   15aa2:	b082      	sub	sp, #8
   15aa4:	af00      	add	r7, sp, #0
	struct nvm_config config;
	nvm_get_config_defaults(&config);
   15aa6:	003b      	movs	r3, r7
   15aa8:	0018      	movs	r0, r3
   15aaa:	4b06      	ldr	r3, [pc, #24]	; (15ac4 <configure_nvm+0x24>)
   15aac:	4798      	blx	r3
	config.manual_page_write = false;
   15aae:	003b      	movs	r3, r7
   15ab0:	2200      	movs	r2, #0
   15ab2:	705a      	strb	r2, [r3, #1]
	nvm_set_config(&config);
   15ab4:	003b      	movs	r3, r7
   15ab6:	0018      	movs	r0, r3
   15ab8:	4b03      	ldr	r3, [pc, #12]	; (15ac8 <configure_nvm+0x28>)
   15aba:	4798      	blx	r3
}
   15abc:	46c0      	nop			; (mov r8, r8)
   15abe:	46bd      	mov	sp, r7
   15ac0:	b002      	add	sp, #8
   15ac2:	bd80      	pop	{r7, pc}
   15ac4:	00015791 	.word	0x00015791
   15ac8:	00011b4d 	.word	0x00011b4d

00015acc <getFWStat>:

static Firmware_Status_t getFWStat()
{
   15acc:	b590      	push	{r4, r7, lr}
   15ace:	b097      	sub	sp, #92	; 0x5c
   15ad0:	af00      	add	r7, sp, #0
   15ad2:	6078      	str	r0, [r7, #4]
	status_code_genare_t error_code;
	uint8_t read_buffer[NVMCTRL_PAGE_SIZE]={0};
   15ad4:	2314      	movs	r3, #20
   15ad6:	18fb      	adds	r3, r7, r3
   15ad8:	0018      	movs	r0, r3
   15ada:	2340      	movs	r3, #64	; 0x40
   15adc:	001a      	movs	r2, r3
   15ade:	2100      	movs	r1, #0
   15ae0:	4b27      	ldr	r3, [pc, #156]	; (15b80 <getFWStat+0xb4>)
   15ae2:	4798      	blx	r3
	do
	{
		error_code = nvm_read_buffer(FW_STAT_ADDRESS, read_buffer, NVMCTRL_PAGE_SIZE);	// Write buffer to FW_STAT page
   15ae4:	2357      	movs	r3, #87	; 0x57
   15ae6:	18fc      	adds	r4, r7, r3
   15ae8:	2314      	movs	r3, #20
   15aea:	18f9      	adds	r1, r7, r3
   15aec:	23fe      	movs	r3, #254	; 0xfe
   15aee:	01db      	lsls	r3, r3, #7
   15af0:	2240      	movs	r2, #64	; 0x40
   15af2:	0018      	movs	r0, r3
   15af4:	4b23      	ldr	r3, [pc, #140]	; (15b84 <getFWStat+0xb8>)
   15af6:	4798      	blx	r3
   15af8:	0003      	movs	r3, r0
   15afa:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
   15afc:	2357      	movs	r3, #87	; 0x57
   15afe:	18fb      	adds	r3, r7, r3
   15b00:	781b      	ldrb	r3, [r3, #0]
   15b02:	2b05      	cmp	r3, #5
   15b04:	d0ee      	beq.n	15ae4 <getFWStat+0x18>
	Firmware_Status_t thisFW;
	thisFW.signature[0]			= read_buffer[0];
   15b06:	2314      	movs	r3, #20
   15b08:	18fb      	adds	r3, r7, r3
   15b0a:	781a      	ldrb	r2, [r3, #0]
   15b0c:	230c      	movs	r3, #12
   15b0e:	18fb      	adds	r3, r7, r3
   15b10:	701a      	strb	r2, [r3, #0]
	thisFW.signature[1]			= read_buffer[1];
   15b12:	2314      	movs	r3, #20
   15b14:	18fb      	adds	r3, r7, r3
   15b16:	785a      	ldrb	r2, [r3, #1]
   15b18:	230c      	movs	r3, #12
   15b1a:	18fb      	adds	r3, r7, r3
   15b1c:	705a      	strb	r2, [r3, #1]
	thisFW.signature[2]			= read_buffer[2];
   15b1e:	2314      	movs	r3, #20
   15b20:	18fb      	adds	r3, r7, r3
   15b22:	789a      	ldrb	r2, [r3, #2]
   15b24:	230c      	movs	r3, #12
   15b26:	18fb      	adds	r3, r7, r3
   15b28:	709a      	strb	r2, [r3, #2]
	thisFW.signature[3]			= read_buffer[3];
   15b2a:	2314      	movs	r3, #20
   15b2c:	18fb      	adds	r3, r7, r3
   15b2e:	78da      	ldrb	r2, [r3, #3]
   15b30:	230c      	movs	r3, #12
   15b32:	18fb      	adds	r3, r7, r3
   15b34:	70da      	strb	r2, [r3, #3]
	thisFW.executing_image		= read_buffer[4];
   15b36:	2314      	movs	r3, #20
   15b38:	18fb      	adds	r3, r7, r3
   15b3a:	791a      	ldrb	r2, [r3, #4]
   15b3c:	230c      	movs	r3, #12
   15b3e:	18fb      	adds	r3, r7, r3
   15b40:	711a      	strb	r2, [r3, #4]
	thisFW.downloaded_image		= read_buffer[5];
   15b42:	2314      	movs	r3, #20
   15b44:	18fb      	adds	r3, r7, r3
   15b46:	795a      	ldrb	r2, [r3, #5]
   15b48:	230c      	movs	r3, #12
   15b4a:	18fb      	adds	r3, r7, r3
   15b4c:	715a      	strb	r2, [r3, #5]
	thisFW.writenew_image		= read_buffer[6];
   15b4e:	2314      	movs	r3, #20
   15b50:	18fb      	adds	r3, r7, r3
   15b52:	799a      	ldrb	r2, [r3, #6]
   15b54:	230c      	movs	r3, #12
   15b56:	18fb      	adds	r3, r7, r3
   15b58:	719a      	strb	r2, [r3, #6]
	thisFW.reset_count			= read_buffer[7];
   15b5a:	2314      	movs	r3, #20
   15b5c:	18fb      	adds	r3, r7, r3
   15b5e:	79da      	ldrb	r2, [r3, #7]
   15b60:	230c      	movs	r3, #12
   15b62:	18fb      	adds	r3, r7, r3
   15b64:	71da      	strb	r2, [r3, #7]
	return thisFW;
   15b66:	687a      	ldr	r2, [r7, #4]
   15b68:	230c      	movs	r3, #12
   15b6a:	18fb      	adds	r3, r7, r3
   15b6c:	0010      	movs	r0, r2
   15b6e:	0019      	movs	r1, r3
   15b70:	2308      	movs	r3, #8
   15b72:	001a      	movs	r2, r3
   15b74:	4b04      	ldr	r3, [pc, #16]	; (15b88 <getFWStat+0xbc>)
   15b76:	4798      	blx	r3
	//return *(Firmware_Status_t*)FW_STAT_ADDRESS;	// return the firmware status
}
   15b78:	6878      	ldr	r0, [r7, #4]
   15b7a:	46bd      	mov	sp, r7
   15b7c:	b017      	add	sp, #92	; 0x5c
   15b7e:	bd90      	pop	{r4, r7, pc}
   15b80:	00016a35 	.word	0x00016a35
   15b84:	00011e89 	.word	0x00011e89
   15b88:	000169f9 	.word	0x000169f9

00015b8c <writeFWStat>:

static void writeFWStat(Firmware_Status_t thisFW)
{
   15b8c:	b590      	push	{r4, r7, lr}
   15b8e:	b0a5      	sub	sp, #148	; 0x94
   15b90:	af00      	add	r7, sp, #0
   15b92:	003b      	movs	r3, r7
   15b94:	6018      	str	r0, [r3, #0]
   15b96:	6059      	str	r1, [r3, #4]
	uint8_t page_buffer[NVMCTRL_PAGE_SIZE]={0};
   15b98:	234c      	movs	r3, #76	; 0x4c
   15b9a:	18fb      	adds	r3, r7, r3
   15b9c:	0018      	movs	r0, r3
   15b9e:	2340      	movs	r3, #64	; 0x40
   15ba0:	001a      	movs	r2, r3
   15ba2:	2100      	movs	r1, #0
   15ba4:	4b30      	ldr	r3, [pc, #192]	; (15c68 <writeFWStat+0xdc>)
   15ba6:	4798      	blx	r3
	page_buffer[0] = thisFW.signature[0];
   15ba8:	003b      	movs	r3, r7
   15baa:	781a      	ldrb	r2, [r3, #0]
   15bac:	234c      	movs	r3, #76	; 0x4c
   15bae:	18fb      	adds	r3, r7, r3
   15bb0:	701a      	strb	r2, [r3, #0]
	page_buffer[1] = thisFW.signature[1];
   15bb2:	003b      	movs	r3, r7
   15bb4:	785a      	ldrb	r2, [r3, #1]
   15bb6:	234c      	movs	r3, #76	; 0x4c
   15bb8:	18fb      	adds	r3, r7, r3
   15bba:	705a      	strb	r2, [r3, #1]
	page_buffer[2] = thisFW.signature[2];
   15bbc:	003b      	movs	r3, r7
   15bbe:	789a      	ldrb	r2, [r3, #2]
   15bc0:	234c      	movs	r3, #76	; 0x4c
   15bc2:	18fb      	adds	r3, r7, r3
   15bc4:	709a      	strb	r2, [r3, #2]
	page_buffer[3] = thisFW.signature[3];
   15bc6:	003b      	movs	r3, r7
   15bc8:	78da      	ldrb	r2, [r3, #3]
   15bca:	234c      	movs	r3, #76	; 0x4c
   15bcc:	18fb      	adds	r3, r7, r3
   15bce:	70da      	strb	r2, [r3, #3]
	page_buffer[4] = thisFW.executing_image;
   15bd0:	003b      	movs	r3, r7
   15bd2:	791a      	ldrb	r2, [r3, #4]
   15bd4:	234c      	movs	r3, #76	; 0x4c
   15bd6:	18fb      	adds	r3, r7, r3
   15bd8:	711a      	strb	r2, [r3, #4]
	page_buffer[5] = thisFW.downloaded_image;
   15bda:	003b      	movs	r3, r7
   15bdc:	795a      	ldrb	r2, [r3, #5]
   15bde:	234c      	movs	r3, #76	; 0x4c
   15be0:	18fb      	adds	r3, r7, r3
   15be2:	715a      	strb	r2, [r3, #5]
	page_buffer[6] = thisFW.writenew_image;
   15be4:	003b      	movs	r3, r7
   15be6:	799a      	ldrb	r2, [r3, #6]
   15be8:	234c      	movs	r3, #76	; 0x4c
   15bea:	18fb      	adds	r3, r7, r3
   15bec:	719a      	strb	r2, [r3, #6]
	
	status_code_genare_t error_code;
	do
	{
		error_code = nvm_erase_row(FW_STAT_ADDRESS);			// Erase FW stat row
   15bee:	238f      	movs	r3, #143	; 0x8f
   15bf0:	18fc      	adds	r4, r7, r3
   15bf2:	23fe      	movs	r3, #254	; 0xfe
   15bf4:	01db      	lsls	r3, r3, #7
   15bf6:	0018      	movs	r0, r3
   15bf8:	4b1c      	ldr	r3, [pc, #112]	; (15c6c <writeFWStat+0xe0>)
   15bfa:	4798      	blx	r3
   15bfc:	0003      	movs	r3, r0
   15bfe:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
   15c00:	238f      	movs	r3, #143	; 0x8f
   15c02:	18fb      	adds	r3, r7, r3
   15c04:	781b      	ldrb	r3, [r3, #0]
   15c06:	2b05      	cmp	r3, #5
   15c08:	d0f1      	beq.n	15bee <writeFWStat+0x62>
	
	do
	{
		error_code = nvm_write_buffer(FW_STAT_ADDRESS, page_buffer, NVMCTRL_PAGE_SIZE);	// Write buffer to FW_STAT page
   15c0a:	238f      	movs	r3, #143	; 0x8f
   15c0c:	18fc      	adds	r4, r7, r3
   15c0e:	234c      	movs	r3, #76	; 0x4c
   15c10:	18f9      	adds	r1, r7, r3
   15c12:	23fe      	movs	r3, #254	; 0xfe
   15c14:	01db      	lsls	r3, r3, #7
   15c16:	2240      	movs	r2, #64	; 0x40
   15c18:	0018      	movs	r0, r3
   15c1a:	4b15      	ldr	r3, [pc, #84]	; (15c70 <writeFWStat+0xe4>)
   15c1c:	4798      	blx	r3
   15c1e:	0003      	movs	r3, r0
   15c20:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
   15c22:	238f      	movs	r3, #143	; 0x8f
   15c24:	18fb      	adds	r3, r7, r3
   15c26:	781b      	ldrb	r3, [r3, #0]
   15c28:	2b05      	cmp	r3, #5
   15c2a:	d0ee      	beq.n	15c0a <writeFWStat+0x7e>
	
	/* test - read back NVM ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
	uint8_t read_buffer[NVMCTRL_PAGE_SIZE]={0};
   15c2c:	230c      	movs	r3, #12
   15c2e:	18fb      	adds	r3, r7, r3
   15c30:	0018      	movs	r0, r3
   15c32:	2340      	movs	r3, #64	; 0x40
   15c34:	001a      	movs	r2, r3
   15c36:	2100      	movs	r1, #0
   15c38:	4b0b      	ldr	r3, [pc, #44]	; (15c68 <writeFWStat+0xdc>)
   15c3a:	4798      	blx	r3
	do
	{
		error_code = nvm_read_buffer(FW_STAT_ADDRESS, read_buffer, NVMCTRL_PAGE_SIZE);	// Write buffer to FW_STAT page
   15c3c:	238f      	movs	r3, #143	; 0x8f
   15c3e:	18fc      	adds	r4, r7, r3
   15c40:	230c      	movs	r3, #12
   15c42:	18f9      	adds	r1, r7, r3
   15c44:	23fe      	movs	r3, #254	; 0xfe
   15c46:	01db      	lsls	r3, r3, #7
   15c48:	2240      	movs	r2, #64	; 0x40
   15c4a:	0018      	movs	r0, r3
   15c4c:	4b09      	ldr	r3, [pc, #36]	; (15c74 <writeFWStat+0xe8>)
   15c4e:	4798      	blx	r3
   15c50:	0003      	movs	r3, r0
   15c52:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
   15c54:	238f      	movs	r3, #143	; 0x8f
   15c56:	18fb      	adds	r3, r7, r3
   15c58:	781b      	ldrb	r3, [r3, #0]
   15c5a:	2b05      	cmp	r3, #5
   15c5c:	d0ee      	beq.n	15c3c <writeFWStat+0xb0>
}
   15c5e:	46c0      	nop			; (mov r8, r8)
   15c60:	46bd      	mov	sp, r7
   15c62:	b025      	add	sp, #148	; 0x94
   15c64:	bd90      	pop	{r4, r7, pc}
   15c66:	46c0      	nop			; (mov r8, r8)
   15c68:	00016a35 	.word	0x00016a35
   15c6c:	00011f85 	.word	0x00011f85
   15c70:	00011d3d 	.word	0x00011d3d
   15c74:	00011e89 	.word	0x00011e89

00015c78 <configure_port_pins>:
void configure_port_pins(void)
{
   15c78:	b580      	push	{r7, lr}
   15c7a:	b082      	sub	sp, #8
   15c7c:	af00      	add	r7, sp, #0
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
   15c7e:	1d3b      	adds	r3, r7, #4
   15c80:	0018      	movs	r0, r3
   15c82:	4b0b      	ldr	r3, [pc, #44]	; (15cb0 <configure_port_pins+0x38>)
   15c84:	4798      	blx	r3
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
   15c86:	1d3b      	adds	r3, r7, #4
   15c88:	2201      	movs	r2, #1
   15c8a:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(LED_0_PIN, &config_port_pin);
   15c8c:	1d3b      	adds	r3, r7, #4
   15c8e:	0019      	movs	r1, r3
   15c90:	2017      	movs	r0, #23
   15c92:	4b08      	ldr	r3, [pc, #32]	; (15cb4 <configure_port_pins+0x3c>)
   15c94:	4798      	blx	r3
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
   15c96:	1d3b      	adds	r3, r7, #4
   15c98:	2200      	movs	r2, #0
   15c9a:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(B1, &config_port_pin);
   15c9c:	1d3b      	adds	r3, r7, #4
   15c9e:	0019      	movs	r1, r3
   15ca0:	2037      	movs	r0, #55	; 0x37
   15ca2:	4b04      	ldr	r3, [pc, #16]	; (15cb4 <configure_port_pins+0x3c>)
   15ca4:	4798      	blx	r3
}
   15ca6:	46c0      	nop			; (mov r8, r8)
   15ca8:	46bd      	mov	sp, r7
   15caa:	b002      	add	sp, #8
   15cac:	bd80      	pop	{r7, pc}
   15cae:	46c0      	nop			; (mov r8, r8)
   15cb0:	00015539 	.word	0x00015539
   15cb4:	00012055 	.word	0x00012055

00015cb8 <configure_spi_flash>:

static void configure_spi_flash()
{
   15cb8:	b580      	push	{r7, lr}
   15cba:	b090      	sub	sp, #64	; 0x40
   15cbc:	af00      	add	r7, sp, #0
	struct at25dfx_chip_config at25dfx_chip_config;
	struct spi_config at25dfx_spi_config;
	spi_get_config_defaults(&at25dfx_spi_config);
   15cbe:	1d3b      	adds	r3, r7, #4
   15cc0:	0018      	movs	r0, r3
   15cc2:	4b19      	ldr	r3, [pc, #100]	; (15d28 <configure_spi_flash+0x70>)
   15cc4:	4798      	blx	r3
	at25dfx_spi_config.mode_specific.master.baudrate = AT25DFX_CLOCK_SPEED;
   15cc6:	1d3b      	adds	r3, r7, #4
   15cc8:	4a18      	ldr	r2, [pc, #96]	; (15d2c <configure_spi_flash+0x74>)
   15cca:	619a      	str	r2, [r3, #24]
	at25dfx_spi_config.mux_setting = AT25DFX_SPI_PINMUX_SETTING;
   15ccc:	1d3b      	adds	r3, r7, #4
   15cce:	2280      	movs	r2, #128	; 0x80
   15cd0:	0252      	lsls	r2, r2, #9
   15cd2:	60da      	str	r2, [r3, #12]
	at25dfx_spi_config.pinmux_pad0 = AT25DFX_SPI_PINMUX_PAD0;
   15cd4:	1d3b      	adds	r3, r7, #4
   15cd6:	4a16      	ldr	r2, [pc, #88]	; (15d30 <configure_spi_flash+0x78>)
   15cd8:	629a      	str	r2, [r3, #40]	; 0x28
	at25dfx_spi_config.pinmux_pad1 = AT25DFX_SPI_PINMUX_PAD1;
   15cda:	1d3b      	adds	r3, r7, #4
   15cdc:	2201      	movs	r2, #1
   15cde:	4252      	negs	r2, r2
   15ce0:	62da      	str	r2, [r3, #44]	; 0x2c
	at25dfx_spi_config.pinmux_pad2 = AT25DFX_SPI_PINMUX_PAD2;
   15ce2:	1d3b      	adds	r3, r7, #4
   15ce4:	4a13      	ldr	r2, [pc, #76]	; (15d34 <configure_spi_flash+0x7c>)
   15ce6:	631a      	str	r2, [r3, #48]	; 0x30
	at25dfx_spi_config.pinmux_pad3 = AT25DFX_SPI_PINMUX_PAD3;
   15ce8:	1d3b      	adds	r3, r7, #4
   15cea:	4a13      	ldr	r2, [pc, #76]	; (15d38 <configure_spi_flash+0x80>)
   15cec:	635a      	str	r2, [r3, #52]	; 0x34
	spi_init(&at25dfx_spi, AT25DFX_SPI, &at25dfx_spi_config);
   15cee:	1d3a      	adds	r2, r7, #4
   15cf0:	4912      	ldr	r1, [pc, #72]	; (15d3c <configure_spi_flash+0x84>)
   15cf2:	4b13      	ldr	r3, [pc, #76]	; (15d40 <configure_spi_flash+0x88>)
   15cf4:	0018      	movs	r0, r3
   15cf6:	4b13      	ldr	r3, [pc, #76]	; (15d44 <configure_spi_flash+0x8c>)
   15cf8:	4798      	blx	r3
	spi_enable(&at25dfx_spi);
   15cfa:	4b11      	ldr	r3, [pc, #68]	; (15d40 <configure_spi_flash+0x88>)
   15cfc:	0018      	movs	r0, r3
   15cfe:	4b12      	ldr	r3, [pc, #72]	; (15d48 <configure_spi_flash+0x90>)
   15d00:	4798      	blx	r3
	
	at25dfx_chip_config.type = AT25DFX_MEM_TYPE;
   15d02:	233c      	movs	r3, #60	; 0x3c
   15d04:	18fb      	adds	r3, r7, r3
   15d06:	2204      	movs	r2, #4
   15d08:	701a      	strb	r2, [r3, #0]
	at25dfx_chip_config.cs_pin = AT25DFX_CS;
   15d0a:	233c      	movs	r3, #60	; 0x3c
   15d0c:	18fb      	adds	r3, r7, r3
   15d0e:	2207      	movs	r2, #7
   15d10:	705a      	strb	r2, [r3, #1]
	at25dfx_chip_init(&at25dfx_chip, &at25dfx_spi, &at25dfx_chip_config);
   15d12:	233c      	movs	r3, #60	; 0x3c
   15d14:	18fa      	adds	r2, r7, r3
   15d16:	490a      	ldr	r1, [pc, #40]	; (15d40 <configure_spi_flash+0x88>)
   15d18:	4b0c      	ldr	r3, [pc, #48]	; (15d4c <configure_spi_flash+0x94>)
   15d1a:	0018      	movs	r0, r3
   15d1c:	4b0c      	ldr	r3, [pc, #48]	; (15d50 <configure_spi_flash+0x98>)
   15d1e:	4798      	blx	r3
}
   15d20:	46c0      	nop			; (mov r8, r8)
   15d22:	46bd      	mov	sp, r7
   15d24:	b010      	add	sp, #64	; 0x40
   15d26:	bd80      	pop	{r7, pc}
   15d28:	00015655 	.word	0x00015655
   15d2c:	0001d4c0 	.word	0x0001d4c0
   15d30:	00100002 	.word	0x00100002
   15d34:	00120002 	.word	0x00120002
   15d38:	00130002 	.word	0x00130002
   15d3c:	42000c00 	.word	0x42000c00
   15d40:	20000d58 	.word	0x20000d58
   15d44:	00012d25 	.word	0x00012d25
   15d48:	000156d9 	.word	0x000156d9
   15d4c:	20000c10 	.word	0x20000c10
   15d50:	00015729 	.word	0x00015729

00015d54 <configure_timer>:

//Http downloader source code

static void configure_timer(void)
{
   15d54:	b580      	push	{r7, lr}
   15d56:	b082      	sub	sp, #8
   15d58:	af00      	add	r7, sp, #0
	struct sw_timer_config swt_conf;
	sw_timer_get_config_defaults(&swt_conf);
   15d5a:	1d3b      	adds	r3, r7, #4
   15d5c:	0018      	movs	r0, r3
   15d5e:	4b08      	ldr	r3, [pc, #32]	; (15d80 <configure_timer+0x2c>)
   15d60:	4798      	blx	r3

	sw_timer_init(&swt_module_inst, &swt_conf);
   15d62:	1d3a      	adds	r2, r7, #4
   15d64:	4b07      	ldr	r3, [pc, #28]	; (15d84 <configure_timer+0x30>)
   15d66:	0011      	movs	r1, r2
   15d68:	0018      	movs	r0, r3
   15d6a:	4b07      	ldr	r3, [pc, #28]	; (15d88 <configure_timer+0x34>)
   15d6c:	4798      	blx	r3
	sw_timer_enable(&swt_module_inst);
   15d6e:	4b05      	ldr	r3, [pc, #20]	; (15d84 <configure_timer+0x30>)
   15d70:	0018      	movs	r0, r3
   15d72:	4b06      	ldr	r3, [pc, #24]	; (15d8c <configure_timer+0x38>)
   15d74:	4798      	blx	r3
}
   15d76:	46c0      	nop			; (mov r8, r8)
   15d78:	46bd      	mov	sp, r7
   15d7a:	b002      	add	sp, #8
   15d7c:	bd80      	pop	{r7, pc}
   15d7e:	46c0      	nop			; (mov r8, r8)
   15d80:	0001071d 	.word	0x0001071d
   15d84:	20000c18 	.word	0x20000c18
   15d88:	00010741 	.word	0x00010741
   15d8c:	0001082d 	.word	0x0001082d

00015d90 <init_state>:

static void init_state(void)
{
   15d90:	b580      	push	{r7, lr}
   15d92:	af00      	add	r7, sp, #0
	down_state = NOT_READY;
   15d94:	4b02      	ldr	r3, [pc, #8]	; (15da0 <init_state+0x10>)
   15d96:	2200      	movs	r2, #0
   15d98:	701a      	strb	r2, [r3, #0]
}
   15d9a:	46c0      	nop			; (mov r8, r8)
   15d9c:	46bd      	mov	sp, r7
   15d9e:	bd80      	pop	{r7, pc}
   15da0:	2000022c 	.word	0x2000022c

00015da4 <clear_state>:

static void clear_state(download_state mask)
{
   15da4:	b580      	push	{r7, lr}
   15da6:	b082      	sub	sp, #8
   15da8:	af00      	add	r7, sp, #0
   15daa:	0002      	movs	r2, r0
   15dac:	1dfb      	adds	r3, r7, #7
   15dae:	701a      	strb	r2, [r3, #0]
	down_state &= ~mask;
   15db0:	1dfb      	adds	r3, r7, #7
   15db2:	781b      	ldrb	r3, [r3, #0]
   15db4:	b25b      	sxtb	r3, r3
   15db6:	43db      	mvns	r3, r3
   15db8:	b25b      	sxtb	r3, r3
   15dba:	4a06      	ldr	r2, [pc, #24]	; (15dd4 <clear_state+0x30>)
   15dbc:	7812      	ldrb	r2, [r2, #0]
   15dbe:	b252      	sxtb	r2, r2
   15dc0:	4013      	ands	r3, r2
   15dc2:	b25b      	sxtb	r3, r3
   15dc4:	b2da      	uxtb	r2, r3
   15dc6:	4b03      	ldr	r3, [pc, #12]	; (15dd4 <clear_state+0x30>)
   15dc8:	701a      	strb	r2, [r3, #0]
}
   15dca:	46c0      	nop			; (mov r8, r8)
   15dcc:	46bd      	mov	sp, r7
   15dce:	b002      	add	sp, #8
   15dd0:	bd80      	pop	{r7, pc}
   15dd2:	46c0      	nop			; (mov r8, r8)
   15dd4:	2000022c 	.word	0x2000022c

00015dd8 <add_state>:

static void add_state(download_state mask)
{
   15dd8:	b580      	push	{r7, lr}
   15dda:	b082      	sub	sp, #8
   15ddc:	af00      	add	r7, sp, #0
   15dde:	0002      	movs	r2, r0
   15de0:	1dfb      	adds	r3, r7, #7
   15de2:	701a      	strb	r2, [r3, #0]
	down_state |= mask;
   15de4:	4b05      	ldr	r3, [pc, #20]	; (15dfc <add_state+0x24>)
   15de6:	781a      	ldrb	r2, [r3, #0]
   15de8:	1dfb      	adds	r3, r7, #7
   15dea:	781b      	ldrb	r3, [r3, #0]
   15dec:	4313      	orrs	r3, r2
   15dee:	b2da      	uxtb	r2, r3
   15df0:	4b02      	ldr	r3, [pc, #8]	; (15dfc <add_state+0x24>)
   15df2:	701a      	strb	r2, [r3, #0]
}
   15df4:	46c0      	nop			; (mov r8, r8)
   15df6:	46bd      	mov	sp, r7
   15df8:	b002      	add	sp, #8
   15dfa:	bd80      	pop	{r7, pc}
   15dfc:	2000022c 	.word	0x2000022c

00015e00 <is_state_set>:

static inline bool is_state_set(download_state mask)
{
   15e00:	b580      	push	{r7, lr}
   15e02:	b082      	sub	sp, #8
   15e04:	af00      	add	r7, sp, #0
   15e06:	0002      	movs	r2, r0
   15e08:	1dfb      	adds	r3, r7, #7
   15e0a:	701a      	strb	r2, [r3, #0]
	return ((down_state & mask) != 0);
   15e0c:	4b06      	ldr	r3, [pc, #24]	; (15e28 <is_state_set+0x28>)
   15e0e:	781b      	ldrb	r3, [r3, #0]
   15e10:	1dfa      	adds	r2, r7, #7
   15e12:	7812      	ldrb	r2, [r2, #0]
   15e14:	4013      	ands	r3, r2
   15e16:	b2db      	uxtb	r3, r3
   15e18:	1e5a      	subs	r2, r3, #1
   15e1a:	4193      	sbcs	r3, r2
   15e1c:	b2db      	uxtb	r3, r3
}
   15e1e:	0018      	movs	r0, r3
   15e20:	46bd      	mov	sp, r7
   15e22:	b002      	add	sp, #8
   15e24:	bd80      	pop	{r7, pc}
   15e26:	46c0      	nop			; (mov r8, r8)
   15e28:	2000022c 	.word	0x2000022c

00015e2c <write_spi_flash_frm_buf>:

void write_spi_flash_frm_buf(uint32 len){
   15e2c:	b590      	push	{r4, r7, lr}
   15e2e:	b083      	sub	sp, #12
   15e30:	af00      	add	r7, sp, #0
   15e32:	6078      	str	r0, [r7, #4]
	at25dfx_chip_wake(&at25dfx_chip);
   15e34:	4b1d      	ldr	r3, [pc, #116]	; (15eac <write_spi_flash_frm_buf+0x80>)
   15e36:	0018      	movs	r0, r3
   15e38:	4b1d      	ldr	r3, [pc, #116]	; (15eb0 <write_spi_flash_frm_buf+0x84>)
   15e3a:	4798      	blx	r3
	if (at25dfx_chip_check_presence(&at25dfx_chip) != STATUS_OK) {
   15e3c:	4b1b      	ldr	r3, [pc, #108]	; (15eac <write_spi_flash_frm_buf+0x80>)
   15e3e:	0018      	movs	r0, r3
   15e40:	4b1c      	ldr	r3, [pc, #112]	; (15eb4 <write_spi_flash_frm_buf+0x88>)
   15e42:	4798      	blx	r3
		// Handle missing or non-responsive device
	}
	
	at25dfx_chip_set_sector_protect(&at25dfx_chip, flash_addr, false);				// unprotect sector
   15e44:	4b1c      	ldr	r3, [pc, #112]	; (15eb8 <write_spi_flash_frm_buf+0x8c>)
   15e46:	6819      	ldr	r1, [r3, #0]
   15e48:	4b18      	ldr	r3, [pc, #96]	; (15eac <write_spi_flash_frm_buf+0x80>)
   15e4a:	2200      	movs	r2, #0
   15e4c:	0018      	movs	r0, r3
   15e4e:	4b1b      	ldr	r3, [pc, #108]	; (15ebc <write_spi_flash_frm_buf+0x90>)
   15e50:	4798      	blx	r3
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr, AT25DFX_BLOCK_SIZE_4KB);	// erase block
   15e52:	4b19      	ldr	r3, [pc, #100]	; (15eb8 <write_spi_flash_frm_buf+0x8c>)
   15e54:	6819      	ldr	r1, [r3, #0]
   15e56:	4b15      	ldr	r3, [pc, #84]	; (15eac <write_spi_flash_frm_buf+0x80>)
   15e58:	2200      	movs	r2, #0
   15e5a:	0018      	movs	r0, r3
   15e5c:	4b18      	ldr	r3, [pc, #96]	; (15ec0 <write_spi_flash_frm_buf+0x94>)
   15e5e:	4798      	blx	r3
	at25dfx_chip_write_buffer(&at25dfx_chip, flash_addr, http_buf + http_buf_read_ptr, len);	// write buffer
   15e60:	4b15      	ldr	r3, [pc, #84]	; (15eb8 <write_spi_flash_frm_buf+0x8c>)
   15e62:	6819      	ldr	r1, [r3, #0]
   15e64:	4b17      	ldr	r3, [pc, #92]	; (15ec4 <write_spi_flash_frm_buf+0x98>)
   15e66:	681a      	ldr	r2, [r3, #0]
   15e68:	4b17      	ldr	r3, [pc, #92]	; (15ec8 <write_spi_flash_frm_buf+0x9c>)
   15e6a:	18d2      	adds	r2, r2, r3
   15e6c:	687b      	ldr	r3, [r7, #4]
   15e6e:	b29b      	uxth	r3, r3
   15e70:	480e      	ldr	r0, [pc, #56]	; (15eac <write_spi_flash_frm_buf+0x80>)
   15e72:	4c16      	ldr	r4, [pc, #88]	; (15ecc <write_spi_flash_frm_buf+0xa0>)
   15e74:	47a0      	blx	r4
	at25dfx_chip_read_buffer(&at25dfx_chip, flash_addr, read_buffer, len);		// read same location
   15e76:	4b10      	ldr	r3, [pc, #64]	; (15eb8 <write_spi_flash_frm_buf+0x8c>)
   15e78:	6819      	ldr	r1, [r3, #0]
   15e7a:	687b      	ldr	r3, [r7, #4]
   15e7c:	b29b      	uxth	r3, r3
   15e7e:	4a14      	ldr	r2, [pc, #80]	; (15ed0 <write_spi_flash_frm_buf+0xa4>)
   15e80:	480a      	ldr	r0, [pc, #40]	; (15eac <write_spi_flash_frm_buf+0x80>)
   15e82:	4c14      	ldr	r4, [pc, #80]	; (15ed4 <write_spi_flash_frm_buf+0xa8>)
   15e84:	47a0      	blx	r4
	//at25dfx_chip_read_buffer(&at25dfx_chip, (flash_addr+0x0020), read_buffer, AT25DFX_BUFFER_SIZE);		// read same location
	at25dfx_chip_set_global_sector_protect(&at25dfx_chip, true);				// protect sector
   15e86:	4b09      	ldr	r3, [pc, #36]	; (15eac <write_spi_flash_frm_buf+0x80>)
   15e88:	2101      	movs	r1, #1
   15e8a:	0018      	movs	r0, r3
   15e8c:	4b12      	ldr	r3, [pc, #72]	; (15ed8 <write_spi_flash_frm_buf+0xac>)
   15e8e:	4798      	blx	r3
	at25dfx_chip_sleep(&at25dfx_chip);											// back to sleep
   15e90:	4b06      	ldr	r3, [pc, #24]	; (15eac <write_spi_flash_frm_buf+0x80>)
   15e92:	0018      	movs	r0, r3
   15e94:	4b11      	ldr	r3, [pc, #68]	; (15edc <write_spi_flash_frm_buf+0xb0>)
   15e96:	4798      	blx	r3
	flash_addr = flash_addr + len;
   15e98:	4b07      	ldr	r3, [pc, #28]	; (15eb8 <write_spi_flash_frm_buf+0x8c>)
   15e9a:	681a      	ldr	r2, [r3, #0]
   15e9c:	687b      	ldr	r3, [r7, #4]
   15e9e:	18d2      	adds	r2, r2, r3
   15ea0:	4b05      	ldr	r3, [pc, #20]	; (15eb8 <write_spi_flash_frm_buf+0x8c>)
   15ea2:	601a      	str	r2, [r3, #0]
}
   15ea4:	46c0      	nop			; (mov r8, r8)
   15ea6:	46bd      	mov	sp, r7
   15ea8:	b003      	add	sp, #12
   15eaa:	bd90      	pop	{r4, r7, pc}
   15eac:	20000c10 	.word	0x20000c10
   15eb0:	00011981 	.word	0x00011981
   15eb4:	00011375 	.word	0x00011375
   15eb8:	20000220 	.word	0x20000220
   15ebc:	00011831 	.word	0x00011831
   15ec0:	00011681 	.word	0x00011681
   15ec4:	20000228 	.word	0x20000228
   15ec8:	20000410 	.word	0x20000410
   15ecc:	000114d9 	.word	0x000114d9
   15ed0:	20000120 	.word	0x20000120
   15ed4:	00011421 	.word	0x00011421
   15ed8:	0001177d 	.word	0x0001177d
   15edc:	000118f5 	.word	0x000118f5

00015ee0 <start_download>:

static void start_download(void)
{
   15ee0:	b590      	push	{r4, r7, lr}
   15ee2:	b083      	sub	sp, #12
   15ee4:	af02      	add	r7, sp, #8
	if (!is_state_set(STORAGE_READY)) {
		printf("start_download: Flash not initialized.\r\n");
		return;
	}
	*/
	if (!is_state_set(WIFI_CONNECTED)) {
   15ee6:	2002      	movs	r0, #2
   15ee8:	4b18      	ldr	r3, [pc, #96]	; (15f4c <start_download+0x6c>)
   15eea:	4798      	blx	r3
   15eec:	0003      	movs	r3, r0
   15eee:	001a      	movs	r2, r3
   15ef0:	2301      	movs	r3, #1
   15ef2:	4053      	eors	r3, r2
   15ef4:	b2db      	uxtb	r3, r3
   15ef6:	2b00      	cmp	r3, #0
   15ef8:	d004      	beq.n	15f04 <start_download+0x24>
		printf("start_download: Wi-Fi is not connected.\r\n");
   15efa:	4b15      	ldr	r3, [pc, #84]	; (15f50 <start_download+0x70>)
   15efc:	0018      	movs	r0, r3
   15efe:	4b15      	ldr	r3, [pc, #84]	; (15f54 <start_download+0x74>)
   15f00:	4798      	blx	r3
		return;
   15f02:	e01f      	b.n	15f44 <start_download+0x64>
	}

	if (is_state_set(GET_REQUESTED)) {
   15f04:	2004      	movs	r0, #4
   15f06:	4b11      	ldr	r3, [pc, #68]	; (15f4c <start_download+0x6c>)
   15f08:	4798      	blx	r3
   15f0a:	1e03      	subs	r3, r0, #0
   15f0c:	d004      	beq.n	15f18 <start_download+0x38>
		printf("start_download: request is sent already.\r\n");
   15f0e:	4b12      	ldr	r3, [pc, #72]	; (15f58 <start_download+0x78>)
   15f10:	0018      	movs	r0, r3
   15f12:	4b10      	ldr	r3, [pc, #64]	; (15f54 <start_download+0x74>)
   15f14:	4798      	blx	r3
		return;
   15f16:	e015      	b.n	15f44 <start_download+0x64>
	}

	if (is_state_set(DOWNLOADING)) {
   15f18:	2008      	movs	r0, #8
   15f1a:	4b0c      	ldr	r3, [pc, #48]	; (15f4c <start_download+0x6c>)
   15f1c:	4798      	blx	r3
   15f1e:	1e03      	subs	r3, r0, #0
   15f20:	d004      	beq.n	15f2c <start_download+0x4c>
		printf("start_download: running download already.\r\n");
   15f22:	4b0e      	ldr	r3, [pc, #56]	; (15f5c <start_download+0x7c>)
   15f24:	0018      	movs	r0, r3
   15f26:	4b0b      	ldr	r3, [pc, #44]	; (15f54 <start_download+0x74>)
   15f28:	4798      	blx	r3
		return;
   15f2a:	e00b      	b.n	15f44 <start_download+0x64>
	}

	/* Send the HTTP request. */
	printf("start_download: sending HTTP request...\r\n");
   15f2c:	4b0c      	ldr	r3, [pc, #48]	; (15f60 <start_download+0x80>)
   15f2e:	0018      	movs	r0, r3
   15f30:	4b08      	ldr	r3, [pc, #32]	; (15f54 <start_download+0x74>)
   15f32:	4798      	blx	r3
	http_client_send_request(&http_client_module_inst, MAIN_HTTP_FILE_URL, HTTP_METHOD_GET, NULL, NULL);
   15f34:	490b      	ldr	r1, [pc, #44]	; (15f64 <start_download+0x84>)
   15f36:	480c      	ldr	r0, [pc, #48]	; (15f68 <start_download+0x88>)
   15f38:	2300      	movs	r3, #0
   15f3a:	9300      	str	r3, [sp, #0]
   15f3c:	2300      	movs	r3, #0
   15f3e:	2201      	movs	r2, #1
   15f40:	4c0a      	ldr	r4, [pc, #40]	; (15f6c <start_download+0x8c>)
   15f42:	47a0      	blx	r4
}
   15f44:	46bd      	mov	sp, r7
   15f46:	b001      	add	sp, #4
   15f48:	bd90      	pop	{r4, r7, pc}
   15f4a:	46c0      	nop			; (mov r8, r8)
   15f4c:	00015e01 	.word	0x00015e01
   15f50:	0001956c 	.word	0x0001956c
   15f54:	00016c9d 	.word	0x00016c9d
   15f58:	00019598 	.word	0x00019598
   15f5c:	000195c4 	.word	0x000195c4
   15f60:	000195f0 	.word	0x000195f0
   15f64:	0001961c 	.word	0x0001961c
   15f68:	20000c70 	.word	0x20000c70
   15f6c:	0000f295 	.word	0x0000f295

00015f70 <http_client_callback>:

static void http_client_callback(struct http_client_module *module_inst, int type, union http_client_data *data)
{
   15f70:	b580      	push	{r7, lr}
   15f72:	b088      	sub	sp, #32
   15f74:	af00      	add	r7, sp, #0
   15f76:	60f8      	str	r0, [r7, #12]
   15f78:	60b9      	str	r1, [r7, #8]
   15f7a:	607a      	str	r2, [r7, #4]
	switch (type) {
   15f7c:	68bb      	ldr	r3, [r7, #8]
   15f7e:	2b04      	cmp	r3, #4
   15f80:	d900      	bls.n	15f84 <http_client_callback+0x14>
   15f82:	e137      	b.n	161f4 <http_client_callback+0x284>
   15f84:	68bb      	ldr	r3, [r7, #8]
   15f86:	009a      	lsls	r2, r3, #2
   15f88:	4b9c      	ldr	r3, [pc, #624]	; (161fc <http_client_callback+0x28c>)
   15f8a:	18d3      	adds	r3, r2, r3
   15f8c:	681b      	ldr	r3, [r3, #0]
   15f8e:	469f      	mov	pc, r3
	case HTTP_CLIENT_CALLBACK_SOCK_CONNECTED:
		printf("http_client_callback: HTTP client socket connected.\r\n");
   15f90:	4b9b      	ldr	r3, [pc, #620]	; (16200 <http_client_callback+0x290>)
   15f92:	0018      	movs	r0, r3
   15f94:	4b9b      	ldr	r3, [pc, #620]	; (16204 <http_client_callback+0x294>)
   15f96:	4798      	blx	r3
		break;
   15f98:	e12c      	b.n	161f4 <http_client_callback+0x284>

	case HTTP_CLIENT_CALLBACK_REQUESTED:
		printf("http_client_callback: request completed.\r\n");
   15f9a:	4b9b      	ldr	r3, [pc, #620]	; (16208 <http_client_callback+0x298>)
   15f9c:	0018      	movs	r0, r3
   15f9e:	4b99      	ldr	r3, [pc, #612]	; (16204 <http_client_callback+0x294>)
   15fa0:	4798      	blx	r3
		add_state(GET_REQUESTED);
   15fa2:	2004      	movs	r0, #4
   15fa4:	4b99      	ldr	r3, [pc, #612]	; (1620c <http_client_callback+0x29c>)
   15fa6:	4798      	blx	r3
		break;
   15fa8:	e124      	b.n	161f4 <http_client_callback+0x284>

	case HTTP_CLIENT_CALLBACK_RECV_RESPONSE:
		printf("http_client_callback: received response %u data size %u\r\n",
				(unsigned int)data->recv_response.response_code,
   15faa:	687b      	ldr	r3, [r7, #4]
   15fac:	881b      	ldrh	r3, [r3, #0]
		printf("http_client_callback: request completed.\r\n");
		add_state(GET_REQUESTED);
		break;

	case HTTP_CLIENT_CALLBACK_RECV_RESPONSE:
		printf("http_client_callback: received response %u data size %u\r\n",
   15fae:	0019      	movs	r1, r3
				(unsigned int)data->recv_response.response_code,
				(unsigned int)data->recv_response.content_length);
   15fb0:	687b      	ldr	r3, [r7, #4]
   15fb2:	685a      	ldr	r2, [r3, #4]
		printf("http_client_callback: request completed.\r\n");
		add_state(GET_REQUESTED);
		break;

	case HTTP_CLIENT_CALLBACK_RECV_RESPONSE:
		printf("http_client_callback: received response %u data size %u\r\n",
   15fb4:	4b96      	ldr	r3, [pc, #600]	; (16210 <http_client_callback+0x2a0>)
   15fb6:	0018      	movs	r0, r3
   15fb8:	4b96      	ldr	r3, [pc, #600]	; (16214 <http_client_callback+0x2a4>)
   15fba:	4798      	blx	r3
				(unsigned int)data->recv_response.response_code,
				(unsigned int)data->recv_response.content_length);
		if ((unsigned int)data->recv_response.response_code == 200) {
   15fbc:	687b      	ldr	r3, [r7, #4]
   15fbe:	881b      	ldrh	r3, [r3, #0]
   15fc0:	2bc8      	cmp	r3, #200	; 0xc8
   15fc2:	d003      	beq.n	15fcc <http_client_callback+0x5c>
		} 
		else {
			add_state(CANCELED);
   15fc4:	2020      	movs	r0, #32
   15fc6:	4b91      	ldr	r3, [pc, #580]	; (1620c <http_client_callback+0x29c>)
   15fc8:	4798      	blx	r3
			return;
   15fca:	e113      	b.n	161f4 <http_client_callback+0x284>
		}
		if (data->recv_response.content_length <= MAIN_BUFFER_MAX_SIZE) {
   15fcc:	687b      	ldr	r3, [r7, #4]
   15fce:	685a      	ldr	r2, [r3, #4]
   15fd0:	2380      	movs	r3, #128	; 0x80
   15fd2:	00db      	lsls	r3, r3, #3
   15fd4:	429a      	cmp	r2, r3
   15fd6:	d900      	bls.n	15fda <http_client_callback+0x6a>
   15fd8:	e107      	b.n	161ea <http_client_callback+0x27a>
			//***store_file_packet(data->recv_response.content, data->recv_response.content_length);
			
			//This is run only when file size < MAIN_BUFFER_MAX_SIZE which we assume never happens!
			
			add_state(COMPLETED);
   15fda:	2010      	movs	r0, #16
   15fdc:	4b8b      	ldr	r3, [pc, #556]	; (1620c <http_client_callback+0x29c>)
   15fde:	4798      	blx	r3
		}
		break;
   15fe0:	e103      	b.n	161ea <http_client_callback+0x27a>

	case HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA:
		printf("http_client_callback_CHUNKED DATA: received response data size %u\r\n",
				(unsigned int)data->recv_chunked_data.length);
   15fe2:	687b      	ldr	r3, [r7, #4]
   15fe4:	681a      	ldr	r2, [r3, #0]
			add_state(COMPLETED);
		}
		break;

	case HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA:
		printf("http_client_callback_CHUNKED DATA: received response data size %u\r\n",
   15fe6:	4b8c      	ldr	r3, [pc, #560]	; (16218 <http_client_callback+0x2a8>)
   15fe8:	0011      	movs	r1, r2
   15fea:	0018      	movs	r0, r3
   15fec:	4b89      	ldr	r3, [pc, #548]	; (16214 <http_client_callback+0x2a4>)
   15fee:	4798      	blx	r3
				(unsigned int)data->recv_chunked_data.length);
		//***store_file_packet(data->recv_chunked_data.data, data->recv_chunked_data.length);
		if (http_buf_write_ptr + data->recv_chunked_data.length > 2048){
   15ff0:	687b      	ldr	r3, [r7, #4]
   15ff2:	681a      	ldr	r2, [r3, #0]
   15ff4:	4b89      	ldr	r3, [pc, #548]	; (1621c <http_client_callback+0x2ac>)
   15ff6:	681b      	ldr	r3, [r3, #0]
   15ff8:	18d2      	adds	r2, r2, r3
   15ffa:	2380      	movs	r3, #128	; 0x80
   15ffc:	011b      	lsls	r3, r3, #4
   15ffe:	429a      	cmp	r2, r3
   16000:	d92a      	bls.n	16058 <http_client_callback+0xe8>
			memcpy_ram2ram(http_buf + http_buf_write_ptr,data->recv_chunked_data.data,(2048-http_buf_write_ptr));
   16002:	4b86      	ldr	r3, [pc, #536]	; (1621c <http_client_callback+0x2ac>)
   16004:	681a      	ldr	r2, [r3, #0]
   16006:	4b86      	ldr	r3, [pc, #536]	; (16220 <http_client_callback+0x2b0>)
   16008:	18d0      	adds	r0, r2, r3
   1600a:	687b      	ldr	r3, [r7, #4]
   1600c:	6859      	ldr	r1, [r3, #4]
   1600e:	4b83      	ldr	r3, [pc, #524]	; (1621c <http_client_callback+0x2ac>)
   16010:	681b      	ldr	r3, [r3, #0]
   16012:	2280      	movs	r2, #128	; 0x80
   16014:	0112      	lsls	r2, r2, #4
   16016:	1ad3      	subs	r3, r2, r3
   16018:	001a      	movs	r2, r3
   1601a:	4b82      	ldr	r3, [pc, #520]	; (16224 <http_client_callback+0x2b4>)
   1601c:	4798      	blx	r3
			memcpy_ram2ram(http_buf, data->recv_chunked_data.data + (2048-http_buf_write_ptr), data->recv_chunked_data.length-(2048-http_buf_write_ptr));
   1601e:	687b      	ldr	r3, [r7, #4]
   16020:	685a      	ldr	r2, [r3, #4]
   16022:	4b7e      	ldr	r3, [pc, #504]	; (1621c <http_client_callback+0x2ac>)
   16024:	681b      	ldr	r3, [r3, #0]
   16026:	2180      	movs	r1, #128	; 0x80
   16028:	0109      	lsls	r1, r1, #4
   1602a:	1acb      	subs	r3, r1, r3
   1602c:	18d1      	adds	r1, r2, r3
   1602e:	687b      	ldr	r3, [r7, #4]
   16030:	681a      	ldr	r2, [r3, #0]
   16032:	4b7a      	ldr	r3, [pc, #488]	; (1621c <http_client_callback+0x2ac>)
   16034:	681b      	ldr	r3, [r3, #0]
   16036:	18d3      	adds	r3, r2, r3
   16038:	4a7b      	ldr	r2, [pc, #492]	; (16228 <http_client_callback+0x2b8>)
   1603a:	189a      	adds	r2, r3, r2
   1603c:	4b78      	ldr	r3, [pc, #480]	; (16220 <http_client_callback+0x2b0>)
   1603e:	0018      	movs	r0, r3
   16040:	4b78      	ldr	r3, [pc, #480]	; (16224 <http_client_callback+0x2b4>)
   16042:	4798      	blx	r3
			http_buf_write_ptr = data->recv_chunked_data.length-(2048-http_buf_write_ptr);
   16044:	687b      	ldr	r3, [r7, #4]
   16046:	681a      	ldr	r2, [r3, #0]
   16048:	4b74      	ldr	r3, [pc, #464]	; (1621c <http_client_callback+0x2ac>)
   1604a:	681b      	ldr	r3, [r3, #0]
   1604c:	18d3      	adds	r3, r2, r3
   1604e:	4a76      	ldr	r2, [pc, #472]	; (16228 <http_client_callback+0x2b8>)
   16050:	189a      	adds	r2, r3, r2
   16052:	4b72      	ldr	r3, [pc, #456]	; (1621c <http_client_callback+0x2ac>)
   16054:	601a      	str	r2, [r3, #0]
   16056:	e011      	b.n	1607c <http_client_callback+0x10c>
		}
		else {
			memcpy_ram2ram(http_buf + http_buf_write_ptr, data->recv_chunked_data.data, data->recv_chunked_data.length);
   16058:	4b70      	ldr	r3, [pc, #448]	; (1621c <http_client_callback+0x2ac>)
   1605a:	681a      	ldr	r2, [r3, #0]
   1605c:	4b70      	ldr	r3, [pc, #448]	; (16220 <http_client_callback+0x2b0>)
   1605e:	18d0      	adds	r0, r2, r3
   16060:	687b      	ldr	r3, [r7, #4]
   16062:	6859      	ldr	r1, [r3, #4]
   16064:	687b      	ldr	r3, [r7, #4]
   16066:	681b      	ldr	r3, [r3, #0]
   16068:	001a      	movs	r2, r3
   1606a:	4b6e      	ldr	r3, [pc, #440]	; (16224 <http_client_callback+0x2b4>)
   1606c:	4798      	blx	r3
			http_buf_write_ptr = http_buf_write_ptr + data->recv_chunked_data.length;
   1606e:	687b      	ldr	r3, [r7, #4]
   16070:	681a      	ldr	r2, [r3, #0]
   16072:	4b6a      	ldr	r3, [pc, #424]	; (1621c <http_client_callback+0x2ac>)
   16074:	681b      	ldr	r3, [r3, #0]
   16076:	18d2      	adds	r2, r2, r3
   16078:	4b68      	ldr	r3, [pc, #416]	; (1621c <http_client_callback+0x2ac>)
   1607a:	601a      	str	r2, [r3, #0]
		}
		 
		if  (http_buf_write_ptr > http_buf_read_ptr){
   1607c:	4b67      	ldr	r3, [pc, #412]	; (1621c <http_client_callback+0x2ac>)
   1607e:	681a      	ldr	r2, [r3, #0]
   16080:	4b6a      	ldr	r3, [pc, #424]	; (1622c <http_client_callback+0x2bc>)
   16082:	681b      	ldr	r3, [r3, #0]
   16084:	429a      	cmp	r2, r3
   16086:	d920      	bls.n	160ca <http_client_callback+0x15a>
			uint8 n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
   16088:	4b64      	ldr	r3, [pc, #400]	; (1621c <http_client_callback+0x2ac>)
   1608a:	681a      	ldr	r2, [r3, #0]
   1608c:	4b67      	ldr	r3, [pc, #412]	; (1622c <http_client_callback+0x2bc>)
   1608e:	681b      	ldr	r3, [r3, #0]
   16090:	1ad3      	subs	r3, r2, r3
   16092:	0a1a      	lsrs	r2, r3, #8
   16094:	2313      	movs	r3, #19
   16096:	18fb      	adds	r3, r7, r3
   16098:	701a      	strb	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
   1609a:	2300      	movs	r3, #0
   1609c:	61fb      	str	r3, [r7, #28]
   1609e:	e00d      	b.n	160bc <http_client_callback+0x14c>
				write_spi_flash_frm_buf(256);
   160a0:	2380      	movs	r3, #128	; 0x80
   160a2:	005b      	lsls	r3, r3, #1
   160a4:	0018      	movs	r0, r3
   160a6:	4b62      	ldr	r3, [pc, #392]	; (16230 <http_client_callback+0x2c0>)
   160a8:	4798      	blx	r3
				http_buf_read_ptr = http_buf_read_ptr + 256;
   160aa:	4b60      	ldr	r3, [pc, #384]	; (1622c <http_client_callback+0x2bc>)
   160ac:	681b      	ldr	r3, [r3, #0]
   160ae:	1c5a      	adds	r2, r3, #1
   160b0:	32ff      	adds	r2, #255	; 0xff
   160b2:	4b5e      	ldr	r3, [pc, #376]	; (1622c <http_client_callback+0x2bc>)
   160b4:	601a      	str	r2, [r3, #0]
			http_buf_write_ptr = http_buf_write_ptr + data->recv_chunked_data.length;
		}
		 
		if  (http_buf_write_ptr > http_buf_read_ptr){
			uint8 n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
			for (int i=0 ; i<n ; i++ ){
   160b6:	69fb      	ldr	r3, [r7, #28]
   160b8:	3301      	adds	r3, #1
   160ba:	61fb      	str	r3, [r7, #28]
   160bc:	2313      	movs	r3, #19
   160be:	18fb      	adds	r3, r7, r3
   160c0:	781a      	ldrb	r2, [r3, #0]
   160c2:	69fb      	ldr	r3, [r7, #28]
   160c4:	429a      	cmp	r2, r3
   160c6:	dceb      	bgt.n	160a0 <http_client_callback+0x130>
   160c8:	e048      	b.n	1615c <http_client_callback+0x1ec>
				write_spi_flash_frm_buf(256);
				http_buf_read_ptr = http_buf_read_ptr + 256;
			}
		}
		else if (http_buf_write_ptr < http_buf_read_ptr){
   160ca:	4b54      	ldr	r3, [pc, #336]	; (1621c <http_client_callback+0x2ac>)
   160cc:	681a      	ldr	r2, [r3, #0]
   160ce:	4b57      	ldr	r3, [pc, #348]	; (1622c <http_client_callback+0x2bc>)
   160d0:	681b      	ldr	r3, [r3, #0]
   160d2:	429a      	cmp	r2, r3
   160d4:	d242      	bcs.n	1615c <http_client_callback+0x1ec>
			uint8 n = (2048 - http_buf_read_ptr) / 256;
   160d6:	4b55      	ldr	r3, [pc, #340]	; (1622c <http_client_callback+0x2bc>)
   160d8:	681b      	ldr	r3, [r3, #0]
   160da:	2280      	movs	r2, #128	; 0x80
   160dc:	0112      	lsls	r2, r2, #4
   160de:	1ad3      	subs	r3, r2, r3
   160e0:	0a1a      	lsrs	r2, r3, #8
   160e2:	2312      	movs	r3, #18
   160e4:	18fb      	adds	r3, r7, r3
   160e6:	701a      	strb	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
   160e8:	2300      	movs	r3, #0
   160ea:	61bb      	str	r3, [r7, #24]
   160ec:	e00d      	b.n	1610a <http_client_callback+0x19a>
				write_spi_flash_frm_buf(256);
   160ee:	2380      	movs	r3, #128	; 0x80
   160f0:	005b      	lsls	r3, r3, #1
   160f2:	0018      	movs	r0, r3
   160f4:	4b4e      	ldr	r3, [pc, #312]	; (16230 <http_client_callback+0x2c0>)
   160f6:	4798      	blx	r3
				http_buf_read_ptr = http_buf_read_ptr + 256;
   160f8:	4b4c      	ldr	r3, [pc, #304]	; (1622c <http_client_callback+0x2bc>)
   160fa:	681b      	ldr	r3, [r3, #0]
   160fc:	1c5a      	adds	r2, r3, #1
   160fe:	32ff      	adds	r2, #255	; 0xff
   16100:	4b4a      	ldr	r3, [pc, #296]	; (1622c <http_client_callback+0x2bc>)
   16102:	601a      	str	r2, [r3, #0]
				http_buf_read_ptr = http_buf_read_ptr + 256;
			}
		}
		else if (http_buf_write_ptr < http_buf_read_ptr){
			uint8 n = (2048 - http_buf_read_ptr) / 256;
			for (int i=0 ; i<n ; i++ ){
   16104:	69bb      	ldr	r3, [r7, #24]
   16106:	3301      	adds	r3, #1
   16108:	61bb      	str	r3, [r7, #24]
   1610a:	2312      	movs	r3, #18
   1610c:	18fb      	adds	r3, r7, r3
   1610e:	781a      	ldrb	r2, [r3, #0]
   16110:	69bb      	ldr	r3, [r7, #24]
   16112:	429a      	cmp	r2, r3
   16114:	dceb      	bgt.n	160ee <http_client_callback+0x17e>
				write_spi_flash_frm_buf(256);
				http_buf_read_ptr = http_buf_read_ptr + 256;
			}
			http_buf_read_ptr = 0;
   16116:	4b45      	ldr	r3, [pc, #276]	; (1622c <http_client_callback+0x2bc>)
   16118:	2200      	movs	r2, #0
   1611a:	601a      	str	r2, [r3, #0]
			n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
   1611c:	4b3f      	ldr	r3, [pc, #252]	; (1621c <http_client_callback+0x2ac>)
   1611e:	681a      	ldr	r2, [r3, #0]
   16120:	4b42      	ldr	r3, [pc, #264]	; (1622c <http_client_callback+0x2bc>)
   16122:	681b      	ldr	r3, [r3, #0]
   16124:	1ad3      	subs	r3, r2, r3
   16126:	0a1a      	lsrs	r2, r3, #8
   16128:	2312      	movs	r3, #18
   1612a:	18fb      	adds	r3, r7, r3
   1612c:	701a      	strb	r2, [r3, #0]
			for (int i=0 ; i<n ; i++ ){
   1612e:	2300      	movs	r3, #0
   16130:	617b      	str	r3, [r7, #20]
   16132:	e00d      	b.n	16150 <http_client_callback+0x1e0>
				write_spi_flash_frm_buf(256);
   16134:	2380      	movs	r3, #128	; 0x80
   16136:	005b      	lsls	r3, r3, #1
   16138:	0018      	movs	r0, r3
   1613a:	4b3d      	ldr	r3, [pc, #244]	; (16230 <http_client_callback+0x2c0>)
   1613c:	4798      	blx	r3
				http_buf_read_ptr = http_buf_read_ptr + 256;
   1613e:	4b3b      	ldr	r3, [pc, #236]	; (1622c <http_client_callback+0x2bc>)
   16140:	681b      	ldr	r3, [r3, #0]
   16142:	1c5a      	adds	r2, r3, #1
   16144:	32ff      	adds	r2, #255	; 0xff
   16146:	4b39      	ldr	r3, [pc, #228]	; (1622c <http_client_callback+0x2bc>)
   16148:	601a      	str	r2, [r3, #0]
				write_spi_flash_frm_buf(256);
				http_buf_read_ptr = http_buf_read_ptr + 256;
			}
			http_buf_read_ptr = 0;
			n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
			for (int i=0 ; i<n ; i++ ){
   1614a:	697b      	ldr	r3, [r7, #20]
   1614c:	3301      	adds	r3, #1
   1614e:	617b      	str	r3, [r7, #20]
   16150:	2312      	movs	r3, #18
   16152:	18fb      	adds	r3, r7, r3
   16154:	781a      	ldrb	r2, [r3, #0]
   16156:	697b      	ldr	r3, [r7, #20]
   16158:	429a      	cmp	r2, r3
   1615a:	dceb      	bgt.n	16134 <http_client_callback+0x1c4>
				http_buf_read_ptr = http_buf_read_ptr + 256;
			}
		}
		
		
		if (data->recv_chunked_data.is_complete) {
   1615c:	687b      	ldr	r3, [r7, #4]
   1615e:	7a1b      	ldrb	r3, [r3, #8]
   16160:	2b00      	cmp	r3, #0
   16162:	d044      	beq.n	161ee <http_client_callback+0x27e>
			add_state(COMPLETED);
   16164:	2010      	movs	r0, #16
   16166:	4b29      	ldr	r3, [pc, #164]	; (1620c <http_client_callback+0x29c>)
   16168:	4798      	blx	r3
			if  (http_buf_write_ptr < http_buf_read_ptr){
   1616a:	4b2c      	ldr	r3, [pc, #176]	; (1621c <http_client_callback+0x2ac>)
   1616c:	681a      	ldr	r2, [r3, #0]
   1616e:	4b2f      	ldr	r3, [pc, #188]	; (1622c <http_client_callback+0x2bc>)
   16170:	681b      	ldr	r3, [r3, #0]
   16172:	429a      	cmp	r2, r3
   16174:	d20b      	bcs.n	1618e <http_client_callback+0x21e>
				http_buf_read_ptr =0;
   16176:	4b2d      	ldr	r3, [pc, #180]	; (1622c <http_client_callback+0x2bc>)
   16178:	2200      	movs	r2, #0
   1617a:	601a      	str	r2, [r3, #0]
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
   1617c:	4b27      	ldr	r3, [pc, #156]	; (1621c <http_client_callback+0x2ac>)
   1617e:	681a      	ldr	r2, [r3, #0]
   16180:	4b2a      	ldr	r3, [pc, #168]	; (1622c <http_client_callback+0x2bc>)
   16182:	681b      	ldr	r3, [r3, #0]
   16184:	1ad3      	subs	r3, r2, r3
   16186:	0018      	movs	r0, r3
   16188:	4b29      	ldr	r3, [pc, #164]	; (16230 <http_client_callback+0x2c0>)
   1618a:	4798      	blx	r3
			else if(http_buf_write_ptr > http_buf_read_ptr){
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
			}
		}

		break;
   1618c:	e02f      	b.n	161ee <http_client_callback+0x27e>
			add_state(COMPLETED);
			if  (http_buf_write_ptr < http_buf_read_ptr){
				http_buf_read_ptr =0;
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
			}
			else if(http_buf_write_ptr > http_buf_read_ptr){
   1618e:	4b23      	ldr	r3, [pc, #140]	; (1621c <http_client_callback+0x2ac>)
   16190:	681a      	ldr	r2, [r3, #0]
   16192:	4b26      	ldr	r3, [pc, #152]	; (1622c <http_client_callback+0x2bc>)
   16194:	681b      	ldr	r3, [r3, #0]
   16196:	429a      	cmp	r2, r3
   16198:	d929      	bls.n	161ee <http_client_callback+0x27e>
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
   1619a:	4b20      	ldr	r3, [pc, #128]	; (1621c <http_client_callback+0x2ac>)
   1619c:	681a      	ldr	r2, [r3, #0]
   1619e:	4b23      	ldr	r3, [pc, #140]	; (1622c <http_client_callback+0x2bc>)
   161a0:	681b      	ldr	r3, [r3, #0]
   161a2:	1ad3      	subs	r3, r2, r3
   161a4:	0018      	movs	r0, r3
   161a6:	4b22      	ldr	r3, [pc, #136]	; (16230 <http_client_callback+0x2c0>)
   161a8:	4798      	blx	r3
			}
		}

		break;
   161aa:	e020      	b.n	161ee <http_client_callback+0x27e>

	case HTTP_CLIENT_CALLBACK_DISCONNECTED:
		printf("http_client_callback: disconnection reason:%d\r\n", data->disconnected.reason);
   161ac:	687b      	ldr	r3, [r7, #4]
   161ae:	681a      	ldr	r2, [r3, #0]
   161b0:	4b20      	ldr	r3, [pc, #128]	; (16234 <http_client_callback+0x2c4>)
   161b2:	0011      	movs	r1, r2
   161b4:	0018      	movs	r0, r3
   161b6:	4b17      	ldr	r3, [pc, #92]	; (16214 <http_client_callback+0x2a4>)
   161b8:	4798      	blx	r3

		/* If disconnect reason is equal to -ECONNRESET(-104),
		 * It means the server has closed the connection (timeout).
		 * This is normal operation.
		 */
		if (data->disconnected.reason == -EAGAIN) {
   161ba:	687b      	ldr	r3, [r7, #4]
   161bc:	681b      	ldr	r3, [r3, #0]
   161be:	330b      	adds	r3, #11
   161c0:	d117      	bne.n	161f2 <http_client_callback+0x282>
			/* Server has not responded. Retry immediately. */
			if (is_state_set(DOWNLOADING)) {
   161c2:	2008      	movs	r0, #8
   161c4:	4b1c      	ldr	r3, [pc, #112]	; (16238 <http_client_callback+0x2c8>)
   161c6:	4798      	blx	r3
   161c8:	1e03      	subs	r3, r0, #0
   161ca:	d002      	beq.n	161d2 <http_client_callback+0x262>
				//f_close(&file_object);
				clear_state(DOWNLOADING);
   161cc:	2008      	movs	r0, #8
   161ce:	4b1b      	ldr	r3, [pc, #108]	; (1623c <http_client_callback+0x2cc>)
   161d0:	4798      	blx	r3
			}

			if (is_state_set(GET_REQUESTED)) {
   161d2:	2004      	movs	r0, #4
   161d4:	4b18      	ldr	r3, [pc, #96]	; (16238 <http_client_callback+0x2c8>)
   161d6:	4798      	blx	r3
   161d8:	1e03      	subs	r3, r0, #0
   161da:	d002      	beq.n	161e2 <http_client_callback+0x272>
				clear_state(GET_REQUESTED);
   161dc:	2004      	movs	r0, #4
   161de:	4b17      	ldr	r3, [pc, #92]	; (1623c <http_client_callback+0x2cc>)
   161e0:	4798      	blx	r3
			}

			start_download();
   161e2:	4b17      	ldr	r3, [pc, #92]	; (16240 <http_client_callback+0x2d0>)
   161e4:	4798      	blx	r3
		}

		break;
   161e6:	46c0      	nop			; (mov r8, r8)
   161e8:	e003      	b.n	161f2 <http_client_callback+0x282>
			
			//This is run only when file size < MAIN_BUFFER_MAX_SIZE which we assume never happens!
			
			add_state(COMPLETED);
		}
		break;
   161ea:	46c0      	nop			; (mov r8, r8)
   161ec:	e002      	b.n	161f4 <http_client_callback+0x284>
			else if(http_buf_write_ptr > http_buf_read_ptr){
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
			}
		}

		break;
   161ee:	46c0      	nop			; (mov r8, r8)
   161f0:	e000      	b.n	161f4 <http_client_callback+0x284>
			}

			start_download();
		}

		break;
   161f2:	46c0      	nop			; (mov r8, r8)
	}
}
   161f4:	46bd      	mov	sp, r7
   161f6:	b008      	add	sp, #32
   161f8:	bd80      	pop	{r7, pc}
   161fa:	46c0      	nop			; (mov r8, r8)
   161fc:	00019908 	.word	0x00019908
   16200:	00019650 	.word	0x00019650
   16204:	00016c9d 	.word	0x00016c9d
   16208:	00019688 	.word	0x00019688
   1620c:	00015dd9 	.word	0x00015dd9
   16210:	000196b4 	.word	0x000196b4
   16214:	00016b7d 	.word	0x00016b7d
   16218:	000196f0 	.word	0x000196f0
   1621c:	20000224 	.word	0x20000224
   16220:	20000410 	.word	0x20000410
   16224:	000169f9 	.word	0x000169f9
   16228:	fffff800 	.word	0xfffff800
   1622c:	20000228 	.word	0x20000228
   16230:	00015e2d 	.word	0x00015e2d
   16234:	00019734 	.word	0x00019734
   16238:	00015e01 	.word	0x00015e01
   1623c:	00015da5 	.word	0x00015da5
   16240:	00015ee1 	.word	0x00015ee1

00016244 <socket_cb>:

static void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
   16244:	b580      	push	{r7, lr}
   16246:	b082      	sub	sp, #8
   16248:	af00      	add	r7, sp, #0
   1624a:	603a      	str	r2, [r7, #0]
   1624c:	1dfb      	adds	r3, r7, #7
   1624e:	1c02      	adds	r2, r0, #0
   16250:	701a      	strb	r2, [r3, #0]
   16252:	1dbb      	adds	r3, r7, #6
   16254:	1c0a      	adds	r2, r1, #0
   16256:	701a      	strb	r2, [r3, #0]
	http_client_socket_event_handler(sock, u8Msg, pvMsg);
   16258:	683a      	ldr	r2, [r7, #0]
   1625a:	1dbb      	adds	r3, r7, #6
   1625c:	7819      	ldrb	r1, [r3, #0]
   1625e:	1dfb      	adds	r3, r7, #7
   16260:	781b      	ldrb	r3, [r3, #0]
   16262:	b25b      	sxtb	r3, r3
   16264:	0018      	movs	r0, r3
   16266:	4b03      	ldr	r3, [pc, #12]	; (16274 <socket_cb+0x30>)
   16268:	4798      	blx	r3
}
   1626a:	46c0      	nop			; (mov r8, r8)
   1626c:	46bd      	mov	sp, r7
   1626e:	b002      	add	sp, #8
   16270:	bd80      	pop	{r7, pc}
   16272:	46c0      	nop			; (mov r8, r8)
   16274:	0000efa5 	.word	0x0000efa5

00016278 <resolve_cb>:

static void resolve_cb(uint8_t *pu8DomainName, uint32_t u32ServerIP)
{
   16278:	b5b0      	push	{r4, r5, r7, lr}
   1627a:	b084      	sub	sp, #16
   1627c:	af02      	add	r7, sp, #8
   1627e:	6078      	str	r0, [r7, #4]
   16280:	6039      	str	r1, [r7, #0]
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
   16282:	683b      	ldr	r3, [r7, #0]
   16284:	22ff      	movs	r2, #255	; 0xff
   16286:	4013      	ands	r3, r2
   16288:	001c      	movs	r4, r3
	(int)IPV4_BYTE(u32ServerIP, 0), (int)IPV4_BYTE(u32ServerIP, 1),
   1628a:	683b      	ldr	r3, [r7, #0]
   1628c:	0a1b      	lsrs	r3, r3, #8
	http_client_socket_event_handler(sock, u8Msg, pvMsg);
}

static void resolve_cb(uint8_t *pu8DomainName, uint32_t u32ServerIP)
{
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
   1628e:	001a      	movs	r2, r3
   16290:	23ff      	movs	r3, #255	; 0xff
   16292:	401a      	ands	r2, r3
   16294:	0015      	movs	r5, r2
	(int)IPV4_BYTE(u32ServerIP, 0), (int)IPV4_BYTE(u32ServerIP, 1),
	(int)IPV4_BYTE(u32ServerIP, 2), (int)IPV4_BYTE(u32ServerIP, 3));
   16296:	683b      	ldr	r3, [r7, #0]
   16298:	0c1b      	lsrs	r3, r3, #16
	http_client_socket_event_handler(sock, u8Msg, pvMsg);
}

static void resolve_cb(uint8_t *pu8DomainName, uint32_t u32ServerIP)
{
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
   1629a:	001a      	movs	r2, r3
   1629c:	23ff      	movs	r3, #255	; 0xff
   1629e:	4013      	ands	r3, r2
	(int)IPV4_BYTE(u32ServerIP, 0), (int)IPV4_BYTE(u32ServerIP, 1),
	(int)IPV4_BYTE(u32ServerIP, 2), (int)IPV4_BYTE(u32ServerIP, 3));
   162a0:	683a      	ldr	r2, [r7, #0]
   162a2:	0e12      	lsrs	r2, r2, #24
	http_client_socket_event_handler(sock, u8Msg, pvMsg);
}

static void resolve_cb(uint8_t *pu8DomainName, uint32_t u32ServerIP)
{
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
   162a4:	6879      	ldr	r1, [r7, #4]
   162a6:	4808      	ldr	r0, [pc, #32]	; (162c8 <resolve_cb+0x50>)
   162a8:	9201      	str	r2, [sp, #4]
   162aa:	9300      	str	r3, [sp, #0]
   162ac:	002b      	movs	r3, r5
   162ae:	0022      	movs	r2, r4
   162b0:	4c06      	ldr	r4, [pc, #24]	; (162cc <resolve_cb+0x54>)
   162b2:	47a0      	blx	r4
	(int)IPV4_BYTE(u32ServerIP, 0), (int)IPV4_BYTE(u32ServerIP, 1),
	(int)IPV4_BYTE(u32ServerIP, 2), (int)IPV4_BYTE(u32ServerIP, 3));
	http_client_socket_resolve_handler(pu8DomainName, u32ServerIP);
   162b4:	683a      	ldr	r2, [r7, #0]
   162b6:	687b      	ldr	r3, [r7, #4]
   162b8:	0011      	movs	r1, r2
   162ba:	0018      	movs	r0, r3
   162bc:	4b04      	ldr	r3, [pc, #16]	; (162d0 <resolve_cb+0x58>)
   162be:	4798      	blx	r3
}
   162c0:	46c0      	nop			; (mov r8, r8)
   162c2:	46bd      	mov	sp, r7
   162c4:	b002      	add	sp, #8
   162c6:	bdb0      	pop	{r4, r5, r7, pc}
   162c8:	00019764 	.word	0x00019764
   162cc:	00016b7d 	.word	0x00016b7d
   162d0:	0000f109 	.word	0x0000f109

000162d4 <wifi_cb>:

static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
   162d4:	b590      	push	{r4, r7, lr}
   162d6:	b087      	sub	sp, #28
   162d8:	af02      	add	r7, sp, #8
   162da:	0002      	movs	r2, r0
   162dc:	6039      	str	r1, [r7, #0]
   162de:	1dfb      	adds	r3, r7, #7
   162e0:	701a      	strb	r2, [r3, #0]
	switch (u8MsgType) {
   162e2:	1dfb      	adds	r3, r7, #7
   162e4:	781b      	ldrb	r3, [r3, #0]
   162e6:	2b2c      	cmp	r3, #44	; 0x2c
   162e8:	d002      	beq.n	162f0 <wifi_cb+0x1c>
   162ea:	2b32      	cmp	r3, #50	; 0x32
   162ec:	d032      	beq.n	16354 <wifi_cb+0x80>
			start_download();
			break;
		}

		default:
		break;
   162ee:	e04d      	b.n	1638c <wifi_cb+0xb8>
static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
	switch (u8MsgType) {
		case M2M_WIFI_RESP_CON_STATE_CHANGED:
		{
			tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
   162f0:	683b      	ldr	r3, [r7, #0]
   162f2:	60fb      	str	r3, [r7, #12]
			if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
   162f4:	68fb      	ldr	r3, [r7, #12]
   162f6:	781b      	ldrb	r3, [r3, #0]
   162f8:	2b01      	cmp	r3, #1
   162fa:	d106      	bne.n	1630a <wifi_cb+0x36>
				printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
   162fc:	4b25      	ldr	r3, [pc, #148]	; (16394 <wifi_cb+0xc0>)
   162fe:	0018      	movs	r0, r3
   16300:	4b25      	ldr	r3, [pc, #148]	; (16398 <wifi_cb+0xc4>)
   16302:	4798      	blx	r3
				m2m_wifi_request_dhcp_client();
   16304:	4b25      	ldr	r3, [pc, #148]	; (1639c <wifi_cb+0xc8>)
   16306:	4798      	blx	r3

				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
				MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
			}

			break;
   16308:	e03f      	b.n	1638a <wifi_cb+0xb6>
		{
			tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
			if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
				printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
				m2m_wifi_request_dhcp_client();
				} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
   1630a:	68fb      	ldr	r3, [r7, #12]
   1630c:	781b      	ldrb	r3, [r3, #0]
   1630e:	2b00      	cmp	r3, #0
   16310:	d13b      	bne.n	1638a <wifi_cb+0xb6>
				printf("wifi_cb: M2M_WIFI_DISCONNECTED\r\n");
   16312:	4b23      	ldr	r3, [pc, #140]	; (163a0 <wifi_cb+0xcc>)
   16314:	0018      	movs	r0, r3
   16316:	4b20      	ldr	r3, [pc, #128]	; (16398 <wifi_cb+0xc4>)
   16318:	4798      	blx	r3
				clear_state(WIFI_CONNECTED);
   1631a:	2002      	movs	r0, #2
   1631c:	4b21      	ldr	r3, [pc, #132]	; (163a4 <wifi_cb+0xd0>)
   1631e:	4798      	blx	r3
				if (is_state_set(DOWNLOADING)) {
   16320:	2008      	movs	r0, #8
   16322:	4b21      	ldr	r3, [pc, #132]	; (163a8 <wifi_cb+0xd4>)
   16324:	4798      	blx	r3
   16326:	1e03      	subs	r3, r0, #0
   16328:	d002      	beq.n	16330 <wifi_cb+0x5c>
					clear_state(DOWNLOADING);
   1632a:	2008      	movs	r0, #8
   1632c:	4b1d      	ldr	r3, [pc, #116]	; (163a4 <wifi_cb+0xd0>)
   1632e:	4798      	blx	r3
				}

				if (is_state_set(GET_REQUESTED)) {
   16330:	2004      	movs	r0, #4
   16332:	4b1d      	ldr	r3, [pc, #116]	; (163a8 <wifi_cb+0xd4>)
   16334:	4798      	blx	r3
   16336:	1e03      	subs	r3, r0, #0
   16338:	d002      	beq.n	16340 <wifi_cb+0x6c>
					clear_state(GET_REQUESTED);
   1633a:	2004      	movs	r0, #4
   1633c:	4b19      	ldr	r3, [pc, #100]	; (163a4 <wifi_cb+0xd0>)
   1633e:	4798      	blx	r3
				}

				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
   16340:	4a1a      	ldr	r2, [pc, #104]	; (163ac <wifi_cb+0xd8>)
   16342:	481b      	ldr	r0, [pc, #108]	; (163b0 <wifi_cb+0xdc>)
   16344:	23ff      	movs	r3, #255	; 0xff
   16346:	9300      	str	r3, [sp, #0]
   16348:	0013      	movs	r3, r2
   1634a:	2202      	movs	r2, #2
   1634c:	2116      	movs	r1, #22
   1634e:	4c19      	ldr	r4, [pc, #100]	; (163b4 <wifi_cb+0xe0>)
   16350:	47a0      	blx	r4
				MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
			}

			break;
   16352:	e01a      	b.n	1638a <wifi_cb+0xb6>
		}

		case M2M_WIFI_REQ_DHCP_CONF:
		{
			uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
   16354:	683b      	ldr	r3, [r7, #0]
   16356:	60bb      	str	r3, [r7, #8]
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
   16358:	68bb      	ldr	r3, [r7, #8]
   1635a:	781b      	ldrb	r3, [r3, #0]
		}

		case M2M_WIFI_REQ_DHCP_CONF:
		{
			uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
   1635c:	0019      	movs	r1, r3
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
   1635e:	68bb      	ldr	r3, [r7, #8]
   16360:	3301      	adds	r3, #1
   16362:	781b      	ldrb	r3, [r3, #0]
		}

		case M2M_WIFI_REQ_DHCP_CONF:
		{
			uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
   16364:	001a      	movs	r2, r3
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
   16366:	68bb      	ldr	r3, [r7, #8]
   16368:	3302      	adds	r3, #2
   1636a:	781b      	ldrb	r3, [r3, #0]
		}

		case M2M_WIFI_REQ_DHCP_CONF:
		{
			uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
   1636c:	001c      	movs	r4, r3
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
   1636e:	68bb      	ldr	r3, [r7, #8]
   16370:	3303      	adds	r3, #3
   16372:	781b      	ldrb	r3, [r3, #0]
		}

		case M2M_WIFI_REQ_DHCP_CONF:
		{
			uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
   16374:	4810      	ldr	r0, [pc, #64]	; (163b8 <wifi_cb+0xe4>)
   16376:	9300      	str	r3, [sp, #0]
   16378:	0023      	movs	r3, r4
   1637a:	4c10      	ldr	r4, [pc, #64]	; (163bc <wifi_cb+0xe8>)
   1637c:	47a0      	blx	r4
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
			add_state(WIFI_CONNECTED);
   1637e:	2002      	movs	r0, #2
   16380:	4b0f      	ldr	r3, [pc, #60]	; (163c0 <wifi_cb+0xec>)
   16382:	4798      	blx	r3
			start_download();
   16384:	4b0f      	ldr	r3, [pc, #60]	; (163c4 <wifi_cb+0xf0>)
   16386:	4798      	blx	r3
			break;
   16388:	e000      	b.n	1638c <wifi_cb+0xb8>

				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
				MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
			}

			break;
   1638a:	46c0      	nop			; (mov r8, r8)
		}

		default:
		break;
	}
}
   1638c:	46c0      	nop			; (mov r8, r8)
   1638e:	46bd      	mov	sp, r7
   16390:	b005      	add	sp, #20
   16392:	bd90      	pop	{r4, r7, pc}
   16394:	00019794 	.word	0x00019794
   16398:	00016c9d 	.word	0x00016c9d
   1639c:	0000a431 	.word	0x0000a431
   163a0:	000197b4 	.word	0x000197b4
   163a4:	00015da5 	.word	0x00015da5
   163a8:	00015e01 	.word	0x00015e01
   163ac:	000197d4 	.word	0x000197d4
   163b0:	000197e0 	.word	0x000197e0
   163b4:	00009f69 	.word	0x00009f69
   163b8:	000197f8 	.word	0x000197f8
   163bc:	00016b7d 	.word	0x00016b7d
   163c0:	00015dd9 	.word	0x00015dd9
   163c4:	00015ee1 	.word	0x00015ee1

000163c8 <configure_http_client>:

static void configure_http_client(void)
{
   163c8:	b580      	push	{r7, lr}
   163ca:	b088      	sub	sp, #32
   163cc:	af00      	add	r7, sp, #0
	struct http_client_config httpc_conf;
	int ret;

	http_client_get_config_defaults(&httpc_conf);
   163ce:	003b      	movs	r3, r7
   163d0:	0018      	movs	r0, r3
   163d2:	4b12      	ldr	r3, [pc, #72]	; (1641c <configure_http_client+0x54>)
   163d4:	4798      	blx	r3

	httpc_conf.recv_buffer_size = MAIN_BUFFER_MAX_SIZE;
   163d6:	003b      	movs	r3, r7
   163d8:	2280      	movs	r2, #128	; 0x80
   163da:	00d2      	lsls	r2, r2, #3
   163dc:	611a      	str	r2, [r3, #16]
	httpc_conf.timer_inst = &swt_module_inst;
   163de:	003b      	movs	r3, r7
   163e0:	4a0f      	ldr	r2, [pc, #60]	; (16420 <configure_http_client+0x58>)
   163e2:	605a      	str	r2, [r3, #4]

	ret = http_client_init(&http_client_module_inst, &httpc_conf);
   163e4:	003a      	movs	r2, r7
   163e6:	4b0f      	ldr	r3, [pc, #60]	; (16424 <configure_http_client+0x5c>)
   163e8:	0011      	movs	r1, r2
   163ea:	0018      	movs	r0, r3
   163ec:	4b0e      	ldr	r3, [pc, #56]	; (16428 <configure_http_client+0x60>)
   163ee:	4798      	blx	r3
   163f0:	0003      	movs	r3, r0
   163f2:	61fb      	str	r3, [r7, #28]
	if (ret < 0) {
   163f4:	69fb      	ldr	r3, [r7, #28]
   163f6:	2b00      	cmp	r3, #0
   163f8:	da06      	bge.n	16408 <configure_http_client+0x40>
		printf("configure_http_client: HTTP client initialization failed! (res %d)\r\n", ret);
   163fa:	69fa      	ldr	r2, [r7, #28]
   163fc:	4b0b      	ldr	r3, [pc, #44]	; (1642c <configure_http_client+0x64>)
   163fe:	0011      	movs	r1, r2
   16400:	0018      	movs	r0, r3
   16402:	4b0b      	ldr	r3, [pc, #44]	; (16430 <configure_http_client+0x68>)
   16404:	4798      	blx	r3
		while (1) {
			} // Loop forever
   16406:	e7fe      	b.n	16406 <configure_http_client+0x3e>
		}

		http_client_register_callback(&http_client_module_inst, http_client_callback);
   16408:	4a0a      	ldr	r2, [pc, #40]	; (16434 <configure_http_client+0x6c>)
   1640a:	4b06      	ldr	r3, [pc, #24]	; (16424 <configure_http_client+0x5c>)
   1640c:	0011      	movs	r1, r2
   1640e:	0018      	movs	r0, r3
   16410:	4b09      	ldr	r3, [pc, #36]	; (16438 <configure_http_client+0x70>)
   16412:	4798      	blx	r3
}
   16414:	46c0      	nop			; (mov r8, r8)
   16416:	46bd      	mov	sp, r7
   16418:	b008      	add	sp, #32
   1641a:	bd80      	pop	{r7, pc}
   1641c:	0000edcd 	.word	0x0000edcd
   16420:	20000c18 	.word	0x20000c18
   16424:	20000c70 	.word	0x20000c70
   16428:	0000ee19 	.word	0x0000ee19
   1642c:	00019820 	.word	0x00019820
   16430:	00016b7d 	.word	0x00016b7d
   16434:	00015f71 	.word	0x00015f71
   16438:	0000ef05 	.word	0x0000ef05

0001643c <download_firmware>:

static void download_firmware()
{
   1643c:	b590      	push	{r4, r7, lr}
   1643e:	b083      	sub	sp, #12
   16440:	af02      	add	r7, sp, #8
	flash_addr = 0x00000; //Starting addr on flash where downloaded file is stored
   16442:	4b1b      	ldr	r3, [pc, #108]	; (164b0 <download_firmware+0x74>)
   16444:	2200      	movs	r2, #0
   16446:	601a      	str	r2, [r3, #0]
	
	/* Connect to router and download stuff and store it in flash */
	printf("download_firmware: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
   16448:	4a1a      	ldr	r2, [pc, #104]	; (164b4 <download_firmware+0x78>)
   1644a:	4b1b      	ldr	r3, [pc, #108]	; (164b8 <download_firmware+0x7c>)
   1644c:	0011      	movs	r1, r2
   1644e:	0018      	movs	r0, r3
   16450:	4b1a      	ldr	r3, [pc, #104]	; (164bc <download_firmware+0x80>)
   16452:	4798      	blx	r3
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
   16454:	4a1a      	ldr	r2, [pc, #104]	; (164c0 <download_firmware+0x84>)
   16456:	4817      	ldr	r0, [pc, #92]	; (164b4 <download_firmware+0x78>)
   16458:	23ff      	movs	r3, #255	; 0xff
   1645a:	9300      	str	r3, [sp, #0]
   1645c:	0013      	movs	r3, r2
   1645e:	2202      	movs	r2, #2
   16460:	2116      	movs	r1, #22
   16462:	4c18      	ldr	r4, [pc, #96]	; (164c4 <download_firmware+0x88>)
   16464:	47a0      	blx	r4
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
   16466:	e006      	b.n	16476 <download_firmware+0x3a>
		m2m_wifi_handle_events(NULL);
   16468:	2000      	movs	r0, #0
   1646a:	4b17      	ldr	r3, [pc, #92]	; (164c8 <download_firmware+0x8c>)
   1646c:	4798      	blx	r3
		sw_timer_task(&swt_module_inst);
   1646e:	4b17      	ldr	r3, [pc, #92]	; (164cc <download_firmware+0x90>)
   16470:	0018      	movs	r0, r3
   16472:	4b17      	ldr	r3, [pc, #92]	; (164d0 <download_firmware+0x94>)
   16474:	4798      	blx	r3
	flash_addr = 0x00000; //Starting addr on flash where downloaded file is stored
	
	/* Connect to router and download stuff and store it in flash */
	printf("download_firmware: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
   16476:	2010      	movs	r0, #16
   16478:	4b16      	ldr	r3, [pc, #88]	; (164d4 <download_firmware+0x98>)
   1647a:	4798      	blx	r3
   1647c:	0003      	movs	r3, r0
   1647e:	001a      	movs	r2, r3
   16480:	2301      	movs	r3, #1
   16482:	4053      	eors	r3, r2
   16484:	b2db      	uxtb	r3, r3
   16486:	2b00      	cmp	r3, #0
   16488:	d009      	beq.n	1649e <download_firmware+0x62>
   1648a:	2020      	movs	r0, #32
   1648c:	4b11      	ldr	r3, [pc, #68]	; (164d4 <download_firmware+0x98>)
   1648e:	4798      	blx	r3
   16490:	0003      	movs	r3, r0
   16492:	001a      	movs	r2, r3
   16494:	2301      	movs	r3, #1
   16496:	4053      	eors	r3, r2
   16498:	b2db      	uxtb	r3, r3
   1649a:	2b00      	cmp	r3, #0
   1649c:	d1e4      	bne.n	16468 <download_firmware+0x2c>
		m2m_wifi_handle_events(NULL);
		sw_timer_task(&swt_module_inst);
	}
	printf("download_firmware: done.\r\n");
   1649e:	4b0e      	ldr	r3, [pc, #56]	; (164d8 <download_firmware+0x9c>)
   164a0:	0018      	movs	r0, r3
   164a2:	4b0e      	ldr	r3, [pc, #56]	; (164dc <download_firmware+0xa0>)
   164a4:	4798      	blx	r3
}
   164a6:	46c0      	nop			; (mov r8, r8)
   164a8:	46bd      	mov	sp, r7
   164aa:	b001      	add	sp, #4
   164ac:	bd90      	pop	{r4, r7, pc}
   164ae:	46c0      	nop			; (mov r8, r8)
   164b0:	20000220 	.word	0x20000220
   164b4:	000197e0 	.word	0x000197e0
   164b8:	00019868 	.word	0x00019868
   164bc:	00016b7d 	.word	0x00016b7d
   164c0:	000197d4 	.word	0x000197d4
   164c4:	00009f69 	.word	0x00009f69
   164c8:	00009f4d 	.word	0x00009f4d
   164cc:	20000c18 	.word	0x20000c18
   164d0:	0001095d 	.word	0x0001095d
   164d4:	00015e01 	.word	0x00015e01
   164d8:	0001989c 	.word	0x0001989c
   164dc:	00016c9d 	.word	0x00016c9d

000164e0 <main>:

int main (void)
{
   164e0:	b590      	push	{r4, r7, lr}
   164e2:	b08b      	sub	sp, #44	; 0x2c
   164e4:	af00      	add	r7, sp, #0
	
	tstrWifiInitParam param;
	int8_t ret;
	init_state();
   164e6:	4b38      	ldr	r3, [pc, #224]	; (165c8 <main+0xe8>)
   164e8:	4798      	blx	r3
	
	system_init();
   164ea:	4b38      	ldr	r3, [pc, #224]	; (165cc <main+0xec>)
   164ec:	4798      	blx	r3
	//system_interrupt_enable_global();
	configure_port_pins();
   164ee:	4b38      	ldr	r3, [pc, #224]	; (165d0 <main+0xf0>)
   164f0:	4798      	blx	r3
	//delay_init();
	configure_console();
   164f2:	4b38      	ldr	r3, [pc, #224]	; (165d4 <main+0xf4>)
   164f4:	4798      	blx	r3
	configure_nvm();
   164f6:	4b38      	ldr	r3, [pc, #224]	; (165d8 <main+0xf8>)
   164f8:	4798      	blx	r3
	configure_spi_flash();
   164fa:	4b38      	ldr	r3, [pc, #224]	; (165dc <main+0xfc>)
   164fc:	4798      	blx	r3
	configure_timer();
   164fe:	4b38      	ldr	r3, [pc, #224]	; (165e0 <main+0x100>)
   16500:	4798      	blx	r3
	configure_http_client();
   16502:	4b38      	ldr	r3, [pc, #224]	; (165e4 <main+0x104>)
   16504:	4798      	blx	r3
	nm_bsp_init();
   16506:	4b38      	ldr	r3, [pc, #224]	; (165e8 <main+0x108>)
   16508:	4798      	blx	r3
	
	
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
   1650a:	230c      	movs	r3, #12
   1650c:	18fb      	adds	r3, r7, r3
   1650e:	2218      	movs	r2, #24
   16510:	2100      	movs	r1, #0
   16512:	0018      	movs	r0, r3
   16514:	4b35      	ldr	r3, [pc, #212]	; (165ec <main+0x10c>)
   16516:	4798      	blx	r3
	
	param.pfAppWifiCb = wifi_cb;
   16518:	230c      	movs	r3, #12
   1651a:	18fb      	adds	r3, r7, r3
   1651c:	4a34      	ldr	r2, [pc, #208]	; (165f0 <main+0x110>)
   1651e:	601a      	str	r2, [r3, #0]
	ret = m2m_wifi_init(&param);
   16520:	2327      	movs	r3, #39	; 0x27
   16522:	18fc      	adds	r4, r7, r3
   16524:	230c      	movs	r3, #12
   16526:	18fb      	adds	r3, r7, r3
   16528:	0018      	movs	r0, r3
   1652a:	4b32      	ldr	r3, [pc, #200]	; (165f4 <main+0x114>)
   1652c:	4798      	blx	r3
   1652e:	0003      	movs	r3, r0
   16530:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
   16532:	2327      	movs	r3, #39	; 0x27
   16534:	18fb      	adds	r3, r7, r3
   16536:	781b      	ldrb	r3, [r3, #0]
   16538:	b25b      	sxtb	r3, r3
   1653a:	2b00      	cmp	r3, #0
   1653c:	d009      	beq.n	16552 <main+0x72>
		printf("main: m2m_wifi_init call error! (res %d)\r\n", ret);
   1653e:	2327      	movs	r3, #39	; 0x27
   16540:	18fb      	adds	r3, r7, r3
   16542:	2200      	movs	r2, #0
   16544:	569a      	ldrsb	r2, [r3, r2]
   16546:	4b2c      	ldr	r3, [pc, #176]	; (165f8 <main+0x118>)
   16548:	0011      	movs	r1, r2
   1654a:	0018      	movs	r0, r3
   1654c:	4b2b      	ldr	r3, [pc, #172]	; (165fc <main+0x11c>)
   1654e:	4798      	blx	r3
		while (1) {
		}
   16550:	e7fe      	b.n	16550 <main+0x70>
	}
	
	socketInit();
   16552:	4b2b      	ldr	r3, [pc, #172]	; (16600 <main+0x120>)
   16554:	4798      	blx	r3
	registerSocketCallback(socket_cb, resolve_cb);
   16556:	4a2b      	ldr	r2, [pc, #172]	; (16604 <main+0x124>)
   16558:	4b2b      	ldr	r3, [pc, #172]	; (16608 <main+0x128>)
   1655a:	0011      	movs	r1, r2
   1655c:	0018      	movs	r0, r3
   1655e:	4b2b      	ldr	r3, [pc, #172]	; (1660c <main+0x12c>)
   16560:	4798      	blx	r3
	write_firmware = false; 
   16562:	4b2b      	ldr	r3, [pc, #172]	; (16610 <main+0x130>)
   16564:	2200      	movs	r2, #0
   16566:	701a      	strb	r2, [r3, #0]
	while (1) 
	{
		if (port_pin_get_input_level(B1) == true) {
   16568:	2037      	movs	r0, #55	; 0x37
   1656a:	4b2a      	ldr	r3, [pc, #168]	; (16614 <main+0x134>)
   1656c:	4798      	blx	r3
   1656e:	1e03      	subs	r3, r0, #0
   16570:	d004      	beq.n	1657c <main+0x9c>
			port_pin_set_output_level(LED_0_PIN, false);
   16572:	2100      	movs	r1, #0
   16574:	2017      	movs	r0, #23
   16576:	4b28      	ldr	r3, [pc, #160]	; (16618 <main+0x138>)
   16578:	4798      	blx	r3
   1657a:	e006      	b.n	1658a <main+0xaa>
		}
		else 
		{
			port_pin_set_output_level(LED_0_PIN, true);
   1657c:	2101      	movs	r1, #1
   1657e:	2017      	movs	r0, #23
   16580:	4b25      	ldr	r3, [pc, #148]	; (16618 <main+0x138>)
   16582:	4798      	blx	r3
			write_firmware = true;
   16584:	4b22      	ldr	r3, [pc, #136]	; (16610 <main+0x130>)
   16586:	2201      	movs	r2, #1
   16588:	701a      	strb	r2, [r3, #0]
		}
		
		// receive command from IBM BlueMix
		//....................
		//write the updated status
		if(write_firmware)
   1658a:	4b21      	ldr	r3, [pc, #132]	; (16610 <main+0x130>)
   1658c:	781b      	ldrb	r3, [r3, #0]
   1658e:	2b00      	cmp	r3, #0
   16590:	d0ea      	beq.n	16568 <main+0x88>
		{
			// download firmware into serial flash and upgrade
			download_firmware();
   16592:	4b22      	ldr	r3, [pc, #136]	; (1661c <main+0x13c>)
   16594:	4798      	blx	r3
			printf("Pretending to download firmware\n\r");
   16596:	4b22      	ldr	r3, [pc, #136]	; (16620 <main+0x140>)
   16598:	0018      	movs	r0, r3
   1659a:	4b18      	ldr	r3, [pc, #96]	; (165fc <main+0x11c>)
   1659c:	4798      	blx	r3
			Firmware_Status_t fw_status = getFWStat();//*(Firmware_Status_t*)FW_STAT_ADDRESS;
   1659e:	1d3b      	adds	r3, r7, #4
   165a0:	0018      	movs	r0, r3
   165a2:	4b20      	ldr	r3, [pc, #128]	; (16624 <main+0x144>)
   165a4:	4798      	blx	r3
			//printf("fw_status.writenew_image = %d\n\r before mod\n\r", fw_status.writenew_image);
			*(uint32_t*)fw_status.signature = 0xEFBEADDE; //replace with checksum of downloaded image
   165a6:	1d3b      	adds	r3, r7, #4
   165a8:	4a1f      	ldr	r2, [pc, #124]	; (16628 <main+0x148>)
   165aa:	601a      	str	r2, [r3, #0]
 			fw_status.downloaded_image = 0;
   165ac:	1d3b      	adds	r3, r7, #4
   165ae:	2200      	movs	r2, #0
   165b0:	715a      	strb	r2, [r3, #5]
 			fw_status.writenew_image = 1;  // write image flag
   165b2:	1d3b      	adds	r3, r7, #4
   165b4:	2201      	movs	r2, #1
   165b6:	719a      	strb	r2, [r3, #6]
			//printf("fw_status.writenew_image = %d\n\r after mod before write\n\r", fw_status.writenew_image);
			writeFWStat(fw_status);
   165b8:	1d3b      	adds	r3, r7, #4
   165ba:	6818      	ldr	r0, [r3, #0]
   165bc:	6859      	ldr	r1, [r3, #4]
   165be:	4b1b      	ldr	r3, [pc, #108]	; (1662c <main+0x14c>)
   165c0:	4798      	blx	r3
			// reset to begin writing firmware
			system_reset();
   165c2:	4b1b      	ldr	r3, [pc, #108]	; (16630 <main+0x150>)
   165c4:	4798      	blx	r3
		}
	}	
   165c6:	e7cf      	b.n	16568 <main+0x88>
   165c8:	00015d91 	.word	0x00015d91
   165cc:	000153a5 	.word	0x000153a5
   165d0:	00015c79 	.word	0x00015c79
   165d4:	00015a2d 	.word	0x00015a2d
   165d8:	00015aa1 	.word	0x00015aa1
   165dc:	00015cb9 	.word	0x00015cb9
   165e0:	00015d55 	.word	0x00015d55
   165e4:	000163c9 	.word	0x000163c9
   165e8:	000082a1 	.word	0x000082a1
   165ec:	00016a35 	.word	0x00016a35
   165f0:	000162d5 	.word	0x000162d5
   165f4:	00009d61 	.word	0x00009d61
   165f8:	000198b8 	.word	0x000198b8
   165fc:	00016b7d 	.word	0x00016b7d
   16600:	0000cf65 	.word	0x0000cf65
   16604:	00016279 	.word	0x00016279
   16608:	00016245 	.word	0x00016245
   1660c:	0000cfb5 	.word	0x0000cfb5
   16610:	2000011c 	.word	0x2000011c
   16614:	0001555d 	.word	0x0001555d
   16618:	000155a1 	.word	0x000155a1
   1661c:	0001643d 	.word	0x0001643d
   16620:	000198e4 	.word	0x000198e4
   16624:	00015acd 	.word	0x00015acd
   16628:	efbeadde 	.word	0xefbeadde
   1662c:	00015b8d 	.word	0x00015b8d
   16630:	000155f5 	.word	0x000155f5

00016634 <__aeabi_uidiv>:
   16634:	2200      	movs	r2, #0
   16636:	0843      	lsrs	r3, r0, #1
   16638:	428b      	cmp	r3, r1
   1663a:	d374      	bcc.n	16726 <__aeabi_uidiv+0xf2>
   1663c:	0903      	lsrs	r3, r0, #4
   1663e:	428b      	cmp	r3, r1
   16640:	d35f      	bcc.n	16702 <__aeabi_uidiv+0xce>
   16642:	0a03      	lsrs	r3, r0, #8
   16644:	428b      	cmp	r3, r1
   16646:	d344      	bcc.n	166d2 <__aeabi_uidiv+0x9e>
   16648:	0b03      	lsrs	r3, r0, #12
   1664a:	428b      	cmp	r3, r1
   1664c:	d328      	bcc.n	166a0 <__aeabi_uidiv+0x6c>
   1664e:	0c03      	lsrs	r3, r0, #16
   16650:	428b      	cmp	r3, r1
   16652:	d30d      	bcc.n	16670 <__aeabi_uidiv+0x3c>
   16654:	22ff      	movs	r2, #255	; 0xff
   16656:	0209      	lsls	r1, r1, #8
   16658:	ba12      	rev	r2, r2
   1665a:	0c03      	lsrs	r3, r0, #16
   1665c:	428b      	cmp	r3, r1
   1665e:	d302      	bcc.n	16666 <__aeabi_uidiv+0x32>
   16660:	1212      	asrs	r2, r2, #8
   16662:	0209      	lsls	r1, r1, #8
   16664:	d065      	beq.n	16732 <__aeabi_uidiv+0xfe>
   16666:	0b03      	lsrs	r3, r0, #12
   16668:	428b      	cmp	r3, r1
   1666a:	d319      	bcc.n	166a0 <__aeabi_uidiv+0x6c>
   1666c:	e000      	b.n	16670 <__aeabi_uidiv+0x3c>
   1666e:	0a09      	lsrs	r1, r1, #8
   16670:	0bc3      	lsrs	r3, r0, #15
   16672:	428b      	cmp	r3, r1
   16674:	d301      	bcc.n	1667a <__aeabi_uidiv+0x46>
   16676:	03cb      	lsls	r3, r1, #15
   16678:	1ac0      	subs	r0, r0, r3
   1667a:	4152      	adcs	r2, r2
   1667c:	0b83      	lsrs	r3, r0, #14
   1667e:	428b      	cmp	r3, r1
   16680:	d301      	bcc.n	16686 <__aeabi_uidiv+0x52>
   16682:	038b      	lsls	r3, r1, #14
   16684:	1ac0      	subs	r0, r0, r3
   16686:	4152      	adcs	r2, r2
   16688:	0b43      	lsrs	r3, r0, #13
   1668a:	428b      	cmp	r3, r1
   1668c:	d301      	bcc.n	16692 <__aeabi_uidiv+0x5e>
   1668e:	034b      	lsls	r3, r1, #13
   16690:	1ac0      	subs	r0, r0, r3
   16692:	4152      	adcs	r2, r2
   16694:	0b03      	lsrs	r3, r0, #12
   16696:	428b      	cmp	r3, r1
   16698:	d301      	bcc.n	1669e <__aeabi_uidiv+0x6a>
   1669a:	030b      	lsls	r3, r1, #12
   1669c:	1ac0      	subs	r0, r0, r3
   1669e:	4152      	adcs	r2, r2
   166a0:	0ac3      	lsrs	r3, r0, #11
   166a2:	428b      	cmp	r3, r1
   166a4:	d301      	bcc.n	166aa <__aeabi_uidiv+0x76>
   166a6:	02cb      	lsls	r3, r1, #11
   166a8:	1ac0      	subs	r0, r0, r3
   166aa:	4152      	adcs	r2, r2
   166ac:	0a83      	lsrs	r3, r0, #10
   166ae:	428b      	cmp	r3, r1
   166b0:	d301      	bcc.n	166b6 <__aeabi_uidiv+0x82>
   166b2:	028b      	lsls	r3, r1, #10
   166b4:	1ac0      	subs	r0, r0, r3
   166b6:	4152      	adcs	r2, r2
   166b8:	0a43      	lsrs	r3, r0, #9
   166ba:	428b      	cmp	r3, r1
   166bc:	d301      	bcc.n	166c2 <__aeabi_uidiv+0x8e>
   166be:	024b      	lsls	r3, r1, #9
   166c0:	1ac0      	subs	r0, r0, r3
   166c2:	4152      	adcs	r2, r2
   166c4:	0a03      	lsrs	r3, r0, #8
   166c6:	428b      	cmp	r3, r1
   166c8:	d301      	bcc.n	166ce <__aeabi_uidiv+0x9a>
   166ca:	020b      	lsls	r3, r1, #8
   166cc:	1ac0      	subs	r0, r0, r3
   166ce:	4152      	adcs	r2, r2
   166d0:	d2cd      	bcs.n	1666e <__aeabi_uidiv+0x3a>
   166d2:	09c3      	lsrs	r3, r0, #7
   166d4:	428b      	cmp	r3, r1
   166d6:	d301      	bcc.n	166dc <__aeabi_uidiv+0xa8>
   166d8:	01cb      	lsls	r3, r1, #7
   166da:	1ac0      	subs	r0, r0, r3
   166dc:	4152      	adcs	r2, r2
   166de:	0983      	lsrs	r3, r0, #6
   166e0:	428b      	cmp	r3, r1
   166e2:	d301      	bcc.n	166e8 <__aeabi_uidiv+0xb4>
   166e4:	018b      	lsls	r3, r1, #6
   166e6:	1ac0      	subs	r0, r0, r3
   166e8:	4152      	adcs	r2, r2
   166ea:	0943      	lsrs	r3, r0, #5
   166ec:	428b      	cmp	r3, r1
   166ee:	d301      	bcc.n	166f4 <__aeabi_uidiv+0xc0>
   166f0:	014b      	lsls	r3, r1, #5
   166f2:	1ac0      	subs	r0, r0, r3
   166f4:	4152      	adcs	r2, r2
   166f6:	0903      	lsrs	r3, r0, #4
   166f8:	428b      	cmp	r3, r1
   166fa:	d301      	bcc.n	16700 <__aeabi_uidiv+0xcc>
   166fc:	010b      	lsls	r3, r1, #4
   166fe:	1ac0      	subs	r0, r0, r3
   16700:	4152      	adcs	r2, r2
   16702:	08c3      	lsrs	r3, r0, #3
   16704:	428b      	cmp	r3, r1
   16706:	d301      	bcc.n	1670c <__aeabi_uidiv+0xd8>
   16708:	00cb      	lsls	r3, r1, #3
   1670a:	1ac0      	subs	r0, r0, r3
   1670c:	4152      	adcs	r2, r2
   1670e:	0883      	lsrs	r3, r0, #2
   16710:	428b      	cmp	r3, r1
   16712:	d301      	bcc.n	16718 <__aeabi_uidiv+0xe4>
   16714:	008b      	lsls	r3, r1, #2
   16716:	1ac0      	subs	r0, r0, r3
   16718:	4152      	adcs	r2, r2
   1671a:	0843      	lsrs	r3, r0, #1
   1671c:	428b      	cmp	r3, r1
   1671e:	d301      	bcc.n	16724 <__aeabi_uidiv+0xf0>
   16720:	004b      	lsls	r3, r1, #1
   16722:	1ac0      	subs	r0, r0, r3
   16724:	4152      	adcs	r2, r2
   16726:	1a41      	subs	r1, r0, r1
   16728:	d200      	bcs.n	1672c <__aeabi_uidiv+0xf8>
   1672a:	4601      	mov	r1, r0
   1672c:	4152      	adcs	r2, r2
   1672e:	4610      	mov	r0, r2
   16730:	4770      	bx	lr
   16732:	e7ff      	b.n	16734 <__aeabi_uidiv+0x100>
   16734:	b501      	push	{r0, lr}
   16736:	2000      	movs	r0, #0
   16738:	f000 f8f0 	bl	1691c <__aeabi_idiv0>
   1673c:	bd02      	pop	{r1, pc}
   1673e:	46c0      	nop			; (mov r8, r8)

00016740 <__aeabi_uidivmod>:
   16740:	2900      	cmp	r1, #0
   16742:	d0f7      	beq.n	16734 <__aeabi_uidiv+0x100>
   16744:	e776      	b.n	16634 <__aeabi_uidiv>
   16746:	4770      	bx	lr

00016748 <__aeabi_idiv>:
   16748:	4603      	mov	r3, r0
   1674a:	430b      	orrs	r3, r1
   1674c:	d47f      	bmi.n	1684e <__aeabi_idiv+0x106>
   1674e:	2200      	movs	r2, #0
   16750:	0843      	lsrs	r3, r0, #1
   16752:	428b      	cmp	r3, r1
   16754:	d374      	bcc.n	16840 <__aeabi_idiv+0xf8>
   16756:	0903      	lsrs	r3, r0, #4
   16758:	428b      	cmp	r3, r1
   1675a:	d35f      	bcc.n	1681c <__aeabi_idiv+0xd4>
   1675c:	0a03      	lsrs	r3, r0, #8
   1675e:	428b      	cmp	r3, r1
   16760:	d344      	bcc.n	167ec <__aeabi_idiv+0xa4>
   16762:	0b03      	lsrs	r3, r0, #12
   16764:	428b      	cmp	r3, r1
   16766:	d328      	bcc.n	167ba <__aeabi_idiv+0x72>
   16768:	0c03      	lsrs	r3, r0, #16
   1676a:	428b      	cmp	r3, r1
   1676c:	d30d      	bcc.n	1678a <__aeabi_idiv+0x42>
   1676e:	22ff      	movs	r2, #255	; 0xff
   16770:	0209      	lsls	r1, r1, #8
   16772:	ba12      	rev	r2, r2
   16774:	0c03      	lsrs	r3, r0, #16
   16776:	428b      	cmp	r3, r1
   16778:	d302      	bcc.n	16780 <__aeabi_idiv+0x38>
   1677a:	1212      	asrs	r2, r2, #8
   1677c:	0209      	lsls	r1, r1, #8
   1677e:	d065      	beq.n	1684c <__aeabi_idiv+0x104>
   16780:	0b03      	lsrs	r3, r0, #12
   16782:	428b      	cmp	r3, r1
   16784:	d319      	bcc.n	167ba <__aeabi_idiv+0x72>
   16786:	e000      	b.n	1678a <__aeabi_idiv+0x42>
   16788:	0a09      	lsrs	r1, r1, #8
   1678a:	0bc3      	lsrs	r3, r0, #15
   1678c:	428b      	cmp	r3, r1
   1678e:	d301      	bcc.n	16794 <__aeabi_idiv+0x4c>
   16790:	03cb      	lsls	r3, r1, #15
   16792:	1ac0      	subs	r0, r0, r3
   16794:	4152      	adcs	r2, r2
   16796:	0b83      	lsrs	r3, r0, #14
   16798:	428b      	cmp	r3, r1
   1679a:	d301      	bcc.n	167a0 <__aeabi_idiv+0x58>
   1679c:	038b      	lsls	r3, r1, #14
   1679e:	1ac0      	subs	r0, r0, r3
   167a0:	4152      	adcs	r2, r2
   167a2:	0b43      	lsrs	r3, r0, #13
   167a4:	428b      	cmp	r3, r1
   167a6:	d301      	bcc.n	167ac <__aeabi_idiv+0x64>
   167a8:	034b      	lsls	r3, r1, #13
   167aa:	1ac0      	subs	r0, r0, r3
   167ac:	4152      	adcs	r2, r2
   167ae:	0b03      	lsrs	r3, r0, #12
   167b0:	428b      	cmp	r3, r1
   167b2:	d301      	bcc.n	167b8 <__aeabi_idiv+0x70>
   167b4:	030b      	lsls	r3, r1, #12
   167b6:	1ac0      	subs	r0, r0, r3
   167b8:	4152      	adcs	r2, r2
   167ba:	0ac3      	lsrs	r3, r0, #11
   167bc:	428b      	cmp	r3, r1
   167be:	d301      	bcc.n	167c4 <__aeabi_idiv+0x7c>
   167c0:	02cb      	lsls	r3, r1, #11
   167c2:	1ac0      	subs	r0, r0, r3
   167c4:	4152      	adcs	r2, r2
   167c6:	0a83      	lsrs	r3, r0, #10
   167c8:	428b      	cmp	r3, r1
   167ca:	d301      	bcc.n	167d0 <__aeabi_idiv+0x88>
   167cc:	028b      	lsls	r3, r1, #10
   167ce:	1ac0      	subs	r0, r0, r3
   167d0:	4152      	adcs	r2, r2
   167d2:	0a43      	lsrs	r3, r0, #9
   167d4:	428b      	cmp	r3, r1
   167d6:	d301      	bcc.n	167dc <__aeabi_idiv+0x94>
   167d8:	024b      	lsls	r3, r1, #9
   167da:	1ac0      	subs	r0, r0, r3
   167dc:	4152      	adcs	r2, r2
   167de:	0a03      	lsrs	r3, r0, #8
   167e0:	428b      	cmp	r3, r1
   167e2:	d301      	bcc.n	167e8 <__aeabi_idiv+0xa0>
   167e4:	020b      	lsls	r3, r1, #8
   167e6:	1ac0      	subs	r0, r0, r3
   167e8:	4152      	adcs	r2, r2
   167ea:	d2cd      	bcs.n	16788 <__aeabi_idiv+0x40>
   167ec:	09c3      	lsrs	r3, r0, #7
   167ee:	428b      	cmp	r3, r1
   167f0:	d301      	bcc.n	167f6 <__aeabi_idiv+0xae>
   167f2:	01cb      	lsls	r3, r1, #7
   167f4:	1ac0      	subs	r0, r0, r3
   167f6:	4152      	adcs	r2, r2
   167f8:	0983      	lsrs	r3, r0, #6
   167fa:	428b      	cmp	r3, r1
   167fc:	d301      	bcc.n	16802 <__aeabi_idiv+0xba>
   167fe:	018b      	lsls	r3, r1, #6
   16800:	1ac0      	subs	r0, r0, r3
   16802:	4152      	adcs	r2, r2
   16804:	0943      	lsrs	r3, r0, #5
   16806:	428b      	cmp	r3, r1
   16808:	d301      	bcc.n	1680e <__aeabi_idiv+0xc6>
   1680a:	014b      	lsls	r3, r1, #5
   1680c:	1ac0      	subs	r0, r0, r3
   1680e:	4152      	adcs	r2, r2
   16810:	0903      	lsrs	r3, r0, #4
   16812:	428b      	cmp	r3, r1
   16814:	d301      	bcc.n	1681a <__aeabi_idiv+0xd2>
   16816:	010b      	lsls	r3, r1, #4
   16818:	1ac0      	subs	r0, r0, r3
   1681a:	4152      	adcs	r2, r2
   1681c:	08c3      	lsrs	r3, r0, #3
   1681e:	428b      	cmp	r3, r1
   16820:	d301      	bcc.n	16826 <__aeabi_idiv+0xde>
   16822:	00cb      	lsls	r3, r1, #3
   16824:	1ac0      	subs	r0, r0, r3
   16826:	4152      	adcs	r2, r2
   16828:	0883      	lsrs	r3, r0, #2
   1682a:	428b      	cmp	r3, r1
   1682c:	d301      	bcc.n	16832 <__aeabi_idiv+0xea>
   1682e:	008b      	lsls	r3, r1, #2
   16830:	1ac0      	subs	r0, r0, r3
   16832:	4152      	adcs	r2, r2
   16834:	0843      	lsrs	r3, r0, #1
   16836:	428b      	cmp	r3, r1
   16838:	d301      	bcc.n	1683e <__aeabi_idiv+0xf6>
   1683a:	004b      	lsls	r3, r1, #1
   1683c:	1ac0      	subs	r0, r0, r3
   1683e:	4152      	adcs	r2, r2
   16840:	1a41      	subs	r1, r0, r1
   16842:	d200      	bcs.n	16846 <__aeabi_idiv+0xfe>
   16844:	4601      	mov	r1, r0
   16846:	4152      	adcs	r2, r2
   16848:	4610      	mov	r0, r2
   1684a:	4770      	bx	lr
   1684c:	e05d      	b.n	1690a <__aeabi_idiv+0x1c2>
   1684e:	0fca      	lsrs	r2, r1, #31
   16850:	d000      	beq.n	16854 <__aeabi_idiv+0x10c>
   16852:	4249      	negs	r1, r1
   16854:	1003      	asrs	r3, r0, #32
   16856:	d300      	bcc.n	1685a <__aeabi_idiv+0x112>
   16858:	4240      	negs	r0, r0
   1685a:	4053      	eors	r3, r2
   1685c:	2200      	movs	r2, #0
   1685e:	469c      	mov	ip, r3
   16860:	0903      	lsrs	r3, r0, #4
   16862:	428b      	cmp	r3, r1
   16864:	d32d      	bcc.n	168c2 <__aeabi_idiv+0x17a>
   16866:	0a03      	lsrs	r3, r0, #8
   16868:	428b      	cmp	r3, r1
   1686a:	d312      	bcc.n	16892 <__aeabi_idiv+0x14a>
   1686c:	22fc      	movs	r2, #252	; 0xfc
   1686e:	0189      	lsls	r1, r1, #6
   16870:	ba12      	rev	r2, r2
   16872:	0a03      	lsrs	r3, r0, #8
   16874:	428b      	cmp	r3, r1
   16876:	d30c      	bcc.n	16892 <__aeabi_idiv+0x14a>
   16878:	0189      	lsls	r1, r1, #6
   1687a:	1192      	asrs	r2, r2, #6
   1687c:	428b      	cmp	r3, r1
   1687e:	d308      	bcc.n	16892 <__aeabi_idiv+0x14a>
   16880:	0189      	lsls	r1, r1, #6
   16882:	1192      	asrs	r2, r2, #6
   16884:	428b      	cmp	r3, r1
   16886:	d304      	bcc.n	16892 <__aeabi_idiv+0x14a>
   16888:	0189      	lsls	r1, r1, #6
   1688a:	d03a      	beq.n	16902 <__aeabi_idiv+0x1ba>
   1688c:	1192      	asrs	r2, r2, #6
   1688e:	e000      	b.n	16892 <__aeabi_idiv+0x14a>
   16890:	0989      	lsrs	r1, r1, #6
   16892:	09c3      	lsrs	r3, r0, #7
   16894:	428b      	cmp	r3, r1
   16896:	d301      	bcc.n	1689c <__aeabi_idiv+0x154>
   16898:	01cb      	lsls	r3, r1, #7
   1689a:	1ac0      	subs	r0, r0, r3
   1689c:	4152      	adcs	r2, r2
   1689e:	0983      	lsrs	r3, r0, #6
   168a0:	428b      	cmp	r3, r1
   168a2:	d301      	bcc.n	168a8 <__aeabi_idiv+0x160>
   168a4:	018b      	lsls	r3, r1, #6
   168a6:	1ac0      	subs	r0, r0, r3
   168a8:	4152      	adcs	r2, r2
   168aa:	0943      	lsrs	r3, r0, #5
   168ac:	428b      	cmp	r3, r1
   168ae:	d301      	bcc.n	168b4 <__aeabi_idiv+0x16c>
   168b0:	014b      	lsls	r3, r1, #5
   168b2:	1ac0      	subs	r0, r0, r3
   168b4:	4152      	adcs	r2, r2
   168b6:	0903      	lsrs	r3, r0, #4
   168b8:	428b      	cmp	r3, r1
   168ba:	d301      	bcc.n	168c0 <__aeabi_idiv+0x178>
   168bc:	010b      	lsls	r3, r1, #4
   168be:	1ac0      	subs	r0, r0, r3
   168c0:	4152      	adcs	r2, r2
   168c2:	08c3      	lsrs	r3, r0, #3
   168c4:	428b      	cmp	r3, r1
   168c6:	d301      	bcc.n	168cc <__aeabi_idiv+0x184>
   168c8:	00cb      	lsls	r3, r1, #3
   168ca:	1ac0      	subs	r0, r0, r3
   168cc:	4152      	adcs	r2, r2
   168ce:	0883      	lsrs	r3, r0, #2
   168d0:	428b      	cmp	r3, r1
   168d2:	d301      	bcc.n	168d8 <__aeabi_idiv+0x190>
   168d4:	008b      	lsls	r3, r1, #2
   168d6:	1ac0      	subs	r0, r0, r3
   168d8:	4152      	adcs	r2, r2
   168da:	d2d9      	bcs.n	16890 <__aeabi_idiv+0x148>
   168dc:	0843      	lsrs	r3, r0, #1
   168de:	428b      	cmp	r3, r1
   168e0:	d301      	bcc.n	168e6 <__aeabi_idiv+0x19e>
   168e2:	004b      	lsls	r3, r1, #1
   168e4:	1ac0      	subs	r0, r0, r3
   168e6:	4152      	adcs	r2, r2
   168e8:	1a41      	subs	r1, r0, r1
   168ea:	d200      	bcs.n	168ee <__aeabi_idiv+0x1a6>
   168ec:	4601      	mov	r1, r0
   168ee:	4663      	mov	r3, ip
   168f0:	4152      	adcs	r2, r2
   168f2:	105b      	asrs	r3, r3, #1
   168f4:	4610      	mov	r0, r2
   168f6:	d301      	bcc.n	168fc <__aeabi_idiv+0x1b4>
   168f8:	4240      	negs	r0, r0
   168fa:	2b00      	cmp	r3, #0
   168fc:	d500      	bpl.n	16900 <__aeabi_idiv+0x1b8>
   168fe:	4249      	negs	r1, r1
   16900:	4770      	bx	lr
   16902:	4663      	mov	r3, ip
   16904:	105b      	asrs	r3, r3, #1
   16906:	d300      	bcc.n	1690a <__aeabi_idiv+0x1c2>
   16908:	4240      	negs	r0, r0
   1690a:	b501      	push	{r0, lr}
   1690c:	2000      	movs	r0, #0
   1690e:	f000 f805 	bl	1691c <__aeabi_idiv0>
   16912:	bd02      	pop	{r1, pc}

00016914 <__aeabi_idivmod>:
   16914:	2900      	cmp	r1, #0
   16916:	d0f8      	beq.n	1690a <__aeabi_idiv+0x1c2>
   16918:	e716      	b.n	16748 <__aeabi_idiv>
   1691a:	4770      	bx	lr

0001691c <__aeabi_idiv0>:
   1691c:	4770      	bx	lr
   1691e:	46c0      	nop			; (mov r8, r8)

00016920 <__aeabi_lmul>:
   16920:	b5f0      	push	{r4, r5, r6, r7, lr}
   16922:	464f      	mov	r7, r9
   16924:	4646      	mov	r6, r8
   16926:	b4c0      	push	{r6, r7}
   16928:	0416      	lsls	r6, r2, #16
   1692a:	0c36      	lsrs	r6, r6, #16
   1692c:	4699      	mov	r9, r3
   1692e:	0033      	movs	r3, r6
   16930:	0405      	lsls	r5, r0, #16
   16932:	0c2c      	lsrs	r4, r5, #16
   16934:	0c07      	lsrs	r7, r0, #16
   16936:	0c15      	lsrs	r5, r2, #16
   16938:	4363      	muls	r3, r4
   1693a:	437e      	muls	r6, r7
   1693c:	436f      	muls	r7, r5
   1693e:	4365      	muls	r5, r4
   16940:	0c1c      	lsrs	r4, r3, #16
   16942:	19ad      	adds	r5, r5, r6
   16944:	1964      	adds	r4, r4, r5
   16946:	469c      	mov	ip, r3
   16948:	42a6      	cmp	r6, r4
   1694a:	d903      	bls.n	16954 <__aeabi_lmul+0x34>
   1694c:	2380      	movs	r3, #128	; 0x80
   1694e:	025b      	lsls	r3, r3, #9
   16950:	4698      	mov	r8, r3
   16952:	4447      	add	r7, r8
   16954:	4663      	mov	r3, ip
   16956:	0c25      	lsrs	r5, r4, #16
   16958:	19ef      	adds	r7, r5, r7
   1695a:	041d      	lsls	r5, r3, #16
   1695c:	464b      	mov	r3, r9
   1695e:	434a      	muls	r2, r1
   16960:	4343      	muls	r3, r0
   16962:	0c2d      	lsrs	r5, r5, #16
   16964:	0424      	lsls	r4, r4, #16
   16966:	1964      	adds	r4, r4, r5
   16968:	1899      	adds	r1, r3, r2
   1696a:	19c9      	adds	r1, r1, r7
   1696c:	0020      	movs	r0, r4
   1696e:	bc0c      	pop	{r2, r3}
   16970:	4690      	mov	r8, r2
   16972:	4699      	mov	r9, r3
   16974:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16976:	46c0      	nop			; (mov r8, r8)

00016978 <atoi>:
   16978:	b510      	push	{r4, lr}
   1697a:	220a      	movs	r2, #10
   1697c:	2100      	movs	r1, #0
   1697e:	f000 fb7b 	bl	17078 <strtol>
   16982:	bd10      	pop	{r4, pc}

00016984 <__libc_init_array>:
   16984:	4b0e      	ldr	r3, [pc, #56]	; (169c0 <__libc_init_array+0x3c>)
   16986:	b570      	push	{r4, r5, r6, lr}
   16988:	2500      	movs	r5, #0
   1698a:	001e      	movs	r6, r3
   1698c:	4c0d      	ldr	r4, [pc, #52]	; (169c4 <__libc_init_array+0x40>)
   1698e:	1ae4      	subs	r4, r4, r3
   16990:	10a4      	asrs	r4, r4, #2
   16992:	42a5      	cmp	r5, r4
   16994:	d004      	beq.n	169a0 <__libc_init_array+0x1c>
   16996:	00ab      	lsls	r3, r5, #2
   16998:	58f3      	ldr	r3, [r6, r3]
   1699a:	4798      	blx	r3
   1699c:	3501      	adds	r5, #1
   1699e:	e7f8      	b.n	16992 <__libc_init_array+0xe>
   169a0:	f003 f88c 	bl	19abc <_init>
   169a4:	4b08      	ldr	r3, [pc, #32]	; (169c8 <__libc_init_array+0x44>)
   169a6:	2500      	movs	r5, #0
   169a8:	001e      	movs	r6, r3
   169aa:	4c08      	ldr	r4, [pc, #32]	; (169cc <__libc_init_array+0x48>)
   169ac:	1ae4      	subs	r4, r4, r3
   169ae:	10a4      	asrs	r4, r4, #2
   169b0:	42a5      	cmp	r5, r4
   169b2:	d004      	beq.n	169be <__libc_init_array+0x3a>
   169b4:	00ab      	lsls	r3, r5, #2
   169b6:	58f3      	ldr	r3, [r6, r3]
   169b8:	4798      	blx	r3
   169ba:	3501      	adds	r5, #1
   169bc:	e7f8      	b.n	169b0 <__libc_init_array+0x2c>
   169be:	bd70      	pop	{r4, r5, r6, pc}
   169c0:	00019ac8 	.word	0x00019ac8
   169c4:	00019ac8 	.word	0x00019ac8
   169c8:	00019ac8 	.word	0x00019ac8
   169cc:	00019acc 	.word	0x00019acc

000169d0 <malloc>:
   169d0:	b510      	push	{r4, lr}
   169d2:	4b03      	ldr	r3, [pc, #12]	; (169e0 <malloc+0x10>)
   169d4:	0001      	movs	r1, r0
   169d6:	6818      	ldr	r0, [r3, #0]
   169d8:	f000 f87a 	bl	16ad0 <_malloc_r>
   169dc:	bd10      	pop	{r4, pc}
   169de:	46c0      	nop			; (mov r8, r8)
   169e0:	20000078 	.word	0x20000078

000169e4 <free>:
   169e4:	b510      	push	{r4, lr}
   169e6:	4b03      	ldr	r3, [pc, #12]	; (169f4 <free+0x10>)
   169e8:	0001      	movs	r1, r0
   169ea:	6818      	ldr	r0, [r3, #0]
   169ec:	f000 f82a 	bl	16a44 <_free_r>
   169f0:	bd10      	pop	{r4, pc}
   169f2:	46c0      	nop			; (mov r8, r8)
   169f4:	20000078 	.word	0x20000078

000169f8 <memcpy>:
   169f8:	2300      	movs	r3, #0
   169fa:	b510      	push	{r4, lr}
   169fc:	429a      	cmp	r2, r3
   169fe:	d003      	beq.n	16a08 <memcpy+0x10>
   16a00:	5ccc      	ldrb	r4, [r1, r3]
   16a02:	54c4      	strb	r4, [r0, r3]
   16a04:	3301      	adds	r3, #1
   16a06:	e7f9      	b.n	169fc <memcpy+0x4>
   16a08:	bd10      	pop	{r4, pc}

00016a0a <memmove>:
   16a0a:	b510      	push	{r4, lr}
   16a0c:	4288      	cmp	r0, r1
   16a0e:	d902      	bls.n	16a16 <memmove+0xc>
   16a10:	188b      	adds	r3, r1, r2
   16a12:	4298      	cmp	r0, r3
   16a14:	d301      	bcc.n	16a1a <memmove+0x10>
   16a16:	2300      	movs	r3, #0
   16a18:	e005      	b.n	16a26 <memmove+0x1c>
   16a1a:	1a9b      	subs	r3, r3, r2
   16a1c:	3a01      	subs	r2, #1
   16a1e:	d308      	bcc.n	16a32 <memmove+0x28>
   16a20:	5c99      	ldrb	r1, [r3, r2]
   16a22:	5481      	strb	r1, [r0, r2]
   16a24:	e7fa      	b.n	16a1c <memmove+0x12>
   16a26:	4293      	cmp	r3, r2
   16a28:	d003      	beq.n	16a32 <memmove+0x28>
   16a2a:	5ccc      	ldrb	r4, [r1, r3]
   16a2c:	54c4      	strb	r4, [r0, r3]
   16a2e:	3301      	adds	r3, #1
   16a30:	e7f9      	b.n	16a26 <memmove+0x1c>
   16a32:	bd10      	pop	{r4, pc}

00016a34 <memset>:
   16a34:	0003      	movs	r3, r0
   16a36:	1882      	adds	r2, r0, r2
   16a38:	4293      	cmp	r3, r2
   16a3a:	d002      	beq.n	16a42 <memset+0xe>
   16a3c:	7019      	strb	r1, [r3, #0]
   16a3e:	3301      	adds	r3, #1
   16a40:	e7fa      	b.n	16a38 <memset+0x4>
   16a42:	4770      	bx	lr

00016a44 <_free_r>:
   16a44:	b530      	push	{r4, r5, lr}
   16a46:	2900      	cmp	r1, #0
   16a48:	d03e      	beq.n	16ac8 <_free_r+0x84>
   16a4a:	3904      	subs	r1, #4
   16a4c:	680b      	ldr	r3, [r1, #0]
   16a4e:	2b00      	cmp	r3, #0
   16a50:	da00      	bge.n	16a54 <_free_r+0x10>
   16a52:	18c9      	adds	r1, r1, r3
   16a54:	4a1d      	ldr	r2, [pc, #116]	; (16acc <_free_r+0x88>)
   16a56:	6813      	ldr	r3, [r2, #0]
   16a58:	0014      	movs	r4, r2
   16a5a:	2b00      	cmp	r3, #0
   16a5c:	d102      	bne.n	16a64 <_free_r+0x20>
   16a5e:	604b      	str	r3, [r1, #4]
   16a60:	6011      	str	r1, [r2, #0]
   16a62:	e031      	b.n	16ac8 <_free_r+0x84>
   16a64:	428b      	cmp	r3, r1
   16a66:	d90d      	bls.n	16a84 <_free_r+0x40>
   16a68:	680a      	ldr	r2, [r1, #0]
   16a6a:	1888      	adds	r0, r1, r2
   16a6c:	4283      	cmp	r3, r0
   16a6e:	d103      	bne.n	16a78 <_free_r+0x34>
   16a70:	6818      	ldr	r0, [r3, #0]
   16a72:	685b      	ldr	r3, [r3, #4]
   16a74:	1882      	adds	r2, r0, r2
   16a76:	600a      	str	r2, [r1, #0]
   16a78:	604b      	str	r3, [r1, #4]
   16a7a:	6021      	str	r1, [r4, #0]
   16a7c:	e024      	b.n	16ac8 <_free_r+0x84>
   16a7e:	428a      	cmp	r2, r1
   16a80:	d803      	bhi.n	16a8a <_free_r+0x46>
   16a82:	0013      	movs	r3, r2
   16a84:	685a      	ldr	r2, [r3, #4]
   16a86:	2a00      	cmp	r2, #0
   16a88:	d1f9      	bne.n	16a7e <_free_r+0x3a>
   16a8a:	681d      	ldr	r5, [r3, #0]
   16a8c:	195c      	adds	r4, r3, r5
   16a8e:	428c      	cmp	r4, r1
   16a90:	d10b      	bne.n	16aaa <_free_r+0x66>
   16a92:	6809      	ldr	r1, [r1, #0]
   16a94:	1869      	adds	r1, r5, r1
   16a96:	1858      	adds	r0, r3, r1
   16a98:	6019      	str	r1, [r3, #0]
   16a9a:	4282      	cmp	r2, r0
   16a9c:	d114      	bne.n	16ac8 <_free_r+0x84>
   16a9e:	6810      	ldr	r0, [r2, #0]
   16aa0:	6852      	ldr	r2, [r2, #4]
   16aa2:	1841      	adds	r1, r0, r1
   16aa4:	6019      	str	r1, [r3, #0]
   16aa6:	605a      	str	r2, [r3, #4]
   16aa8:	e00e      	b.n	16ac8 <_free_r+0x84>
   16aaa:	428c      	cmp	r4, r1
   16aac:	d902      	bls.n	16ab4 <_free_r+0x70>
   16aae:	230c      	movs	r3, #12
   16ab0:	6003      	str	r3, [r0, #0]
   16ab2:	e009      	b.n	16ac8 <_free_r+0x84>
   16ab4:	6808      	ldr	r0, [r1, #0]
   16ab6:	180c      	adds	r4, r1, r0
   16ab8:	42a2      	cmp	r2, r4
   16aba:	d103      	bne.n	16ac4 <_free_r+0x80>
   16abc:	6814      	ldr	r4, [r2, #0]
   16abe:	6852      	ldr	r2, [r2, #4]
   16ac0:	1820      	adds	r0, r4, r0
   16ac2:	6008      	str	r0, [r1, #0]
   16ac4:	604a      	str	r2, [r1, #4]
   16ac6:	6059      	str	r1, [r3, #4]
   16ac8:	bd30      	pop	{r4, r5, pc}
   16aca:	46c0      	nop			; (mov r8, r8)
   16acc:	20000234 	.word	0x20000234

00016ad0 <_malloc_r>:
   16ad0:	2303      	movs	r3, #3
   16ad2:	b570      	push	{r4, r5, r6, lr}
   16ad4:	1ccd      	adds	r5, r1, #3
   16ad6:	439d      	bics	r5, r3
   16ad8:	3508      	adds	r5, #8
   16ada:	0006      	movs	r6, r0
   16adc:	2d0c      	cmp	r5, #12
   16ade:	d201      	bcs.n	16ae4 <_malloc_r+0x14>
   16ae0:	250c      	movs	r5, #12
   16ae2:	e005      	b.n	16af0 <_malloc_r+0x20>
   16ae4:	2d00      	cmp	r5, #0
   16ae6:	da03      	bge.n	16af0 <_malloc_r+0x20>
   16ae8:	230c      	movs	r3, #12
   16aea:	2000      	movs	r0, #0
   16aec:	6033      	str	r3, [r6, #0]
   16aee:	e040      	b.n	16b72 <_malloc_r+0xa2>
   16af0:	42a9      	cmp	r1, r5
   16af2:	d8f9      	bhi.n	16ae8 <_malloc_r+0x18>
   16af4:	4b1f      	ldr	r3, [pc, #124]	; (16b74 <_malloc_r+0xa4>)
   16af6:	681c      	ldr	r4, [r3, #0]
   16af8:	001a      	movs	r2, r3
   16afa:	0021      	movs	r1, r4
   16afc:	2900      	cmp	r1, #0
   16afe:	d013      	beq.n	16b28 <_malloc_r+0x58>
   16b00:	680b      	ldr	r3, [r1, #0]
   16b02:	1b5b      	subs	r3, r3, r5
   16b04:	d40d      	bmi.n	16b22 <_malloc_r+0x52>
   16b06:	2b0b      	cmp	r3, #11
   16b08:	d902      	bls.n	16b10 <_malloc_r+0x40>
   16b0a:	600b      	str	r3, [r1, #0]
   16b0c:	18cc      	adds	r4, r1, r3
   16b0e:	e01e      	b.n	16b4e <_malloc_r+0x7e>
   16b10:	428c      	cmp	r4, r1
   16b12:	d102      	bne.n	16b1a <_malloc_r+0x4a>
   16b14:	6863      	ldr	r3, [r4, #4]
   16b16:	6013      	str	r3, [r2, #0]
   16b18:	e01a      	b.n	16b50 <_malloc_r+0x80>
   16b1a:	684b      	ldr	r3, [r1, #4]
   16b1c:	6063      	str	r3, [r4, #4]
   16b1e:	000c      	movs	r4, r1
   16b20:	e016      	b.n	16b50 <_malloc_r+0x80>
   16b22:	000c      	movs	r4, r1
   16b24:	6849      	ldr	r1, [r1, #4]
   16b26:	e7e9      	b.n	16afc <_malloc_r+0x2c>
   16b28:	4c13      	ldr	r4, [pc, #76]	; (16b78 <_malloc_r+0xa8>)
   16b2a:	6823      	ldr	r3, [r4, #0]
   16b2c:	2b00      	cmp	r3, #0
   16b2e:	d103      	bne.n	16b38 <_malloc_r+0x68>
   16b30:	0030      	movs	r0, r6
   16b32:	f000 f8bd 	bl	16cb0 <_sbrk_r>
   16b36:	6020      	str	r0, [r4, #0]
   16b38:	0029      	movs	r1, r5
   16b3a:	0030      	movs	r0, r6
   16b3c:	f000 f8b8 	bl	16cb0 <_sbrk_r>
   16b40:	1c43      	adds	r3, r0, #1
   16b42:	d0d1      	beq.n	16ae8 <_malloc_r+0x18>
   16b44:	2303      	movs	r3, #3
   16b46:	1cc4      	adds	r4, r0, #3
   16b48:	439c      	bics	r4, r3
   16b4a:	42a0      	cmp	r0, r4
   16b4c:	d10a      	bne.n	16b64 <_malloc_r+0x94>
   16b4e:	6025      	str	r5, [r4, #0]
   16b50:	0020      	movs	r0, r4
   16b52:	2207      	movs	r2, #7
   16b54:	300b      	adds	r0, #11
   16b56:	1d23      	adds	r3, r4, #4
   16b58:	4390      	bics	r0, r2
   16b5a:	1ac3      	subs	r3, r0, r3
   16b5c:	d009      	beq.n	16b72 <_malloc_r+0xa2>
   16b5e:	425a      	negs	r2, r3
   16b60:	50e2      	str	r2, [r4, r3]
   16b62:	e006      	b.n	16b72 <_malloc_r+0xa2>
   16b64:	1a21      	subs	r1, r4, r0
   16b66:	0030      	movs	r0, r6
   16b68:	f000 f8a2 	bl	16cb0 <_sbrk_r>
   16b6c:	1c43      	adds	r3, r0, #1
   16b6e:	d1ee      	bne.n	16b4e <_malloc_r+0x7e>
   16b70:	e7ba      	b.n	16ae8 <_malloc_r+0x18>
   16b72:	bd70      	pop	{r4, r5, r6, pc}
   16b74:	20000234 	.word	0x20000234
   16b78:	20000230 	.word	0x20000230

00016b7c <iprintf>:
   16b7c:	b40f      	push	{r0, r1, r2, r3}
   16b7e:	4b0b      	ldr	r3, [pc, #44]	; (16bac <iprintf+0x30>)
   16b80:	b513      	push	{r0, r1, r4, lr}
   16b82:	681c      	ldr	r4, [r3, #0]
   16b84:	2c00      	cmp	r4, #0
   16b86:	d005      	beq.n	16b94 <iprintf+0x18>
   16b88:	69a3      	ldr	r3, [r4, #24]
   16b8a:	2b00      	cmp	r3, #0
   16b8c:	d102      	bne.n	16b94 <iprintf+0x18>
   16b8e:	0020      	movs	r0, r4
   16b90:	f000 fc40 	bl	17414 <__sinit>
   16b94:	ab05      	add	r3, sp, #20
   16b96:	9a04      	ldr	r2, [sp, #16]
   16b98:	68a1      	ldr	r1, [r4, #8]
   16b9a:	0020      	movs	r0, r4
   16b9c:	9301      	str	r3, [sp, #4]
   16b9e:	f000 feb9 	bl	17914 <_vfiprintf_r>
   16ba2:	bc16      	pop	{r1, r2, r4}
   16ba4:	bc08      	pop	{r3}
   16ba6:	b004      	add	sp, #16
   16ba8:	4718      	bx	r3
   16baa:	46c0      	nop			; (mov r8, r8)
   16bac:	20000078 	.word	0x20000078

00016bb0 <putchar>:
   16bb0:	4b08      	ldr	r3, [pc, #32]	; (16bd4 <putchar+0x24>)
   16bb2:	b570      	push	{r4, r5, r6, lr}
   16bb4:	681c      	ldr	r4, [r3, #0]
   16bb6:	0005      	movs	r5, r0
   16bb8:	2c00      	cmp	r4, #0
   16bba:	d005      	beq.n	16bc8 <putchar+0x18>
   16bbc:	69a3      	ldr	r3, [r4, #24]
   16bbe:	2b00      	cmp	r3, #0
   16bc0:	d102      	bne.n	16bc8 <putchar+0x18>
   16bc2:	0020      	movs	r0, r4
   16bc4:	f000 fc26 	bl	17414 <__sinit>
   16bc8:	0029      	movs	r1, r5
   16bca:	68a2      	ldr	r2, [r4, #8]
   16bcc:	0020      	movs	r0, r4
   16bce:	f001 f94d 	bl	17e6c <_putc_r>
   16bd2:	bd70      	pop	{r4, r5, r6, pc}
   16bd4:	20000078 	.word	0x20000078

00016bd8 <_puts_r>:
   16bd8:	b570      	push	{r4, r5, r6, lr}
   16bda:	0005      	movs	r5, r0
   16bdc:	000e      	movs	r6, r1
   16bde:	2800      	cmp	r0, #0
   16be0:	d004      	beq.n	16bec <_puts_r+0x14>
   16be2:	6983      	ldr	r3, [r0, #24]
   16be4:	2b00      	cmp	r3, #0
   16be6:	d101      	bne.n	16bec <_puts_r+0x14>
   16be8:	f000 fc14 	bl	17414 <__sinit>
   16bec:	69ab      	ldr	r3, [r5, #24]
   16bee:	68ac      	ldr	r4, [r5, #8]
   16bf0:	2b00      	cmp	r3, #0
   16bf2:	d102      	bne.n	16bfa <_puts_r+0x22>
   16bf4:	0028      	movs	r0, r5
   16bf6:	f000 fc0d 	bl	17414 <__sinit>
   16bfa:	4b25      	ldr	r3, [pc, #148]	; (16c90 <_puts_r+0xb8>)
   16bfc:	429c      	cmp	r4, r3
   16bfe:	d101      	bne.n	16c04 <_puts_r+0x2c>
   16c00:	686c      	ldr	r4, [r5, #4]
   16c02:	e008      	b.n	16c16 <_puts_r+0x3e>
   16c04:	4b23      	ldr	r3, [pc, #140]	; (16c94 <_puts_r+0xbc>)
   16c06:	429c      	cmp	r4, r3
   16c08:	d101      	bne.n	16c0e <_puts_r+0x36>
   16c0a:	68ac      	ldr	r4, [r5, #8]
   16c0c:	e003      	b.n	16c16 <_puts_r+0x3e>
   16c0e:	4b22      	ldr	r3, [pc, #136]	; (16c98 <_puts_r+0xc0>)
   16c10:	429c      	cmp	r4, r3
   16c12:	d100      	bne.n	16c16 <_puts_r+0x3e>
   16c14:	68ec      	ldr	r4, [r5, #12]
   16c16:	89a3      	ldrh	r3, [r4, #12]
   16c18:	071b      	lsls	r3, r3, #28
   16c1a:	d502      	bpl.n	16c22 <_puts_r+0x4a>
   16c1c:	6923      	ldr	r3, [r4, #16]
   16c1e:	2b00      	cmp	r3, #0
   16c20:	d111      	bne.n	16c46 <_puts_r+0x6e>
   16c22:	0021      	movs	r1, r4
   16c24:	0028      	movs	r0, r5
   16c26:	f000 fa8b 	bl	17140 <__swsetup_r>
   16c2a:	2800      	cmp	r0, #0
   16c2c:	d00b      	beq.n	16c46 <_puts_r+0x6e>
   16c2e:	2001      	movs	r0, #1
   16c30:	4240      	negs	r0, r0
   16c32:	e02b      	b.n	16c8c <_puts_r+0xb4>
   16c34:	3b01      	subs	r3, #1
   16c36:	3601      	adds	r6, #1
   16c38:	60a3      	str	r3, [r4, #8]
   16c3a:	2b00      	cmp	r3, #0
   16c3c:	db08      	blt.n	16c50 <_puts_r+0x78>
   16c3e:	6823      	ldr	r3, [r4, #0]
   16c40:	1c5a      	adds	r2, r3, #1
   16c42:	6022      	str	r2, [r4, #0]
   16c44:	7019      	strb	r1, [r3, #0]
   16c46:	7831      	ldrb	r1, [r6, #0]
   16c48:	68a3      	ldr	r3, [r4, #8]
   16c4a:	2900      	cmp	r1, #0
   16c4c:	d1f2      	bne.n	16c34 <_puts_r+0x5c>
   16c4e:	e00b      	b.n	16c68 <_puts_r+0x90>
   16c50:	69a2      	ldr	r2, [r4, #24]
   16c52:	4293      	cmp	r3, r2
   16c54:	db01      	blt.n	16c5a <_puts_r+0x82>
   16c56:	290a      	cmp	r1, #10
   16c58:	d1f1      	bne.n	16c3e <_puts_r+0x66>
   16c5a:	0022      	movs	r2, r4
   16c5c:	0028      	movs	r0, r5
   16c5e:	f000 fa17 	bl	17090 <__swbuf_r>
   16c62:	1c43      	adds	r3, r0, #1
   16c64:	d1ef      	bne.n	16c46 <_puts_r+0x6e>
   16c66:	e7e2      	b.n	16c2e <_puts_r+0x56>
   16c68:	3b01      	subs	r3, #1
   16c6a:	60a3      	str	r3, [r4, #8]
   16c6c:	2b00      	cmp	r3, #0
   16c6e:	da08      	bge.n	16c82 <_puts_r+0xaa>
   16c70:	0022      	movs	r2, r4
   16c72:	310a      	adds	r1, #10
   16c74:	0028      	movs	r0, r5
   16c76:	f000 fa0b 	bl	17090 <__swbuf_r>
   16c7a:	1c43      	adds	r3, r0, #1
   16c7c:	d0d7      	beq.n	16c2e <_puts_r+0x56>
   16c7e:	200a      	movs	r0, #10
   16c80:	e004      	b.n	16c8c <_puts_r+0xb4>
   16c82:	200a      	movs	r0, #10
   16c84:	6823      	ldr	r3, [r4, #0]
   16c86:	1c5a      	adds	r2, r3, #1
   16c88:	6022      	str	r2, [r4, #0]
   16c8a:	7018      	strb	r0, [r3, #0]
   16c8c:	bd70      	pop	{r4, r5, r6, pc}
   16c8e:	46c0      	nop			; (mov r8, r8)
   16c90:	00019a28 	.word	0x00019a28
   16c94:	00019a48 	.word	0x00019a48
   16c98:	00019a68 	.word	0x00019a68

00016c9c <puts>:
   16c9c:	b510      	push	{r4, lr}
   16c9e:	4b03      	ldr	r3, [pc, #12]	; (16cac <puts+0x10>)
   16ca0:	0001      	movs	r1, r0
   16ca2:	6818      	ldr	r0, [r3, #0]
   16ca4:	f7ff ff98 	bl	16bd8 <_puts_r>
   16ca8:	bd10      	pop	{r4, pc}
   16caa:	46c0      	nop			; (mov r8, r8)
   16cac:	20000078 	.word	0x20000078

00016cb0 <_sbrk_r>:
   16cb0:	2300      	movs	r3, #0
   16cb2:	b570      	push	{r4, r5, r6, lr}
   16cb4:	4c06      	ldr	r4, [pc, #24]	; (16cd0 <_sbrk_r+0x20>)
   16cb6:	0005      	movs	r5, r0
   16cb8:	0008      	movs	r0, r1
   16cba:	6023      	str	r3, [r4, #0]
   16cbc:	f7f9 ff7c 	bl	10bb8 <_sbrk>
   16cc0:	1c43      	adds	r3, r0, #1
   16cc2:	d103      	bne.n	16ccc <_sbrk_r+0x1c>
   16cc4:	6823      	ldr	r3, [r4, #0]
   16cc6:	2b00      	cmp	r3, #0
   16cc8:	d000      	beq.n	16ccc <_sbrk_r+0x1c>
   16cca:	602b      	str	r3, [r5, #0]
   16ccc:	bd70      	pop	{r4, r5, r6, pc}
   16cce:	46c0      	nop			; (mov r8, r8)
   16cd0:	20000d94 	.word	0x20000d94

00016cd4 <setbuf>:
   16cd4:	424a      	negs	r2, r1
   16cd6:	414a      	adcs	r2, r1
   16cd8:	2380      	movs	r3, #128	; 0x80
   16cda:	b510      	push	{r4, lr}
   16cdc:	0052      	lsls	r2, r2, #1
   16cde:	00db      	lsls	r3, r3, #3
   16ce0:	f000 f802 	bl	16ce8 <setvbuf>
   16ce4:	bd10      	pop	{r4, pc}
	...

00016ce8 <setvbuf>:
   16ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
   16cea:	001d      	movs	r5, r3
   16cec:	4b51      	ldr	r3, [pc, #324]	; (16e34 <setvbuf+0x14c>)
   16cee:	b085      	sub	sp, #20
   16cf0:	681e      	ldr	r6, [r3, #0]
   16cf2:	0004      	movs	r4, r0
   16cf4:	000f      	movs	r7, r1
   16cf6:	9200      	str	r2, [sp, #0]
   16cf8:	2e00      	cmp	r6, #0
   16cfa:	d005      	beq.n	16d08 <setvbuf+0x20>
   16cfc:	69b3      	ldr	r3, [r6, #24]
   16cfe:	2b00      	cmp	r3, #0
   16d00:	d102      	bne.n	16d08 <setvbuf+0x20>
   16d02:	0030      	movs	r0, r6
   16d04:	f000 fb86 	bl	17414 <__sinit>
   16d08:	4b4b      	ldr	r3, [pc, #300]	; (16e38 <setvbuf+0x150>)
   16d0a:	429c      	cmp	r4, r3
   16d0c:	d101      	bne.n	16d12 <setvbuf+0x2a>
   16d0e:	6874      	ldr	r4, [r6, #4]
   16d10:	e008      	b.n	16d24 <setvbuf+0x3c>
   16d12:	4b4a      	ldr	r3, [pc, #296]	; (16e3c <setvbuf+0x154>)
   16d14:	429c      	cmp	r4, r3
   16d16:	d101      	bne.n	16d1c <setvbuf+0x34>
   16d18:	68b4      	ldr	r4, [r6, #8]
   16d1a:	e003      	b.n	16d24 <setvbuf+0x3c>
   16d1c:	4b48      	ldr	r3, [pc, #288]	; (16e40 <setvbuf+0x158>)
   16d1e:	429c      	cmp	r4, r3
   16d20:	d100      	bne.n	16d24 <setvbuf+0x3c>
   16d22:	68f4      	ldr	r4, [r6, #12]
   16d24:	9b00      	ldr	r3, [sp, #0]
   16d26:	2b02      	cmp	r3, #2
   16d28:	d005      	beq.n	16d36 <setvbuf+0x4e>
   16d2a:	2b01      	cmp	r3, #1
   16d2c:	d900      	bls.n	16d30 <setvbuf+0x48>
   16d2e:	e07c      	b.n	16e2a <setvbuf+0x142>
   16d30:	2d00      	cmp	r5, #0
   16d32:	da00      	bge.n	16d36 <setvbuf+0x4e>
   16d34:	e079      	b.n	16e2a <setvbuf+0x142>
   16d36:	0021      	movs	r1, r4
   16d38:	0030      	movs	r0, r6
   16d3a:	f000 fafd 	bl	17338 <_fflush_r>
   16d3e:	6b61      	ldr	r1, [r4, #52]	; 0x34
   16d40:	2900      	cmp	r1, #0
   16d42:	d008      	beq.n	16d56 <setvbuf+0x6e>
   16d44:	0023      	movs	r3, r4
   16d46:	3344      	adds	r3, #68	; 0x44
   16d48:	4299      	cmp	r1, r3
   16d4a:	d002      	beq.n	16d52 <setvbuf+0x6a>
   16d4c:	0030      	movs	r0, r6
   16d4e:	f7ff fe79 	bl	16a44 <_free_r>
   16d52:	2300      	movs	r3, #0
   16d54:	6363      	str	r3, [r4, #52]	; 0x34
   16d56:	2300      	movs	r3, #0
   16d58:	61a3      	str	r3, [r4, #24]
   16d5a:	6063      	str	r3, [r4, #4]
   16d5c:	89a3      	ldrh	r3, [r4, #12]
   16d5e:	061b      	lsls	r3, r3, #24
   16d60:	d503      	bpl.n	16d6a <setvbuf+0x82>
   16d62:	6921      	ldr	r1, [r4, #16]
   16d64:	0030      	movs	r0, r6
   16d66:	f7ff fe6d 	bl	16a44 <_free_r>
   16d6a:	89a2      	ldrh	r2, [r4, #12]
   16d6c:	4b35      	ldr	r3, [pc, #212]	; (16e44 <setvbuf+0x15c>)
   16d6e:	4013      	ands	r3, r2
   16d70:	81a3      	strh	r3, [r4, #12]
   16d72:	9b00      	ldr	r3, [sp, #0]
   16d74:	2b02      	cmp	r3, #2
   16d76:	d021      	beq.n	16dbc <setvbuf+0xd4>
   16d78:	ab03      	add	r3, sp, #12
   16d7a:	aa02      	add	r2, sp, #8
   16d7c:	0021      	movs	r1, r4
   16d7e:	0030      	movs	r0, r6
   16d80:	f000 fbdc 	bl	1753c <__swhatbuf_r>
   16d84:	89a3      	ldrh	r3, [r4, #12]
   16d86:	4318      	orrs	r0, r3
   16d88:	81a0      	strh	r0, [r4, #12]
   16d8a:	2d00      	cmp	r5, #0
   16d8c:	d101      	bne.n	16d92 <setvbuf+0xaa>
   16d8e:	9d02      	ldr	r5, [sp, #8]
   16d90:	e001      	b.n	16d96 <setvbuf+0xae>
   16d92:	2f00      	cmp	r7, #0
   16d94:	d125      	bne.n	16de2 <setvbuf+0xfa>
   16d96:	0028      	movs	r0, r5
   16d98:	f7ff fe1a 	bl	169d0 <malloc>
   16d9c:	9501      	str	r5, [sp, #4]
   16d9e:	1e07      	subs	r7, r0, #0
   16da0:	d11a      	bne.n	16dd8 <setvbuf+0xf0>
   16da2:	9b02      	ldr	r3, [sp, #8]
   16da4:	9301      	str	r3, [sp, #4]
   16da6:	42ab      	cmp	r3, r5
   16da8:	d102      	bne.n	16db0 <setvbuf+0xc8>
   16daa:	2001      	movs	r0, #1
   16dac:	4240      	negs	r0, r0
   16dae:	e006      	b.n	16dbe <setvbuf+0xd6>
   16db0:	9801      	ldr	r0, [sp, #4]
   16db2:	f7ff fe0d 	bl	169d0 <malloc>
   16db6:	1e07      	subs	r7, r0, #0
   16db8:	d10e      	bne.n	16dd8 <setvbuf+0xf0>
   16dba:	e7f6      	b.n	16daa <setvbuf+0xc2>
   16dbc:	2000      	movs	r0, #0
   16dbe:	2202      	movs	r2, #2
   16dc0:	89a3      	ldrh	r3, [r4, #12]
   16dc2:	4313      	orrs	r3, r2
   16dc4:	81a3      	strh	r3, [r4, #12]
   16dc6:	2300      	movs	r3, #0
   16dc8:	60a3      	str	r3, [r4, #8]
   16dca:	0023      	movs	r3, r4
   16dcc:	3347      	adds	r3, #71	; 0x47
   16dce:	6023      	str	r3, [r4, #0]
   16dd0:	6123      	str	r3, [r4, #16]
   16dd2:	2301      	movs	r3, #1
   16dd4:	6163      	str	r3, [r4, #20]
   16dd6:	e02a      	b.n	16e2e <setvbuf+0x146>
   16dd8:	2280      	movs	r2, #128	; 0x80
   16dda:	89a3      	ldrh	r3, [r4, #12]
   16ddc:	9d01      	ldr	r5, [sp, #4]
   16dde:	4313      	orrs	r3, r2
   16de0:	81a3      	strh	r3, [r4, #12]
   16de2:	69b3      	ldr	r3, [r6, #24]
   16de4:	2b00      	cmp	r3, #0
   16de6:	d102      	bne.n	16dee <setvbuf+0x106>
   16de8:	0030      	movs	r0, r6
   16dea:	f000 fb13 	bl	17414 <__sinit>
   16dee:	9b00      	ldr	r3, [sp, #0]
   16df0:	2b01      	cmp	r3, #1
   16df2:	d103      	bne.n	16dfc <setvbuf+0x114>
   16df4:	89a3      	ldrh	r3, [r4, #12]
   16df6:	9a00      	ldr	r2, [sp, #0]
   16df8:	431a      	orrs	r2, r3
   16dfa:	81a2      	strh	r2, [r4, #12]
   16dfc:	2308      	movs	r3, #8
   16dfe:	89a2      	ldrh	r2, [r4, #12]
   16e00:	6027      	str	r7, [r4, #0]
   16e02:	4013      	ands	r3, r2
   16e04:	6127      	str	r7, [r4, #16]
   16e06:	6165      	str	r5, [r4, #20]
   16e08:	1e18      	subs	r0, r3, #0
   16e0a:	d00c      	beq.n	16e26 <setvbuf+0x13e>
   16e0c:	2301      	movs	r3, #1
   16e0e:	401a      	ands	r2, r3
   16e10:	2300      	movs	r3, #0
   16e12:	1e10      	subs	r0, r2, #0
   16e14:	4298      	cmp	r0, r3
   16e16:	d004      	beq.n	16e22 <setvbuf+0x13a>
   16e18:	426d      	negs	r5, r5
   16e1a:	60a3      	str	r3, [r4, #8]
   16e1c:	61a5      	str	r5, [r4, #24]
   16e1e:	0018      	movs	r0, r3
   16e20:	e005      	b.n	16e2e <setvbuf+0x146>
   16e22:	60a5      	str	r5, [r4, #8]
   16e24:	e003      	b.n	16e2e <setvbuf+0x146>
   16e26:	60a3      	str	r3, [r4, #8]
   16e28:	e001      	b.n	16e2e <setvbuf+0x146>
   16e2a:	2001      	movs	r0, #1
   16e2c:	4240      	negs	r0, r0
   16e2e:	b005      	add	sp, #20
   16e30:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16e32:	46c0      	nop			; (mov r8, r8)
   16e34:	20000078 	.word	0x20000078
   16e38:	00019a28 	.word	0x00019a28
   16e3c:	00019a48 	.word	0x00019a48
   16e40:	00019a68 	.word	0x00019a68
   16e44:	fffff35c 	.word	0xfffff35c

00016e48 <siprintf>:
   16e48:	b40e      	push	{r1, r2, r3}
   16e4a:	b510      	push	{r4, lr}
   16e4c:	b09d      	sub	sp, #116	; 0x74
   16e4e:	a902      	add	r1, sp, #8
   16e50:	9002      	str	r0, [sp, #8]
   16e52:	6108      	str	r0, [r1, #16]
   16e54:	480b      	ldr	r0, [pc, #44]	; (16e84 <siprintf+0x3c>)
   16e56:	2482      	movs	r4, #130	; 0x82
   16e58:	6088      	str	r0, [r1, #8]
   16e5a:	6148      	str	r0, [r1, #20]
   16e5c:	2001      	movs	r0, #1
   16e5e:	4240      	negs	r0, r0
   16e60:	ab1f      	add	r3, sp, #124	; 0x7c
   16e62:	81c8      	strh	r0, [r1, #14]
   16e64:	4808      	ldr	r0, [pc, #32]	; (16e88 <siprintf+0x40>)
   16e66:	cb04      	ldmia	r3!, {r2}
   16e68:	00a4      	lsls	r4, r4, #2
   16e6a:	6800      	ldr	r0, [r0, #0]
   16e6c:	9301      	str	r3, [sp, #4]
   16e6e:	818c      	strh	r4, [r1, #12]
   16e70:	f000 fc2a 	bl	176c8 <_svfiprintf_r>
   16e74:	2300      	movs	r3, #0
   16e76:	9a02      	ldr	r2, [sp, #8]
   16e78:	7013      	strb	r3, [r2, #0]
   16e7a:	b01d      	add	sp, #116	; 0x74
   16e7c:	bc10      	pop	{r4}
   16e7e:	bc08      	pop	{r3}
   16e80:	b003      	add	sp, #12
   16e82:	4718      	bx	r3
   16e84:	7fffffff 	.word	0x7fffffff
   16e88:	20000078 	.word	0x20000078

00016e8c <strcmp>:
   16e8c:	7802      	ldrb	r2, [r0, #0]
   16e8e:	780b      	ldrb	r3, [r1, #0]
   16e90:	2a00      	cmp	r2, #0
   16e92:	d003      	beq.n	16e9c <strcmp+0x10>
   16e94:	3001      	adds	r0, #1
   16e96:	3101      	adds	r1, #1
   16e98:	429a      	cmp	r2, r3
   16e9a:	d0f7      	beq.n	16e8c <strcmp>
   16e9c:	1ad0      	subs	r0, r2, r3
   16e9e:	4770      	bx	lr

00016ea0 <strcpy>:
   16ea0:	1c03      	adds	r3, r0, #0
   16ea2:	780a      	ldrb	r2, [r1, #0]
   16ea4:	3101      	adds	r1, #1
   16ea6:	701a      	strb	r2, [r3, #0]
   16ea8:	3301      	adds	r3, #1
   16eaa:	2a00      	cmp	r2, #0
   16eac:	d1f9      	bne.n	16ea2 <strcpy+0x2>
   16eae:	4770      	bx	lr

00016eb0 <strdup>:
   16eb0:	b510      	push	{r4, lr}
   16eb2:	4b03      	ldr	r3, [pc, #12]	; (16ec0 <strdup+0x10>)
   16eb4:	0001      	movs	r1, r0
   16eb6:	6818      	ldr	r0, [r3, #0]
   16eb8:	f000 f804 	bl	16ec4 <_strdup_r>
   16ebc:	bd10      	pop	{r4, pc}
   16ebe:	46c0      	nop			; (mov r8, r8)
   16ec0:	20000078 	.word	0x20000078

00016ec4 <_strdup_r>:
   16ec4:	b570      	push	{r4, r5, r6, lr}
   16ec6:	0005      	movs	r5, r0
   16ec8:	0008      	movs	r0, r1
   16eca:	000e      	movs	r6, r1
   16ecc:	f000 f80d 	bl	16eea <strlen>
   16ed0:	1c44      	adds	r4, r0, #1
   16ed2:	0021      	movs	r1, r4
   16ed4:	0028      	movs	r0, r5
   16ed6:	f7ff fdfb 	bl	16ad0 <_malloc_r>
   16eda:	1e05      	subs	r5, r0, #0
   16edc:	d003      	beq.n	16ee6 <_strdup_r+0x22>
   16ede:	0022      	movs	r2, r4
   16ee0:	0031      	movs	r1, r6
   16ee2:	f7ff fd89 	bl	169f8 <memcpy>
   16ee6:	0028      	movs	r0, r5
   16ee8:	bd70      	pop	{r4, r5, r6, pc}

00016eea <strlen>:
   16eea:	2300      	movs	r3, #0
   16eec:	5cc2      	ldrb	r2, [r0, r3]
   16eee:	3301      	adds	r3, #1
   16ef0:	2a00      	cmp	r2, #0
   16ef2:	d1fb      	bne.n	16eec <strlen+0x2>
   16ef4:	1e58      	subs	r0, r3, #1
   16ef6:	4770      	bx	lr

00016ef8 <strncmp>:
   16ef8:	2300      	movs	r3, #0
   16efa:	b530      	push	{r4, r5, lr}
   16efc:	429a      	cmp	r2, r3
   16efe:	d00b      	beq.n	16f18 <strncmp+0x20>
   16f00:	3a01      	subs	r2, #1
   16f02:	5cc4      	ldrb	r4, [r0, r3]
   16f04:	5ccd      	ldrb	r5, [r1, r3]
   16f06:	42ac      	cmp	r4, r5
   16f08:	d105      	bne.n	16f16 <strncmp+0x1e>
   16f0a:	429a      	cmp	r2, r3
   16f0c:	d002      	beq.n	16f14 <strncmp+0x1c>
   16f0e:	3301      	adds	r3, #1
   16f10:	2c00      	cmp	r4, #0
   16f12:	d1f6      	bne.n	16f02 <strncmp+0xa>
   16f14:	0025      	movs	r5, r4
   16f16:	1b63      	subs	r3, r4, r5
   16f18:	0018      	movs	r0, r3
   16f1a:	bd30      	pop	{r4, r5, pc}

00016f1c <strstr>:
   16f1c:	b510      	push	{r4, lr}
   16f1e:	7803      	ldrb	r3, [r0, #0]
   16f20:	0002      	movs	r2, r0
   16f22:	2b00      	cmp	r3, #0
   16f24:	d105      	bne.n	16f32 <strstr+0x16>
   16f26:	7809      	ldrb	r1, [r1, #0]
   16f28:	0018      	movs	r0, r3
   16f2a:	2900      	cmp	r1, #0
   16f2c:	d00d      	beq.n	16f4a <strstr+0x2e>
   16f2e:	e00f      	b.n	16f50 <strstr+0x34>
   16f30:	3201      	adds	r2, #1
   16f32:	7813      	ldrb	r3, [r2, #0]
   16f34:	2b00      	cmp	r3, #0
   16f36:	d00a      	beq.n	16f4e <strstr+0x32>
   16f38:	2300      	movs	r3, #0
   16f3a:	5cc8      	ldrb	r0, [r1, r3]
   16f3c:	2800      	cmp	r0, #0
   16f3e:	d004      	beq.n	16f4a <strstr+0x2e>
   16f40:	5cd4      	ldrb	r4, [r2, r3]
   16f42:	4284      	cmp	r4, r0
   16f44:	d1f4      	bne.n	16f30 <strstr+0x14>
   16f46:	3301      	adds	r3, #1
   16f48:	e7f7      	b.n	16f3a <strstr+0x1e>
   16f4a:	0010      	movs	r0, r2
   16f4c:	e000      	b.n	16f50 <strstr+0x34>
   16f4e:	0018      	movs	r0, r3
   16f50:	bd10      	pop	{r4, pc}
	...

00016f54 <_strtol_r>:
   16f54:	b5f0      	push	{r4, r5, r6, r7, lr}
   16f56:	001e      	movs	r6, r3
   16f58:	4b45      	ldr	r3, [pc, #276]	; (17070 <_strtol_r+0x11c>)
   16f5a:	b087      	sub	sp, #28
   16f5c:	681b      	ldr	r3, [r3, #0]
   16f5e:	9201      	str	r2, [sp, #4]
   16f60:	9302      	str	r3, [sp, #8]
   16f62:	2208      	movs	r2, #8
   16f64:	000b      	movs	r3, r1
   16f66:	9005      	str	r0, [sp, #20]
   16f68:	9103      	str	r1, [sp, #12]
   16f6a:	781c      	ldrb	r4, [r3, #0]
   16f6c:	9902      	ldr	r1, [sp, #8]
   16f6e:	1c5d      	adds	r5, r3, #1
   16f70:	1909      	adds	r1, r1, r4
   16f72:	7848      	ldrb	r0, [r1, #1]
   16f74:	4010      	ands	r0, r2
   16f76:	d001      	beq.n	16f7c <_strtol_r+0x28>
   16f78:	002b      	movs	r3, r5
   16f7a:	e7f6      	b.n	16f6a <_strtol_r+0x16>
   16f7c:	2c2d      	cmp	r4, #45	; 0x2d
   16f7e:	d104      	bne.n	16f8a <_strtol_r+0x36>
   16f80:	1c9d      	adds	r5, r3, #2
   16f82:	785c      	ldrb	r4, [r3, #1]
   16f84:	2301      	movs	r3, #1
   16f86:	9300      	str	r3, [sp, #0]
   16f88:	e004      	b.n	16f94 <_strtol_r+0x40>
   16f8a:	9000      	str	r0, [sp, #0]
   16f8c:	2c2b      	cmp	r4, #43	; 0x2b
   16f8e:	d101      	bne.n	16f94 <_strtol_r+0x40>
   16f90:	785c      	ldrb	r4, [r3, #1]
   16f92:	1c9d      	adds	r5, r3, #2
   16f94:	2e00      	cmp	r6, #0
   16f96:	d002      	beq.n	16f9e <_strtol_r+0x4a>
   16f98:	2e10      	cmp	r6, #16
   16f9a:	d10a      	bne.n	16fb2 <_strtol_r+0x5e>
   16f9c:	e062      	b.n	17064 <_strtol_r+0x110>
   16f9e:	2c30      	cmp	r4, #48	; 0x30
   16fa0:	d15e      	bne.n	17060 <_strtol_r+0x10c>
   16fa2:	2220      	movs	r2, #32
   16fa4:	782b      	ldrb	r3, [r5, #0]
   16fa6:	4393      	bics	r3, r2
   16fa8:	2b58      	cmp	r3, #88	; 0x58
   16faa:	d154      	bne.n	17056 <_strtol_r+0x102>
   16fac:	2610      	movs	r6, #16
   16fae:	786c      	ldrb	r4, [r5, #1]
   16fb0:	3502      	adds	r5, #2
   16fb2:	9f00      	ldr	r7, [sp, #0]
   16fb4:	0031      	movs	r1, r6
   16fb6:	1e7b      	subs	r3, r7, #1
   16fb8:	419f      	sbcs	r7, r3
   16fba:	4b2e      	ldr	r3, [pc, #184]	; (17074 <_strtol_r+0x120>)
   16fbc:	18ff      	adds	r7, r7, r3
   16fbe:	0038      	movs	r0, r7
   16fc0:	f7ff fbbe 	bl	16740 <__aeabi_uidivmod>
   16fc4:	0038      	movs	r0, r7
   16fc6:	9104      	str	r1, [sp, #16]
   16fc8:	0031      	movs	r1, r6
   16fca:	f7ff fb33 	bl	16634 <__aeabi_uidiv>
   16fce:	2300      	movs	r3, #0
   16fd0:	2203      	movs	r2, #3
   16fd2:	0007      	movs	r7, r0
   16fd4:	4694      	mov	ip, r2
   16fd6:	0018      	movs	r0, r3
   16fd8:	9a02      	ldr	r2, [sp, #8]
   16fda:	1912      	adds	r2, r2, r4
   16fdc:	7851      	ldrb	r1, [r2, #1]
   16fde:	2204      	movs	r2, #4
   16fe0:	4211      	tst	r1, r2
   16fe2:	d001      	beq.n	16fe8 <_strtol_r+0x94>
   16fe4:	3c30      	subs	r4, #48	; 0x30
   16fe6:	e007      	b.n	16ff8 <_strtol_r+0xa4>
   16fe8:	4662      	mov	r2, ip
   16fea:	4011      	ands	r1, r2
   16fec:	d017      	beq.n	1701e <_strtol_r+0xca>
   16fee:	2237      	movs	r2, #55	; 0x37
   16ff0:	2901      	cmp	r1, #1
   16ff2:	d000      	beq.n	16ff6 <_strtol_r+0xa2>
   16ff4:	3220      	adds	r2, #32
   16ff6:	1aa4      	subs	r4, r4, r2
   16ff8:	42a6      	cmp	r6, r4
   16ffa:	dd10      	ble.n	1701e <_strtol_r+0xca>
   16ffc:	1c5a      	adds	r2, r3, #1
   16ffe:	d00b      	beq.n	17018 <_strtol_r+0xc4>
   17000:	42b8      	cmp	r0, r7
   17002:	d807      	bhi.n	17014 <_strtol_r+0xc0>
   17004:	d102      	bne.n	1700c <_strtol_r+0xb8>
   17006:	9b04      	ldr	r3, [sp, #16]
   17008:	429c      	cmp	r4, r3
   1700a:	dc03      	bgt.n	17014 <_strtol_r+0xc0>
   1700c:	4370      	muls	r0, r6
   1700e:	2301      	movs	r3, #1
   17010:	1820      	adds	r0, r4, r0
   17012:	e001      	b.n	17018 <_strtol_r+0xc4>
   17014:	2301      	movs	r3, #1
   17016:	425b      	negs	r3, r3
   17018:	782c      	ldrb	r4, [r5, #0]
   1701a:	3501      	adds	r5, #1
   1701c:	e7dc      	b.n	16fd8 <_strtol_r+0x84>
   1701e:	1c5a      	adds	r2, r3, #1
   17020:	d10b      	bne.n	1703a <_strtol_r+0xe6>
   17022:	9800      	ldr	r0, [sp, #0]
   17024:	9a05      	ldr	r2, [sp, #20]
   17026:	1e43      	subs	r3, r0, #1
   17028:	4198      	sbcs	r0, r3
   1702a:	4b12      	ldr	r3, [pc, #72]	; (17074 <_strtol_r+0x120>)
   1702c:	18c0      	adds	r0, r0, r3
   1702e:	2322      	movs	r3, #34	; 0x22
   17030:	6013      	str	r3, [r2, #0]
   17032:	9b01      	ldr	r3, [sp, #4]
   17034:	2b00      	cmp	r3, #0
   17036:	d10a      	bne.n	1704e <_strtol_r+0xfa>
   17038:	e017      	b.n	1706a <_strtol_r+0x116>
   1703a:	9a00      	ldr	r2, [sp, #0]
   1703c:	2a00      	cmp	r2, #0
   1703e:	d000      	beq.n	17042 <_strtol_r+0xee>
   17040:	4240      	negs	r0, r0
   17042:	9a01      	ldr	r2, [sp, #4]
   17044:	2a00      	cmp	r2, #0
   17046:	d010      	beq.n	1706a <_strtol_r+0x116>
   17048:	9a03      	ldr	r2, [sp, #12]
   1704a:	2b00      	cmp	r3, #0
   1704c:	d000      	beq.n	17050 <_strtol_r+0xfc>
   1704e:	1e6a      	subs	r2, r5, #1
   17050:	9b01      	ldr	r3, [sp, #4]
   17052:	601a      	str	r2, [r3, #0]
   17054:	e009      	b.n	1706a <_strtol_r+0x116>
   17056:	2430      	movs	r4, #48	; 0x30
   17058:	2e00      	cmp	r6, #0
   1705a:	d1aa      	bne.n	16fb2 <_strtol_r+0x5e>
   1705c:	2608      	movs	r6, #8
   1705e:	e7a8      	b.n	16fb2 <_strtol_r+0x5e>
   17060:	260a      	movs	r6, #10
   17062:	e7a6      	b.n	16fb2 <_strtol_r+0x5e>
   17064:	2c30      	cmp	r4, #48	; 0x30
   17066:	d09c      	beq.n	16fa2 <_strtol_r+0x4e>
   17068:	e7a3      	b.n	16fb2 <_strtol_r+0x5e>
   1706a:	b007      	add	sp, #28
   1706c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1706e:	46c0      	nop			; (mov r8, r8)
   17070:	2000007c 	.word	0x2000007c
   17074:	7fffffff 	.word	0x7fffffff

00017078 <strtol>:
   17078:	b510      	push	{r4, lr}
   1707a:	0013      	movs	r3, r2
   1707c:	000a      	movs	r2, r1
   1707e:	0001      	movs	r1, r0
   17080:	4802      	ldr	r0, [pc, #8]	; (1708c <strtol+0x14>)
   17082:	6800      	ldr	r0, [r0, #0]
   17084:	f7ff ff66 	bl	16f54 <_strtol_r>
   17088:	bd10      	pop	{r4, pc}
   1708a:	46c0      	nop			; (mov r8, r8)
   1708c:	20000078 	.word	0x20000078

00017090 <__swbuf_r>:
   17090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17092:	0005      	movs	r5, r0
   17094:	000f      	movs	r7, r1
   17096:	0014      	movs	r4, r2
   17098:	2800      	cmp	r0, #0
   1709a:	d004      	beq.n	170a6 <__swbuf_r+0x16>
   1709c:	6983      	ldr	r3, [r0, #24]
   1709e:	2b00      	cmp	r3, #0
   170a0:	d101      	bne.n	170a6 <__swbuf_r+0x16>
   170a2:	f000 f9b7 	bl	17414 <__sinit>
   170a6:	4b23      	ldr	r3, [pc, #140]	; (17134 <__swbuf_r+0xa4>)
   170a8:	429c      	cmp	r4, r3
   170aa:	d101      	bne.n	170b0 <__swbuf_r+0x20>
   170ac:	686c      	ldr	r4, [r5, #4]
   170ae:	e008      	b.n	170c2 <__swbuf_r+0x32>
   170b0:	4b21      	ldr	r3, [pc, #132]	; (17138 <__swbuf_r+0xa8>)
   170b2:	429c      	cmp	r4, r3
   170b4:	d101      	bne.n	170ba <__swbuf_r+0x2a>
   170b6:	68ac      	ldr	r4, [r5, #8]
   170b8:	e003      	b.n	170c2 <__swbuf_r+0x32>
   170ba:	4b20      	ldr	r3, [pc, #128]	; (1713c <__swbuf_r+0xac>)
   170bc:	429c      	cmp	r4, r3
   170be:	d100      	bne.n	170c2 <__swbuf_r+0x32>
   170c0:	68ec      	ldr	r4, [r5, #12]
   170c2:	69a3      	ldr	r3, [r4, #24]
   170c4:	60a3      	str	r3, [r4, #8]
   170c6:	89a3      	ldrh	r3, [r4, #12]
   170c8:	071b      	lsls	r3, r3, #28
   170ca:	d50a      	bpl.n	170e2 <__swbuf_r+0x52>
   170cc:	6923      	ldr	r3, [r4, #16]
   170ce:	2b00      	cmp	r3, #0
   170d0:	d007      	beq.n	170e2 <__swbuf_r+0x52>
   170d2:	6823      	ldr	r3, [r4, #0]
   170d4:	6922      	ldr	r2, [r4, #16]
   170d6:	b2fe      	uxtb	r6, r7
   170d8:	1a98      	subs	r0, r3, r2
   170da:	6963      	ldr	r3, [r4, #20]
   170dc:	4298      	cmp	r0, r3
   170de:	db0f      	blt.n	17100 <__swbuf_r+0x70>
   170e0:	e008      	b.n	170f4 <__swbuf_r+0x64>
   170e2:	0021      	movs	r1, r4
   170e4:	0028      	movs	r0, r5
   170e6:	f000 f82b 	bl	17140 <__swsetup_r>
   170ea:	2800      	cmp	r0, #0
   170ec:	d0f1      	beq.n	170d2 <__swbuf_r+0x42>
   170ee:	2001      	movs	r0, #1
   170f0:	4240      	negs	r0, r0
   170f2:	e01d      	b.n	17130 <__swbuf_r+0xa0>
   170f4:	0021      	movs	r1, r4
   170f6:	0028      	movs	r0, r5
   170f8:	f000 f91e 	bl	17338 <_fflush_r>
   170fc:	2800      	cmp	r0, #0
   170fe:	d1f6      	bne.n	170ee <__swbuf_r+0x5e>
   17100:	68a3      	ldr	r3, [r4, #8]
   17102:	3001      	adds	r0, #1
   17104:	3b01      	subs	r3, #1
   17106:	60a3      	str	r3, [r4, #8]
   17108:	6823      	ldr	r3, [r4, #0]
   1710a:	1c5a      	adds	r2, r3, #1
   1710c:	6022      	str	r2, [r4, #0]
   1710e:	701f      	strb	r7, [r3, #0]
   17110:	6963      	ldr	r3, [r4, #20]
   17112:	4298      	cmp	r0, r3
   17114:	d005      	beq.n	17122 <__swbuf_r+0x92>
   17116:	89a3      	ldrh	r3, [r4, #12]
   17118:	0030      	movs	r0, r6
   1711a:	07db      	lsls	r3, r3, #31
   1711c:	d508      	bpl.n	17130 <__swbuf_r+0xa0>
   1711e:	2e0a      	cmp	r6, #10
   17120:	d106      	bne.n	17130 <__swbuf_r+0xa0>
   17122:	0021      	movs	r1, r4
   17124:	0028      	movs	r0, r5
   17126:	f000 f907 	bl	17338 <_fflush_r>
   1712a:	2800      	cmp	r0, #0
   1712c:	d1df      	bne.n	170ee <__swbuf_r+0x5e>
   1712e:	0030      	movs	r0, r6
   17130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   17132:	46c0      	nop			; (mov r8, r8)
   17134:	00019a28 	.word	0x00019a28
   17138:	00019a48 	.word	0x00019a48
   1713c:	00019a68 	.word	0x00019a68

00017140 <__swsetup_r>:
   17140:	4b36      	ldr	r3, [pc, #216]	; (1721c <__swsetup_r+0xdc>)
   17142:	b570      	push	{r4, r5, r6, lr}
   17144:	681d      	ldr	r5, [r3, #0]
   17146:	0006      	movs	r6, r0
   17148:	000c      	movs	r4, r1
   1714a:	2d00      	cmp	r5, #0
   1714c:	d005      	beq.n	1715a <__swsetup_r+0x1a>
   1714e:	69ab      	ldr	r3, [r5, #24]
   17150:	2b00      	cmp	r3, #0
   17152:	d102      	bne.n	1715a <__swsetup_r+0x1a>
   17154:	0028      	movs	r0, r5
   17156:	f000 f95d 	bl	17414 <__sinit>
   1715a:	4b31      	ldr	r3, [pc, #196]	; (17220 <__swsetup_r+0xe0>)
   1715c:	429c      	cmp	r4, r3
   1715e:	d101      	bne.n	17164 <__swsetup_r+0x24>
   17160:	686c      	ldr	r4, [r5, #4]
   17162:	e008      	b.n	17176 <__swsetup_r+0x36>
   17164:	4b2f      	ldr	r3, [pc, #188]	; (17224 <__swsetup_r+0xe4>)
   17166:	429c      	cmp	r4, r3
   17168:	d101      	bne.n	1716e <__swsetup_r+0x2e>
   1716a:	68ac      	ldr	r4, [r5, #8]
   1716c:	e003      	b.n	17176 <__swsetup_r+0x36>
   1716e:	4b2e      	ldr	r3, [pc, #184]	; (17228 <__swsetup_r+0xe8>)
   17170:	429c      	cmp	r4, r3
   17172:	d100      	bne.n	17176 <__swsetup_r+0x36>
   17174:	68ec      	ldr	r4, [r5, #12]
   17176:	220c      	movs	r2, #12
   17178:	5ea3      	ldrsh	r3, [r4, r2]
   1717a:	b29a      	uxth	r2, r3
   1717c:	0711      	lsls	r1, r2, #28
   1717e:	d423      	bmi.n	171c8 <__swsetup_r+0x88>
   17180:	06d1      	lsls	r1, r2, #27
   17182:	d407      	bmi.n	17194 <__swsetup_r+0x54>
   17184:	2209      	movs	r2, #9
   17186:	2001      	movs	r0, #1
   17188:	6032      	str	r2, [r6, #0]
   1718a:	3237      	adds	r2, #55	; 0x37
   1718c:	4313      	orrs	r3, r2
   1718e:	81a3      	strh	r3, [r4, #12]
   17190:	4240      	negs	r0, r0
   17192:	e042      	b.n	1721a <__swsetup_r+0xda>
   17194:	0753      	lsls	r3, r2, #29
   17196:	d513      	bpl.n	171c0 <__swsetup_r+0x80>
   17198:	6b61      	ldr	r1, [r4, #52]	; 0x34
   1719a:	2900      	cmp	r1, #0
   1719c:	d008      	beq.n	171b0 <__swsetup_r+0x70>
   1719e:	0023      	movs	r3, r4
   171a0:	3344      	adds	r3, #68	; 0x44
   171a2:	4299      	cmp	r1, r3
   171a4:	d002      	beq.n	171ac <__swsetup_r+0x6c>
   171a6:	0030      	movs	r0, r6
   171a8:	f7ff fc4c 	bl	16a44 <_free_r>
   171ac:	2300      	movs	r3, #0
   171ae:	6363      	str	r3, [r4, #52]	; 0x34
   171b0:	2224      	movs	r2, #36	; 0x24
   171b2:	89a3      	ldrh	r3, [r4, #12]
   171b4:	4393      	bics	r3, r2
   171b6:	81a3      	strh	r3, [r4, #12]
   171b8:	2300      	movs	r3, #0
   171ba:	6063      	str	r3, [r4, #4]
   171bc:	6923      	ldr	r3, [r4, #16]
   171be:	6023      	str	r3, [r4, #0]
   171c0:	2208      	movs	r2, #8
   171c2:	89a3      	ldrh	r3, [r4, #12]
   171c4:	4313      	orrs	r3, r2
   171c6:	81a3      	strh	r3, [r4, #12]
   171c8:	6923      	ldr	r3, [r4, #16]
   171ca:	2b00      	cmp	r3, #0
   171cc:	d10b      	bne.n	171e6 <__swsetup_r+0xa6>
   171ce:	23a0      	movs	r3, #160	; 0xa0
   171d0:	89a2      	ldrh	r2, [r4, #12]
   171d2:	009b      	lsls	r3, r3, #2
   171d4:	4013      	ands	r3, r2
   171d6:	2280      	movs	r2, #128	; 0x80
   171d8:	0092      	lsls	r2, r2, #2
   171da:	4293      	cmp	r3, r2
   171dc:	d003      	beq.n	171e6 <__swsetup_r+0xa6>
   171de:	0021      	movs	r1, r4
   171e0:	0030      	movs	r0, r6
   171e2:	f000 f9d1 	bl	17588 <__smakebuf_r>
   171e6:	2301      	movs	r3, #1
   171e8:	89a2      	ldrh	r2, [r4, #12]
   171ea:	4013      	ands	r3, r2
   171ec:	d005      	beq.n	171fa <__swsetup_r+0xba>
   171ee:	2300      	movs	r3, #0
   171f0:	60a3      	str	r3, [r4, #8]
   171f2:	6963      	ldr	r3, [r4, #20]
   171f4:	425b      	negs	r3, r3
   171f6:	61a3      	str	r3, [r4, #24]
   171f8:	e003      	b.n	17202 <__swsetup_r+0xc2>
   171fa:	0792      	lsls	r2, r2, #30
   171fc:	d400      	bmi.n	17200 <__swsetup_r+0xc0>
   171fe:	6963      	ldr	r3, [r4, #20]
   17200:	60a3      	str	r3, [r4, #8]
   17202:	2000      	movs	r0, #0
   17204:	6923      	ldr	r3, [r4, #16]
   17206:	4283      	cmp	r3, r0
   17208:	d107      	bne.n	1721a <__swsetup_r+0xda>
   1720a:	220c      	movs	r2, #12
   1720c:	5ea3      	ldrsh	r3, [r4, r2]
   1720e:	061a      	lsls	r2, r3, #24
   17210:	d503      	bpl.n	1721a <__swsetup_r+0xda>
   17212:	2240      	movs	r2, #64	; 0x40
   17214:	4313      	orrs	r3, r2
   17216:	81a3      	strh	r3, [r4, #12]
   17218:	3801      	subs	r0, #1
   1721a:	bd70      	pop	{r4, r5, r6, pc}
   1721c:	20000078 	.word	0x20000078
   17220:	00019a28 	.word	0x00019a28
   17224:	00019a48 	.word	0x00019a48
   17228:	00019a68 	.word	0x00019a68

0001722c <__sflush_r>:
   1722c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1722e:	898a      	ldrh	r2, [r1, #12]
   17230:	0005      	movs	r5, r0
   17232:	000c      	movs	r4, r1
   17234:	0713      	lsls	r3, r2, #28
   17236:	d45a      	bmi.n	172ee <__sflush_r+0xc2>
   17238:	684b      	ldr	r3, [r1, #4]
   1723a:	2b00      	cmp	r3, #0
   1723c:	dc02      	bgt.n	17244 <__sflush_r+0x18>
   1723e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   17240:	2b00      	cmp	r3, #0
   17242:	dd19      	ble.n	17278 <__sflush_r+0x4c>
   17244:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   17246:	2f00      	cmp	r7, #0
   17248:	d016      	beq.n	17278 <__sflush_r+0x4c>
   1724a:	2300      	movs	r3, #0
   1724c:	682e      	ldr	r6, [r5, #0]
   1724e:	602b      	str	r3, [r5, #0]
   17250:	2380      	movs	r3, #128	; 0x80
   17252:	015b      	lsls	r3, r3, #5
   17254:	401a      	ands	r2, r3
   17256:	d001      	beq.n	1725c <__sflush_r+0x30>
   17258:	6d60      	ldr	r0, [r4, #84]	; 0x54
   1725a:	e014      	b.n	17286 <__sflush_r+0x5a>
   1725c:	2301      	movs	r3, #1
   1725e:	6a21      	ldr	r1, [r4, #32]
   17260:	0028      	movs	r0, r5
   17262:	47b8      	blx	r7
   17264:	1c43      	adds	r3, r0, #1
   17266:	d10e      	bne.n	17286 <__sflush_r+0x5a>
   17268:	682b      	ldr	r3, [r5, #0]
   1726a:	2b00      	cmp	r3, #0
   1726c:	d00b      	beq.n	17286 <__sflush_r+0x5a>
   1726e:	2b1d      	cmp	r3, #29
   17270:	d001      	beq.n	17276 <__sflush_r+0x4a>
   17272:	2b16      	cmp	r3, #22
   17274:	d102      	bne.n	1727c <__sflush_r+0x50>
   17276:	602e      	str	r6, [r5, #0]
   17278:	2000      	movs	r0, #0
   1727a:	e05a      	b.n	17332 <__sflush_r+0x106>
   1727c:	2240      	movs	r2, #64	; 0x40
   1727e:	89a3      	ldrh	r3, [r4, #12]
   17280:	4313      	orrs	r3, r2
   17282:	81a3      	strh	r3, [r4, #12]
   17284:	e055      	b.n	17332 <__sflush_r+0x106>
   17286:	89a3      	ldrh	r3, [r4, #12]
   17288:	075b      	lsls	r3, r3, #29
   1728a:	d506      	bpl.n	1729a <__sflush_r+0x6e>
   1728c:	6863      	ldr	r3, [r4, #4]
   1728e:	1ac0      	subs	r0, r0, r3
   17290:	6b63      	ldr	r3, [r4, #52]	; 0x34
   17292:	2b00      	cmp	r3, #0
   17294:	d001      	beq.n	1729a <__sflush_r+0x6e>
   17296:	6c23      	ldr	r3, [r4, #64]	; 0x40
   17298:	1ac0      	subs	r0, r0, r3
   1729a:	2300      	movs	r3, #0
   1729c:	0002      	movs	r2, r0
   1729e:	6a21      	ldr	r1, [r4, #32]
   172a0:	0028      	movs	r0, r5
   172a2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   172a4:	47b8      	blx	r7
   172a6:	89a3      	ldrh	r3, [r4, #12]
   172a8:	1c42      	adds	r2, r0, #1
   172aa:	d106      	bne.n	172ba <__sflush_r+0x8e>
   172ac:	6829      	ldr	r1, [r5, #0]
   172ae:	291d      	cmp	r1, #29
   172b0:	d83a      	bhi.n	17328 <__sflush_r+0xfc>
   172b2:	4a20      	ldr	r2, [pc, #128]	; (17334 <__sflush_r+0x108>)
   172b4:	40ca      	lsrs	r2, r1
   172b6:	07d2      	lsls	r2, r2, #31
   172b8:	d536      	bpl.n	17328 <__sflush_r+0xfc>
   172ba:	2200      	movs	r2, #0
   172bc:	6062      	str	r2, [r4, #4]
   172be:	6922      	ldr	r2, [r4, #16]
   172c0:	6022      	str	r2, [r4, #0]
   172c2:	04db      	lsls	r3, r3, #19
   172c4:	d505      	bpl.n	172d2 <__sflush_r+0xa6>
   172c6:	1c43      	adds	r3, r0, #1
   172c8:	d102      	bne.n	172d0 <__sflush_r+0xa4>
   172ca:	682b      	ldr	r3, [r5, #0]
   172cc:	2b00      	cmp	r3, #0
   172ce:	d100      	bne.n	172d2 <__sflush_r+0xa6>
   172d0:	6560      	str	r0, [r4, #84]	; 0x54
   172d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
   172d4:	602e      	str	r6, [r5, #0]
   172d6:	2900      	cmp	r1, #0
   172d8:	d0ce      	beq.n	17278 <__sflush_r+0x4c>
   172da:	0023      	movs	r3, r4
   172dc:	3344      	adds	r3, #68	; 0x44
   172de:	4299      	cmp	r1, r3
   172e0:	d002      	beq.n	172e8 <__sflush_r+0xbc>
   172e2:	0028      	movs	r0, r5
   172e4:	f7ff fbae 	bl	16a44 <_free_r>
   172e8:	2000      	movs	r0, #0
   172ea:	6360      	str	r0, [r4, #52]	; 0x34
   172ec:	e021      	b.n	17332 <__sflush_r+0x106>
   172ee:	690f      	ldr	r7, [r1, #16]
   172f0:	2f00      	cmp	r7, #0
   172f2:	d0c1      	beq.n	17278 <__sflush_r+0x4c>
   172f4:	680b      	ldr	r3, [r1, #0]
   172f6:	600f      	str	r7, [r1, #0]
   172f8:	1bdb      	subs	r3, r3, r7
   172fa:	9301      	str	r3, [sp, #4]
   172fc:	2300      	movs	r3, #0
   172fe:	0792      	lsls	r2, r2, #30
   17300:	d100      	bne.n	17304 <__sflush_r+0xd8>
   17302:	694b      	ldr	r3, [r1, #20]
   17304:	60a3      	str	r3, [r4, #8]
   17306:	e003      	b.n	17310 <__sflush_r+0xe4>
   17308:	9b01      	ldr	r3, [sp, #4]
   1730a:	183f      	adds	r7, r7, r0
   1730c:	1a1b      	subs	r3, r3, r0
   1730e:	9301      	str	r3, [sp, #4]
   17310:	9b01      	ldr	r3, [sp, #4]
   17312:	2b00      	cmp	r3, #0
   17314:	ddb0      	ble.n	17278 <__sflush_r+0x4c>
   17316:	9b01      	ldr	r3, [sp, #4]
   17318:	003a      	movs	r2, r7
   1731a:	6a21      	ldr	r1, [r4, #32]
   1731c:	0028      	movs	r0, r5
   1731e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   17320:	47b0      	blx	r6
   17322:	2800      	cmp	r0, #0
   17324:	dcf0      	bgt.n	17308 <__sflush_r+0xdc>
   17326:	89a3      	ldrh	r3, [r4, #12]
   17328:	2240      	movs	r2, #64	; 0x40
   1732a:	2001      	movs	r0, #1
   1732c:	4313      	orrs	r3, r2
   1732e:	81a3      	strh	r3, [r4, #12]
   17330:	4240      	negs	r0, r0
   17332:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   17334:	20400001 	.word	0x20400001

00017338 <_fflush_r>:
   17338:	690b      	ldr	r3, [r1, #16]
   1733a:	b570      	push	{r4, r5, r6, lr}
   1733c:	0005      	movs	r5, r0
   1733e:	000c      	movs	r4, r1
   17340:	2b00      	cmp	r3, #0
   17342:	d101      	bne.n	17348 <_fflush_r+0x10>
   17344:	2000      	movs	r0, #0
   17346:	e01c      	b.n	17382 <_fflush_r+0x4a>
   17348:	2800      	cmp	r0, #0
   1734a:	d004      	beq.n	17356 <_fflush_r+0x1e>
   1734c:	6983      	ldr	r3, [r0, #24]
   1734e:	2b00      	cmp	r3, #0
   17350:	d101      	bne.n	17356 <_fflush_r+0x1e>
   17352:	f000 f85f 	bl	17414 <__sinit>
   17356:	4b0b      	ldr	r3, [pc, #44]	; (17384 <_fflush_r+0x4c>)
   17358:	429c      	cmp	r4, r3
   1735a:	d101      	bne.n	17360 <_fflush_r+0x28>
   1735c:	686c      	ldr	r4, [r5, #4]
   1735e:	e008      	b.n	17372 <_fflush_r+0x3a>
   17360:	4b09      	ldr	r3, [pc, #36]	; (17388 <_fflush_r+0x50>)
   17362:	429c      	cmp	r4, r3
   17364:	d101      	bne.n	1736a <_fflush_r+0x32>
   17366:	68ac      	ldr	r4, [r5, #8]
   17368:	e003      	b.n	17372 <_fflush_r+0x3a>
   1736a:	4b08      	ldr	r3, [pc, #32]	; (1738c <_fflush_r+0x54>)
   1736c:	429c      	cmp	r4, r3
   1736e:	d100      	bne.n	17372 <_fflush_r+0x3a>
   17370:	68ec      	ldr	r4, [r5, #12]
   17372:	220c      	movs	r2, #12
   17374:	5ea3      	ldrsh	r3, [r4, r2]
   17376:	2b00      	cmp	r3, #0
   17378:	d0e4      	beq.n	17344 <_fflush_r+0xc>
   1737a:	0021      	movs	r1, r4
   1737c:	0028      	movs	r0, r5
   1737e:	f7ff ff55 	bl	1722c <__sflush_r>
   17382:	bd70      	pop	{r4, r5, r6, pc}
   17384:	00019a28 	.word	0x00019a28
   17388:	00019a48 	.word	0x00019a48
   1738c:	00019a68 	.word	0x00019a68

00017390 <_cleanup_r>:
   17390:	b510      	push	{r4, lr}
   17392:	4902      	ldr	r1, [pc, #8]	; (1739c <_cleanup_r+0xc>)
   17394:	f000 f8b0 	bl	174f8 <_fwalk_reent>
   17398:	bd10      	pop	{r4, pc}
   1739a:	46c0      	nop			; (mov r8, r8)
   1739c:	00017339 	.word	0x00017339

000173a0 <std.isra.0>:
   173a0:	2300      	movs	r3, #0
   173a2:	b510      	push	{r4, lr}
   173a4:	0004      	movs	r4, r0
   173a6:	6003      	str	r3, [r0, #0]
   173a8:	6043      	str	r3, [r0, #4]
   173aa:	6083      	str	r3, [r0, #8]
   173ac:	8181      	strh	r1, [r0, #12]
   173ae:	6643      	str	r3, [r0, #100]	; 0x64
   173b0:	81c2      	strh	r2, [r0, #14]
   173b2:	6103      	str	r3, [r0, #16]
   173b4:	6143      	str	r3, [r0, #20]
   173b6:	6183      	str	r3, [r0, #24]
   173b8:	0019      	movs	r1, r3
   173ba:	2208      	movs	r2, #8
   173bc:	305c      	adds	r0, #92	; 0x5c
   173be:	f7ff fb39 	bl	16a34 <memset>
   173c2:	4b05      	ldr	r3, [pc, #20]	; (173d8 <std.isra.0+0x38>)
   173c4:	6224      	str	r4, [r4, #32]
   173c6:	6263      	str	r3, [r4, #36]	; 0x24
   173c8:	4b04      	ldr	r3, [pc, #16]	; (173dc <std.isra.0+0x3c>)
   173ca:	62a3      	str	r3, [r4, #40]	; 0x28
   173cc:	4b04      	ldr	r3, [pc, #16]	; (173e0 <std.isra.0+0x40>)
   173ce:	62e3      	str	r3, [r4, #44]	; 0x2c
   173d0:	4b04      	ldr	r3, [pc, #16]	; (173e4 <std.isra.0+0x44>)
   173d2:	6323      	str	r3, [r4, #48]	; 0x30
   173d4:	bd10      	pop	{r4, pc}
   173d6:	46c0      	nop			; (mov r8, r8)
   173d8:	00017ed9 	.word	0x00017ed9
   173dc:	00017f01 	.word	0x00017f01
   173e0:	00017f39 	.word	0x00017f39
   173e4:	00017f65 	.word	0x00017f65

000173e8 <__sfmoreglue>:
   173e8:	b570      	push	{r4, r5, r6, lr}
   173ea:	2568      	movs	r5, #104	; 0x68
   173ec:	1e4b      	subs	r3, r1, #1
   173ee:	435d      	muls	r5, r3
   173f0:	000e      	movs	r6, r1
   173f2:	0029      	movs	r1, r5
   173f4:	3174      	adds	r1, #116	; 0x74
   173f6:	f7ff fb6b 	bl	16ad0 <_malloc_r>
   173fa:	1e04      	subs	r4, r0, #0
   173fc:	d008      	beq.n	17410 <__sfmoreglue+0x28>
   173fe:	2100      	movs	r1, #0
   17400:	002a      	movs	r2, r5
   17402:	6001      	str	r1, [r0, #0]
   17404:	6046      	str	r6, [r0, #4]
   17406:	300c      	adds	r0, #12
   17408:	60a0      	str	r0, [r4, #8]
   1740a:	3268      	adds	r2, #104	; 0x68
   1740c:	f7ff fb12 	bl	16a34 <memset>
   17410:	0020      	movs	r0, r4
   17412:	bd70      	pop	{r4, r5, r6, pc}

00017414 <__sinit>:
   17414:	6983      	ldr	r3, [r0, #24]
   17416:	b513      	push	{r0, r1, r4, lr}
   17418:	0004      	movs	r4, r0
   1741a:	2b00      	cmp	r3, #0
   1741c:	d128      	bne.n	17470 <__sinit+0x5c>
   1741e:	6483      	str	r3, [r0, #72]	; 0x48
   17420:	64c3      	str	r3, [r0, #76]	; 0x4c
   17422:	6503      	str	r3, [r0, #80]	; 0x50
   17424:	4b13      	ldr	r3, [pc, #76]	; (17474 <__sinit+0x60>)
   17426:	4a14      	ldr	r2, [pc, #80]	; (17478 <__sinit+0x64>)
   17428:	681b      	ldr	r3, [r3, #0]
   1742a:	6282      	str	r2, [r0, #40]	; 0x28
   1742c:	9301      	str	r3, [sp, #4]
   1742e:	4298      	cmp	r0, r3
   17430:	d101      	bne.n	17436 <__sinit+0x22>
   17432:	2301      	movs	r3, #1
   17434:	6183      	str	r3, [r0, #24]
   17436:	0020      	movs	r0, r4
   17438:	f000 f820 	bl	1747c <__sfp>
   1743c:	6060      	str	r0, [r4, #4]
   1743e:	0020      	movs	r0, r4
   17440:	f000 f81c 	bl	1747c <__sfp>
   17444:	60a0      	str	r0, [r4, #8]
   17446:	0020      	movs	r0, r4
   17448:	f000 f818 	bl	1747c <__sfp>
   1744c:	2200      	movs	r2, #0
   1744e:	60e0      	str	r0, [r4, #12]
   17450:	2104      	movs	r1, #4
   17452:	6860      	ldr	r0, [r4, #4]
   17454:	f7ff ffa4 	bl	173a0 <std.isra.0>
   17458:	2201      	movs	r2, #1
   1745a:	2109      	movs	r1, #9
   1745c:	68a0      	ldr	r0, [r4, #8]
   1745e:	f7ff ff9f 	bl	173a0 <std.isra.0>
   17462:	2202      	movs	r2, #2
   17464:	2112      	movs	r1, #18
   17466:	68e0      	ldr	r0, [r4, #12]
   17468:	f7ff ff9a 	bl	173a0 <std.isra.0>
   1746c:	2301      	movs	r3, #1
   1746e:	61a3      	str	r3, [r4, #24]
   17470:	bd13      	pop	{r0, r1, r4, pc}
   17472:	46c0      	nop			; (mov r8, r8)
   17474:	00019920 	.word	0x00019920
   17478:	00017391 	.word	0x00017391

0001747c <__sfp>:
   1747c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1747e:	4b1d      	ldr	r3, [pc, #116]	; (174f4 <__sfp+0x78>)
   17480:	0006      	movs	r6, r0
   17482:	681d      	ldr	r5, [r3, #0]
   17484:	69ab      	ldr	r3, [r5, #24]
   17486:	2b00      	cmp	r3, #0
   17488:	d102      	bne.n	17490 <__sfp+0x14>
   1748a:	0028      	movs	r0, r5
   1748c:	f7ff ffc2 	bl	17414 <__sinit>
   17490:	3548      	adds	r5, #72	; 0x48
   17492:	68ac      	ldr	r4, [r5, #8]
   17494:	686b      	ldr	r3, [r5, #4]
   17496:	3b01      	subs	r3, #1
   17498:	d405      	bmi.n	174a6 <__sfp+0x2a>
   1749a:	220c      	movs	r2, #12
   1749c:	5ea7      	ldrsh	r7, [r4, r2]
   1749e:	2f00      	cmp	r7, #0
   174a0:	d010      	beq.n	174c4 <__sfp+0x48>
   174a2:	3468      	adds	r4, #104	; 0x68
   174a4:	e7f7      	b.n	17496 <__sfp+0x1a>
   174a6:	682b      	ldr	r3, [r5, #0]
   174a8:	2b00      	cmp	r3, #0
   174aa:	d001      	beq.n	174b0 <__sfp+0x34>
   174ac:	682d      	ldr	r5, [r5, #0]
   174ae:	e7f0      	b.n	17492 <__sfp+0x16>
   174b0:	2104      	movs	r1, #4
   174b2:	0030      	movs	r0, r6
   174b4:	f7ff ff98 	bl	173e8 <__sfmoreglue>
   174b8:	6028      	str	r0, [r5, #0]
   174ba:	2800      	cmp	r0, #0
   174bc:	d1f6      	bne.n	174ac <__sfp+0x30>
   174be:	230c      	movs	r3, #12
   174c0:	6033      	str	r3, [r6, #0]
   174c2:	e016      	b.n	174f2 <__sfp+0x76>
   174c4:	2301      	movs	r3, #1
   174c6:	0020      	movs	r0, r4
   174c8:	425b      	negs	r3, r3
   174ca:	81e3      	strh	r3, [r4, #14]
   174cc:	3302      	adds	r3, #2
   174ce:	81a3      	strh	r3, [r4, #12]
   174d0:	6667      	str	r7, [r4, #100]	; 0x64
   174d2:	6027      	str	r7, [r4, #0]
   174d4:	60a7      	str	r7, [r4, #8]
   174d6:	6067      	str	r7, [r4, #4]
   174d8:	6127      	str	r7, [r4, #16]
   174da:	6167      	str	r7, [r4, #20]
   174dc:	61a7      	str	r7, [r4, #24]
   174de:	305c      	adds	r0, #92	; 0x5c
   174e0:	2208      	movs	r2, #8
   174e2:	0039      	movs	r1, r7
   174e4:	f7ff faa6 	bl	16a34 <memset>
   174e8:	0020      	movs	r0, r4
   174ea:	6367      	str	r7, [r4, #52]	; 0x34
   174ec:	63a7      	str	r7, [r4, #56]	; 0x38
   174ee:	64a7      	str	r7, [r4, #72]	; 0x48
   174f0:	64e7      	str	r7, [r4, #76]	; 0x4c
   174f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   174f4:	00019920 	.word	0x00019920

000174f8 <_fwalk_reent>:
   174f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   174fa:	0004      	movs	r4, r0
   174fc:	0007      	movs	r7, r0
   174fe:	2600      	movs	r6, #0
   17500:	9101      	str	r1, [sp, #4]
   17502:	3448      	adds	r4, #72	; 0x48
   17504:	2c00      	cmp	r4, #0
   17506:	d016      	beq.n	17536 <_fwalk_reent+0x3e>
   17508:	6863      	ldr	r3, [r4, #4]
   1750a:	68a5      	ldr	r5, [r4, #8]
   1750c:	9300      	str	r3, [sp, #0]
   1750e:	9b00      	ldr	r3, [sp, #0]
   17510:	3b01      	subs	r3, #1
   17512:	9300      	str	r3, [sp, #0]
   17514:	d40d      	bmi.n	17532 <_fwalk_reent+0x3a>
   17516:	89ab      	ldrh	r3, [r5, #12]
   17518:	2b01      	cmp	r3, #1
   1751a:	d908      	bls.n	1752e <_fwalk_reent+0x36>
   1751c:	220e      	movs	r2, #14
   1751e:	5eab      	ldrsh	r3, [r5, r2]
   17520:	3301      	adds	r3, #1
   17522:	d004      	beq.n	1752e <_fwalk_reent+0x36>
   17524:	0029      	movs	r1, r5
   17526:	0038      	movs	r0, r7
   17528:	9b01      	ldr	r3, [sp, #4]
   1752a:	4798      	blx	r3
   1752c:	4306      	orrs	r6, r0
   1752e:	3568      	adds	r5, #104	; 0x68
   17530:	e7ed      	b.n	1750e <_fwalk_reent+0x16>
   17532:	6824      	ldr	r4, [r4, #0]
   17534:	e7e6      	b.n	17504 <_fwalk_reent+0xc>
   17536:	0030      	movs	r0, r6
   17538:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

0001753c <__swhatbuf_r>:
   1753c:	b570      	push	{r4, r5, r6, lr}
   1753e:	000e      	movs	r6, r1
   17540:	001d      	movs	r5, r3
   17542:	230e      	movs	r3, #14
   17544:	5ec9      	ldrsh	r1, [r1, r3]
   17546:	b090      	sub	sp, #64	; 0x40
   17548:	0014      	movs	r4, r2
   1754a:	2900      	cmp	r1, #0
   1754c:	da06      	bge.n	1755c <__swhatbuf_r+0x20>
   1754e:	2300      	movs	r3, #0
   17550:	602b      	str	r3, [r5, #0]
   17552:	89b3      	ldrh	r3, [r6, #12]
   17554:	061b      	lsls	r3, r3, #24
   17556:	d50f      	bpl.n	17578 <__swhatbuf_r+0x3c>
   17558:	2340      	movs	r3, #64	; 0x40
   1755a:	e00f      	b.n	1757c <__swhatbuf_r+0x40>
   1755c:	aa01      	add	r2, sp, #4
   1755e:	f000 fd2d 	bl	17fbc <_fstat_r>
   17562:	2800      	cmp	r0, #0
   17564:	dbf3      	blt.n	1754e <__swhatbuf_r+0x12>
   17566:	23f0      	movs	r3, #240	; 0xf0
   17568:	9a02      	ldr	r2, [sp, #8]
   1756a:	021b      	lsls	r3, r3, #8
   1756c:	4013      	ands	r3, r2
   1756e:	4a05      	ldr	r2, [pc, #20]	; (17584 <__swhatbuf_r+0x48>)
   17570:	189b      	adds	r3, r3, r2
   17572:	425a      	negs	r2, r3
   17574:	4153      	adcs	r3, r2
   17576:	602b      	str	r3, [r5, #0]
   17578:	2380      	movs	r3, #128	; 0x80
   1757a:	00db      	lsls	r3, r3, #3
   1757c:	2000      	movs	r0, #0
   1757e:	6023      	str	r3, [r4, #0]
   17580:	b010      	add	sp, #64	; 0x40
   17582:	bd70      	pop	{r4, r5, r6, pc}
   17584:	ffffe000 	.word	0xffffe000

00017588 <__smakebuf_r>:
   17588:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1758a:	2602      	movs	r6, #2
   1758c:	898b      	ldrh	r3, [r1, #12]
   1758e:	0005      	movs	r5, r0
   17590:	000c      	movs	r4, r1
   17592:	4233      	tst	r3, r6
   17594:	d110      	bne.n	175b8 <__smakebuf_r+0x30>
   17596:	ab01      	add	r3, sp, #4
   17598:	466a      	mov	r2, sp
   1759a:	f7ff ffcf 	bl	1753c <__swhatbuf_r>
   1759e:	9900      	ldr	r1, [sp, #0]
   175a0:	0007      	movs	r7, r0
   175a2:	0028      	movs	r0, r5
   175a4:	f7ff fa94 	bl	16ad0 <_malloc_r>
   175a8:	2800      	cmp	r0, #0
   175aa:	d10c      	bne.n	175c6 <__smakebuf_r+0x3e>
   175ac:	220c      	movs	r2, #12
   175ae:	5ea3      	ldrsh	r3, [r4, r2]
   175b0:	059a      	lsls	r2, r3, #22
   175b2:	d423      	bmi.n	175fc <__smakebuf_r+0x74>
   175b4:	4333      	orrs	r3, r6
   175b6:	81a3      	strh	r3, [r4, #12]
   175b8:	0023      	movs	r3, r4
   175ba:	3347      	adds	r3, #71	; 0x47
   175bc:	6023      	str	r3, [r4, #0]
   175be:	6123      	str	r3, [r4, #16]
   175c0:	2301      	movs	r3, #1
   175c2:	6163      	str	r3, [r4, #20]
   175c4:	e01a      	b.n	175fc <__smakebuf_r+0x74>
   175c6:	2280      	movs	r2, #128	; 0x80
   175c8:	4b0d      	ldr	r3, [pc, #52]	; (17600 <__smakebuf_r+0x78>)
   175ca:	62ab      	str	r3, [r5, #40]	; 0x28
   175cc:	89a3      	ldrh	r3, [r4, #12]
   175ce:	6020      	str	r0, [r4, #0]
   175d0:	4313      	orrs	r3, r2
   175d2:	81a3      	strh	r3, [r4, #12]
   175d4:	9b00      	ldr	r3, [sp, #0]
   175d6:	6120      	str	r0, [r4, #16]
   175d8:	6163      	str	r3, [r4, #20]
   175da:	9b01      	ldr	r3, [sp, #4]
   175dc:	2b00      	cmp	r3, #0
   175de:	d00a      	beq.n	175f6 <__smakebuf_r+0x6e>
   175e0:	230e      	movs	r3, #14
   175e2:	5ee1      	ldrsh	r1, [r4, r3]
   175e4:	0028      	movs	r0, r5
   175e6:	f000 fcfb 	bl	17fe0 <_isatty_r>
   175ea:	2800      	cmp	r0, #0
   175ec:	d003      	beq.n	175f6 <__smakebuf_r+0x6e>
   175ee:	2201      	movs	r2, #1
   175f0:	89a3      	ldrh	r3, [r4, #12]
   175f2:	4313      	orrs	r3, r2
   175f4:	81a3      	strh	r3, [r4, #12]
   175f6:	89a3      	ldrh	r3, [r4, #12]
   175f8:	431f      	orrs	r7, r3
   175fa:	81a7      	strh	r7, [r4, #12]
   175fc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   175fe:	46c0      	nop			; (mov r8, r8)
   17600:	00017391 	.word	0x00017391

00017604 <__ssputs_r>:
   17604:	b5f0      	push	{r4, r5, r6, r7, lr}
   17606:	688e      	ldr	r6, [r1, #8]
   17608:	b085      	sub	sp, #20
   1760a:	0007      	movs	r7, r0
   1760c:	000c      	movs	r4, r1
   1760e:	9203      	str	r2, [sp, #12]
   17610:	9301      	str	r3, [sp, #4]
   17612:	429e      	cmp	r6, r3
   17614:	d843      	bhi.n	1769e <__ssputs_r+0x9a>
   17616:	2390      	movs	r3, #144	; 0x90
   17618:	898a      	ldrh	r2, [r1, #12]
   1761a:	00db      	lsls	r3, r3, #3
   1761c:	421a      	tst	r2, r3
   1761e:	d03e      	beq.n	1769e <__ssputs_r+0x9a>
   17620:	2503      	movs	r5, #3
   17622:	6909      	ldr	r1, [r1, #16]
   17624:	6823      	ldr	r3, [r4, #0]
   17626:	9801      	ldr	r0, [sp, #4]
   17628:	1a5b      	subs	r3, r3, r1
   1762a:	9302      	str	r3, [sp, #8]
   1762c:	6963      	ldr	r3, [r4, #20]
   1762e:	435d      	muls	r5, r3
   17630:	0feb      	lsrs	r3, r5, #31
   17632:	195d      	adds	r5, r3, r5
   17634:	9b02      	ldr	r3, [sp, #8]
   17636:	106d      	asrs	r5, r5, #1
   17638:	3301      	adds	r3, #1
   1763a:	181b      	adds	r3, r3, r0
   1763c:	42ab      	cmp	r3, r5
   1763e:	d900      	bls.n	17642 <__ssputs_r+0x3e>
   17640:	001d      	movs	r5, r3
   17642:	0553      	lsls	r3, r2, #21
   17644:	d510      	bpl.n	17668 <__ssputs_r+0x64>
   17646:	0029      	movs	r1, r5
   17648:	0038      	movs	r0, r7
   1764a:	f7ff fa41 	bl	16ad0 <_malloc_r>
   1764e:	1e06      	subs	r6, r0, #0
   17650:	d014      	beq.n	1767c <__ssputs_r+0x78>
   17652:	9a02      	ldr	r2, [sp, #8]
   17654:	6921      	ldr	r1, [r4, #16]
   17656:	f7ff f9cf 	bl	169f8 <memcpy>
   1765a:	89a2      	ldrh	r2, [r4, #12]
   1765c:	4b19      	ldr	r3, [pc, #100]	; (176c4 <__ssputs_r+0xc0>)
   1765e:	4013      	ands	r3, r2
   17660:	2280      	movs	r2, #128	; 0x80
   17662:	4313      	orrs	r3, r2
   17664:	81a3      	strh	r3, [r4, #12]
   17666:	e012      	b.n	1768e <__ssputs_r+0x8a>
   17668:	002a      	movs	r2, r5
   1766a:	0038      	movs	r0, r7
   1766c:	f000 fce9 	bl	18042 <_realloc_r>
   17670:	1e06      	subs	r6, r0, #0
   17672:	d10c      	bne.n	1768e <__ssputs_r+0x8a>
   17674:	6921      	ldr	r1, [r4, #16]
   17676:	0038      	movs	r0, r7
   17678:	f7ff f9e4 	bl	16a44 <_free_r>
   1767c:	230c      	movs	r3, #12
   1767e:	2240      	movs	r2, #64	; 0x40
   17680:	2001      	movs	r0, #1
   17682:	603b      	str	r3, [r7, #0]
   17684:	89a3      	ldrh	r3, [r4, #12]
   17686:	4240      	negs	r0, r0
   17688:	4313      	orrs	r3, r2
   1768a:	81a3      	strh	r3, [r4, #12]
   1768c:	e017      	b.n	176be <__ssputs_r+0xba>
   1768e:	9b02      	ldr	r3, [sp, #8]
   17690:	6126      	str	r6, [r4, #16]
   17692:	18f6      	adds	r6, r6, r3
   17694:	6026      	str	r6, [r4, #0]
   17696:	6165      	str	r5, [r4, #20]
   17698:	9e01      	ldr	r6, [sp, #4]
   1769a:	1aed      	subs	r5, r5, r3
   1769c:	60a5      	str	r5, [r4, #8]
   1769e:	9b01      	ldr	r3, [sp, #4]
   176a0:	42b3      	cmp	r3, r6
   176a2:	d200      	bcs.n	176a6 <__ssputs_r+0xa2>
   176a4:	001e      	movs	r6, r3
   176a6:	0032      	movs	r2, r6
   176a8:	9903      	ldr	r1, [sp, #12]
   176aa:	6820      	ldr	r0, [r4, #0]
   176ac:	f7ff f9ad 	bl	16a0a <memmove>
   176b0:	2000      	movs	r0, #0
   176b2:	68a3      	ldr	r3, [r4, #8]
   176b4:	1b9b      	subs	r3, r3, r6
   176b6:	60a3      	str	r3, [r4, #8]
   176b8:	6823      	ldr	r3, [r4, #0]
   176ba:	199e      	adds	r6, r3, r6
   176bc:	6026      	str	r6, [r4, #0]
   176be:	b005      	add	sp, #20
   176c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   176c2:	46c0      	nop			; (mov r8, r8)
   176c4:	fffffb7f 	.word	0xfffffb7f

000176c8 <_svfiprintf_r>:
   176c8:	b5f0      	push	{r4, r5, r6, r7, lr}
   176ca:	b09f      	sub	sp, #124	; 0x7c
   176cc:	9002      	str	r0, [sp, #8]
   176ce:	9305      	str	r3, [sp, #20]
   176d0:	898b      	ldrh	r3, [r1, #12]
   176d2:	000f      	movs	r7, r1
   176d4:	0016      	movs	r6, r2
   176d6:	061b      	lsls	r3, r3, #24
   176d8:	d510      	bpl.n	176fc <_svfiprintf_r+0x34>
   176da:	690b      	ldr	r3, [r1, #16]
   176dc:	2b00      	cmp	r3, #0
   176de:	d10d      	bne.n	176fc <_svfiprintf_r+0x34>
   176e0:	2140      	movs	r1, #64	; 0x40
   176e2:	f7ff f9f5 	bl	16ad0 <_malloc_r>
   176e6:	6038      	str	r0, [r7, #0]
   176e8:	6138      	str	r0, [r7, #16]
   176ea:	2800      	cmp	r0, #0
   176ec:	d104      	bne.n	176f8 <_svfiprintf_r+0x30>
   176ee:	230c      	movs	r3, #12
   176f0:	9a02      	ldr	r2, [sp, #8]
   176f2:	3801      	subs	r0, #1
   176f4:	6013      	str	r3, [r2, #0]
   176f6:	e0d8      	b.n	178aa <_svfiprintf_r+0x1e2>
   176f8:	2340      	movs	r3, #64	; 0x40
   176fa:	617b      	str	r3, [r7, #20]
   176fc:	2300      	movs	r3, #0
   176fe:	ad06      	add	r5, sp, #24
   17700:	616b      	str	r3, [r5, #20]
   17702:	3320      	adds	r3, #32
   17704:	766b      	strb	r3, [r5, #25]
   17706:	3310      	adds	r3, #16
   17708:	76ab      	strb	r3, [r5, #26]
   1770a:	0034      	movs	r4, r6
   1770c:	7823      	ldrb	r3, [r4, #0]
   1770e:	2b00      	cmp	r3, #0
   17710:	d103      	bne.n	1771a <_svfiprintf_r+0x52>
   17712:	1ba3      	subs	r3, r4, r6
   17714:	9304      	str	r3, [sp, #16]
   17716:	d012      	beq.n	1773e <_svfiprintf_r+0x76>
   17718:	e003      	b.n	17722 <_svfiprintf_r+0x5a>
   1771a:	2b25      	cmp	r3, #37	; 0x25
   1771c:	d0f9      	beq.n	17712 <_svfiprintf_r+0x4a>
   1771e:	3401      	adds	r4, #1
   17720:	e7f4      	b.n	1770c <_svfiprintf_r+0x44>
   17722:	1ba3      	subs	r3, r4, r6
   17724:	0032      	movs	r2, r6
   17726:	0039      	movs	r1, r7
   17728:	9802      	ldr	r0, [sp, #8]
   1772a:	f7ff ff6b 	bl	17604 <__ssputs_r>
   1772e:	1c43      	adds	r3, r0, #1
   17730:	d100      	bne.n	17734 <_svfiprintf_r+0x6c>
   17732:	e0b4      	b.n	1789e <_svfiprintf_r+0x1d6>
   17734:	696a      	ldr	r2, [r5, #20]
   17736:	9b04      	ldr	r3, [sp, #16]
   17738:	4694      	mov	ip, r2
   1773a:	4463      	add	r3, ip
   1773c:	616b      	str	r3, [r5, #20]
   1773e:	7823      	ldrb	r3, [r4, #0]
   17740:	2b00      	cmp	r3, #0
   17742:	d100      	bne.n	17746 <_svfiprintf_r+0x7e>
   17744:	e0ab      	b.n	1789e <_svfiprintf_r+0x1d6>
   17746:	2201      	movs	r2, #1
   17748:	2300      	movs	r3, #0
   1774a:	4252      	negs	r2, r2
   1774c:	606a      	str	r2, [r5, #4]
   1774e:	a902      	add	r1, sp, #8
   17750:	3254      	adds	r2, #84	; 0x54
   17752:	1852      	adds	r2, r2, r1
   17754:	3401      	adds	r4, #1
   17756:	602b      	str	r3, [r5, #0]
   17758:	60eb      	str	r3, [r5, #12]
   1775a:	60ab      	str	r3, [r5, #8]
   1775c:	7013      	strb	r3, [r2, #0]
   1775e:	65ab      	str	r3, [r5, #88]	; 0x58
   17760:	4e53      	ldr	r6, [pc, #332]	; (178b0 <_svfiprintf_r+0x1e8>)
   17762:	7821      	ldrb	r1, [r4, #0]
   17764:	2205      	movs	r2, #5
   17766:	0030      	movs	r0, r6
   17768:	f000 fc60 	bl	1802c <memchr>
   1776c:	2800      	cmp	r0, #0
   1776e:	d007      	beq.n	17780 <_svfiprintf_r+0xb8>
   17770:	2301      	movs	r3, #1
   17772:	1b80      	subs	r0, r0, r6
   17774:	4083      	lsls	r3, r0
   17776:	682a      	ldr	r2, [r5, #0]
   17778:	3401      	adds	r4, #1
   1777a:	4313      	orrs	r3, r2
   1777c:	602b      	str	r3, [r5, #0]
   1777e:	e7ef      	b.n	17760 <_svfiprintf_r+0x98>
   17780:	682b      	ldr	r3, [r5, #0]
   17782:	06da      	lsls	r2, r3, #27
   17784:	d504      	bpl.n	17790 <_svfiprintf_r+0xc8>
   17786:	2253      	movs	r2, #83	; 0x53
   17788:	2120      	movs	r1, #32
   1778a:	a802      	add	r0, sp, #8
   1778c:	1812      	adds	r2, r2, r0
   1778e:	7011      	strb	r1, [r2, #0]
   17790:	071a      	lsls	r2, r3, #28
   17792:	d504      	bpl.n	1779e <_svfiprintf_r+0xd6>
   17794:	2253      	movs	r2, #83	; 0x53
   17796:	212b      	movs	r1, #43	; 0x2b
   17798:	a802      	add	r0, sp, #8
   1779a:	1812      	adds	r2, r2, r0
   1779c:	7011      	strb	r1, [r2, #0]
   1779e:	7822      	ldrb	r2, [r4, #0]
   177a0:	2a2a      	cmp	r2, #42	; 0x2a
   177a2:	d003      	beq.n	177ac <_svfiprintf_r+0xe4>
   177a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   177a6:	2000      	movs	r0, #0
   177a8:	210a      	movs	r1, #10
   177aa:	e00e      	b.n	177ca <_svfiprintf_r+0x102>
   177ac:	9a05      	ldr	r2, [sp, #20]
   177ae:	1d11      	adds	r1, r2, #4
   177b0:	6812      	ldr	r2, [r2, #0]
   177b2:	9105      	str	r1, [sp, #20]
   177b4:	2a00      	cmp	r2, #0
   177b6:	db01      	blt.n	177bc <_svfiprintf_r+0xf4>
   177b8:	9209      	str	r2, [sp, #36]	; 0x24
   177ba:	e004      	b.n	177c6 <_svfiprintf_r+0xfe>
   177bc:	4252      	negs	r2, r2
   177be:	60ea      	str	r2, [r5, #12]
   177c0:	2202      	movs	r2, #2
   177c2:	4313      	orrs	r3, r2
   177c4:	602b      	str	r3, [r5, #0]
   177c6:	3401      	adds	r4, #1
   177c8:	e00b      	b.n	177e2 <_svfiprintf_r+0x11a>
   177ca:	7822      	ldrb	r2, [r4, #0]
   177cc:	3a30      	subs	r2, #48	; 0x30
   177ce:	2a09      	cmp	r2, #9
   177d0:	d804      	bhi.n	177dc <_svfiprintf_r+0x114>
   177d2:	434b      	muls	r3, r1
   177d4:	3401      	adds	r4, #1
   177d6:	189b      	adds	r3, r3, r2
   177d8:	2001      	movs	r0, #1
   177da:	e7f6      	b.n	177ca <_svfiprintf_r+0x102>
   177dc:	2800      	cmp	r0, #0
   177de:	d000      	beq.n	177e2 <_svfiprintf_r+0x11a>
   177e0:	9309      	str	r3, [sp, #36]	; 0x24
   177e2:	7823      	ldrb	r3, [r4, #0]
   177e4:	2b2e      	cmp	r3, #46	; 0x2e
   177e6:	d11e      	bne.n	17826 <_svfiprintf_r+0x15e>
   177e8:	7863      	ldrb	r3, [r4, #1]
   177ea:	2b2a      	cmp	r3, #42	; 0x2a
   177ec:	d10a      	bne.n	17804 <_svfiprintf_r+0x13c>
   177ee:	9b05      	ldr	r3, [sp, #20]
   177f0:	3402      	adds	r4, #2
   177f2:	1d1a      	adds	r2, r3, #4
   177f4:	681b      	ldr	r3, [r3, #0]
   177f6:	9205      	str	r2, [sp, #20]
   177f8:	2b00      	cmp	r3, #0
   177fa:	da01      	bge.n	17800 <_svfiprintf_r+0x138>
   177fc:	2301      	movs	r3, #1
   177fe:	425b      	negs	r3, r3
   17800:	9307      	str	r3, [sp, #28]
   17802:	e010      	b.n	17826 <_svfiprintf_r+0x15e>
   17804:	2300      	movs	r3, #0
   17806:	200a      	movs	r0, #10
   17808:	001a      	movs	r2, r3
   1780a:	3401      	adds	r4, #1
   1780c:	606b      	str	r3, [r5, #4]
   1780e:	7821      	ldrb	r1, [r4, #0]
   17810:	3930      	subs	r1, #48	; 0x30
   17812:	2909      	cmp	r1, #9
   17814:	d804      	bhi.n	17820 <_svfiprintf_r+0x158>
   17816:	4342      	muls	r2, r0
   17818:	3401      	adds	r4, #1
   1781a:	1852      	adds	r2, r2, r1
   1781c:	2301      	movs	r3, #1
   1781e:	e7f6      	b.n	1780e <_svfiprintf_r+0x146>
   17820:	2b00      	cmp	r3, #0
   17822:	d000      	beq.n	17826 <_svfiprintf_r+0x15e>
   17824:	9207      	str	r2, [sp, #28]
   17826:	4e23      	ldr	r6, [pc, #140]	; (178b4 <_svfiprintf_r+0x1ec>)
   17828:	7821      	ldrb	r1, [r4, #0]
   1782a:	2203      	movs	r2, #3
   1782c:	0030      	movs	r0, r6
   1782e:	f000 fbfd 	bl	1802c <memchr>
   17832:	2800      	cmp	r0, #0
   17834:	d006      	beq.n	17844 <_svfiprintf_r+0x17c>
   17836:	2340      	movs	r3, #64	; 0x40
   17838:	1b80      	subs	r0, r0, r6
   1783a:	4083      	lsls	r3, r0
   1783c:	682a      	ldr	r2, [r5, #0]
   1783e:	3401      	adds	r4, #1
   17840:	4313      	orrs	r3, r2
   17842:	602b      	str	r3, [r5, #0]
   17844:	7821      	ldrb	r1, [r4, #0]
   17846:	2206      	movs	r2, #6
   17848:	481b      	ldr	r0, [pc, #108]	; (178b8 <_svfiprintf_r+0x1f0>)
   1784a:	1c66      	adds	r6, r4, #1
   1784c:	7629      	strb	r1, [r5, #24]
   1784e:	f000 fbed 	bl	1802c <memchr>
   17852:	2800      	cmp	r0, #0
   17854:	d012      	beq.n	1787c <_svfiprintf_r+0x1b4>
   17856:	4b19      	ldr	r3, [pc, #100]	; (178bc <_svfiprintf_r+0x1f4>)
   17858:	2b00      	cmp	r3, #0
   1785a:	d106      	bne.n	1786a <_svfiprintf_r+0x1a2>
   1785c:	2207      	movs	r2, #7
   1785e:	9b05      	ldr	r3, [sp, #20]
   17860:	3307      	adds	r3, #7
   17862:	4393      	bics	r3, r2
   17864:	3308      	adds	r3, #8
   17866:	9305      	str	r3, [sp, #20]
   17868:	e014      	b.n	17894 <_svfiprintf_r+0x1cc>
   1786a:	ab05      	add	r3, sp, #20
   1786c:	9300      	str	r3, [sp, #0]
   1786e:	003a      	movs	r2, r7
   17870:	4b13      	ldr	r3, [pc, #76]	; (178c0 <_svfiprintf_r+0x1f8>)
   17872:	0029      	movs	r1, r5
   17874:	9802      	ldr	r0, [sp, #8]
   17876:	e000      	b.n	1787a <_svfiprintf_r+0x1b2>
   17878:	bf00      	nop
   1787a:	e007      	b.n	1788c <_svfiprintf_r+0x1c4>
   1787c:	ab05      	add	r3, sp, #20
   1787e:	9300      	str	r3, [sp, #0]
   17880:	003a      	movs	r2, r7
   17882:	4b0f      	ldr	r3, [pc, #60]	; (178c0 <_svfiprintf_r+0x1f8>)
   17884:	0029      	movs	r1, r5
   17886:	9802      	ldr	r0, [sp, #8]
   17888:	f000 f9ce 	bl	17c28 <_printf_i>
   1788c:	9003      	str	r0, [sp, #12]
   1788e:	9b03      	ldr	r3, [sp, #12]
   17890:	3301      	adds	r3, #1
   17892:	d004      	beq.n	1789e <_svfiprintf_r+0x1d6>
   17894:	696b      	ldr	r3, [r5, #20]
   17896:	9a03      	ldr	r2, [sp, #12]
   17898:	189b      	adds	r3, r3, r2
   1789a:	616b      	str	r3, [r5, #20]
   1789c:	e735      	b.n	1770a <_svfiprintf_r+0x42>
   1789e:	89bb      	ldrh	r3, [r7, #12]
   178a0:	980b      	ldr	r0, [sp, #44]	; 0x2c
   178a2:	065b      	lsls	r3, r3, #25
   178a4:	d501      	bpl.n	178aa <_svfiprintf_r+0x1e2>
   178a6:	2001      	movs	r0, #1
   178a8:	4240      	negs	r0, r0
   178aa:	b01f      	add	sp, #124	; 0x7c
   178ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
   178ae:	46c0      	nop			; (mov r8, r8)
   178b0:	00019a88 	.word	0x00019a88
   178b4:	00019a8e 	.word	0x00019a8e
   178b8:	00019a92 	.word	0x00019a92
   178bc:	00000000 	.word	0x00000000
   178c0:	00017605 	.word	0x00017605

000178c4 <__sfputc_r>:
   178c4:	6893      	ldr	r3, [r2, #8]
   178c6:	b510      	push	{r4, lr}
   178c8:	3b01      	subs	r3, #1
   178ca:	6093      	str	r3, [r2, #8]
   178cc:	2b00      	cmp	r3, #0
   178ce:	da05      	bge.n	178dc <__sfputc_r+0x18>
   178d0:	6994      	ldr	r4, [r2, #24]
   178d2:	42a3      	cmp	r3, r4
   178d4:	db08      	blt.n	178e8 <__sfputc_r+0x24>
   178d6:	b2cb      	uxtb	r3, r1
   178d8:	2b0a      	cmp	r3, #10
   178da:	d005      	beq.n	178e8 <__sfputc_r+0x24>
   178dc:	6813      	ldr	r3, [r2, #0]
   178de:	1c58      	adds	r0, r3, #1
   178e0:	6010      	str	r0, [r2, #0]
   178e2:	7019      	strb	r1, [r3, #0]
   178e4:	b2c8      	uxtb	r0, r1
   178e6:	e001      	b.n	178ec <__sfputc_r+0x28>
   178e8:	f7ff fbd2 	bl	17090 <__swbuf_r>
   178ec:	bd10      	pop	{r4, pc}

000178ee <__sfputs_r>:
   178ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   178f0:	0006      	movs	r6, r0
   178f2:	000f      	movs	r7, r1
   178f4:	0014      	movs	r4, r2
   178f6:	18d5      	adds	r5, r2, r3
   178f8:	42ac      	cmp	r4, r5
   178fa:	d008      	beq.n	1790e <__sfputs_r+0x20>
   178fc:	7821      	ldrb	r1, [r4, #0]
   178fe:	003a      	movs	r2, r7
   17900:	0030      	movs	r0, r6
   17902:	f7ff ffdf 	bl	178c4 <__sfputc_r>
   17906:	3401      	adds	r4, #1
   17908:	1c43      	adds	r3, r0, #1
   1790a:	d1f5      	bne.n	178f8 <__sfputs_r+0xa>
   1790c:	e000      	b.n	17910 <__sfputs_r+0x22>
   1790e:	2000      	movs	r0, #0
   17910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00017914 <_vfiprintf_r>:
   17914:	b5f0      	push	{r4, r5, r6, r7, lr}
   17916:	b09f      	sub	sp, #124	; 0x7c
   17918:	0006      	movs	r6, r0
   1791a:	000f      	movs	r7, r1
   1791c:	9202      	str	r2, [sp, #8]
   1791e:	9305      	str	r3, [sp, #20]
   17920:	2800      	cmp	r0, #0
   17922:	d004      	beq.n	1792e <_vfiprintf_r+0x1a>
   17924:	6983      	ldr	r3, [r0, #24]
   17926:	2b00      	cmp	r3, #0
   17928:	d101      	bne.n	1792e <_vfiprintf_r+0x1a>
   1792a:	f7ff fd73 	bl	17414 <__sinit>
   1792e:	4b7f      	ldr	r3, [pc, #508]	; (17b2c <_vfiprintf_r+0x218>)
   17930:	429f      	cmp	r7, r3
   17932:	d101      	bne.n	17938 <_vfiprintf_r+0x24>
   17934:	6877      	ldr	r7, [r6, #4]
   17936:	e008      	b.n	1794a <_vfiprintf_r+0x36>
   17938:	4b7d      	ldr	r3, [pc, #500]	; (17b30 <_vfiprintf_r+0x21c>)
   1793a:	429f      	cmp	r7, r3
   1793c:	d101      	bne.n	17942 <_vfiprintf_r+0x2e>
   1793e:	68b7      	ldr	r7, [r6, #8]
   17940:	e003      	b.n	1794a <_vfiprintf_r+0x36>
   17942:	4b7c      	ldr	r3, [pc, #496]	; (17b34 <_vfiprintf_r+0x220>)
   17944:	429f      	cmp	r7, r3
   17946:	d100      	bne.n	1794a <_vfiprintf_r+0x36>
   17948:	68f7      	ldr	r7, [r6, #12]
   1794a:	89bb      	ldrh	r3, [r7, #12]
   1794c:	071b      	lsls	r3, r3, #28
   1794e:	d50a      	bpl.n	17966 <_vfiprintf_r+0x52>
   17950:	693b      	ldr	r3, [r7, #16]
   17952:	2b00      	cmp	r3, #0
   17954:	d007      	beq.n	17966 <_vfiprintf_r+0x52>
   17956:	2300      	movs	r3, #0
   17958:	ad06      	add	r5, sp, #24
   1795a:	616b      	str	r3, [r5, #20]
   1795c:	3320      	adds	r3, #32
   1795e:	766b      	strb	r3, [r5, #25]
   17960:	3310      	adds	r3, #16
   17962:	76ab      	strb	r3, [r5, #26]
   17964:	e03d      	b.n	179e2 <_vfiprintf_r+0xce>
   17966:	0039      	movs	r1, r7
   17968:	0030      	movs	r0, r6
   1796a:	f7ff fbe9 	bl	17140 <__swsetup_r>
   1796e:	2800      	cmp	r0, #0
   17970:	d0f1      	beq.n	17956 <_vfiprintf_r+0x42>
   17972:	2001      	movs	r0, #1
   17974:	4240      	negs	r0, r0
   17976:	e0d6      	b.n	17b26 <_vfiprintf_r+0x212>
   17978:	9a05      	ldr	r2, [sp, #20]
   1797a:	1d11      	adds	r1, r2, #4
   1797c:	6812      	ldr	r2, [r2, #0]
   1797e:	9105      	str	r1, [sp, #20]
   17980:	2a00      	cmp	r2, #0
   17982:	da00      	bge.n	17986 <_vfiprintf_r+0x72>
   17984:	e07f      	b.n	17a86 <_vfiprintf_r+0x172>
   17986:	9209      	str	r2, [sp, #36]	; 0x24
   17988:	3401      	adds	r4, #1
   1798a:	7823      	ldrb	r3, [r4, #0]
   1798c:	2b2e      	cmp	r3, #46	; 0x2e
   1798e:	d100      	bne.n	17992 <_vfiprintf_r+0x7e>
   17990:	e08d      	b.n	17aae <_vfiprintf_r+0x19a>
   17992:	7821      	ldrb	r1, [r4, #0]
   17994:	2203      	movs	r2, #3
   17996:	4868      	ldr	r0, [pc, #416]	; (17b38 <_vfiprintf_r+0x224>)
   17998:	f000 fb48 	bl	1802c <memchr>
   1799c:	2800      	cmp	r0, #0
   1799e:	d007      	beq.n	179b0 <_vfiprintf_r+0x9c>
   179a0:	4b65      	ldr	r3, [pc, #404]	; (17b38 <_vfiprintf_r+0x224>)
   179a2:	682a      	ldr	r2, [r5, #0]
   179a4:	1ac0      	subs	r0, r0, r3
   179a6:	2340      	movs	r3, #64	; 0x40
   179a8:	4083      	lsls	r3, r0
   179aa:	4313      	orrs	r3, r2
   179ac:	602b      	str	r3, [r5, #0]
   179ae:	3401      	adds	r4, #1
   179b0:	7821      	ldrb	r1, [r4, #0]
   179b2:	1c63      	adds	r3, r4, #1
   179b4:	2206      	movs	r2, #6
   179b6:	4861      	ldr	r0, [pc, #388]	; (17b3c <_vfiprintf_r+0x228>)
   179b8:	9302      	str	r3, [sp, #8]
   179ba:	7629      	strb	r1, [r5, #24]
   179bc:	f000 fb36 	bl	1802c <memchr>
   179c0:	2800      	cmp	r0, #0
   179c2:	d100      	bne.n	179c6 <_vfiprintf_r+0xb2>
   179c4:	e09d      	b.n	17b02 <_vfiprintf_r+0x1ee>
   179c6:	4b5e      	ldr	r3, [pc, #376]	; (17b40 <_vfiprintf_r+0x22c>)
   179c8:	2b00      	cmp	r3, #0
   179ca:	d000      	beq.n	179ce <_vfiprintf_r+0xba>
   179cc:	e090      	b.n	17af0 <_vfiprintf_r+0x1dc>
   179ce:	2207      	movs	r2, #7
   179d0:	9b05      	ldr	r3, [sp, #20]
   179d2:	3307      	adds	r3, #7
   179d4:	4393      	bics	r3, r2
   179d6:	3308      	adds	r3, #8
   179d8:	9305      	str	r3, [sp, #20]
   179da:	696b      	ldr	r3, [r5, #20]
   179dc:	9a03      	ldr	r2, [sp, #12]
   179de:	189b      	adds	r3, r3, r2
   179e0:	616b      	str	r3, [r5, #20]
   179e2:	9c02      	ldr	r4, [sp, #8]
   179e4:	7823      	ldrb	r3, [r4, #0]
   179e6:	2b00      	cmp	r3, #0
   179e8:	d104      	bne.n	179f4 <_vfiprintf_r+0xe0>
   179ea:	9b02      	ldr	r3, [sp, #8]
   179ec:	1ae3      	subs	r3, r4, r3
   179ee:	9304      	str	r3, [sp, #16]
   179f0:	d012      	beq.n	17a18 <_vfiprintf_r+0x104>
   179f2:	e003      	b.n	179fc <_vfiprintf_r+0xe8>
   179f4:	2b25      	cmp	r3, #37	; 0x25
   179f6:	d0f8      	beq.n	179ea <_vfiprintf_r+0xd6>
   179f8:	3401      	adds	r4, #1
   179fa:	e7f3      	b.n	179e4 <_vfiprintf_r+0xd0>
   179fc:	9b04      	ldr	r3, [sp, #16]
   179fe:	9a02      	ldr	r2, [sp, #8]
   17a00:	0039      	movs	r1, r7
   17a02:	0030      	movs	r0, r6
   17a04:	f7ff ff73 	bl	178ee <__sfputs_r>
   17a08:	1c43      	adds	r3, r0, #1
   17a0a:	d100      	bne.n	17a0e <_vfiprintf_r+0xfa>
   17a0c:	e086      	b.n	17b1c <_vfiprintf_r+0x208>
   17a0e:	696a      	ldr	r2, [r5, #20]
   17a10:	9b04      	ldr	r3, [sp, #16]
   17a12:	4694      	mov	ip, r2
   17a14:	4463      	add	r3, ip
   17a16:	616b      	str	r3, [r5, #20]
   17a18:	7823      	ldrb	r3, [r4, #0]
   17a1a:	2b00      	cmp	r3, #0
   17a1c:	d07e      	beq.n	17b1c <_vfiprintf_r+0x208>
   17a1e:	2201      	movs	r2, #1
   17a20:	2300      	movs	r3, #0
   17a22:	4252      	negs	r2, r2
   17a24:	606a      	str	r2, [r5, #4]
   17a26:	a902      	add	r1, sp, #8
   17a28:	3254      	adds	r2, #84	; 0x54
   17a2a:	1852      	adds	r2, r2, r1
   17a2c:	3401      	adds	r4, #1
   17a2e:	602b      	str	r3, [r5, #0]
   17a30:	60eb      	str	r3, [r5, #12]
   17a32:	60ab      	str	r3, [r5, #8]
   17a34:	7013      	strb	r3, [r2, #0]
   17a36:	65ab      	str	r3, [r5, #88]	; 0x58
   17a38:	7821      	ldrb	r1, [r4, #0]
   17a3a:	2205      	movs	r2, #5
   17a3c:	4841      	ldr	r0, [pc, #260]	; (17b44 <_vfiprintf_r+0x230>)
   17a3e:	f000 faf5 	bl	1802c <memchr>
   17a42:	2800      	cmp	r0, #0
   17a44:	d008      	beq.n	17a58 <_vfiprintf_r+0x144>
   17a46:	4b3f      	ldr	r3, [pc, #252]	; (17b44 <_vfiprintf_r+0x230>)
   17a48:	682a      	ldr	r2, [r5, #0]
   17a4a:	1ac0      	subs	r0, r0, r3
   17a4c:	2301      	movs	r3, #1
   17a4e:	4083      	lsls	r3, r0
   17a50:	4313      	orrs	r3, r2
   17a52:	602b      	str	r3, [r5, #0]
   17a54:	3401      	adds	r4, #1
   17a56:	e7ef      	b.n	17a38 <_vfiprintf_r+0x124>
   17a58:	682b      	ldr	r3, [r5, #0]
   17a5a:	06da      	lsls	r2, r3, #27
   17a5c:	d504      	bpl.n	17a68 <_vfiprintf_r+0x154>
   17a5e:	2253      	movs	r2, #83	; 0x53
   17a60:	2120      	movs	r1, #32
   17a62:	a802      	add	r0, sp, #8
   17a64:	1812      	adds	r2, r2, r0
   17a66:	7011      	strb	r1, [r2, #0]
   17a68:	071a      	lsls	r2, r3, #28
   17a6a:	d504      	bpl.n	17a76 <_vfiprintf_r+0x162>
   17a6c:	2253      	movs	r2, #83	; 0x53
   17a6e:	212b      	movs	r1, #43	; 0x2b
   17a70:	a802      	add	r0, sp, #8
   17a72:	1812      	adds	r2, r2, r0
   17a74:	7011      	strb	r1, [r2, #0]
   17a76:	7822      	ldrb	r2, [r4, #0]
   17a78:	2a2a      	cmp	r2, #42	; 0x2a
   17a7a:	d100      	bne.n	17a7e <_vfiprintf_r+0x16a>
   17a7c:	e77c      	b.n	17978 <_vfiprintf_r+0x64>
   17a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17a80:	2000      	movs	r0, #0
   17a82:	210a      	movs	r1, #10
   17a84:	e005      	b.n	17a92 <_vfiprintf_r+0x17e>
   17a86:	4252      	negs	r2, r2
   17a88:	60ea      	str	r2, [r5, #12]
   17a8a:	2202      	movs	r2, #2
   17a8c:	4313      	orrs	r3, r2
   17a8e:	602b      	str	r3, [r5, #0]
   17a90:	e77a      	b.n	17988 <_vfiprintf_r+0x74>
   17a92:	7822      	ldrb	r2, [r4, #0]
   17a94:	3a30      	subs	r2, #48	; 0x30
   17a96:	2a09      	cmp	r2, #9
   17a98:	d804      	bhi.n	17aa4 <_vfiprintf_r+0x190>
   17a9a:	434b      	muls	r3, r1
   17a9c:	3401      	adds	r4, #1
   17a9e:	189b      	adds	r3, r3, r2
   17aa0:	2001      	movs	r0, #1
   17aa2:	e7f6      	b.n	17a92 <_vfiprintf_r+0x17e>
   17aa4:	2800      	cmp	r0, #0
   17aa6:	d100      	bne.n	17aaa <_vfiprintf_r+0x196>
   17aa8:	e76f      	b.n	1798a <_vfiprintf_r+0x76>
   17aaa:	9309      	str	r3, [sp, #36]	; 0x24
   17aac:	e76d      	b.n	1798a <_vfiprintf_r+0x76>
   17aae:	7863      	ldrb	r3, [r4, #1]
   17ab0:	2b2a      	cmp	r3, #42	; 0x2a
   17ab2:	d10a      	bne.n	17aca <_vfiprintf_r+0x1b6>
   17ab4:	9b05      	ldr	r3, [sp, #20]
   17ab6:	3402      	adds	r4, #2
   17ab8:	1d1a      	adds	r2, r3, #4
   17aba:	681b      	ldr	r3, [r3, #0]
   17abc:	9205      	str	r2, [sp, #20]
   17abe:	2b00      	cmp	r3, #0
   17ac0:	da01      	bge.n	17ac6 <_vfiprintf_r+0x1b2>
   17ac2:	2301      	movs	r3, #1
   17ac4:	425b      	negs	r3, r3
   17ac6:	9307      	str	r3, [sp, #28]
   17ac8:	e763      	b.n	17992 <_vfiprintf_r+0x7e>
   17aca:	2300      	movs	r3, #0
   17acc:	200a      	movs	r0, #10
   17ace:	001a      	movs	r2, r3
   17ad0:	3401      	adds	r4, #1
   17ad2:	606b      	str	r3, [r5, #4]
   17ad4:	7821      	ldrb	r1, [r4, #0]
   17ad6:	3930      	subs	r1, #48	; 0x30
   17ad8:	2909      	cmp	r1, #9
   17ada:	d804      	bhi.n	17ae6 <_vfiprintf_r+0x1d2>
   17adc:	4342      	muls	r2, r0
   17ade:	3401      	adds	r4, #1
   17ae0:	1852      	adds	r2, r2, r1
   17ae2:	2301      	movs	r3, #1
   17ae4:	e7f6      	b.n	17ad4 <_vfiprintf_r+0x1c0>
   17ae6:	2b00      	cmp	r3, #0
   17ae8:	d100      	bne.n	17aec <_vfiprintf_r+0x1d8>
   17aea:	e752      	b.n	17992 <_vfiprintf_r+0x7e>
   17aec:	9207      	str	r2, [sp, #28]
   17aee:	e750      	b.n	17992 <_vfiprintf_r+0x7e>
   17af0:	ab05      	add	r3, sp, #20
   17af2:	9300      	str	r3, [sp, #0]
   17af4:	003a      	movs	r2, r7
   17af6:	4b14      	ldr	r3, [pc, #80]	; (17b48 <_vfiprintf_r+0x234>)
   17af8:	0029      	movs	r1, r5
   17afa:	0030      	movs	r0, r6
   17afc:	e000      	b.n	17b00 <_vfiprintf_r+0x1ec>
   17afe:	bf00      	nop
   17b00:	e007      	b.n	17b12 <_vfiprintf_r+0x1fe>
   17b02:	ab05      	add	r3, sp, #20
   17b04:	9300      	str	r3, [sp, #0]
   17b06:	003a      	movs	r2, r7
   17b08:	4b0f      	ldr	r3, [pc, #60]	; (17b48 <_vfiprintf_r+0x234>)
   17b0a:	0029      	movs	r1, r5
   17b0c:	0030      	movs	r0, r6
   17b0e:	f000 f88b 	bl	17c28 <_printf_i>
   17b12:	9003      	str	r0, [sp, #12]
   17b14:	9b03      	ldr	r3, [sp, #12]
   17b16:	3301      	adds	r3, #1
   17b18:	d000      	beq.n	17b1c <_vfiprintf_r+0x208>
   17b1a:	e75e      	b.n	179da <_vfiprintf_r+0xc6>
   17b1c:	89bb      	ldrh	r3, [r7, #12]
   17b1e:	065b      	lsls	r3, r3, #25
   17b20:	d500      	bpl.n	17b24 <_vfiprintf_r+0x210>
   17b22:	e726      	b.n	17972 <_vfiprintf_r+0x5e>
   17b24:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17b26:	b01f      	add	sp, #124	; 0x7c
   17b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17b2a:	46c0      	nop			; (mov r8, r8)
   17b2c:	00019a28 	.word	0x00019a28
   17b30:	00019a48 	.word	0x00019a48
   17b34:	00019a68 	.word	0x00019a68
   17b38:	00019a8e 	.word	0x00019a8e
   17b3c:	00019a92 	.word	0x00019a92
   17b40:	00000000 	.word	0x00000000
   17b44:	00019a88 	.word	0x00019a88
   17b48:	000178ef 	.word	0x000178ef

00017b4c <_printf_common>:
   17b4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   17b4e:	0017      	movs	r7, r2
   17b50:	9301      	str	r3, [sp, #4]
   17b52:	688a      	ldr	r2, [r1, #8]
   17b54:	690b      	ldr	r3, [r1, #16]
   17b56:	9000      	str	r0, [sp, #0]
   17b58:	000c      	movs	r4, r1
   17b5a:	4293      	cmp	r3, r2
   17b5c:	da00      	bge.n	17b60 <_printf_common+0x14>
   17b5e:	0013      	movs	r3, r2
   17b60:	0022      	movs	r2, r4
   17b62:	603b      	str	r3, [r7, #0]
   17b64:	3243      	adds	r2, #67	; 0x43
   17b66:	7812      	ldrb	r2, [r2, #0]
   17b68:	2a00      	cmp	r2, #0
   17b6a:	d001      	beq.n	17b70 <_printf_common+0x24>
   17b6c:	3301      	adds	r3, #1
   17b6e:	603b      	str	r3, [r7, #0]
   17b70:	6823      	ldr	r3, [r4, #0]
   17b72:	069b      	lsls	r3, r3, #26
   17b74:	d502      	bpl.n	17b7c <_printf_common+0x30>
   17b76:	683b      	ldr	r3, [r7, #0]
   17b78:	3302      	adds	r3, #2
   17b7a:	603b      	str	r3, [r7, #0]
   17b7c:	2506      	movs	r5, #6
   17b7e:	6823      	ldr	r3, [r4, #0]
   17b80:	401d      	ands	r5, r3
   17b82:	d01e      	beq.n	17bc2 <_printf_common+0x76>
   17b84:	0023      	movs	r3, r4
   17b86:	3343      	adds	r3, #67	; 0x43
   17b88:	781b      	ldrb	r3, [r3, #0]
   17b8a:	1e5a      	subs	r2, r3, #1
   17b8c:	4193      	sbcs	r3, r2
   17b8e:	6822      	ldr	r2, [r4, #0]
   17b90:	0692      	lsls	r2, r2, #26
   17b92:	d51c      	bpl.n	17bce <_printf_common+0x82>
   17b94:	2030      	movs	r0, #48	; 0x30
   17b96:	18e1      	adds	r1, r4, r3
   17b98:	3143      	adds	r1, #67	; 0x43
   17b9a:	7008      	strb	r0, [r1, #0]
   17b9c:	0021      	movs	r1, r4
   17b9e:	1c5a      	adds	r2, r3, #1
   17ba0:	3145      	adds	r1, #69	; 0x45
   17ba2:	7809      	ldrb	r1, [r1, #0]
   17ba4:	18a2      	adds	r2, r4, r2
   17ba6:	3243      	adds	r2, #67	; 0x43
   17ba8:	3302      	adds	r3, #2
   17baa:	7011      	strb	r1, [r2, #0]
   17bac:	e00f      	b.n	17bce <_printf_common+0x82>
   17bae:	0022      	movs	r2, r4
   17bb0:	2301      	movs	r3, #1
   17bb2:	3219      	adds	r2, #25
   17bb4:	9901      	ldr	r1, [sp, #4]
   17bb6:	9800      	ldr	r0, [sp, #0]
   17bb8:	9e08      	ldr	r6, [sp, #32]
   17bba:	47b0      	blx	r6
   17bbc:	1c43      	adds	r3, r0, #1
   17bbe:	d00e      	beq.n	17bde <_printf_common+0x92>
   17bc0:	3501      	adds	r5, #1
   17bc2:	68e3      	ldr	r3, [r4, #12]
   17bc4:	683a      	ldr	r2, [r7, #0]
   17bc6:	1a9b      	subs	r3, r3, r2
   17bc8:	429d      	cmp	r5, r3
   17bca:	dbf0      	blt.n	17bae <_printf_common+0x62>
   17bcc:	e7da      	b.n	17b84 <_printf_common+0x38>
   17bce:	0022      	movs	r2, r4
   17bd0:	9901      	ldr	r1, [sp, #4]
   17bd2:	3243      	adds	r2, #67	; 0x43
   17bd4:	9800      	ldr	r0, [sp, #0]
   17bd6:	9d08      	ldr	r5, [sp, #32]
   17bd8:	47a8      	blx	r5
   17bda:	1c43      	adds	r3, r0, #1
   17bdc:	d102      	bne.n	17be4 <_printf_common+0x98>
   17bde:	2001      	movs	r0, #1
   17be0:	4240      	negs	r0, r0
   17be2:	e020      	b.n	17c26 <_printf_common+0xda>
   17be4:	2306      	movs	r3, #6
   17be6:	6820      	ldr	r0, [r4, #0]
   17be8:	68e1      	ldr	r1, [r4, #12]
   17bea:	683a      	ldr	r2, [r7, #0]
   17bec:	4003      	ands	r3, r0
   17bee:	2500      	movs	r5, #0
   17bf0:	2b04      	cmp	r3, #4
   17bf2:	d103      	bne.n	17bfc <_printf_common+0xb0>
   17bf4:	1a8d      	subs	r5, r1, r2
   17bf6:	43eb      	mvns	r3, r5
   17bf8:	17db      	asrs	r3, r3, #31
   17bfa:	401d      	ands	r5, r3
   17bfc:	68a3      	ldr	r3, [r4, #8]
   17bfe:	6922      	ldr	r2, [r4, #16]
   17c00:	4293      	cmp	r3, r2
   17c02:	dd01      	ble.n	17c08 <_printf_common+0xbc>
   17c04:	1a9b      	subs	r3, r3, r2
   17c06:	18ed      	adds	r5, r5, r3
   17c08:	2700      	movs	r7, #0
   17c0a:	42bd      	cmp	r5, r7
   17c0c:	d00a      	beq.n	17c24 <_printf_common+0xd8>
   17c0e:	0022      	movs	r2, r4
   17c10:	2301      	movs	r3, #1
   17c12:	321a      	adds	r2, #26
   17c14:	9901      	ldr	r1, [sp, #4]
   17c16:	9800      	ldr	r0, [sp, #0]
   17c18:	9e08      	ldr	r6, [sp, #32]
   17c1a:	47b0      	blx	r6
   17c1c:	1c43      	adds	r3, r0, #1
   17c1e:	d0de      	beq.n	17bde <_printf_common+0x92>
   17c20:	3701      	adds	r7, #1
   17c22:	e7f2      	b.n	17c0a <_printf_common+0xbe>
   17c24:	2000      	movs	r0, #0
   17c26:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00017c28 <_printf_i>:
   17c28:	b5f0      	push	{r4, r5, r6, r7, lr}
   17c2a:	b08b      	sub	sp, #44	; 0x2c
   17c2c:	9206      	str	r2, [sp, #24]
   17c2e:	000a      	movs	r2, r1
   17c30:	3243      	adds	r2, #67	; 0x43
   17c32:	9307      	str	r3, [sp, #28]
   17c34:	9005      	str	r0, [sp, #20]
   17c36:	9204      	str	r2, [sp, #16]
   17c38:	7e0a      	ldrb	r2, [r1, #24]
   17c3a:	000c      	movs	r4, r1
   17c3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   17c3e:	2a6e      	cmp	r2, #110	; 0x6e
   17c40:	d100      	bne.n	17c44 <_printf_i+0x1c>
   17c42:	e0ab      	b.n	17d9c <_printf_i+0x174>
   17c44:	d811      	bhi.n	17c6a <_printf_i+0x42>
   17c46:	2a63      	cmp	r2, #99	; 0x63
   17c48:	d022      	beq.n	17c90 <_printf_i+0x68>
   17c4a:	d809      	bhi.n	17c60 <_printf_i+0x38>
   17c4c:	2a00      	cmp	r2, #0
   17c4e:	d100      	bne.n	17c52 <_printf_i+0x2a>
   17c50:	e0b5      	b.n	17dbe <_printf_i+0x196>
   17c52:	2a58      	cmp	r2, #88	; 0x58
   17c54:	d000      	beq.n	17c58 <_printf_i+0x30>
   17c56:	e0c5      	b.n	17de4 <_printf_i+0x1bc>
   17c58:	3145      	adds	r1, #69	; 0x45
   17c5a:	700a      	strb	r2, [r1, #0]
   17c5c:	4a81      	ldr	r2, [pc, #516]	; (17e64 <_printf_i+0x23c>)
   17c5e:	e04f      	b.n	17d00 <_printf_i+0xd8>
   17c60:	2a64      	cmp	r2, #100	; 0x64
   17c62:	d01d      	beq.n	17ca0 <_printf_i+0x78>
   17c64:	2a69      	cmp	r2, #105	; 0x69
   17c66:	d01b      	beq.n	17ca0 <_printf_i+0x78>
   17c68:	e0bc      	b.n	17de4 <_printf_i+0x1bc>
   17c6a:	2a73      	cmp	r2, #115	; 0x73
   17c6c:	d100      	bne.n	17c70 <_printf_i+0x48>
   17c6e:	e0aa      	b.n	17dc6 <_printf_i+0x19e>
   17c70:	d809      	bhi.n	17c86 <_printf_i+0x5e>
   17c72:	2a6f      	cmp	r2, #111	; 0x6f
   17c74:	d029      	beq.n	17cca <_printf_i+0xa2>
   17c76:	2a70      	cmp	r2, #112	; 0x70
   17c78:	d000      	beq.n	17c7c <_printf_i+0x54>
   17c7a:	e0b3      	b.n	17de4 <_printf_i+0x1bc>
   17c7c:	2220      	movs	r2, #32
   17c7e:	6809      	ldr	r1, [r1, #0]
   17c80:	430a      	orrs	r2, r1
   17c82:	6022      	str	r2, [r4, #0]
   17c84:	e037      	b.n	17cf6 <_printf_i+0xce>
   17c86:	2a75      	cmp	r2, #117	; 0x75
   17c88:	d01f      	beq.n	17cca <_printf_i+0xa2>
   17c8a:	2a78      	cmp	r2, #120	; 0x78
   17c8c:	d033      	beq.n	17cf6 <_printf_i+0xce>
   17c8e:	e0a9      	b.n	17de4 <_printf_i+0x1bc>
   17c90:	000e      	movs	r6, r1
   17c92:	681a      	ldr	r2, [r3, #0]
   17c94:	3642      	adds	r6, #66	; 0x42
   17c96:	1d11      	adds	r1, r2, #4
   17c98:	6019      	str	r1, [r3, #0]
   17c9a:	6813      	ldr	r3, [r2, #0]
   17c9c:	7033      	strb	r3, [r6, #0]
   17c9e:	e0a4      	b.n	17dea <_printf_i+0x1c2>
   17ca0:	6821      	ldr	r1, [r4, #0]
   17ca2:	681a      	ldr	r2, [r3, #0]
   17ca4:	0608      	lsls	r0, r1, #24
   17ca6:	d406      	bmi.n	17cb6 <_printf_i+0x8e>
   17ca8:	0649      	lsls	r1, r1, #25
   17caa:	d504      	bpl.n	17cb6 <_printf_i+0x8e>
   17cac:	1d11      	adds	r1, r2, #4
   17cae:	6019      	str	r1, [r3, #0]
   17cb0:	2300      	movs	r3, #0
   17cb2:	5ed5      	ldrsh	r5, [r2, r3]
   17cb4:	e002      	b.n	17cbc <_printf_i+0x94>
   17cb6:	1d11      	adds	r1, r2, #4
   17cb8:	6019      	str	r1, [r3, #0]
   17cba:	6815      	ldr	r5, [r2, #0]
   17cbc:	2d00      	cmp	r5, #0
   17cbe:	da3b      	bge.n	17d38 <_printf_i+0x110>
   17cc0:	232d      	movs	r3, #45	; 0x2d
   17cc2:	9a04      	ldr	r2, [sp, #16]
   17cc4:	426d      	negs	r5, r5
   17cc6:	7013      	strb	r3, [r2, #0]
   17cc8:	e036      	b.n	17d38 <_printf_i+0x110>
   17cca:	6821      	ldr	r1, [r4, #0]
   17ccc:	681a      	ldr	r2, [r3, #0]
   17cce:	0608      	lsls	r0, r1, #24
   17cd0:	d406      	bmi.n	17ce0 <_printf_i+0xb8>
   17cd2:	0649      	lsls	r1, r1, #25
   17cd4:	d504      	bpl.n	17ce0 <_printf_i+0xb8>
   17cd6:	6815      	ldr	r5, [r2, #0]
   17cd8:	1d11      	adds	r1, r2, #4
   17cda:	6019      	str	r1, [r3, #0]
   17cdc:	b2ad      	uxth	r5, r5
   17cde:	e002      	b.n	17ce6 <_printf_i+0xbe>
   17ce0:	1d11      	adds	r1, r2, #4
   17ce2:	6019      	str	r1, [r3, #0]
   17ce4:	6815      	ldr	r5, [r2, #0]
   17ce6:	4b5f      	ldr	r3, [pc, #380]	; (17e64 <_printf_i+0x23c>)
   17ce8:	7e22      	ldrb	r2, [r4, #24]
   17cea:	9303      	str	r3, [sp, #12]
   17cec:	2708      	movs	r7, #8
   17cee:	2a6f      	cmp	r2, #111	; 0x6f
   17cf0:	d01d      	beq.n	17d2e <_printf_i+0x106>
   17cf2:	270a      	movs	r7, #10
   17cf4:	e01b      	b.n	17d2e <_printf_i+0x106>
   17cf6:	0022      	movs	r2, r4
   17cf8:	2178      	movs	r1, #120	; 0x78
   17cfa:	3245      	adds	r2, #69	; 0x45
   17cfc:	7011      	strb	r1, [r2, #0]
   17cfe:	4a5a      	ldr	r2, [pc, #360]	; (17e68 <_printf_i+0x240>)
   17d00:	6819      	ldr	r1, [r3, #0]
   17d02:	9203      	str	r2, [sp, #12]
   17d04:	1d08      	adds	r0, r1, #4
   17d06:	6822      	ldr	r2, [r4, #0]
   17d08:	6018      	str	r0, [r3, #0]
   17d0a:	680d      	ldr	r5, [r1, #0]
   17d0c:	0610      	lsls	r0, r2, #24
   17d0e:	d402      	bmi.n	17d16 <_printf_i+0xee>
   17d10:	0650      	lsls	r0, r2, #25
   17d12:	d500      	bpl.n	17d16 <_printf_i+0xee>
   17d14:	b2ad      	uxth	r5, r5
   17d16:	07d3      	lsls	r3, r2, #31
   17d18:	d502      	bpl.n	17d20 <_printf_i+0xf8>
   17d1a:	2320      	movs	r3, #32
   17d1c:	431a      	orrs	r2, r3
   17d1e:	6022      	str	r2, [r4, #0]
   17d20:	2710      	movs	r7, #16
   17d22:	2d00      	cmp	r5, #0
   17d24:	d103      	bne.n	17d2e <_printf_i+0x106>
   17d26:	2320      	movs	r3, #32
   17d28:	6822      	ldr	r2, [r4, #0]
   17d2a:	439a      	bics	r2, r3
   17d2c:	6022      	str	r2, [r4, #0]
   17d2e:	0023      	movs	r3, r4
   17d30:	2200      	movs	r2, #0
   17d32:	3343      	adds	r3, #67	; 0x43
   17d34:	701a      	strb	r2, [r3, #0]
   17d36:	e002      	b.n	17d3e <_printf_i+0x116>
   17d38:	270a      	movs	r7, #10
   17d3a:	4b4a      	ldr	r3, [pc, #296]	; (17e64 <_printf_i+0x23c>)
   17d3c:	9303      	str	r3, [sp, #12]
   17d3e:	6863      	ldr	r3, [r4, #4]
   17d40:	60a3      	str	r3, [r4, #8]
   17d42:	2b00      	cmp	r3, #0
   17d44:	db09      	blt.n	17d5a <_printf_i+0x132>
   17d46:	2204      	movs	r2, #4
   17d48:	6821      	ldr	r1, [r4, #0]
   17d4a:	4391      	bics	r1, r2
   17d4c:	6021      	str	r1, [r4, #0]
   17d4e:	2d00      	cmp	r5, #0
   17d50:	d105      	bne.n	17d5e <_printf_i+0x136>
   17d52:	9e04      	ldr	r6, [sp, #16]
   17d54:	2b00      	cmp	r3, #0
   17d56:	d011      	beq.n	17d7c <_printf_i+0x154>
   17d58:	e07b      	b.n	17e52 <_printf_i+0x22a>
   17d5a:	2d00      	cmp	r5, #0
   17d5c:	d079      	beq.n	17e52 <_printf_i+0x22a>
   17d5e:	9e04      	ldr	r6, [sp, #16]
   17d60:	0028      	movs	r0, r5
   17d62:	0039      	movs	r1, r7
   17d64:	f7fe fcec 	bl	16740 <__aeabi_uidivmod>
   17d68:	9b03      	ldr	r3, [sp, #12]
   17d6a:	3e01      	subs	r6, #1
   17d6c:	5c5b      	ldrb	r3, [r3, r1]
   17d6e:	0028      	movs	r0, r5
   17d70:	7033      	strb	r3, [r6, #0]
   17d72:	0039      	movs	r1, r7
   17d74:	f7fe fc5e 	bl	16634 <__aeabi_uidiv>
   17d78:	1e05      	subs	r5, r0, #0
   17d7a:	d1f1      	bne.n	17d60 <_printf_i+0x138>
   17d7c:	2f08      	cmp	r7, #8
   17d7e:	d109      	bne.n	17d94 <_printf_i+0x16c>
   17d80:	6823      	ldr	r3, [r4, #0]
   17d82:	07db      	lsls	r3, r3, #31
   17d84:	d506      	bpl.n	17d94 <_printf_i+0x16c>
   17d86:	6863      	ldr	r3, [r4, #4]
   17d88:	6922      	ldr	r2, [r4, #16]
   17d8a:	4293      	cmp	r3, r2
   17d8c:	dc02      	bgt.n	17d94 <_printf_i+0x16c>
   17d8e:	2330      	movs	r3, #48	; 0x30
   17d90:	3e01      	subs	r6, #1
   17d92:	7033      	strb	r3, [r6, #0]
   17d94:	9b04      	ldr	r3, [sp, #16]
   17d96:	1b9b      	subs	r3, r3, r6
   17d98:	6123      	str	r3, [r4, #16]
   17d9a:	e02b      	b.n	17df4 <_printf_i+0x1cc>
   17d9c:	6809      	ldr	r1, [r1, #0]
   17d9e:	681a      	ldr	r2, [r3, #0]
   17da0:	0608      	lsls	r0, r1, #24
   17da2:	d407      	bmi.n	17db4 <_printf_i+0x18c>
   17da4:	0649      	lsls	r1, r1, #25
   17da6:	d505      	bpl.n	17db4 <_printf_i+0x18c>
   17da8:	1d11      	adds	r1, r2, #4
   17daa:	6019      	str	r1, [r3, #0]
   17dac:	6813      	ldr	r3, [r2, #0]
   17dae:	8aa2      	ldrh	r2, [r4, #20]
   17db0:	801a      	strh	r2, [r3, #0]
   17db2:	e004      	b.n	17dbe <_printf_i+0x196>
   17db4:	1d11      	adds	r1, r2, #4
   17db6:	6019      	str	r1, [r3, #0]
   17db8:	6813      	ldr	r3, [r2, #0]
   17dba:	6962      	ldr	r2, [r4, #20]
   17dbc:	601a      	str	r2, [r3, #0]
   17dbe:	2300      	movs	r3, #0
   17dc0:	9e04      	ldr	r6, [sp, #16]
   17dc2:	6123      	str	r3, [r4, #16]
   17dc4:	e016      	b.n	17df4 <_printf_i+0x1cc>
   17dc6:	681a      	ldr	r2, [r3, #0]
   17dc8:	1d11      	adds	r1, r2, #4
   17dca:	6019      	str	r1, [r3, #0]
   17dcc:	6816      	ldr	r6, [r2, #0]
   17dce:	2100      	movs	r1, #0
   17dd0:	6862      	ldr	r2, [r4, #4]
   17dd2:	0030      	movs	r0, r6
   17dd4:	f000 f92a 	bl	1802c <memchr>
   17dd8:	2800      	cmp	r0, #0
   17dda:	d001      	beq.n	17de0 <_printf_i+0x1b8>
   17ddc:	1b80      	subs	r0, r0, r6
   17dde:	6060      	str	r0, [r4, #4]
   17de0:	6863      	ldr	r3, [r4, #4]
   17de2:	e003      	b.n	17dec <_printf_i+0x1c4>
   17de4:	0026      	movs	r6, r4
   17de6:	3642      	adds	r6, #66	; 0x42
   17de8:	7032      	strb	r2, [r6, #0]
   17dea:	2301      	movs	r3, #1
   17dec:	6123      	str	r3, [r4, #16]
   17dee:	2300      	movs	r3, #0
   17df0:	9a04      	ldr	r2, [sp, #16]
   17df2:	7013      	strb	r3, [r2, #0]
   17df4:	9b07      	ldr	r3, [sp, #28]
   17df6:	aa09      	add	r2, sp, #36	; 0x24
   17df8:	9300      	str	r3, [sp, #0]
   17dfa:	0021      	movs	r1, r4
   17dfc:	9b06      	ldr	r3, [sp, #24]
   17dfe:	9805      	ldr	r0, [sp, #20]
   17e00:	f7ff fea4 	bl	17b4c <_printf_common>
   17e04:	1c43      	adds	r3, r0, #1
   17e06:	d102      	bne.n	17e0e <_printf_i+0x1e6>
   17e08:	2001      	movs	r0, #1
   17e0a:	4240      	negs	r0, r0
   17e0c:	e027      	b.n	17e5e <_printf_i+0x236>
   17e0e:	6923      	ldr	r3, [r4, #16]
   17e10:	0032      	movs	r2, r6
   17e12:	9906      	ldr	r1, [sp, #24]
   17e14:	9805      	ldr	r0, [sp, #20]
   17e16:	9d07      	ldr	r5, [sp, #28]
   17e18:	47a8      	blx	r5
   17e1a:	1c43      	adds	r3, r0, #1
   17e1c:	d0f4      	beq.n	17e08 <_printf_i+0x1e0>
   17e1e:	6823      	ldr	r3, [r4, #0]
   17e20:	2500      	movs	r5, #0
   17e22:	079b      	lsls	r3, r3, #30
   17e24:	d40f      	bmi.n	17e46 <_printf_i+0x21e>
   17e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17e28:	68e0      	ldr	r0, [r4, #12]
   17e2a:	4298      	cmp	r0, r3
   17e2c:	da17      	bge.n	17e5e <_printf_i+0x236>
   17e2e:	0018      	movs	r0, r3
   17e30:	e015      	b.n	17e5e <_printf_i+0x236>
   17e32:	0022      	movs	r2, r4
   17e34:	2301      	movs	r3, #1
   17e36:	3219      	adds	r2, #25
   17e38:	9906      	ldr	r1, [sp, #24]
   17e3a:	9805      	ldr	r0, [sp, #20]
   17e3c:	9e07      	ldr	r6, [sp, #28]
   17e3e:	47b0      	blx	r6
   17e40:	1c43      	adds	r3, r0, #1
   17e42:	d0e1      	beq.n	17e08 <_printf_i+0x1e0>
   17e44:	3501      	adds	r5, #1
   17e46:	68e3      	ldr	r3, [r4, #12]
   17e48:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17e4a:	1a9b      	subs	r3, r3, r2
   17e4c:	429d      	cmp	r5, r3
   17e4e:	dbf0      	blt.n	17e32 <_printf_i+0x20a>
   17e50:	e7e9      	b.n	17e26 <_printf_i+0x1fe>
   17e52:	0026      	movs	r6, r4
   17e54:	9b03      	ldr	r3, [sp, #12]
   17e56:	3642      	adds	r6, #66	; 0x42
   17e58:	781b      	ldrb	r3, [r3, #0]
   17e5a:	7033      	strb	r3, [r6, #0]
   17e5c:	e78e      	b.n	17d7c <_printf_i+0x154>
   17e5e:	b00b      	add	sp, #44	; 0x2c
   17e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17e62:	46c0      	nop			; (mov r8, r8)
   17e64:	00019a99 	.word	0x00019a99
   17e68:	00019aaa 	.word	0x00019aaa

00017e6c <_putc_r>:
   17e6c:	b570      	push	{r4, r5, r6, lr}
   17e6e:	0006      	movs	r6, r0
   17e70:	000d      	movs	r5, r1
   17e72:	0014      	movs	r4, r2
   17e74:	2800      	cmp	r0, #0
   17e76:	d004      	beq.n	17e82 <_putc_r+0x16>
   17e78:	6983      	ldr	r3, [r0, #24]
   17e7a:	2b00      	cmp	r3, #0
   17e7c:	d101      	bne.n	17e82 <_putc_r+0x16>
   17e7e:	f7ff fac9 	bl	17414 <__sinit>
   17e82:	4b12      	ldr	r3, [pc, #72]	; (17ecc <_putc_r+0x60>)
   17e84:	429c      	cmp	r4, r3
   17e86:	d101      	bne.n	17e8c <_putc_r+0x20>
   17e88:	6874      	ldr	r4, [r6, #4]
   17e8a:	e008      	b.n	17e9e <_putc_r+0x32>
   17e8c:	4b10      	ldr	r3, [pc, #64]	; (17ed0 <_putc_r+0x64>)
   17e8e:	429c      	cmp	r4, r3
   17e90:	d101      	bne.n	17e96 <_putc_r+0x2a>
   17e92:	68b4      	ldr	r4, [r6, #8]
   17e94:	e003      	b.n	17e9e <_putc_r+0x32>
   17e96:	4b0f      	ldr	r3, [pc, #60]	; (17ed4 <_putc_r+0x68>)
   17e98:	429c      	cmp	r4, r3
   17e9a:	d100      	bne.n	17e9e <_putc_r+0x32>
   17e9c:	68f4      	ldr	r4, [r6, #12]
   17e9e:	68a3      	ldr	r3, [r4, #8]
   17ea0:	3b01      	subs	r3, #1
   17ea2:	60a3      	str	r3, [r4, #8]
   17ea4:	2b00      	cmp	r3, #0
   17ea6:	da05      	bge.n	17eb4 <_putc_r+0x48>
   17ea8:	69a2      	ldr	r2, [r4, #24]
   17eaa:	4293      	cmp	r3, r2
   17eac:	db08      	blt.n	17ec0 <_putc_r+0x54>
   17eae:	b2eb      	uxtb	r3, r5
   17eb0:	2b0a      	cmp	r3, #10
   17eb2:	d005      	beq.n	17ec0 <_putc_r+0x54>
   17eb4:	6823      	ldr	r3, [r4, #0]
   17eb6:	b2e8      	uxtb	r0, r5
   17eb8:	1c5a      	adds	r2, r3, #1
   17eba:	6022      	str	r2, [r4, #0]
   17ebc:	701d      	strb	r5, [r3, #0]
   17ebe:	e004      	b.n	17eca <_putc_r+0x5e>
   17ec0:	0022      	movs	r2, r4
   17ec2:	0029      	movs	r1, r5
   17ec4:	0030      	movs	r0, r6
   17ec6:	f7ff f8e3 	bl	17090 <__swbuf_r>
   17eca:	bd70      	pop	{r4, r5, r6, pc}
   17ecc:	00019a28 	.word	0x00019a28
   17ed0:	00019a48 	.word	0x00019a48
   17ed4:	00019a68 	.word	0x00019a68

00017ed8 <__sread>:
   17ed8:	b570      	push	{r4, r5, r6, lr}
   17eda:	000c      	movs	r4, r1
   17edc:	250e      	movs	r5, #14
   17ede:	5f49      	ldrsh	r1, [r1, r5]
   17ee0:	f000 f8d6 	bl	18090 <_read_r>
   17ee4:	2800      	cmp	r0, #0
   17ee6:	db03      	blt.n	17ef0 <__sread+0x18>
   17ee8:	6d63      	ldr	r3, [r4, #84]	; 0x54
   17eea:	181b      	adds	r3, r3, r0
   17eec:	6563      	str	r3, [r4, #84]	; 0x54
   17eee:	e003      	b.n	17ef8 <__sread+0x20>
   17ef0:	89a2      	ldrh	r2, [r4, #12]
   17ef2:	4b02      	ldr	r3, [pc, #8]	; (17efc <__sread+0x24>)
   17ef4:	4013      	ands	r3, r2
   17ef6:	81a3      	strh	r3, [r4, #12]
   17ef8:	bd70      	pop	{r4, r5, r6, pc}
   17efa:	46c0      	nop			; (mov r8, r8)
   17efc:	ffffefff 	.word	0xffffefff

00017f00 <__swrite>:
   17f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17f02:	001f      	movs	r7, r3
   17f04:	898b      	ldrh	r3, [r1, #12]
   17f06:	0005      	movs	r5, r0
   17f08:	000c      	movs	r4, r1
   17f0a:	0016      	movs	r6, r2
   17f0c:	05db      	lsls	r3, r3, #23
   17f0e:	d505      	bpl.n	17f1c <__swrite+0x1c>
   17f10:	230e      	movs	r3, #14
   17f12:	5ec9      	ldrsh	r1, [r1, r3]
   17f14:	2200      	movs	r2, #0
   17f16:	2302      	movs	r3, #2
   17f18:	f000 f874 	bl	18004 <_lseek_r>
   17f1c:	89a2      	ldrh	r2, [r4, #12]
   17f1e:	4b05      	ldr	r3, [pc, #20]	; (17f34 <__swrite+0x34>)
   17f20:	0028      	movs	r0, r5
   17f22:	4013      	ands	r3, r2
   17f24:	81a3      	strh	r3, [r4, #12]
   17f26:	0032      	movs	r2, r6
   17f28:	230e      	movs	r3, #14
   17f2a:	5ee1      	ldrsh	r1, [r4, r3]
   17f2c:	003b      	movs	r3, r7
   17f2e:	f000 f81f 	bl	17f70 <_write_r>
   17f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   17f34:	ffffefff 	.word	0xffffefff

00017f38 <__sseek>:
   17f38:	b570      	push	{r4, r5, r6, lr}
   17f3a:	000c      	movs	r4, r1
   17f3c:	250e      	movs	r5, #14
   17f3e:	5f49      	ldrsh	r1, [r1, r5]
   17f40:	f000 f860 	bl	18004 <_lseek_r>
   17f44:	89a3      	ldrh	r3, [r4, #12]
   17f46:	1c42      	adds	r2, r0, #1
   17f48:	d103      	bne.n	17f52 <__sseek+0x1a>
   17f4a:	4a05      	ldr	r2, [pc, #20]	; (17f60 <__sseek+0x28>)
   17f4c:	4013      	ands	r3, r2
   17f4e:	81a3      	strh	r3, [r4, #12]
   17f50:	e004      	b.n	17f5c <__sseek+0x24>
   17f52:	2280      	movs	r2, #128	; 0x80
   17f54:	0152      	lsls	r2, r2, #5
   17f56:	4313      	orrs	r3, r2
   17f58:	81a3      	strh	r3, [r4, #12]
   17f5a:	6560      	str	r0, [r4, #84]	; 0x54
   17f5c:	bd70      	pop	{r4, r5, r6, pc}
   17f5e:	46c0      	nop			; (mov r8, r8)
   17f60:	ffffefff 	.word	0xffffefff

00017f64 <__sclose>:
   17f64:	b510      	push	{r4, lr}
   17f66:	230e      	movs	r3, #14
   17f68:	5ec9      	ldrsh	r1, [r1, r3]
   17f6a:	f000 f815 	bl	17f98 <_close_r>
   17f6e:	bd10      	pop	{r4, pc}

00017f70 <_write_r>:
   17f70:	b570      	push	{r4, r5, r6, lr}
   17f72:	0005      	movs	r5, r0
   17f74:	0008      	movs	r0, r1
   17f76:	0011      	movs	r1, r2
   17f78:	2200      	movs	r2, #0
   17f7a:	4c06      	ldr	r4, [pc, #24]	; (17f94 <_write_r+0x24>)
   17f7c:	6022      	str	r2, [r4, #0]
   17f7e:	001a      	movs	r2, r3
   17f80:	f7fd fa54 	bl	1542c <_write>
   17f84:	1c43      	adds	r3, r0, #1
   17f86:	d103      	bne.n	17f90 <_write_r+0x20>
   17f88:	6823      	ldr	r3, [r4, #0]
   17f8a:	2b00      	cmp	r3, #0
   17f8c:	d000      	beq.n	17f90 <_write_r+0x20>
   17f8e:	602b      	str	r3, [r5, #0]
   17f90:	bd70      	pop	{r4, r5, r6, pc}
   17f92:	46c0      	nop			; (mov r8, r8)
   17f94:	20000d94 	.word	0x20000d94

00017f98 <_close_r>:
   17f98:	2300      	movs	r3, #0
   17f9a:	b570      	push	{r4, r5, r6, lr}
   17f9c:	4c06      	ldr	r4, [pc, #24]	; (17fb8 <_close_r+0x20>)
   17f9e:	0005      	movs	r5, r0
   17fa0:	0008      	movs	r0, r1
   17fa2:	6023      	str	r3, [r4, #0]
   17fa4:	f7f8 fe26 	bl	10bf4 <_close>
   17fa8:	1c43      	adds	r3, r0, #1
   17faa:	d103      	bne.n	17fb4 <_close_r+0x1c>
   17fac:	6823      	ldr	r3, [r4, #0]
   17fae:	2b00      	cmp	r3, #0
   17fb0:	d000      	beq.n	17fb4 <_close_r+0x1c>
   17fb2:	602b      	str	r3, [r5, #0]
   17fb4:	bd70      	pop	{r4, r5, r6, pc}
   17fb6:	46c0      	nop			; (mov r8, r8)
   17fb8:	20000d94 	.word	0x20000d94

00017fbc <_fstat_r>:
   17fbc:	2300      	movs	r3, #0
   17fbe:	b570      	push	{r4, r5, r6, lr}
   17fc0:	4c06      	ldr	r4, [pc, #24]	; (17fdc <_fstat_r+0x20>)
   17fc2:	0005      	movs	r5, r0
   17fc4:	0008      	movs	r0, r1
   17fc6:	0011      	movs	r1, r2
   17fc8:	6023      	str	r3, [r4, #0]
   17fca:	f7f8 fe1d 	bl	10c08 <_fstat>
   17fce:	1c43      	adds	r3, r0, #1
   17fd0:	d103      	bne.n	17fda <_fstat_r+0x1e>
   17fd2:	6823      	ldr	r3, [r4, #0]
   17fd4:	2b00      	cmp	r3, #0
   17fd6:	d000      	beq.n	17fda <_fstat_r+0x1e>
   17fd8:	602b      	str	r3, [r5, #0]
   17fda:	bd70      	pop	{r4, r5, r6, pc}
   17fdc:	20000d94 	.word	0x20000d94

00017fe0 <_isatty_r>:
   17fe0:	2300      	movs	r3, #0
   17fe2:	b570      	push	{r4, r5, r6, lr}
   17fe4:	4c06      	ldr	r4, [pc, #24]	; (18000 <_isatty_r+0x20>)
   17fe6:	0005      	movs	r5, r0
   17fe8:	0008      	movs	r0, r1
   17fea:	6023      	str	r3, [r4, #0]
   17fec:	f7f8 fe1a 	bl	10c24 <_isatty>
   17ff0:	1c43      	adds	r3, r0, #1
   17ff2:	d103      	bne.n	17ffc <_isatty_r+0x1c>
   17ff4:	6823      	ldr	r3, [r4, #0]
   17ff6:	2b00      	cmp	r3, #0
   17ff8:	d000      	beq.n	17ffc <_isatty_r+0x1c>
   17ffa:	602b      	str	r3, [r5, #0]
   17ffc:	bd70      	pop	{r4, r5, r6, pc}
   17ffe:	46c0      	nop			; (mov r8, r8)
   18000:	20000d94 	.word	0x20000d94

00018004 <_lseek_r>:
   18004:	b570      	push	{r4, r5, r6, lr}
   18006:	0005      	movs	r5, r0
   18008:	0008      	movs	r0, r1
   1800a:	0011      	movs	r1, r2
   1800c:	2200      	movs	r2, #0
   1800e:	4c06      	ldr	r4, [pc, #24]	; (18028 <_lseek_r+0x24>)
   18010:	6022      	str	r2, [r4, #0]
   18012:	001a      	movs	r2, r3
   18014:	f7f8 fe10 	bl	10c38 <_lseek>
   18018:	1c43      	adds	r3, r0, #1
   1801a:	d103      	bne.n	18024 <_lseek_r+0x20>
   1801c:	6823      	ldr	r3, [r4, #0]
   1801e:	2b00      	cmp	r3, #0
   18020:	d000      	beq.n	18024 <_lseek_r+0x20>
   18022:	602b      	str	r3, [r5, #0]
   18024:	bd70      	pop	{r4, r5, r6, pc}
   18026:	46c0      	nop			; (mov r8, r8)
   18028:	20000d94 	.word	0x20000d94

0001802c <memchr>:
   1802c:	b2c9      	uxtb	r1, r1
   1802e:	1882      	adds	r2, r0, r2
   18030:	4290      	cmp	r0, r2
   18032:	d004      	beq.n	1803e <memchr+0x12>
   18034:	7803      	ldrb	r3, [r0, #0]
   18036:	428b      	cmp	r3, r1
   18038:	d002      	beq.n	18040 <memchr+0x14>
   1803a:	3001      	adds	r0, #1
   1803c:	e7f8      	b.n	18030 <memchr+0x4>
   1803e:	2000      	movs	r0, #0
   18040:	4770      	bx	lr

00018042 <_realloc_r>:
   18042:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18044:	0006      	movs	r6, r0
   18046:	000c      	movs	r4, r1
   18048:	0015      	movs	r5, r2
   1804a:	2900      	cmp	r1, #0
   1804c:	d104      	bne.n	18058 <_realloc_r+0x16>
   1804e:	0011      	movs	r1, r2
   18050:	f7fe fd3e 	bl	16ad0 <_malloc_r>
   18054:	0004      	movs	r4, r0
   18056:	e018      	b.n	1808a <_realloc_r+0x48>
   18058:	2a00      	cmp	r2, #0
   1805a:	d103      	bne.n	18064 <_realloc_r+0x22>
   1805c:	f7fe fcf2 	bl	16a44 <_free_r>
   18060:	002c      	movs	r4, r5
   18062:	e012      	b.n	1808a <_realloc_r+0x48>
   18064:	f000 f828 	bl	180b8 <_malloc_usable_size_r>
   18068:	4285      	cmp	r5, r0
   1806a:	d90e      	bls.n	1808a <_realloc_r+0x48>
   1806c:	0029      	movs	r1, r5
   1806e:	0030      	movs	r0, r6
   18070:	f7fe fd2e 	bl	16ad0 <_malloc_r>
   18074:	1e07      	subs	r7, r0, #0
   18076:	d007      	beq.n	18088 <_realloc_r+0x46>
   18078:	0021      	movs	r1, r4
   1807a:	002a      	movs	r2, r5
   1807c:	f7fe fcbc 	bl	169f8 <memcpy>
   18080:	0021      	movs	r1, r4
   18082:	0030      	movs	r0, r6
   18084:	f7fe fcde 	bl	16a44 <_free_r>
   18088:	003c      	movs	r4, r7
   1808a:	0020      	movs	r0, r4
   1808c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00018090 <_read_r>:
   18090:	b570      	push	{r4, r5, r6, lr}
   18092:	0005      	movs	r5, r0
   18094:	0008      	movs	r0, r1
   18096:	0011      	movs	r1, r2
   18098:	2200      	movs	r2, #0
   1809a:	4c06      	ldr	r4, [pc, #24]	; (180b4 <_read_r+0x24>)
   1809c:	6022      	str	r2, [r4, #0]
   1809e:	001a      	movs	r2, r3
   180a0:	f7fd f99a 	bl	153d8 <_read>
   180a4:	1c43      	adds	r3, r0, #1
   180a6:	d103      	bne.n	180b0 <_read_r+0x20>
   180a8:	6823      	ldr	r3, [r4, #0]
   180aa:	2b00      	cmp	r3, #0
   180ac:	d000      	beq.n	180b0 <_read_r+0x20>
   180ae:	602b      	str	r3, [r5, #0]
   180b0:	bd70      	pop	{r4, r5, r6, pc}
   180b2:	46c0      	nop			; (mov r8, r8)
   180b4:	20000d94 	.word	0x20000d94

000180b8 <_malloc_usable_size_r>:
   180b8:	1f0b      	subs	r3, r1, #4
   180ba:	681a      	ldr	r2, [r3, #0]
   180bc:	1f10      	subs	r0, r2, #4
   180be:	2a00      	cmp	r2, #0
   180c0:	da04      	bge.n	180cc <_malloc_usable_size_r+0x14>
   180c2:	1889      	adds	r1, r1, r2
   180c4:	3904      	subs	r1, #4
   180c6:	680b      	ldr	r3, [r1, #0]
   180c8:	18d0      	adds	r0, r2, r3
   180ca:	3804      	subs	r0, #4
   180cc:	4770      	bx	lr
   180ce:	0000      	movs	r0, r0
   180d0:	50504128 	.word	0x50504128
   180d4:	52452829 	.word	0x52452829
   180d8:	255b2952 	.word	0x255b2952
   180dc:	255b5d73 	.word	0x255b5d73
   180e0:	00005d64 	.word	0x00005d64
   180e4:	61766e69 	.word	0x61766e69
   180e8:	6564696c 	.word	0x6564696c
   180ec:	636f6920 	.word	0x636f6920
   180f0:	6320746c 	.word	0x6320746c
   180f4:	0000646d 	.word	0x0000646d

000180f8 <__FUNCTION__.14442>:
   180f8:	625f6d6e 695f7375 6c74636f 00000000     nm_bus_ioctl....
   18108:	50504128 4e492829 00294f46 776f6c53     (APP)(INFO).Slow
   18118:	20676e69 6e776f64 002e2e2e 50504128     ing down....(APP
   18128:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   18138:	46494828 69614629 6f74206c 6b617720     (HIF)Fail to wak
   18148:	74207075 63206568 00706968 66696828     up the chip.(hif
   18158:	49572029 485f4946 5f54534f 5f564352     ) WIFI_HOST_RCV_
   18168:	4c525443 6220315f 66207375 006c6961     CTRL_1 bus fail.
   18178:	66696828 64612029 73657264 75622073     (hif) address bu
   18188:	61662073 00006c69 66696828 6f432029     s fail..(hif) Co
   18198:	70757272 20646574 6b636170 53207465     rrupted packet S
   181a8:	20657a69 7525203d 204c3c20 7525203d     ize = %u <L = %u
   181b8:	2047202c 7525203d 504f202c 25203d20     , G = %u, OP = %
   181c8:	3e583230 0000000a 49464957 6c616320     02X>....WIFI cal
   181d8:	6361626c 7369206b 746f6e20 67657220     lback is not reg
   181e8:	65747369 00646572 6b6f6353 63207465     istered.Scoket c
   181f8:	626c6c61 206b6361 6e207369 7220746f     allback is not r
   18208:	73696765 65726574 00000064 2061744f     egistered...Ota 
   18218:	6c6c6163 6b636162 20736920 20746f6e     callback is not 
   18228:	69676572 72657473 00006465 70797243     registered..Cryp
   18238:	63206f74 626c6c61 206b6361 6e207369     to callback is n
   18248:	7220746f 73696765 65726574 00000064     ot registered...
   18258:	6d676953 61632061 61626c6c 69206b63     Sigma callback i
   18268:	6f6e2073 65722074 74736967 64657265     s not registered
   18278:	00000000 66696828 6e692029 696c6176     ....(hif) invali
   18288:	72672064 2070756f 00004449 66696828     d group ID..(hif
   18298:	6f682029 61207473 64207070 276e6469     ) host app didn'
   182a8:	65732074 58522074 6e6f4420 253c2065     t set RX Done <%
   182b8:	253c3e75 000a3e58 66696828 72572029     u><%X>..(hif) Wr
   182c8:	20676e6f 657a6953 00000000 66696828     ong Size....(hif
   182d8:	61462029 2065736c 65746e69 70757272     ) False interrup
   182e8:	6c252074 00000078 66696828 61462029     t %lx...(hif) Fa
   182f8:	74206c69 6552206f 69206461 7265746e     il to Read inter
   18308:	74707572 67657220 00000000 46494828     rupt reg....(HIF
   18318:	61462029 74206c69 6168206f 656c646e     ) Fail to handle
   18328:	746e6920 75727265 25207470 72742064      interrupt %d tr
   18338:	67412079 2e6e6961 00000a2e 66696820     y Again..... hif
   18348:	6365725f 65766965 6e49203a 696c6176     _receive: Invali
   18358:	72612064 656d7567 0000746e 20505041     d argument..APP 
   18368:	75716552 65747365 69532064 6920657a     Requested Size i
   18378:	616c2073 72656772 61687420 6874206e     s larger than th
   18388:	65722065 65766963 75622064 72656666     e recived buffer
   18398:	7a697320 253c2065 253c3e75 0a3e756c      size <%u><%lu>.
   183a8:	00000000 20505041 75716552 65747365     ....APP Requeste
   183b8:	64412064 73657264 65622073 646e6f79     d Address beyond
   183c8:	65687420 63657220 64657669 66756220      the recived buf
   183d8:	20726566 72646461 20737365 20646e61     fer address and 
   183e8:	676e656c 00006874 20705247 6425203f     length..GRp ? %d
   183f8:	0000000a 00009958 00009928 00009920     ....X...(... ...
   18408:	00009938 00009930 00009950 00009940     8...0...P...@...
   18418:	00009948                                H...

0001841c <__FUNCTION__.13068>:
   1841c:	5f666968 646e6573 00000000              hif_send....

00018428 <__FUNCTION__.13078>:
   18428:	5f666968 00727369                       hif_isr.

00018430 <__FUNCTION__.13084>:
   18430:	5f666968 646e6168 695f656c 00007273     hif_handle_isr..

00018440 <__FUNCTION__.13096>:
   18440:	5f666968 65636572 00657669              hif_receive.

0001844c <__FUNCTION__.13112>:
   1844c:	5f666968 69676572 72657473 0062635f     hif_register_cb.
   1845c:	50504128 4e492829 00294f46 666e6f43     (APP)(INFO).Conf
   1846c:	7463696c 49206465 20222050 252e7525     licted IP " %u.%
   1847c:	75252e75 2075252e 000a2022 50504128     u.%u.%u " ..(APP
   1848c:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   1849c:	20514552 20746f4e 69666564 2064656e     REQ Not defined 
   184ac:	000a6425 41564e49 2044494c 4e494f50     %d..INVALID POIN
   184bc:	00524554 41564e49 2044494c 44495353     TER.INVALID SSID
   184cc:	00000000 41564e49 2044494c 00004843     ....INVALID CH..
   184dc:	41564e49 2044494c 50434844 52455320     INVALID DHCP SER
   184ec:	20524556 00005049 41564e49 2044494c     VER IP..INVALID 
   184fc:	2059454b 45444e49 00000058 41564e49     KEY INDEX...INVA
   1850c:	2044494c 2059454b 49525453 5320474e     LID KEY STRING S
   1851c:	00455a49 41564e49 2044494c 2059454b     IZE.INVALID KEY 
   1852c:	455a4953 00000000 41564e49 2044494c     SIZE....INVALID 
   1853c:	20415057 2059454b 455a4953 00000000     WPA KEY SIZE....
   1854c:	41564e49 2044494c 48545541 49544e45     INVALID AUTHENTI
   1855c:	49544143 4d204e4f 0045444f 41564e49     CATION MODE.INVA
   1856c:	2044494c 6f206f4e 63732066 73206e61     LID No of scan s
   1857c:	73746f6c 64252021 0000000a 41564e49     lots! %d....INVA
   1858c:	2044494c 6e616373 6f6c7320 69742074     LID scan slot ti
   1859c:	2021656d 000a6425 41564e49 2044494c     me! %d..INVALID 
   185ac:	6f206f4e 72702066 2065626f 75716572     No of probe requ
   185bc:	73747365 72657020 61637320 6c73206e     ests per scan sl
   185cc:	2520746f 00000a64 41564e49 2044494c     ot %d...INVALID 
   185dc:	49535352 72687420 6f687365 2520646c     RSSI threshold %
   185ec:	000a2064 6d726946 65726177 72657620     d ..Firmware ver
   185fc:	3a202020 2e752520 252e7525 76532075        : %u.%u.%u Sv
   1860c:	7665726e 0a752520 00000000 6d726946     nrev %u.....Firm
   1861c:	65726177 69754220 2520646c 69542073     ware Build %s Ti
   1862c:	2520656d 00000a73 6d726946 65726177     me %s...Firmware
   1863c:	6e694d20 69726420 20726576 20726576      Min driver ver 
   1864c:	7525203a 2e75252e 000a7525 76697244     : %u.%u.%u..Driv
   1865c:	76207265 203a7265 252e7525 75252e75     er ver: %u.%u.%u
   1866c:	0000000a 323a3132 38313a37 00000000     ....21:27:18....
   1867c:	20727041 32203231 00373130 76697244     Apr 12 2017.Driv
   1868c:	62207265 746c6975 20746120 25097325     er built at %s.%
   1869c:	00000a73 6d73694d 68637461 72694620     s...Mismatch Fir
   186ac:	7277616d 65562065 6f697372 0000006e     mawre Version...
   186bc:	2079654b 6e207369 7620746f 64696c61     Key is not valid
   186cc:	00000000 61766e49 2064696c 0079654b     ....Invalid Key.
   186dc:	44495353 4e454c20 564e4920 44494c41     SSID LEN INVALID
   186ec:	00000000 49204843 4c41564e 00004449     ....CH INVALID..
   186fc:	61766e49 2064696c 20706557 2079656b     Invalid Wep key 
   1870c:	65646e69 64252078 0000000a 61766e49     index %d....Inva
   1871c:	2064696c 20706557 2079656b 676e656c     lid Wep key leng
   1872c:	25206874 00000a64 6f636e49 63657272     th %d...Incorrec
   1873c:	53502074 656b204b 656c2079 6874676e     t PSK key length
   1874c:	00000000 65646e75 656e6966 65732064     ....undefined se
   1875c:	79742063 00006570 5f53505f 56524553     c type.._PS_SERV
   1876c:	205f5245 6e207369 6420746f 6e696665     ER_ is not defin
   1877c:	00006465 7473694c 63206e65 6e6e6168     ed..Listen chann
   1878c:	73206c65 6c756f68 6e6f2064 6220796c     el should only b
   1879c:	324d2065 49575f4d 435f4946 2f315f48     e M2M_WIFI_CH_1/
   187ac:	31312f36 00000020 45574f50 41532052     6/11 ...POWER SA
   187bc:	25204556 00000a64 41564e49 2044494c     VE %d...INVALID 
   187cc:	414d4f44 4e204e49 00454d41 474e5250     DOMAIN NAME.PRNG
   187dc:	66754220 20726566 65637865 64656465      Buffer exceeded
   187ec:	78616d20 6d756d69 7a697320 64252065      maximum size %d
   187fc:	20726f20 4c4c554e 66754220 0a726566      or NULL Buffer.
   1880c:	00000000                                ....

00018810 <__FUNCTION__.13047>:
   18810:	5f6d326d 69666977 0062635f              m2m_wifi_cb.

0001881c <__FUNCTION__.13076>:
   1881c:	5f6d326d 69666977 696e695f 00000074     m2m_wifi_init...

0001882c <__FUNCTION__.13104>:
   1882c:	5f6d326d 69666977 6e6f635f 7463656e     m2m_wifi_connect
   1883c:	0063735f 50504128 52452829 255b2952     _sc.(APP)(ERR)[%
   1884c:	255b5d73 00005d64 20737542 6f727265     s][%d]..Bus erro
   1885c:	35282072 64252e29 786c2520 0000000a     r (5).%d %lx....
   1886c:	6c696146 74206465 6177206f 2070756b     Failed to wakup 
   1887c:	20656874 70696863 00000000 50504128     the chip....(APP
   1888c:	4e492829 00294f46 76697244 65567265     )(INFO).DriverVe
   1889c:	666e4972 30203a6f 38302578 000a786c     rInfo: 0x%08lx..
   188ac:	6c696166 74206465 6564206f 696e692d     failed to de-ini
   188bc:	6c616974 00657a69                       tialize.

000188c4 <__FUNCTION__.12910>:
   188c4:	70696863 6b61775f 00000065              chip_wake...

000188d0 <__FUNCTION__.12959>:
   188d0:	70696863 6965645f 0074696e 50504128     chip_deinit.(APP
   188e0:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   188f0:	696d6e5b 61747320 3a5d7472 69616620     [nmi start]: fai
   18900:	6e69206c 62207469 00007375 50504128     l init bus..(APP
   18910:	4e492829 00294f46 70696843 20444920     )(INFO).Chip ID 
   18920:	0a786c25 00000000 6c696166 74206465     %lx.....failed t
   18930:	6e65206f 656c6261 746e6920 75727265     o enable interru
   18940:	2e737470 0000002e 696d6e5b 6f747320     pts.....[nmi sto
   18950:	203a5d70 70696863 6965645f 2074696e     p]: chip_deinit 
   18960:	6c696166 00000000 696d6e5b 6f747320     fail....[nmi sto
   18970:	203a5d70 20495053 73616c66 69642068     p]: SPI flash di
   18980:	6c626173 61662065 00006c69 696d6e5b     sable fail..[nmi
   18990:	6f747320 203a5d70 6c696166 696e6920      stop]: fail ini
   189a0:	75622074 00000073                       t bus...

000189a8 <__FUNCTION__.12957>:
   189a8:	645f6d6e 695f7672 0074696e              nm_drv_init.

000189b4 <__FUNCTION__.12964>:
   189b4:	645f6d6e 645f7672 696e6965 00000074     nm_drv_deinit...

000189c4 <crc7_syndrome_table>:
   189c4:	1b120900 3f362d24 535a4148 777e656c     ....$-6?HAZSle~w
   189d4:	020b1019 262f343d 4a435851 6e677c75     ....=4/&QXCJu|gn
   189e4:	29203b32 0d041f16 6168737a 454c575e     2; )....zsha^WLE
   189f4:	3039222b 141d060f 78716a63 5c554e47     +"90....cjqxGNU\
   18a04:	7f766d64 5b524940 373e252c 131a0108     dmv.@IR[,%>7....
   18a14:	666f747d 424b5059 2e273c35 0a031811     }tofYPKB5<'.....
   18a24:	4d445f56 69607b72 050c171e 2128333a     V_DMr{`i....:3(!
   18a34:	545d464f 7079626b 1c150e07 38312a23     OF]Tkbyp....#*18
   18a44:	5a534841 7e776c65 121b0009 363f242d     AHSZelw~....-$?6
   18a54:	434a5158 676e757c 0b021910 2f263d34     XQJC|ung....4=&/
   18a64:	68617a73 4c455e57 2029323b 040d161f     szahW^EL;2) ....
   18a74:	7178636a 555c474e 39302b22 1d140f06     jcxqNG\U"+09....
   18a84:	3e372c25 1a130801 767f646d 525b4049     %,7>....md.vI@[R
   18a94:	272e353c 030a1118 6f667d74 4b425950     <5.'....t}foPYBK
   18aa4:	0c051e17 28213a33 444d565f 6069727b     ....3:!(_VMD{ri`
   18ab4:	151c070e 3138232a 5d544f46 79706b62     ....*#81FOT]bkpy
   18ac4:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
   18ad4:	00005d64 696d6e5b 69707320 46203a5d     d]..[nmi spi]: F
   18ae4:	656c6961 6d632064 72772064 2c657469     ailed cmd write,
   18af4:	73756220 72726520 2e2e726f 0000002e      bus error......
   18b04:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   18b14:	75622064 72652073 2e726f72 00002e2e     d bus error.....
   18b24:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   18b34:	61642064 72206174 6f707365 2065736e     d data response 
   18b44:	64616572 7825202c 20782520 000a7825     read, %x %x %x..
   18b54:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   18b64:	6d632064 65722064 6e6f7073 72206573     d cmd response r
   18b74:	2c646165 73756220 72726520 2e2e726f     ead, bus error..
   18b84:	0000002e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   18b94:	656c6961 61642064 72206174 6f707365     ailed data respo
   18ba4:	2065736e 64616572 7562202c 72652073     nse read, bus er
   18bb4:	2e726f72 00002e2e 696d6e5b 69707320     ror.....[nmi spi
   18bc4:	46203a5d 656c6961 61642064 72206174     ]: Failed data r
   18bd4:	6f707365 2065736e 64616572 282e2e2e     esponse read...(
   18be4:	78323025 00000a29 696d6e5b 69707320     %02x)...[nmi spi
   18bf4:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   18c04:	6b636f6c 61657220 62202c64 65207375     lock read, bus e
   18c14:	726f7272 002e2e2e 696d6e5b 69707320     rror....[nmi spi
   18c24:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   18c34:	6b636f6c 63726320 61657220 62202c64     lock crc read, b
   18c44:	65207375 726f7272 002e2e2e 696d6e5b     us error....[nmi
   18c54:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
   18c64:	62206174 6b636f6c 646d6320 69727720     ta block cmd wri
   18c74:	202c6574 20737562 6f727265 2e2e2e72     te, bus error...
   18c84:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   18c94:	656c6961 61642064 62206174 6b636f6c     ailed data block
   18ca4:	69727720 202c6574 20737562 6f727265      write, bus erro
   18cb4:	2e2e2e72 00000000 696d6e5b 69707320     r.......[nmi spi
   18cc4:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   18cd4:	6b636f6c 63726320 69727720 202c6574     lock crc write, 
   18ce4:	20737562 6f727265 2e2e2e72 00000000     bus error.......
   18cf4:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   18d04:	6d632064 77202c64 65746972 67657220     d cmd, write reg
   18d14:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
   18d24:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
   18d34:	65722064 6e6f7073 202c6573 74697277     d response, writ
   18d44:	65722065 25282067 29783830 0a2e2e2e     e reg (%08x)....
   18d54:	00000000 65736552 6e612074 65722064     ....Reset and re
   18d64:	20797274 25206425 2520786c 000a786c     try %d %lx %lx..
   18d74:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   18d84:	6d632064 77202c64 65746972 6f6c6220     d cmd, write blo
   18d94:	28206b63 78383025 2e2e2e29 0000000a     ck (%08x).......
   18da4:	696d6e5b 69707320 203a5d20 6c696146     [nmi spi ]: Fail
   18db4:	63206465 7220646d 6f707365 2c65736e     ed cmd response,
   18dc4:	69727720 62206574 6b636f6c 30252820      write block (%0
   18dd4:	2e297838 000a2e2e 696d6e5b 69707320     8x).....[nmi spi
   18de4:	46203a5d 656c6961 6c622064 206b636f     ]: Failed block 
   18df4:	61746164 69727720 2e2e6574 0000002e     data write......
   18e04:	65736552 6e612074 65722064 20797274     Reset and retry 
   18e14:	25206425 2520786c 00000a64 696d6e5b     %d %lx %d...[nmi
   18e24:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
   18e34:	72202c64 20646165 20676572 38302528     d, read reg (%08
   18e44:	2e2e2978 00000a2e 696d6e5b 69707320     x)......[nmi spi
   18e54:	46203a5d 656c6961 6d632064 65722064     ]: Failed cmd re
   18e64:	6e6f7073 202c6573 64616572 67657220     sponse, read reg
   18e74:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
   18e84:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
   18e94:	72206174 2e646165 00002e2e 65736552     ta read.....Rese
   18ea4:	6e612074 65722064 20797274 25206425     t and retry %d %
   18eb4:	000a786c 696d6e5b 69707320 46203a5d     lx..[nmi spi]: F
   18ec4:	656c6961 6d632064 72202c64 20646165     ailed cmd, read 
   18ed4:	636f6c62 2528206b 29783830 0a2e2e2e     block (%08x)....
   18ee4:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   18ef4:	656c6961 6d632064 65722064 6e6f7073     ailed cmd respon
   18f04:	202c6573 64616572 6f6c6220 28206b63     se, read block (
   18f14:	78383025 2e2e2e29 0000000a 696d6e5b     %08x).......[nmi
   18f24:	69707320 46203a5d 656c6961 6c622064      spi]: Failed bl
   18f34:	206b636f 61746164 61657220 2e2e2e64     ock data read...
   18f44:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   18f54:	656c6961 6e692064 6e726574 72206c61     ailed internal r
   18f64:	20646165 746f7270 6c6f636f 74697720     ead protocol wit
   18f74:	52432068 6e6f2043 6572202c 69727974     h CRC on, retyri
   18f84:	7720676e 20687469 20435243 2e66666f     ng with CRC off.
   18f94:	00002e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   18fa4:	656c6961 6e692064 6e726574 72206c61     ailed internal r
   18fb4:	20646165 746f7270 6c6f636f 002e2e2e     ead protocol....
   18fc4:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   18fd4:	6e692064 6e726574 77206c61 65746972     d internal write
   18fe4:	6f727020 6f636f74 6572206c 2e2e2e67      protocol reg...
   18ff4:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   19004:	206c6961 20646d63 64616572 69686320     ail cmd read chi
   19014:	64692070 002e2e2e 0000b51c 0000b51c     p id............
   19024:	0000b5ac 0000b470 0000b4b6 0000b4d8     ....p...........
   19034:	0000b55e 0000b55e 0000b618 0000b444     ^...^.......D...
   19044:	0000b672 0000b672 0000b672 0000b672     r...r...r...r...
   19054:	0000b4fa                                ....

00019058 <__FUNCTION__.12263>:
   19058:	5f697073 00646d63                       spi_cmd.

00019060 <__FUNCTION__.12270>:
   19060:	5f697073 61746164 7073725f 00000000     spi_data_rsp....

00019070 <__FUNCTION__.12279>:
   19070:	5f697073 5f646d63 00707372              spi_cmd_rsp.

0001907c <__FUNCTION__.12295>:
   1907c:	5f697073 61746164 6165725f 00000064     spi_data_read...

0001908c <__FUNCTION__.12310>:
   1908c:	5f697073 61746164 6972775f 00006574     spi_data_write..

0001909c <__FUNCTION__.12322>:
   1909c:	5f697073 74697277 65725f65 00000067     spi_write_reg...

000190ac <__FUNCTION__.12333>:
   190ac:	735f6d6e 775f6970 65746972 00000000     nm_spi_write....

000190bc <__FUNCTION__.12345>:
   190bc:	5f697073 64616572 6765725f 00000000     spi_read_reg....

000190cc <__FUNCTION__.12358>:
   190cc:	735f6d6e 725f6970 00646165              nm_spi_read.

000190d8 <__FUNCTION__.12379>:
   190d8:	735f6d6e 695f6970 0074696e 50504128     nm_spi_init.(APP
   190e8:	4e492829 00294f46 52524528 75432952     )(INFO).(ERRR)Cu
   190f8:	6e657272 253c2074 000a3e64 6b636f53     rrent <%d>..Sock
   19108:	25207465 65732064 6f697373 4449206e     et %d session ID
   19118:	25203d20 000a0d64 6b636f53 206f7420      = %d...Sock to 
   19128:	656c6564 3c206574 0a3e6425 00000000     delete <%d>.....
   19138:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
   19148:	00005d64 20494e53 65637845 20736465     d]..SNI Exceeds 
   19158:	2078614d 676e654c 00006874 6e6b6e55     Max Length..Unkn
   19168:	206e776f 204c5353 6b636f53 4f207465     own SSL Socket O
   19178:	6f697470 6425206e 0000000a 20746f4e     ption %d....Not 
   19188:	204c5353 6b636f53 00007465              SSL Socket..

00019194 <tcc_modules>:
   19194:	42002000 42002400 42002800              . .B.$.B.(.B

000191a0 <_tcc_gclk_ids>:
   191a0:	001b1a1a                                ....

000191a4 <_tcc_apbcmasks>:
   191a4:	00000100 00000200 00000400              ............

000191b0 <_tcc_maxs>:
   191b0:	00ffffff 00ffffff 0000ffff              ............

000191bc <_tcc_cc_nums>:
   191bc:	00020204                                ....

000191c0 <_tcc_ow_nums>:
   191c0:	00020408                                ....

000191c4 <_tcc_intflag>:
   191c4:	00000001 00000002 00000004 00000008     ................
   191d4:	00001000 00002000 00004000 00008000     ..... ...@......
   191e4:	00010000 00020000 00040000 00080000     ................
   191f4:	656d7461 2e312f6c 00322e30 70747468     atmel/1.0.2.http
   19204:	002f2f3a 70747468 2f2f3a73 00000000     ://.https://....
   19214:	20544547 00000000 54534f50 00000020     GET ....POST ...
   19224:	454c4544 00204554 20545550 00000000     DELETE .PUT ....
   19234:	4954504f 20534e4f 00000000 44414548     OPTIONS ....HEAD
   19244:	00000020 54544820 2e312f50 000a0d31      ... HTTP/1.1...
   19254:	72657355 6567412d 203a746e 00000000     User-Agent: ....
   19264:	00000a0d 74736f48 0000203a 6e6e6f43     ....Host: ..Conn
   19274:	69746365 203a6e6f 7065654b 696c412d     ection: Keep-Ali
   19284:	0a0d6576 00000000 65636341 452d7470     ve......Accept-E
   19294:	646f636e 3a676e69 000a0d20 65636341     ncoding: ...Acce
   192a4:	432d7470 73726168 203a7465 2d667475     pt-Charset: utf-
   192b4:	000a0d38 6e617254 72656673 636e452d     8...Transfer-Enc
   192c4:	6e69646f 63203a67 6b6e7568 0a0d6465     oding: chunked..
   192d4:	00000000 00007525 746e6f43 2d746e65     ....%u..Content-
   192e4:	676e654c 203a6874 00000000 33323130     Length: ....0123
   192f4:	37363534 62613938 66656463 6e617254     456789abcdefTran
   19304:	72656673 636e452d 6e69646f 00203a67     sfer-Encoding: .
   19314:	6e6e6f43 69746365 203a6e6f 00000000     Connection: ....
   19324:	50545448 0000002f 00000d31 0000ef82     HTTP/...1.......
   19334:	0000ef7c 0000ef76 0000ef70 0000ef88     |...v...p.......
   19344:	0000ef6a 0000ef88 0000ef64 0000ef5e     j.......d...^...
   19354:	0000ef88 0000ef58 0000ef58 0000ef52     ....X...X...R...
   19364:	0000ef4c 0000ef46 42002000 42002400     L...F.... .B.$.B
   19374:	42002800 00010efa 00010efe 00010f02     .(.B............
   19384:	00010f06 00010f0a 00010f0e 00010f12     ................
   19394:	00010f16 00010f1a 00010f1e 00010f76     ............v...
   193a4:	00010f7c 00010f82 00010f88 00010f88     |...............
   193b4:	00010f8e 00010f8e 00010f8e 00010f94     ................
   193c4:	00010f9a 00011cdc 00011cdc 00011cd0     ................
   193d4:	00011cdc 00011cd0 00011caa 00011caa     ................
   193e4:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   193f4:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   19404:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   19414:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   19424:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   19434:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   19444:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   19454:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   19464:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   19474:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   19484:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   19494:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   194a4:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   194b4:	00011cdc 00011cdc 00011cdc 00011cdc     ................
   194c4:	00011cdc 00011cd0 00011cd0 00011ce6     ................
   194d4:	00011ce6 00011ce6 00011ce6 42000800     ...............B
   194e4:	42000c00 42001000 42001400 42001800     ...B...B...B...B
   194f4:	42001c00 0c0b0a09 00000e0d 0001464e     ...B........NF..
   19504:	000146c6 000146c6 0001466c 00014666     .F...F..lF..fF..
   19514:	00014672 00014654 00014678 000146ac     rF..TF..xF...F..
   19524:	00014990 000149e0 000149e0 000149dc     .I...I...I...I..
   19534:	00014982 000149a2 00014972 000149b4     .I...I..rI...I..
   19544:	000149c6 00014a2e 00014a5c 00014a5c     .I...J..\J..\J..
   19554:	00014a58 00014a28 00014a34 00014a22     XJ..(J..4J.."J..
   19564:	00014a3a 00014a40 72617473 6f645f74     :J..@J..start_do
   19574:	6f6c6e77 203a6461 462d6957 73692069     wnload: Wi-Fi is
   19584:	746f6e20 6e6f6320 7463656e 0d2e6465      not connected..
   19594:	00000000 72617473 6f645f74 6f6c6e77     ....start_downlo
   195a4:	203a6461 75716572 20747365 73207369     ad: request is s
   195b4:	20746e65 65726c61 2e796461 0000000d     ent already.....
   195c4:	72617473 6f645f74 6f6c6e77 203a6461     start_download: 
   195d4:	6e6e7572 20676e69 6e776f64 64616f6c     running download
   195e4:	726c6120 79646165 00000d2e 72617473      already....star
   195f4:	6f645f74 6f6c6e77 203a6461 646e6573     t_download: send
   19604:	20676e69 50545448 71657220 74736575     ing HTTP request
   19614:	0d2e2e2e 00000000 70747468 2f2f3a73     ........https://
   19624:	2e777777 73616573 6570752e 652e6e6e     www.seas.upenn.e
   19634:	7e2f7564 6863696e 2f736e69 74736574     du/~nichins/test
   19644:	426b3132 7478742e 00000000 70747468     21kB.txt....http
   19654:	696c635f 5f746e65 6c6c6163 6b636162     _client_callback
   19664:	5448203a 63205054 6e65696c 6f732074     : HTTP client so
   19674:	74656b63 6e6f6320 7463656e 0d2e6465     cket connected..
   19684:	00000000 70747468 696c635f 5f746e65     ....http_client_
   19694:	6c6c6163 6b636162 6572203a 73657571     callback: reques
   196a4:	6f632074 656c706d 2e646574 0000000d     t completed.....
   196b4:	70747468 696c635f 5f746e65 6c6c6163     http_client_call
   196c4:	6b636162 6572203a 76696563 72206465     back: received r
   196d4:	6f707365 2065736e 64207525 20617461     esponse %u data 
   196e4:	657a6973 0d752520 0000000a 70747468     size %u.....http
   196f4:	696c635f 5f746e65 6c6c6163 6b636162     _client_callback
   19704:	5548435f 44454b4e 54414420 72203a41     _CHUNKED DATA: r
   19714:	69656365 20646576 70736572 65736e6f     eceived response
   19724:	74616420 69732061 2520657a 000a0d75      data size %u...
   19734:	70747468 696c635f 5f746e65 6c6c6163     http_client_call
   19744:	6b636162 6964203a 6e6f6373 7463656e     back: disconnect
   19754:	206e6f69 73616572 253a6e6f 000a0d64     ion reason:%d...
   19764:	6f736572 5f65766c 203a6263 49207325     resolve_cb: %s I
   19774:	64612050 73657264 73692073 2e642520     P address is %d.
   19784:	252e6425 64252e64 0a0d0a0d 00000000     %d.%d.%d........
   19794:	69666977 3a62635f 4d324d20 4649575f     wifi_cb: M2M_WIF
   197a4:	4f435f49 43454e4e 0d444554 00000000     I_CONNECTED.....
   197b4:	69666977 3a62635f 4d324d20 4649575f     wifi_cb: M2M_WIF
   197c4:	49445f49 4e4f4353 5443454e 000d4445     I_DISCONNECTED..
   197d4:	656b6163 73736f62 00000000 796f7254     cakeboss....Troy
   197e4:	41646e41 49646562 6568546e 65646f4d     AndAbedInTheMode
   197f4:	0000006d 69666977 3a62635f 20504920     m...wifi_cb: IP 
   19804:	72646461 20737365 25207369 75252e75     address is %u.%u
   19814:	2e75252e 0a0d7525 00000000 666e6f63     .%u.%u......conf
   19824:	72756769 74685f65 635f7074 6e65696c     igure_http_clien
   19834:	48203a74 20505454 65696c63 6920746e     t: HTTP client i
   19844:	6974696e 7a696c61 6f697461 6166206e     nitialization fa
   19854:	64656c69 72282021 25207365 0a0d2964     iled! (res %d)..
   19864:	00000000 6e776f64 64616f6c 7269665f     ....download_fir
   19874:	7261776d 63203a65 656e6e6f 6e697463     mware: connectin
   19884:	6f742067 46695720 50412069 2e732520     g to WiFi AP %s.
   19894:	0a0d2e2e 00000000 6e776f64 64616f6c     ........download
   198a4:	7269665f 7261776d 64203a65 2e656e6f     _firmware: done.
   198b4:	0000000d 6e69616d 326d203a 69775f6d     ....main: m2m_wi
   198c4:	695f6966 2074696e 6c6c6163 72726520     fi_init call err
   198d4:	2021726f 73657228 29642520 00000a0d     or! (res %d)....
   198e4:	74657250 69646e65 7420676e 6f64206f     Pretending to do
   198f4:	6f6c6e77 66206461 776d7269 0a657261     wnload firmware.
   19904:	0000000d 00015f90 00015f9a 00015faa     ....._..._..._..
   19914:	00015fe2 000161ac 00000043              ._...a..C...

00019920 <_global_impure_ptr>:
   19920:	20000018                                ... 

00019924 <_ctype_>:
   19924:	20202000 20202020 28282020 20282828     .         ((((( 
   19934:	20202020 20202020 20202020 20202020                     
   19944:	10108820 10101010 10101010 10101010      ...............
   19954:	04040410 04040404 10040404 10101010     ................
   19964:	41411010 41414141 01010101 01010101     ..AAAAAA........
   19974:	01010101 01010101 01010101 10101010     ................
   19984:	42421010 42424242 02020202 02020202     ..BBBBBB........
   19994:	02020202 02020202 02020202 10101010     ................
   199a4:	00000020 00000000 00000000 00000000      ...............
	...

00019a28 <__sf_fake_stdin>:
	...

00019a48 <__sf_fake_stdout>:
	...

00019a68 <__sf_fake_stderr>:
	...
   19a88:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
   19a98:	32313000 36353433 41393837 45444342     .0123456789ABCDE
   19aa8:	31300046 35343332 39383736 64636261     F.0123456789abcd
   19ab8:	00006665                                ef..

00019abc <_init>:
   19abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19abe:	46c0      	nop			; (mov r8, r8)
   19ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   19ac2:	bc08      	pop	{r3}
   19ac4:	469e      	mov	lr, r3
   19ac6:	4770      	bx	lr

00019ac8 <__init_array_start>:
   19ac8:	000080dd 	.word	0x000080dd

00019acc <_fini>:
   19acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19ace:	46c0      	nop			; (mov r8, r8)
   19ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   19ad2:	bc08      	pop	{r3}
   19ad4:	469e      	mov	lr, r3
   19ad6:	4770      	bx	lr

00019ad8 <__fini_array_start>:
   19ad8:	000080b5 	.word	0x000080b5
