module top_module (
    input clk,
    input reset,
    input [31:0] in,
    output [31:0] out
);
    reg [31:0] in_f;
    always @(posedge clk) begin
        in_f <= in;
    end
    always @(posedge clk) begin
        if(reset)
            out <= 32'b0;
        else
            out <= (~in & in_f) | out;
    end
endmodule
