#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 28 09:43:18 2020
# Process ID: 13784
# Current directory: C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_2
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_2/design_1_wrapper.vdi
# Journal file: C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/cosas/eseca_M2/SoC/SoC_ESECA/lab2/ADI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 296.340 ; gain = 52.688
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_FIR_reloadable_v1_0_0_0/design_1_FIR_reloadable_v1_0_0_0.dcp' for cell 'design_1_i/FIR_reloadable_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_FIR_reloadable_v1_0_0_1/design_1_FIR_reloadable_v1_0_0_1.dcp' for cell 'design_1_i/FIR_reloadable_v1_0_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_1/design_1_axi_i2s_adi_0_1.dcp' for cell 'design_1_i/axi_i2s_adi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 2.657130 which will be rounded to 2.657 to ensure it is an integer multiple of 1 picosecond [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_0_ss1_o'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_0_io0_io'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_0_io1_io'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_0_sck_io'. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances

20 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 673.188 ; gain = 376.848
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 681.516 ; gain = 8.328

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10a195fcd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1250.570 ; gain = 568.738

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 220a72279

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1250.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 24719e6a2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1250.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1aefdd0e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1250.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 189 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1aefdd0e8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.570 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 191cc931e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f5a35f65

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1250.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1250.570 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14bcfc03a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1250.570 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14bcfc03a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1250.570 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14bcfc03a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1250.570 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1250.570 ; gain = 577.383
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.370 . Memory (MB): peak = 1250.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_2/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_2/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.570 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1250.570 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11cfeb11e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1250.570 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1250.570 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19951e443

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1250.570 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2bc8713c4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2bc8713c4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1312.969 ; gain = 62.398
Phase 1 Placer Initialization | Checksum: 2bc8713c4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 225ee741d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1312.969 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 282398f43

Time (s): cpu = 00:01:15 ; elapsed = 00:00:59 . Memory (MB): peak = 1312.969 ; gain = 62.398
Phase 2 Global Placement | Checksum: 2bf4e150f

Time (s): cpu = 00:01:16 ; elapsed = 00:01:00 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2bf4e150f

Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1573fa5e7

Time (s): cpu = 00:01:26 ; elapsed = 00:01:07 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ae0903a9

Time (s): cpu = 00:01:26 ; elapsed = 00:01:08 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ae0903a9

Time (s): cpu = 00:01:26 ; elapsed = 00:01:08 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1ae0903a9

Time (s): cpu = 00:01:26 ; elapsed = 00:01:08 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b15082e5

Time (s): cpu = 00:01:35 ; elapsed = 00:01:18 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 12700b824

Time (s): cpu = 00:01:39 ; elapsed = 00:01:22 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 12882f893

Time (s): cpu = 00:01:39 ; elapsed = 00:01:23 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 12882f893

Time (s): cpu = 00:01:40 ; elapsed = 00:01:23 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 12882f893

Time (s): cpu = 00:01:57 ; elapsed = 00:01:40 . Memory (MB): peak = 1312.969 ; gain = 62.398
Phase 3 Detail Placement | Checksum: 12882f893

Time (s): cpu = 00:01:58 ; elapsed = 00:01:40 . Memory (MB): peak = 1312.969 ; gain = 62.398

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b66b1466

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: b66b1466

Time (s): cpu = 00:02:09 ; elapsed = 00:01:50 . Memory (MB): peak = 1334.145 ; gain = 83.574
INFO: [Place 30-746] Post Placement Timing Summary WNS=-43.694. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e6e49806

Time (s): cpu = 00:02:49 ; elapsed = 00:02:30 . Memory (MB): peak = 1334.145 ; gain = 83.574
Phase 4.1 Post Commit Optimization | Checksum: e6e49806

Time (s): cpu = 00:02:50 ; elapsed = 00:02:30 . Memory (MB): peak = 1334.145 ; gain = 83.574

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e6e49806

Time (s): cpu = 00:02:50 ; elapsed = 00:02:30 . Memory (MB): peak = 1334.145 ; gain = 83.574

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e6e49806

Time (s): cpu = 00:02:50 ; elapsed = 00:02:30 . Memory (MB): peak = 1334.145 ; gain = 83.574

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 115b21bc9

Time (s): cpu = 00:02:50 ; elapsed = 00:02:30 . Memory (MB): peak = 1334.145 ; gain = 83.574
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 115b21bc9

Time (s): cpu = 00:02:50 ; elapsed = 00:02:31 . Memory (MB): peak = 1334.145 ; gain = 83.574
Ending Placer Task | Checksum: 759fad51

Time (s): cpu = 00:02:50 ; elapsed = 00:02:31 . Memory (MB): peak = 1334.145 ; gain = 83.574
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:57 ; elapsed = 00:02:36 . Memory (MB): peak = 1334.145 ; gain = 83.574
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1341.504 ; gain = 7.359
INFO: [Common 17-1381] The checkpoint 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_2/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1341.504 ; gain = 7.359
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1341.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1341.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1341.504 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 18b4fef0 ConstDB: 0 ShapeSum: 5ceaae61 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9eb371fe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1378.105 ; gain = 36.602
Post Restoration Checksum: NetGraph: 6e8ce13 NumContArr: 97caa3eb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9eb371fe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1378.105 ; gain = 36.602

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9eb371fe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1383.078 ; gain = 41.574

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9eb371fe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1383.078 ; gain = 41.574
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ddf6b19d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1395.313 ; gain = 53.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-43.558| TNS=-2739.568| WHS=-1.474 | THS=-122.774|

Phase 2 Router Initialization | Checksum: 160f33307

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1404.313 ; gain = 62.809

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 161b60aba

Time (s): cpu = 00:01:01 ; elapsed = 00:00:49 . Memory (MB): peak = 1424.352 ; gain = 82.848

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1045
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-44.968| TNS=-2931.932| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15abdf77a

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 1424.352 ; gain = 82.848

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-46.210| TNS=-2959.576| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19c379bfb

Time (s): cpu = 00:01:32 ; elapsed = 00:01:11 . Memory (MB): peak = 1424.352 ; gain = 82.848
Phase 4 Rip-up And Reroute | Checksum: 19c379bfb

Time (s): cpu = 00:01:32 ; elapsed = 00:01:11 . Memory (MB): peak = 1424.352 ; gain = 82.848

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 128e700d8

Time (s): cpu = 00:01:34 ; elapsed = 00:01:12 . Memory (MB): peak = 1424.352 ; gain = 82.848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-44.955| TNS=-2931.068| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18d1567bb

Time (s): cpu = 00:01:34 ; elapsed = 00:01:12 . Memory (MB): peak = 1424.352 ; gain = 82.848

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18d1567bb

Time (s): cpu = 00:01:34 ; elapsed = 00:01:13 . Memory (MB): peak = 1424.352 ; gain = 82.848
Phase 5 Delay and Skew Optimization | Checksum: 18d1567bb

Time (s): cpu = 00:01:35 ; elapsed = 00:01:13 . Memory (MB): peak = 1424.352 ; gain = 82.848

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 101638e0e

Time (s): cpu = 00:01:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1424.352 ; gain = 82.848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-44.952| TNS=-2930.946| WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 113971d93

Time (s): cpu = 00:01:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1424.352 ; gain = 82.848
Phase 6 Post Hold Fix | Checksum: 113971d93

Time (s): cpu = 00:01:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1424.352 ; gain = 82.848

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.81405 %
  Global Horizontal Routing Utilization  = 10.8493 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f25eb8dc

Time (s): cpu = 00:01:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1424.352 ; gain = 82.848

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f25eb8dc

Time (s): cpu = 00:01:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1424.352 ; gain = 82.848

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16a019c8f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:17 . Memory (MB): peak = 1424.352 ; gain = 82.848

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-44.952| TNS=-2930.946| WHS=0.021  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16a019c8f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:17 . Memory (MB): peak = 1424.352 ; gain = 82.848
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:39 ; elapsed = 00:01:17 . Memory (MB): peak = 1424.352 ; gain = 82.848

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:23 . Memory (MB): peak = 1424.352 ; gain = 82.848
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1424.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_2/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_2/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1424.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/impl_2/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1440.879 ; gain = 16.527
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
91 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.305 ; gain = 21.426
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate input design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate output design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate multiplier stage design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 320 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 269 Warnings, 7 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1897.199 ; gain = 434.895
INFO: [Common 17-206] Exiting Vivado at Mon Dec 28 09:50:38 2020...
