VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {top}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {worst_low}
  {PVT Mode} {max}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {0.950}
  {Temperature} {-40.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 fF}
  {resistance unit} {1.000 MOhm}
  {TOOL} {v21.18-s099_1 ((64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {August 15, 2025}
END_BANNER
PATH 1
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]3} {CK}
  ENDPT {acc_reg_out_reg[13]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.155} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.142} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><14]} {CK}
  ENDPT {result_reg_reg[1><14]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.155} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.142} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><13]} {CK}
  ENDPT {result_reg_reg[1><13]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.155} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.142} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]3} {CK}
  ENDPT {acc_reg_out_reg[14]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.155} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.142} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><12]} {CK}
  ENDPT {result_reg_reg[1><12]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.155} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.142} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]3} {CK}
  ENDPT {acc_reg_out_reg[12]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.142} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]3} {CK}
  ENDPT {acc_reg_out_reg[9]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.142} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]3} {CK}
  ENDPT {acc_reg_out_reg[8]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.142} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><11]} {CK}
  ENDPT {result_reg_reg[1><11]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.142} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><8]} {CK}
  ENDPT {result_reg_reg[1><8]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.142} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><7]} {CK}
  ENDPT {result_reg_reg[1><7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.142} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]3} {CK}
  ENDPT {acc_reg_out_reg[11]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.141} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><9]} {CK}
  ENDPT {result_reg_reg[1><9]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.141} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><6]} {CK}
  ENDPT {result_reg_reg[1><6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.141} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]3} {CK}
  ENDPT {acc_reg_out_reg[10]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.141} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]3} {CK}
  ENDPT {acc_reg_out_reg[6]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.141} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]3} {CK}
  ENDPT {acc_reg_out_reg[5]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.141} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><10]} {CK}
  ENDPT {result_reg_reg[1><10]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.141} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><5]} {CK}
  ENDPT {result_reg_reg[1><5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.155} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.141} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]3} {CK}
  ENDPT {acc_reg_out_reg[7]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.176} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.154} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.141} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]3} {CK}
  ENDPT {acc_reg_out_reg[4]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.175}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.175} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.175} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.154} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.154} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.141} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]3} {CK}
  ENDPT {acc_reg_out_reg[2]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.175}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.175} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.175} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.154} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.153} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.141} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]3} {CK}
  ENDPT {acc_reg_out_reg[3]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.175}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.175} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.175} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.154} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.153} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.140} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><4]} {CK}
  ENDPT {result_reg_reg[1><4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.175}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.175} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.175} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.154} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.153} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.140} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><3]} {CK}
  ENDPT {result_reg_reg[1><3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.175}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.175} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.175} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.154} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.153} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.140} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><2]} {CK}
  ENDPT {result_reg_reg[1><2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.175}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.175} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.175} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.154} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.153} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.140} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]3} {CK}
  ENDPT {acc_reg_out_reg[1]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.175}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.133}
  END_SLK_CLC
  SLK -0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.175} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.175} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.153} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.153} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.140} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]3} {CK}
  ENDPT {acc_reg_out_reg[15]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.174}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.132}
  END_SLK_CLC
  SLK -0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.174} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.174} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.153} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.152} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.139} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]1} {CK}
  ENDPT {acc_reg_out_reg[15]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.174}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.132}
  END_SLK_CLC
  SLK -0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.174} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.174} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.153} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.152} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.139} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><15]} {CK}
  ENDPT {result_reg_reg[1><15]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.174}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.132}
  END_SLK_CLC
  SLK -0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.174} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.174} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.152} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.152} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.139} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><1]} {CK}
  ENDPT {result_reg_reg[1><1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.174}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.132}
  END_SLK_CLC
  SLK -0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.174} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.174} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.152} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.152} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.139} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><15]} {CK}
  ENDPT {result_reg_reg[0><15]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.174}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.132}
  END_SLK_CLC
  SLK -0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.174} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.174} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.152} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.152} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.139} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><1]} {CK}
  ENDPT {result_reg_reg[0><1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.174}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.132}
  END_SLK_CLC
  SLK -0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.174} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.174} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.152} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.152} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.139} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><0]} {CK}
  ENDPT {result_reg_reg[0><0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.174}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.132}
  END_SLK_CLC
  SLK -0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.174} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.174} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.152} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.152} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.139} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[1><0]} {CK}
  ENDPT {result_reg_reg[1><0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.174}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.132}
  END_SLK_CLC
  SLK -0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.174} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.174} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.152} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.152} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.139} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]3} {CK}
  ENDPT {acc_reg_out_reg[0]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.173}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.132}
  END_SLK_CLC
  SLK -0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.173} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.173} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.152} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.152} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.139} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {cycle_reg[0]} {CK}
  ENDPT {cycle_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.173}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.132}
  END_SLK_CLC
  SLK -0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.173} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.173} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.152} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.152} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.139} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {cycle_reg[2]} {CK}
  ENDPT {cycle_reg[2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.173}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.132}
  END_SLK_CLC
  SLK -0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.173} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.173} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.152} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.152} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.139} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]2} {CK}
  ENDPT {acc_reg_out_reg[3]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.173}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.132}
  END_SLK_CLC
  SLK -0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.173} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.173} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.152} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.151} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.139} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]2} {CK}
  ENDPT {weight_reg_reg[6]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.173}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.131}
  END_SLK_CLC
  SLK -0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.173} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.173} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.151} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.151} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.138} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]2} {CK}
  ENDPT {weight_reg_reg[7]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.173}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.131}
  END_SLK_CLC
  SLK -0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.173} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.173} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.151} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.151} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.138} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]3} {CK}
  ENDPT {weight_reg_reg[5]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.131}
  END_SLK_CLC
  SLK -0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.172} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.151} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.151} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.138} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]3} {CK}
  ENDPT {weight_reg_reg[7]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.131}
  END_SLK_CLC
  SLK -0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.172} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.151} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.151} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.138} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]3} {CK}
  ENDPT {weight_reg_reg[6]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.131}
  END_SLK_CLC
  SLK -0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.172} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.151} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.151} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.138} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]2} {CK}
  ENDPT {acc_reg_out_reg[2]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.131}
  END_SLK_CLC
  SLK -0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.172} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.151} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.151} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.138} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]2} {CK}
  ENDPT {weight_reg_reg[5]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.131}
  END_SLK_CLC
  SLK -0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.172} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.151} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.151} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.138} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]2} {CK}
  ENDPT {weight_reg_reg[4]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.131}
  END_SLK_CLC
  SLK -0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.172} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.151} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.137} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]2} {CK}
  ENDPT {weight_reg_reg[0]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.131}
  END_SLK_CLC
  SLK -0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.172} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.151} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.137} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]3} {CK}
  ENDPT {x_reg_out_reg[1]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.131}
  END_SLK_CLC
  SLK -0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.172} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.151} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.137} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.013} {111.968} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {global_state_reg[0]} {CK}
  ENDPT {global_state_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.172} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.137} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.013} {111.968} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]1} {CK}
  ENDPT {x_reg_out_reg[1]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.172} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.137} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.013} {111.968} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]2} {CK}
  ENDPT {weight_reg_reg[2]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.172} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.137} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]} {CK}
  ENDPT {x_reg_out_reg[7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.137} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]} {CK}
  ENDPT {x_reg_out_reg[6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.137} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]2} {CK}
  ENDPT {x_reg_out_reg[7]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.137} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]2} {CK}
  ENDPT {x_reg_out_reg[6]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.137} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]2} {CK}
  ENDPT {x_reg_out_reg[5]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.137} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]} {CK}
  ENDPT {x_reg_out_reg[5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.137} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]3} {CK}
  ENDPT {x_reg_out_reg[2]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.137} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.013} {111.968} { 0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]1} {CK}
  ENDPT {x_reg_out_reg[2]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.150} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.137} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.013} {111.968} { 0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]2} {CK}
  ENDPT {x_reg_out_reg[4]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.137} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]} {CK}
  ENDPT {x_reg_out_reg[4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.137} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]} {CK}
  ENDPT {x_reg_out_reg[3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.137} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]2} {CK}
  ENDPT {weight_reg_reg[3]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.136} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]2} {CK}
  ENDPT {x_reg_out_reg[3]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.136} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]2} {CK}
  ENDPT {x_reg_out_reg[2]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.136} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[2]} {CK}
  ENDPT {x_reg_out_reg[2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.136} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]} {CK}
  ENDPT {weight_reg_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.136} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]2} {CK}
  ENDPT {x_reg_out_reg[1]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.136} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]2} {CK}
  ENDPT {x_reg_out_reg[0]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.136} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[1]} {CK}
  ENDPT {x_reg_out_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.136} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]} {CK}
  ENDPT {x_reg_out_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.136} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]1} {CK}
  ENDPT {x_reg_out_reg[4]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.129}
  END_SLK_CLC
  SLK -0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.136} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} { 0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[4]3} {CK}
  ENDPT {x_reg_out_reg[4]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.129}
  END_SLK_CLC
  SLK -0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.136} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} { 0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]1} {CK}
  ENDPT {x_reg_out_reg[3]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.129}
  END_SLK_CLC
  SLK -0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.136} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} { 0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]2} {CK}
  ENDPT {weight_reg_reg[1]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.129}
  END_SLK_CLC
  SLK -0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.136} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]} {CK}
  ENDPT {weight_reg_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.129}
  END_SLK_CLC
  SLK -0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.150} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.136} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]3} {CK}
  ENDPT {x_reg_out_reg[5]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.129}
  END_SLK_CLC
  SLK -0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.171} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.149} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.136} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} {-0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]1} {CK}
  ENDPT {weight_reg_reg[0]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.170}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.129}
  END_SLK_CLC
  SLK -0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.170} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.170} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.149} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.136} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} {-0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]3} {CK}
  ENDPT {x_reg_out_reg[7]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.170}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.129}
  END_SLK_CLC
  SLK -0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.170} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.170} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.149} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.136} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} {-0.000} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]3} {CK}
  ENDPT {x_reg_out_reg[6]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.170}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.128}
  END_SLK_CLC
  SLK -0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.170} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.170} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.149} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.148} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.135} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.012} {111.968} {-0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]} {CK}
  ENDPT {weight_reg_reg[2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.169}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.128}
  END_SLK_CLC
  SLK -0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.169} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.169} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.148} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.148} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.135} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.006} { 0.000} {0.011} {106.213} {-0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[7]1} {CK}
  ENDPT {x_reg_out_reg[7]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Removal} {0.102}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.169}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.128}
  END_SLK_CLC
  SLK -0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.169} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.169} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.148} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.148} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.135} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.012} {111.968} {-0.001} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]} {CK}
  ENDPT {weight_reg_reg[5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.168}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.127}
  END_SLK_CLC
  SLK -0.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.168} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.168} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.147} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.147} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.134} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.010} {106.213} {-0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]} {CK}
  ENDPT {weight_reg_reg[7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.168}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.127}
  END_SLK_CLC
  SLK -0.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.168} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.168} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.147} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.134} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.010} {106.213} {-0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]} {CK}
  ENDPT {weight_reg_reg[3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.168}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.127}
  END_SLK_CLC
  SLK -0.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.168} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.168} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.147} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.134} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.010} {106.213} {-0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[0]3} {CK}
  ENDPT {weight_reg_reg[0]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.168}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.168} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.168} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.147} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.133} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]3} {CK}
  ENDPT {weight_reg_reg[4]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.168}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.168} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.168} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.147} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.133} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]3} {CK}
  ENDPT {weight_reg_reg[2]3} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.168}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.168} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.168} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.147} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.133} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]2} {CK}
  ENDPT {acc_reg_out_reg[1]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.168}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.168} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.168} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.147} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.133} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]2} {CK}
  ENDPT {acc_reg_out_reg[0]2} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.168}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.168} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.168} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.147} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.133} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]} {CK}
  ENDPT {acc_reg_out_reg[0]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.168}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.168} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.168} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.147} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.133} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[2]1} {CK}
  ENDPT {weight_reg_reg[2]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.146} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.133} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]} {CK}
  ENDPT {acc_reg_out_reg[2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.146} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.133} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]} {CK}
  ENDPT {acc_reg_out_reg[3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.146} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.133} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]} {CK}
  ENDPT {acc_reg_out_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.146} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.133} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]1} {CK}
  ENDPT {weight_reg_reg[3]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.146} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.132} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[5]1} {CK}
  ENDPT {weight_reg_reg[5]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.146} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.132} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[7]1} {CK}
  ENDPT {weight_reg_reg[7]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.146} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.132} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]1} {CK}
  ENDPT {weight_reg_reg[4]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.146} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.132} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[6]1} {CK}
  ENDPT {x_reg_out_reg[6]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.146} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.132} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[5]1} {CK}
  ENDPT {x_reg_out_reg[5]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.146} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.132} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102
PATH 103
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]} {CK}
  ENDPT {weight_reg_reg[6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.146} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.132} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 103
PATH 104
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[6]1} {CK}
  ENDPT {weight_reg_reg[6]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.146} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.132} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 104
PATH 105
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><2]} {CK}
  ENDPT {result_reg_reg[0><2]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.132} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 105
PATH 106
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[1]1} {CK}
  ENDPT {acc_reg_out_reg[1]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.132} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 106
PATH 107
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {global_state_reg[1]} {CK}
  ENDPT {global_state_reg[1]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.132} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 107
PATH 108
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><4]} {CK}
  ENDPT {result_reg_reg[0><4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.132} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 108
PATH 109
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><3]} {CK}
  ENDPT {result_reg_reg[0><3]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.132} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 109
PATH 110
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]1} {CK}
  ENDPT {acc_reg_out_reg[4]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.132} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 110
PATH 111
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[3]1} {CK}
  ENDPT {acc_reg_out_reg[3]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.132} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 111
PATH 112
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[2]1} {CK}
  ENDPT {acc_reg_out_reg[2]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.132} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 112
PATH 113
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[0]1} {CK}
  ENDPT {acc_reg_out_reg[0]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.167}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.167} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.167} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.132} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 113
PATH 114
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]1} {CK}
  ENDPT {acc_reg_out_reg[6]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.132} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.003} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 114
PATH 115
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[4]} {CK}
  ENDPT {weight_reg_reg[4]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.132} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.009} {106.213} {-0.004} {-0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 115
PATH 116
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]1} {CK}
  ENDPT {acc_reg_out_reg[5]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.132} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 116
PATH 117
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><5]} {CK}
  ENDPT {result_reg_reg[0><5]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.125}
  END_SLK_CLC
  SLK -0.125
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.145} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 117
PATH 118
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]1} {CK}
  ENDPT {acc_reg_out_reg[14]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 118
PATH 119
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><9]} {CK}
  ENDPT {result_reg_reg[0><9]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 119
PATH 120
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><8]} {CK}
  ENDPT {result_reg_reg[0><8]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 120
PATH 121
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><7]} {CK}
  ENDPT {result_reg_reg[0><7]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 121
PATH 122
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><6]} {CK}
  ENDPT {result_reg_reg[0><6]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 122
PATH 123
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]1} {CK}
  ENDPT {acc_reg_out_reg[9]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 123
PATH 124
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]1} {CK}
  ENDPT {acc_reg_out_reg[8]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 124
PATH 125
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]1} {CK}
  ENDPT {acc_reg_out_reg[7]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 125
PATH 126
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><11]} {CK}
  ENDPT {result_reg_reg[0><11]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 126
PATH 127
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><10]} {CK}
  ENDPT {result_reg_reg[0><10]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 127
PATH 128
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]1} {CK}
  ENDPT {acc_reg_out_reg[11]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 128
PATH 129
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]1} {CK}
  ENDPT {acc_reg_out_reg[10]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 129
PATH 130
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><14]} {CK}
  ENDPT {result_reg_reg[0><14]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.166} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 130
PATH 131
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><12]} {CK}
  ENDPT {result_reg_reg[0><12]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.165}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.165} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.165} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.004} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 131
PATH 132
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]1} {CK}
  ENDPT {acc_reg_out_reg[12]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.165}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.165} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.165} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.144} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.005} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 132
PATH 133
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]1} {CK}
  ENDPT {acc_reg_out_reg[13]1} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.165}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.124}
  END_SLK_CLC
  SLK -0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.165} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.165} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.143} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.131} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.005} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 133
PATH 134
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {result_reg_reg[0><13]} {CK}
  ENDPT {result_reg_reg[0><13]} {RN} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {0.101}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.165}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.123}
  END_SLK_CLC
  SLK -0.123
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.165} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.165} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.144} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.143} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.130} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.007} {111.968} {-0.005} {-0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 134
PATH 135
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]2} {CK}
  ENDPT {acc_reg_out_reg[14]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.118}
  END_SLK_CLC
  SLK -0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.138} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.124} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.011} {106.213} { 0.003} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 135
PATH 136
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]2} {CK}
  ENDPT {acc_reg_out_reg[15]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.118}
  END_SLK_CLC
  SLK -0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.138} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.124} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.011} {106.213} { 0.003} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 136
PATH 137
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]2} {CK}
  ENDPT {acc_reg_out_reg[13]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.118}
  END_SLK_CLC
  SLK -0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.138} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.124} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.011} {106.213} { 0.003} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 137
PATH 138
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]2} {CK}
  ENDPT {acc_reg_out_reg[11]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.118}
  END_SLK_CLC
  SLK -0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.138} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.124} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.011} {106.213} { 0.003} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 138
PATH 139
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]2} {CK}
  ENDPT {acc_reg_out_reg[12]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.117}
  END_SLK_CLC
  SLK -0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.138} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.124} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 139
PATH 140
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]2} {CK}
  ENDPT {acc_reg_out_reg[10]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.117}
  END_SLK_CLC
  SLK -0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.138} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.124} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 140
PATH 141
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]2} {CK}
  ENDPT {acc_reg_out_reg[9]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.117}
  END_SLK_CLC
  SLK -0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.138} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.124} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 141
PATH 142
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]2} {CK}
  ENDPT {acc_reg_out_reg[8]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.117}
  END_SLK_CLC
  SLK -0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.138} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.124} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 142
PATH 143
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]2} {CK}
  ENDPT {acc_reg_out_reg[6]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.117}
  END_SLK_CLC
  SLK -0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.137} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.124} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 143
PATH 144
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]2} {CK}
  ENDPT {acc_reg_out_reg[5]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.117}
  END_SLK_CLC
  SLK -0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.137} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.124} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 144
PATH 145
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]2} {CK}
  ENDPT {acc_reg_out_reg[4]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.117}
  END_SLK_CLC
  SLK -0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.137} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.124} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 145
PATH 146
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]2} {CK}
  ENDPT {acc_reg_out_reg[7]2} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.117}
  END_SLK_CLC
  SLK -0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.137} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.124} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 146
PATH 147
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {cycle_reg[1]} {CK}
  ENDPT {cycle_reg[1]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Removal} {0.088}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.117}
  END_SLK_CLC
  SLK -0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.159} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.137} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.124} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.002} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 147
PATH 148
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]3} {CK}
  ENDPT {x_reg_out_reg[0]3} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Removal} {0.088}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.117}
  END_SLK_CLC
  SLK -0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.158} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.137} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.137} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.124} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.002} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 148
PATH 149
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[0]1} {CK}
  ENDPT {x_reg_out_reg[0]1} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.157}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.116}
  END_SLK_CLC
  SLK -0.116
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.157} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.157} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.136} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.136} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.123} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.013} {111.968} { 0.001} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 149
PATH 150
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {x_reg_out_reg[3]3} {CK}
  ENDPT {x_reg_out_reg[3]3} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.157}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.115}
  END_SLK_CLC
  SLK -0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.157} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.157} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.135} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.135} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.122} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} { 0.000} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 150
PATH 151
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[3]3} {CK}
  ENDPT {weight_reg_reg[3]3} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.153}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.112}
  END_SLK_CLC
  SLK -0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.153} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.153} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.132} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.132} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.119} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 151
PATH 152
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]1} {CK}
  ENDPT {weight_reg_reg[1]1} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.153}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.112}
  END_SLK_CLC
  SLK -0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.153} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.153} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.132} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.131} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.118} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 152
PATH 153
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[4]} {CK}
  ENDPT {acc_reg_out_reg[4]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.152}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.111}
  END_SLK_CLC
  SLK -0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.152} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.152} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.131} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.131} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.118} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 153
PATH 154
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[5]} {CK}
  ENDPT {acc_reg_out_reg[5]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.152}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.111}
  END_SLK_CLC
  SLK -0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.152} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.152} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.131} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.130} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.117} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.009} {106.213} {-0.004} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 154
PATH 155
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[6]} {CK}
  ENDPT {acc_reg_out_reg[6]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.152}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.110}
  END_SLK_CLC
  SLK -0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.152} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.152} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.130} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.130} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.117} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.008} {106.213} {-0.004} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 155
PATH 156
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[15]} {CK}
  ENDPT {acc_reg_out_reg[15]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.151}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.110}
  END_SLK_CLC
  SLK -0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.151} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.151} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.130} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.130} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.117} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.008} {106.213} {-0.004} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 156
PATH 157
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[7]} {CK}
  ENDPT {acc_reg_out_reg[7]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.151}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.110}
  END_SLK_CLC
  SLK -0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.151} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.151} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.130} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.129} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.117} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.004} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 157
PATH 158
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[13]} {CK}
  ENDPT {acc_reg_out_reg[13]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.151}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.110}
  END_SLK_CLC
  SLK -0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.151} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.151} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.130} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.129} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.116} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 158
PATH 159
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[10]} {CK}
  ENDPT {acc_reg_out_reg[10]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.151}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.110}
  END_SLK_CLC
  SLK -0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.151} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.151} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.130} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.129} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.116} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 159
PATH 160
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[12]} {CK}
  ENDPT {acc_reg_out_reg[12]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.151}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.151} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.151} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.130} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.129} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.116} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 160
PATH 161
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[11]} {CK}
  ENDPT {acc_reg_out_reg[11]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.151}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.151} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.151} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.130} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.129} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.116} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 161
PATH 162
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[9]} {CK}
  ENDPT {acc_reg_out_reg[9]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.151}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.151} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.151} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.130} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.129} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.116} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 162
PATH 163
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[8]} {CK}
  ENDPT {acc_reg_out_reg[8]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.151}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.151} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.151} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.130} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.129} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.116} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 163
PATH 164
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {acc_reg_out_reg[14]} {CK}
  ENDPT {acc_reg_out_reg[14]} {SN} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Removal} {0.087}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.151}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.109}
  END_SLK_CLC
  SLK -0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.151} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.151} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.129} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.129} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.116} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 164
PATH 165
  VIEW  nangate_view_hold
  CHECK_TYPE {Removal Check}
  REF {weight_reg_reg[1]3} {CK}
  ENDPT {weight_reg_reg[1]3} {SN} {DFFS_X2} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {rst_n} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Removal} {0.068}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.041}
    {} {Slack Time} {-0.093}
  END_SLK_CLC
  SLK -0.093
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.002} {347.679} { 0.041} { 0.135} {} {165} {(0.00,0.00) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.002} {347.679} { 0.041} { 0.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.113} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.113} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.100} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.002} {-0.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 165
PATH 166
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]2} {CK}
  ENDPT {weight_reg_reg[2]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {-0.000}
  END_SLK_CLC
  SLK -0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[2]} {R} {} {} {preload_data[2]} {} {} {} {0.002} {9.977} { 0.041} { 0.041} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[2]} {} { 0.000} { 0.000} {0.002} {9.977} { 0.041} { 0.041} {} {} {} 
    INST {U670} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.049} {} {1} {(46.16,27.75) (46.49,27.89)} 
    NET {} {} {} {} {} {n638} {} { 0.000} { 0.000} {0.005} {1.709} { 0.049} { 0.049} {} {} {} 
    INST {U671} {A} {F} {ZN} {R} {} {INV_X1} { 0.008} { 0.000} {0.004} {} { 0.057} { 0.057} {} {1} {(46.99,27.75) (47.16,28.13)} 
    NET {} {} {} {} {} {n185} {} { 0.000} { 0.000} {0.004} {2.205} { 0.057} { 0.057} {} {} {} 
    INST {FE_PHC90_n185} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.074} { 0.074} {} {1} {(50.60,26.00) (50.97,25.66)} 
    NET {} {} {} {} {} {FE_PHN90_n185} {} { 0.000} { 0.000} {0.004} {1.725} { 0.074} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.020} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.007} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} { 0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 166
PATH 167
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]2} {CK}
  ENDPT {weight_reg_reg[1]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {9.466} { 0.041} { 0.041} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.000} { 0.000} {0.002} {9.466} { 0.041} { 0.041} {} {} {} 
    INST {U684} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.006} {} { 0.050} { 0.050} {} {1} {(41.98,27.75) (42.31,27.89)} 
    NET {} {} {} {} {} {n645} {} { 0.000} { 0.000} {0.006} {1.998} { 0.050} { 0.050} {} {} {} 
    INST {U685} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.056} { 0.056} {} {1} {(41.93,26.00) (41.76,25.63)} 
    NET {} {} {} {} {} {n186} {} { 0.000} { 0.000} {0.003} {1.223} { 0.056} { 0.056} {} {} {} 
    INST {FE_PHC50_n186} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.074} { 0.074} {} {1} {(40.91,23.21) (41.29,22.83)} 
    NET {} {} {} {} {} {FE_PHN50_n186} {} { 0.000} { 0.000} {0.005} {1.485} { 0.074} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.020} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.007} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} { 0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 167
PATH 168
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]} {CK}
  ENDPT {weight_reg_reg[4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.069}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[4]} {R} {} {} {preload_data[4]} {} {} {} {0.002} {11.825} { 0.041} { 0.041} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[4]} {} { 0.000} { 0.000} {0.002} {11.825} { 0.041} { 0.041} {} {} {} 
    INST {U666} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.049} {} {1} {(26.04,27.75) (25.71,27.89)} 
    NET {} {} {} {} {} {n636} {} { 0.000} { 0.000} {0.005} {1.797} { 0.049} { 0.049} {} {} {} 
    INST {U667} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.056} { 0.056} {} {1} {(24.64,27.75) (24.47,28.13)} 
    NET {} {} {} {} {} {n215} {} { 0.000} { 0.000} {0.004} {1.771} { 0.056} { 0.056} {} {} {} 
    INST {FE_PHC87_n215} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.069} { 0.069} {} {1} {(20.96,26.00) (21.32,25.67)} 
    NET {} {} {} {} {} {FE_PHN87_n215} {} { 0.000} { 0.000} {0.004} {1.305} { 0.069} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.020} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.007} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.009} {106.213} {-0.004} {-0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 168
PATH 169
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><15]} {CK}
  ENDPT {result_reg_reg[1><15]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.020} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.007} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} { 0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><15]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.045} { 0.000} {0.007} {} { 0.048} { 0.048} {} {2} {(45.23,67.90) (42.12,67.88)} 
    NET {} {} {} {} {} {n1345} {} { 0.000} { 0.000} {0.007} {1.982} { 0.048} { 0.048} {} {} {} 
    INST {U1328} {B1} {R} {ZN} {F} {} {AOI22_X1} { 0.012} { 0.000} {0.005} {} { 0.060} { 0.060} {} {1} {(42.43,65.20) (42.62,64.83)} 
    NET {} {} {} {} {} {n156} {} { 0.000} { 0.000} {0.005} {1.452} { 0.060} { 0.060} {} {} {} 
    INST {FE_PHC125_n156} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.077} { 0.077} {} {1} {(46.42,66.95) (46.80,67.33)} 
    NET {} {} {} {} {} {FE_PHN125_n156} {} { 0.000} { 0.000} {0.005} {1.412} { 0.077} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.020} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.007} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 169
PATH 170
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]1} {CK}
  ENDPT {weight_reg_reg[0]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {9.766} { 0.041} { 0.041} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.000} { 0.000} {0.002} {9.766} { 0.041} { 0.041} {} {} {} 
    INST {U642} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.050} { 0.049} {} {1} {(37.05,36.16) (36.73,36.29)} 
    NET {} {} {} {} {} {n624} {} { 0.000} { 0.000} {0.005} {1.860} { 0.050} { 0.049} {} {} {} 
    INST {U643} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.055} { 0.055} {} {1} {(37.68,37.20) (37.85,36.83)} 
    NET {} {} {} {} {} {n211} {} { 0.000} { 0.000} {0.003} {0.861} { 0.055} { 0.055} {} {} {} 
    INST {FE_PHC51_n211} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.074} { 0.073} {} {1} {(38.06,37.20) (38.44,36.83)} 
    NET {} {} {} {} {} {FE_PHN51_n211} {} { 0.000} { 0.000} {0.005} {1.887} { 0.074} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.020} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.007} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} {-0.000} { 0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 170
PATH 171
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]} {CK}
  ENDPT {weight_reg_reg[0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {9.766} { 0.041} { 0.041} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.000} { 0.000} {0.002} {9.766} { 0.041} { 0.041} {} {} {} 
    INST {U674} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.009} { 0.000} {0.006} {} { 0.050} { 0.050} {} {1} {(38.01,27.75) (37.68,27.89)} 
    NET {} {} {} {} {} {n640} {} { 0.000} { 0.000} {0.006} {2.134} { 0.050} { 0.050} {} {} {} 
    INST {U675} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.057} { 0.057} {} {1} {(37.68,26.00) (37.85,25.63)} 
    NET {} {} {} {} {} {n219} {} { 0.000} { 0.000} {0.004} {1.702} { 0.057} { 0.057} {} {} {} 
    INST {FE_PHC100_n219} {A} {R} {Z} {R} {} {CLKBUF_X3} { 0.017} { 0.000} {0.004} {} { 0.074} { 0.074} {} {1} {(39.58,26.00) (39.95,25.66)} 
    NET {} {} {} {} {} {FE_PHN100_n219} {} { 0.000} { 0.000} {0.004} {1.284} { 0.074} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.020} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.007} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} { 0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 171
PATH 172
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]} {CK}
  ENDPT {acc_reg_out_reg[11]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.070}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.021} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.007} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.041} { 0.000} {0.008} {} { 0.036} { 0.036} {} {2} {(12.72,31.67) (14.21,31.27)} 
    NET {} {} {} {} {} {acc_out[0><0><11]} {} { 0.000} { 0.000} {0.008} {2.248} { 0.036} { 0.036} {} {} {} 
    INST {FE_PHC53_acc_out_0__0__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.055} { 0.054} {} {1} {(13.36,30.55) (13.74,30.93)} 
    NET {} {} {} {} {} {FE_PHN53_acc_out_0__0__11} {} { 0.000} { 0.000} {0.005} {1.718} { 0.055} { 0.054} {} {} {} 
    INST {U903} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.007} {} { 0.070} { 0.070} {} {1} {(13.05,30.55) (12.86,30.93)} 
    NET {} {} {} {} {} {n1360} {} { 0.000} { 0.000} {0.007} {1.429} { 0.070} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.020} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.006} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 172
PATH 173
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]} {CK}
  ENDPT {acc_reg_out_reg[4]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.072}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.021} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.007} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.041} { 0.000} {0.008} {} { 0.038} { 0.037} {} {2} {(28.32,31.67) (26.82,31.27)} 
    NET {} {} {} {} {} {acc_out[0><0><4]} {} { 0.000} { 0.000} {0.008} {2.147} { 0.038} { 0.037} {} {} {} 
    INST {FE_PHC54_acc_out_0__0__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.056} { 0.056} {} {1} {(27.04,30.55) (27.42,30.93)} 
    NET {} {} {} {} {} {FE_PHN54_acc_out_0__0__4} {} { 0.000} { 0.000} {0.005} {1.710} { 0.056} { 0.056} {} {} {} 
    INST {U813} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.072} { 0.071} {} {1} {(27.80,30.55) (27.99,30.93)} 
    NET {} {} {} {} {} {n1353} {} { 0.000} { 0.000} {0.007} {1.546} { 0.072} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.020} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.006} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 173
PATH 174
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]} {CK}
  ENDPT {acc_reg_out_reg[15]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.071}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.021} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.020} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.007} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.008} {106.213} {-0.004} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.040} { 0.000} {0.007} {} { 0.036} { 0.035} {} {4} {(19.18,30.49) (20.68,30.89)} 
    NET {} {} {} {} {} {acc_out[0><0><15]} {} { 0.000} { 0.000} {0.007} {1.643} { 0.036} { 0.035} {} {} {} 
    INST {FE_PHC118_acc_out_0__0__15} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.055} { 0.054} {} {1} {(18.87,26.00) (19.25,25.63)} 
    NET {} {} {} {} {} {FE_PHN118_acc_out_0__0__15} {} { 0.000} { 0.000} {0.006} {2.036} { 0.055} { 0.054} {} {} {} 
    INST {U923} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.071} { 0.070} {} {1} {(18.37,27.75) (18.18,28.13)} 
    NET {} {} {} {} {} {n1364} {} { 0.000} { 0.000} {0.007} {1.573} { 0.071} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.020} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.006} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.008} {106.213} {-0.004} {-0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 174
PATH 175
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]} {CK}
  ENDPT {acc_reg_out_reg[5]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.072}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.021} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.008} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.009} {106.213} {-0.004} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.041} { 0.000} {0.008} {} { 0.038} { 0.037} {} {2} {(24.52,31.67) (23.03,31.27)} 
    NET {} {} {} {} {} {acc_out[0><0><5]} {} { 0.000} { 0.000} {0.008} {2.283} { 0.038} { 0.037} {} {} {} 
    INST {FE_PHC55_acc_out_0__0__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.056} { 0.055} {} {1} {(25.14,30.55) (25.52,30.93)} 
    NET {} {} {} {} {} {FE_PHN55_acc_out_0__0__5} {} { 0.000} { 0.000} {0.005} {1.710} { 0.056} { 0.055} {} {} {} 
    INST {U828} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.007} {} { 0.072} { 0.071} {} {1} {(25.90,30.55) (26.09,30.93)} 
    NET {} {} {} {} {} {n1354} {} { 0.000} { 0.000} {0.007} {1.476} { 0.072} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.006} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.009} {106.213} {-0.004} {-0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 175
PATH 176
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]} {CK}
  ENDPT {acc_reg_out_reg[7]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.071}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.021} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.008} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.004} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.041} { 0.000} {0.008} {} { 0.037} { 0.036} {} {2} {(20.53,28.87) (19.04,28.46)} 
    NET {} {} {} {} {} {acc_out[0><0><7]} {} { 0.000} { 0.000} {0.008} {2.270} { 0.037} { 0.036} {} {} {} 
    INST {FE_PHC59_acc_out_0__0__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.055} { 0.054} {} {1} {(18.68,27.75) (19.06,28.13)} 
    NET {} {} {} {} {} {FE_PHN59_acc_out_0__0__7} {} { 0.000} { 0.000} {0.005} {1.713} { 0.055} { 0.054} {} {} {} 
    INST {U856} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.071} { 0.070} {} {1} {(19.44,27.75) (19.63,28.13)} 
    NET {} {} {} {} {} {n1356} {} { 0.000} { 0.000} {0.007} {1.582} { 0.071} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.006} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.004} {-0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 176
PATH 177
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]} {CK}
  ENDPT {weight_reg_reg[2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.072}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[2]} {R} {} {} {preload_data[2]} {} {} {} {0.002} {9.977} { 0.041} { 0.040} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[2]} {} { 0.000} { 0.000} {0.002} {9.977} { 0.041} { 0.040} {} {} {} 
    INST {U672} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.048} {} {1} {(33.26,28.80) (32.93,28.67)} 
    NET {} {} {} {} {} {n639} {} { 0.000} { 0.000} {0.005} {1.729} { 0.049} { 0.048} {} {} {} 
    INST {U673} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.056} { 0.055} {} {1} {(33.00,27.75) (32.83,28.13)} 
    NET {} {} {} {} {} {n217} {} { 0.000} { 0.000} {0.003} {1.267} { 0.056} { 0.055} {} {} {} 
    INST {FE_PHC52_n217} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.073} { 0.072} {} {1} {(34.26,26.00) (34.64,25.63)} 
    NET {} {} {} {} {} {FE_PHN52_n217} {} { 0.000} { 0.000} {0.005} {1.342} { 0.073} { 0.072} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.006} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.006} { 0.000} {0.011} {106.213} {-0.001} {-0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 177
PATH 178
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]2} {CK}
  ENDPT {acc_reg_out_reg[5]2} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.021} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.008} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]2} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.042} { 0.000} {0.008} {} { 0.044} { 0.043} {} {2} {(59.66,36.09) (61.15,36.49)} 
    NET {} {} {} {} {} {acc_out[1><0><5]} {} { 0.000} { 0.000} {0.008} {2.275} { 0.044} { 0.043} {} {} {} 
    INST {FE_PHC60_acc_out_1__0__5} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.063} { 0.062} {} {1} {(59.34,34.41) (59.72,34.03)} 
    NET {} {} {} {} {} {FE_PHN60_acc_out_1__0__5} {} { 0.000} { 0.000} {0.006} {1.744} { 0.063} { 0.062} {} {} {} 
    INST {U995} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.079} { 0.078} {} {1} {(59.03,34.41) (58.84,34.03)} 
    NET {} {} {} {} {} {n1366} {} { 0.000} { 0.000} {0.007} {1.547} { 0.079} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.006} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 178
PATH 179
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]1} {CK}
  ENDPT {acc_reg_out_reg[15]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.021} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.008} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]1} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.044} { 0.000} {0.005} {} { 0.047} { 0.045} {} {1} {(41.05,64.26) (37.95,64.28)} 
    NET {} {} {} {} {} {n1348} {} { 0.000} { 0.000} {0.005} {1.014} { 0.047} { 0.045} {} {} {} 
    INST {FE_PHC48_n1348} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.022} { 0.000} {0.008} {} { 0.069} { 0.068} {} {2} {(38.06,62.41) (38.44,62.03)} 
    NET {} {} {} {} {} {FE_PHN48_n1348} {} { 0.000} { 0.000} {0.008} {3.804} { 0.069} { 0.068} {} {} {} 
    INST {U968} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.009} { 0.000} {0.006} {} { 0.078} { 0.077} {} {1} {(39.34,62.41) (39.01,62.27)} 
    NET {} {} {} {} {} {n268} {} { 0.000} { 0.000} {0.006} {1.502} { 0.078} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.006} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 179
PATH 180
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]2} {CK}
  ENDPT {acc_reg_out_reg[14]2} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.021} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.008} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.011} {106.213} { 0.003} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]2} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.042} { 0.000} {0.008} {} { 0.045} { 0.044} {} {2} {(66.88,31.67) (68.36,31.27)} 
    NET {} {} {} {} {} {acc_out[1><0><14]} {} { 0.000} { 0.000} {0.008} {2.380} { 0.045} { 0.044} {} {} {} 
    INST {FE_PHC58_acc_out_1__0__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.064} { 0.062} {} {1} {(66.56,30.55) (66.94,30.93)} 
    NET {} {} {} {} {} {FE_PHN58_acc_out_1__0__14} {} { 0.000} { 0.000} {0.006} {1.744} { 0.064} { 0.062} {} {} {} 
    INST {U1087} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.007} {} { 0.079} { 0.078} {} {1} {(66.25,30.55) (66.06,30.93)} 
    NET {} {} {} {} {} {n1375} {} { 0.000} { 0.000} {0.007} {1.378} { 0.079} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.019} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.006} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.011} {106.213} { 0.003} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 180
PATH 181
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]3} {CK}
  ENDPT {acc_reg_out_reg[15]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.021} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.008} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} { 0.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]3} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.044} { 0.000} {0.005} {} { 0.047} { 0.045} {} {1} {(41.41,64.26) (44.52,64.28)} 
    NET {} {} {} {} {} {n1349} {} { 0.000} { 0.000} {0.005} {0.989} { 0.047} { 0.045} {} {} {} 
    INST {FE_PHC49_n1349} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.023} { 0.000} {0.008} {} { 0.069} { 0.068} {} {2} {(43.76,65.20) (44.14,64.83)} 
    NET {} {} {} {} {} {FE_PHN49_n1349} {} { 0.000} { 0.000} {0.008} {3.996} { 0.069} { 0.068} {} {} {} 
    INST {U1293} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.009} { 0.000} {0.006} {} { 0.078} { 0.077} {} {1} {(41.43,62.41) (41.10,62.27)} 
    NET {} {} {} {} {} {n220} {} { 0.000} { 0.000} {0.006} {1.403} { 0.078} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.006} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 181
PATH 182
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]2} {CK}
  ENDPT {acc_reg_out_reg[9]2} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.021} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.008} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]2} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.042} { 0.000} {0.008} {} { 0.045} { 0.043} {} {2} {(62.33,33.29) (60.84,33.70)} 
    NET {} {} {} {} {} {acc_out[1><0><9]} {} { 0.000} { 0.000} {0.008} {2.275} { 0.045} { 0.043} {} {} {} 
    INST {FE_PHC61_acc_out_1__0__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.063} { 0.062} {} {1} {(62.95,31.61) (63.33,31.23)} 
    NET {} {} {} {} {} {FE_PHN61_acc_out_1__0__9} {} { 0.000} { 0.000} {0.006} {1.744} { 0.063} { 0.062} {} {} {} 
    INST {U1050} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.079} { 0.078} {} {1} {(62.64,31.61) (62.45,31.23)} 
    NET {} {} {} {} {} {n1370} {} { 0.000} { 0.000} {0.008} {1.636} { 0.079} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.006} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 182
PATH 183
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]2} {CK}
  ENDPT {acc_reg_out_reg[4]2} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.021} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.008} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]2} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.042} { 0.000} {0.008} {} { 0.044} { 0.043} {} {2} {(56.25,36.09) (54.76,36.49)} 
    NET {} {} {} {} {} {acc_out[1><0><4]} {} { 0.000} { 0.000} {0.008} {2.297} { 0.044} { 0.043} {} {} {} 
    INST {FE_PHC65_acc_out_1__0__4} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.063} { 0.062} {} {1} {(56.87,34.41) (57.25,34.03)} 
    NET {} {} {} {} {} {FE_PHN65_acc_out_1__0__4} {} { 0.000} { 0.000} {0.006} {1.744} { 0.063} { 0.062} {} {} {} 
    INST {U980} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.079} { 0.078} {} {1} {(56.56,34.41) (56.37,34.03)} 
    NET {} {} {} {} {} {n1365} {} { 0.000} { 0.000} {0.007} {1.636} { 0.079} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 183
PATH 184
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]} {CK}
  ENDPT {acc_reg_out_reg[8]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.071}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.021} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.008} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.041} { 0.000} {0.008} {} { 0.036} { 0.035} {} {2} {(16.73,28.87) (15.23,28.46)} 
    NET {} {} {} {} {} {acc_out[0><0><8]} {} { 0.000} { 0.000} {0.008} {2.409} { 0.036} { 0.035} {} {} {} 
    INST {FE_PHC56_acc_out_0__0__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.055} { 0.054} {} {1} {(17.16,27.75) (17.54,28.13)} 
    NET {} {} {} {} {} {FE_PHN56_acc_out_0__0__8} {} { 0.000} { 0.000} {0.006} {1.824} { 0.055} { 0.054} {} {} {} 
    INST {U871} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.071} { 0.070} {} {1} {(16.40,27.75) (16.59,28.13)} 
    NET {} {} {} {} {} {n1357} {} { 0.000} { 0.000} {0.007} {1.485} { 0.071} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 184
PATH 185
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]} {CK}
  ENDPT {acc_reg_out_reg[13]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.071}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.022} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.008} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.042} { 0.000} {0.008} {} { 0.037} { 0.036} {} {2} {(12.73,26.07) (11.25,25.66)} 
    NET {} {} {} {} {} {acc_out[0><0><13]} {} { 0.000} { 0.000} {0.008} {2.741} { 0.037} { 0.036} {} {} {} 
    INST {FE_PHC69_acc_out_0__0__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.056} { 0.055} {} {1} {(14.50,26.00) (14.88,25.63)} 
    NET {} {} {} {} {} {FE_PHN69_acc_out_0__0__13} {} { 0.000} { 0.000} {0.006} {1.752} { 0.056} { 0.055} {} {} {} 
    INST {U917} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.007} {} { 0.071} { 0.070} {} {1} {(14.57,24.96) (14.38,25.33)} 
    NET {} {} {} {} {} {n1362} {} { 0.000} { 0.000} {0.007} {1.327} { 0.071} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 185
PATH 186
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]} {CK}
  ENDPT {weight_reg_reg[3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.072}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {10.715} { 0.041} { 0.040} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.000} { 0.000} {0.002} {10.715} { 0.041} { 0.040} {} {} {} 
    INST {U692} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.048} {} {1} {(31.16,28.80) (30.84,28.67)} 
    NET {} {} {} {} {} {n653} {} { 0.000} { 0.000} {0.005} {1.783} { 0.049} { 0.048} {} {} {} 
    INST {U693} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.055} { 0.054} {} {1} {(29.77,28.80) (29.60,28.43)} 
    NET {} {} {} {} {} {n216} {} { 0.000} { 0.000} {0.003} {0.924} { 0.055} { 0.054} {} {} {} 
    INST {FE_PHC57_n216} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.072} { 0.071} {} {1} {(28.94,28.80) (29.32,28.43)} 
    NET {} {} {} {} {} {FE_PHN57_n216} {} { 0.000} { 0.000} {0.005} {1.298} { 0.072} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.010} {106.213} {-0.002} {-0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 186
PATH 187
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]} {CK}
  ENDPT {acc_reg_out_reg[6]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.072}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.022} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.008} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.008} {106.213} {-0.004} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.041} { 0.000} {0.008} {} { 0.037} { 0.035} {} {2} {(20.32,31.67) (21.82,31.27)} 
    NET {} {} {} {} {} {acc_out[0><0><6]} {} { 0.000} { 0.000} {0.008} {2.195} { 0.037} { 0.035} {} {} {} 
    INST {FE_PHC64_acc_out_0__0__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.056} { 0.054} {} {1} {(23.24,30.55) (23.62,30.93)} 
    NET {} {} {} {} {} {FE_PHN64_acc_out_0__0__6} {} { 0.000} { 0.000} {0.006} {1.750} { 0.056} { 0.054} {} {} {} 
    INST {U839} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.070} {} {1} {(22.93,30.55) (22.74,30.93)} 
    NET {} {} {} {} {} {n1355} {} { 0.000} { 0.000} {0.008} {1.839} { 0.072} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.019} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.003} { 0.000} {0.008} {106.213} {-0.004} {-0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 187
PATH 188
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]1} {CK}
  ENDPT {x_reg_out_reg[1]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[9]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[9]} {R} {} {} {x_vector_flat[9]} {} {} {} {0.002} {0.969} { 0.041} { 0.040} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[9]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.040} {} {} {} 
    INST {U924} {A} {R} {Z} {R} {} {MUX2_X1} { 0.021} { 0.000} {0.005} {} { 0.063} { 0.061} {} {1} {(37.30,51.20) (38.23,50.87)} 
    NET {} {} {} {} {} {n290} {} { 0.000} { 0.000} {0.005} {1.055} { 0.063} { 0.061} {} {} {} 
    INST {FE_PHC89_n290} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.076} { 0.074} {} {1} {(38.44,51.20) (38.80,50.87)} 
    NET {} {} {} {} {} {FE_PHN89_n290} {} { 0.000} { 0.000} {0.004} {1.356} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.013} {111.968} { 0.001} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 188
PATH 189
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]2} {CK}
  ENDPT {acc_reg_out_reg[10]2} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.022} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.009} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]2} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.043} { 0.000} {0.008} {} { 0.045} { 0.043} {} {2} {(63.09,28.87) (61.59,28.46)} 
    NET {} {} {} {} {} {acc_out[1><0><10]} {} { 0.000} { 0.000} {0.008} {2.689} { 0.045} { 0.043} {} {} {} 
    INST {FE_PHC71_acc_out_1__0__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.064} { 0.062} {} {1} {(62.38,27.75) (62.76,28.13)} 
    NET {} {} {} {} {} {FE_PHN71_acc_out_1__0__10} {} { 0.000} { 0.000} {0.005} {1.708} { 0.064} { 0.062} {} {} {} 
    INST {U1060} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.007} {} { 0.079} { 0.078} {} {1} {(63.14,27.75) (63.33,28.13)} 
    NET {} {} {} {} {} {n1371} {} { 0.000} { 0.000} {0.007} {1.445} { 0.079} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 189
PATH 190
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]} {CK}
  ENDPT {x_reg_out_reg[5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[5]} {R} {} {} {x_vector_flat[5]} {} {} {} {0.002} {0.969} { 0.041} { 0.040} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[5]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.040} {} {} {} 
    INST {U799} {A} {R} {Z} {R} {} {MUX2_X1} { 0.021} { 0.000} {0.005} {} { 0.063} { 0.061} {} {1} {(35.40,10.96) (36.33,11.29)} 
    NET {} {} {} {} {} {n310} {} { 0.000} { 0.000} {0.005} {1.039} { 0.063} { 0.061} {} {} {} 
    INST {FE_PHC92_n310} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.076} { 0.074} {} {1} {(36.54,10.96) (36.90,11.29)} 
    NET {} {} {} {} {} {FE_PHN92_n310} {} { 0.000} { 0.000} {0.004} {1.253} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 190
PATH 191
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]2} {CK}
  ENDPT {acc_reg_out_reg[13]2} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.022} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.009} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.011} {106.213} { 0.003} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]2} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.043} { 0.000} {0.008} {} { 0.045} { 0.044} {} {2} {(66.69,28.87) (68.17,28.46)} 
    NET {} {} {} {} {} {acc_out[1><0><13]} {} { 0.000} { 0.000} {0.008} {2.755} { 0.045} { 0.044} {} {} {} 
    INST {FE_PHC72_acc_out_1__0__13} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.064} { 0.062} {} {1} {(66.37,27.75) (66.75,28.13)} 
    NET {} {} {} {} {} {FE_PHN72_acc_out_1__0__13} {} { 0.000} { 0.000} {0.006} {1.743} { 0.064} { 0.062} {} {} {} 
    INST {U1084} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.007} {} { 0.080} { 0.078} {} {1} {(66.06,27.75) (65.87,28.13)} 
    NET {} {} {} {} {} {n1374} {} { 0.000} { 0.000} {0.007} {1.378} { 0.080} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.011} {106.213} { 0.003} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 191
PATH 192
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]2} {CK}
  ENDPT {acc_reg_out_reg[6]2} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.022} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.009} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]2} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.043} { 0.000} {0.008} {} { 0.045} { 0.043} {} {2} {(58.90,31.67) (60.38,31.27)} 
    NET {} {} {} {} {} {acc_out[1><0><6]} {} { 0.000} { 0.000} {0.008} {2.600} { 0.045} { 0.043} {} {} {} 
    INST {FE_PHC75_acc_out_1__0__6} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.064} { 0.062} {} {1} {(59.91,30.55) (60.29,30.93)} 
    NET {} {} {} {} {} {FE_PHN75_acc_out_1__0__6} {} { 0.000} { 0.000} {0.006} {1.744} { 0.064} { 0.062} {} {} {} 
    INST {U1006} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.079} { 0.077} {} {1} {(59.60,30.55) (59.41,30.93)} 
    NET {} {} {} {} {} {n1367} {} { 0.000} { 0.000} {0.007} {1.536} { 0.079} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 192
PATH 193
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]2} {CK}
  ENDPT {acc_reg_out_reg[11]2} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.022} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.009} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.011} {106.213} { 0.003} { 0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]2} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.043} { 0.000} {0.008} {} { 0.045} { 0.043} {} {2} {(67.08,26.07) (65.59,25.66)} 
    NET {} {} {} {} {} {acc_out[1><0><11]} {} { 0.000} { 0.000} {0.008} {2.705} { 0.045} { 0.043} {} {} {} 
    INST {FE_PHC76_acc_out_1__0__11} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.064} { 0.062} {} {1} {(65.04,24.96) (65.42,25.33)} 
    NET {} {} {} {} {} {FE_PHN76_acc_out_1__0__11} {} { 0.000} { 0.000} {0.005} {1.707} { 0.064} { 0.062} {} {} {} 
    INST {U1070} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.080} { 0.078} {} {1} {(65.80,24.96) (65.99,25.33)} 
    NET {} {} {} {} {} {n1372} {} { 0.000} { 0.000} {0.007} {1.597} { 0.080} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.018} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.011} {106.213} { 0.003} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 193
PATH 194
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]3} {CK}
  ENDPT {weight_reg_reg[4]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[4]} {R} {} {} {preload_data[4]} {} {} {} {0.002} {11.825} { 0.041} { 0.039} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[4]} {} { 0.000} { 0.000} {0.002} {11.825} { 0.041} { 0.039} {} {} {} 
    INST {U640} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.050} { 0.047} {} {1} {(49.02,36.16) (49.34,36.29)} 
    NET {} {} {} {} {} {n623} {} { 0.000} { 0.000} {0.005} {1.842} { 0.050} { 0.047} {} {} {} 
    INST {U641} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.055} { 0.053} {} {1} {(48.39,36.16) (48.22,36.53)} 
    NET {} {} {} {} {} {n175} {} { 0.000} { 0.000} {0.003} {0.925} { 0.055} { 0.053} {} {} {} 
    INST {FE_PHC67_n175} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.073} { 0.071} {} {1} {(47.56,36.16) (47.94,36.53)} 
    NET {} {} {} {} {} {FE_PHN67_n175} {} { 0.000} { 0.000} {0.005} {1.513} { 0.073} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} { 0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 194
PATH 195
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]} {CK}
  ENDPT {x_reg_out_reg[1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[1]} {R} {} {} {x_vector_flat[1]} {} {} {} {0.002} {0.969} { 0.041} { 0.039} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[1]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.039} {} {} {} 
    INST {U795} {A} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.063} { 0.061} {} {1} {(37.30,19.36) (38.23,19.69)} 
    NET {} {} {} {} {} {n314} {} { 0.000} { 0.000} {0.005} {1.107} { 0.063} { 0.061} {} {} {} 
    INST {FE_PHC95_n314} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.076} { 0.074} {} {1} {(38.82,19.36) (39.18,19.69)} 
    NET {} {} {} {} {} {FE_PHN95_n314} {} { 0.000} { 0.000} {0.004} {1.266} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 195
PATH 196
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]} {CK}
  ENDPT {weight_reg_reg[7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {11.419} { 0.041} { 0.039} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.000} { 0.000} {0.002} {11.419} { 0.041} { 0.039} {} {} {} 
    INST {U680} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.047} {} {1} {(27.37,28.80) (27.04,28.67)} 
    NET {} {} {} {} {} {n643} {} { 0.000} { 0.000} {0.005} {1.729} { 0.049} { 0.047} {} {} {} 
    INST {U681} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.056} { 0.053} {} {1} {(27.04,27.75) (27.21,28.13)} 
    NET {} {} {} {} {} {n212} {} { 0.000} { 0.000} {0.004} {1.353} { 0.056} { 0.053} {} {} {} 
    INST {FE_PHC63_n212} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.073} { 0.071} {} {1} {(29.32,26.00) (29.70,25.63)} 
    NET {} {} {} {} {} {FE_PHN63_n212} {} { 0.000} { 0.000} {0.005} {1.342} { 0.073} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.010} {106.213} {-0.002} { 0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 196
PATH 197
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]} {CK}
  ENDPT {x_reg_out_reg[6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[6]} {R} {} {} {x_vector_flat[6]} {} {} {} {0.002} {0.969} { 0.041} { 0.039} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[6]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.039} {} {} {} 
    INST {U800} {A} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.063} { 0.061} {} {1} {(29.32,10.96) (30.25,11.29)} 
    NET {} {} {} {} {} {n309} {} { 0.000} { 0.000} {0.005} {1.191} { 0.063} { 0.061} {} {} {} 
    INST {FE_PHC93_n309} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.076} { 0.074} {} {1} {(28.56,10.96) (28.92,11.29)} 
    NET {} {} {} {} {} {FE_PHN93_n309} {} { 0.000} { 0.000} {0.004} {1.439} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 197
PATH 198
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]} {CK}
  ENDPT {acc_reg_out_reg[14]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.072}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.023} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.009} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.042} { 0.000} {0.008} {} { 0.037} { 0.035} {} {2} {(17.11,26.07) (15.62,25.66)} 
    NET {} {} {} {} {} {acc_out[0><0><14]} {} { 0.000} { 0.000} {0.008} {3.001} { 0.037} { 0.035} {} {} {} 
    INST {FE_PHC73_acc_out_0__0__14} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.057} { 0.054} {} {1} {(18.87,24.96) (19.25,25.33)} 
    NET {} {} {} {} {} {FE_PHN73_acc_out_0__0__14} {} { 0.000} { 0.000} {0.006} {1.825} { 0.057} { 0.054} {} {} {} 
    INST {U920} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.007} {} { 0.072} { 0.069} {} {1} {(18.11,24.96) (18.30,25.33)} 
    NET {} {} {} {} {} {n1363} {} { 0.000} { 0.000} {0.007} {1.344} { 0.072} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 198
PATH 199
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]2} {CK}
  ENDPT {acc_reg_out_reg[8]2} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.023} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.009} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.000} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]2} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.043} { 0.000} {0.008} {} { 0.045} { 0.043} {} {2} {(62.52,30.49) (61.02,30.89)} 
    NET {} {} {} {} {} {acc_out[1><0><8]} {} { 0.000} { 0.000} {0.008} {2.586} { 0.045} { 0.043} {} {} {} 
    INST {FE_PHC81_acc_out_1__0__8} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.064} { 0.061} {} {1} {(60.67,27.75) (61.05,28.13)} 
    NET {} {} {} {} {} {FE_PHN81_acc_out_1__0__8} {} { 0.000} { 0.000} {0.005} {1.708} { 0.064} { 0.061} {} {} {} 
    INST {U1038} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.080} { 0.078} {} {1} {(61.43,27.75) (61.62,28.13)} 
    NET {} {} {} {} {} {n1369} {} { 0.000} { 0.000} {0.008} {1.804} { 0.080} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 199
PATH 200
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]} {CK}
  ENDPT {acc_reg_out_reg[9]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.072}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.023} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.009} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.042} { 0.000} {0.008} {} { 0.037} { 0.035} {} {2} {(12.36,27.69) (10.87,28.09)} 
    NET {} {} {} {} {} {acc_out[0><0><9]} {} { 0.000} { 0.000} {0.008} {2.786} { 0.037} { 0.035} {} {} {} 
    INST {FE_PHC66_acc_out_0__0__9} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.056} { 0.054} {} {1} {(12.98,23.21) (13.36,22.83)} 
    NET {} {} {} {} {} {FE_PHN66_acc_out_0__0__9} {} { 0.000} { 0.000} {0.006} {1.881} { 0.056} { 0.054} {} {} {} 
    INST {U883} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.072} { 0.070} {} {1} {(13.62,24.96) (13.43,25.33)} 
    NET {} {} {} {} {} {n1358} {} { 0.000} { 0.000} {0.007} {1.521} { 0.072} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 200
PATH 201
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]} {CK}
  ENDPT {acc_reg_out_reg[12]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.072}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.023} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.009} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.042} { 0.000} {0.008} {} { 0.037} { 0.035} {} {2} {(12.35,28.87) (13.84,28.46)} 
    NET {} {} {} {} {} {acc_out[0><0><12]} {} { 0.000} { 0.000} {0.008} {2.921} { 0.037} { 0.035} {} {} {} 
    INST {FE_PHC82_acc_out_0__0__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.056} { 0.054} {} {1} {(11.46,24.96) (11.84,25.33)} 
    NET {} {} {} {} {} {FE_PHN82_acc_out_0__0__12} {} { 0.000} { 0.000} {0.005} {1.691} { 0.056} { 0.054} {} {} {} 
    INST {U909} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.072} { 0.070} {} {1} {(12.22,24.96) (12.41,25.33)} 
    NET {} {} {} {} {} {n1361} {} { 0.000} { 0.000} {0.008} {1.750} { 0.072} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 201
PATH 202
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]} {CK}
  ENDPT {x_reg_out_reg[0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[0]} {R} {} {} {x_vector_flat[0]} {} {} {} {0.002} {0.969} { 0.041} { 0.039} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[0]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.039} {} {} {} 
    INST {U794} {A} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.063} { 0.061} {} {1} {(35.59,22.16) (36.52,22.49)} 
    NET {} {} {} {} {} {n315} {} { 0.000} { 0.000} {0.005} {1.183} { 0.063} { 0.061} {} {} {} 
    INST {FE_PHC94_n315} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.076} { 0.074} {} {1} {(37.30,23.21) (37.66,22.87)} 
    NET {} {} {} {} {} {FE_PHN94_n315} {} { 0.000} { 0.000} {0.004} {1.302} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 202
PATH 203
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]1} {CK}
  ENDPT {x_reg_out_reg[4]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[12]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[12]} {R} {} {} {x_vector_flat[12]} {} {} {} {0.002} {0.969} { 0.041} { 0.039} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[12]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.039} {} {} {} 
    INST {U927} {A} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.063} { 0.060} {} {1} {(37.30,44.55) (38.23,44.89)} 
    NET {} {} {} {} {} {n287} {} { 0.000} { 0.000} {0.005} {1.104} { 0.063} { 0.060} {} {} {} 
    INST {FE_PHC96_n287} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.076} { 0.074} {} {1} {(38.44,45.61) (38.80,45.27)} 
    NET {} {} {} {} {} {FE_PHN96_n287} {} { 0.000} { 0.000} {0.004} {1.332} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.004} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} { 0.000} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 203
PATH 204
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]} {CK}
  ENDPT {acc_reg_out_reg[10]} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.072}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.023} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.009} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.042} { 0.000} {0.009} {} { 0.038} { 0.035} {} {2} {(12.54,22.09) (11.05,22.50)} 
    NET {} {} {} {} {} {acc_out[0><0><10]} {} { 0.000} { 0.000} {0.009} {3.116} { 0.038} { 0.035} {} {} {} 
    INST {FE_PHC83_acc_out_0__0__10} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.057} { 0.054} {} {1} {(11.08,23.21) (11.46,22.83)} 
    NET {} {} {} {} {} {FE_PHN83_acc_out_0__0__10} {} { 0.000} { 0.000} {0.005} {1.733} { 0.057} { 0.054} {} {} {} 
    INST {U893} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.072} { 0.070} {} {1} {(12.29,23.21) (12.10,22.83)} 
    NET {} {} {} {} {} {n1359} {} { 0.000} { 0.000} {0.007} {1.484} { 0.072} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.002} { 0.000} {0.008} {106.213} {-0.005} {-0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 204
PATH 205
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]} {CK}
  ENDPT {x_reg_out_reg[4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[4]} {R} {} {} {x_vector_flat[4]} {} {} {} {0.002} {0.969} { 0.041} { 0.039} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[4]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.039} {} {} {} 
    INST {U798} {A} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.063} { 0.061} {} {1} {(38.70,12.01) (37.77,11.67)} 
    NET {} {} {} {} {} {n311} {} { 0.000} { 0.000} {0.005} {1.268} { 0.063} { 0.061} {} {} {} 
    INST {FE_PHC99_n311} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.076} { 0.074} {} {1} {(38.44,13.76) (38.80,14.09)} 
    NET {} {} {} {} {} {FE_PHN99_n311} {} { 0.000} { 0.000} {0.004} {1.294} { 0.076} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 205
PATH 206
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]3} {CK}
  ENDPT {weight_reg_reg[0]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {9.766} { 0.041} { 0.039} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.000} { 0.000} {0.002} {9.766} { 0.041} { 0.039} {} {} {} 
    INST {U648} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.047} {} {1} {(44.27,36.16) (44.59,36.29)} 
    NET {} {} {} {} {} {n627} {} { 0.000} { 0.000} {0.005} {1.796} { 0.049} { 0.047} {} {} {} 
    INST {U649} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.055} { 0.053} {} {1} {(45.35,36.16) (45.18,36.53)} 
    NET {} {} {} {} {} {n179} {} { 0.000} { 0.000} {0.003} {0.953} { 0.055} { 0.053} {} {} {} 
    INST {FE_PHC70_n179} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.073} { 0.071} {} {1} {(46.04,36.16) (46.42,36.53)} 
    NET {} {} {} {} {} {FE_PHN70_n179} {} { 0.000} { 0.000} {0.005} {1.761} { 0.073} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.018} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} { 0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 206
PATH 207
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]} {CK}
  ENDPT {x_reg_out_reg[7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[7]} {R} {} {} {x_vector_flat[7]} {} {} {} {0.002} {0.969} { 0.041} { 0.039} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[7]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.039} {} {} {} 
    INST {U801} {A} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.063} { 0.061} {} {1} {(28.37,12.01) (29.30,11.67)} 
    NET {} {} {} {} {} {n308} {} { 0.000} { 0.000} {0.005} {1.255} { 0.063} { 0.061} {} {} {} 
    INST {FE_PHC91_n308} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(28.75,13.76) (29.11,14.09)} 
    NET {} {} {} {} {} {FE_PHN91_n308} {} { 0.000} { 0.000} {0.004} {1.488} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.017} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 207
PATH 208
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]3} {CK}
  ENDPT {weight_reg_reg[2]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[2]} {R} {} {} {preload_data[2]} {} {} {} {0.002} {9.977} { 0.041} { 0.039} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[2]} {} { 0.000} { 0.000} {0.002} {9.977} { 0.041} { 0.039} {} {} {} 
    INST {U628} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.050} { 0.047} {} {1} {(43.12,34.41) (43.45,34.27)} 
    NET {} {} {} {} {} {n617} {} { 0.000} { 0.000} {0.005} {1.823} { 0.050} { 0.047} {} {} {} 
    INST {U629} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.056} { 0.053} {} {1} {(44.33,34.41) (44.50,34.03)} 
    NET {} {} {} {} {} {n177} {} { 0.000} { 0.000} {0.003} {1.199} { 0.056} { 0.053} {} {} {} 
    INST {FE_PHC62_n177} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.073} { 0.071} {} {1} {(45.47,36.16) (45.85,36.53)} 
    NET {} {} {} {} {} {FE_PHN62_n177} {} { 0.000} { 0.000} {0.005} {1.508} { 0.073} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.017} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} { 0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 208
PATH 209
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]1} {CK}
  ENDPT {weight_reg_reg[4]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[4]} {R} {} {} {preload_data[4]} {} {} {} {0.002} {11.825} { 0.041} { 0.039} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[4]} {} { 0.000} { 0.000} {0.002} {11.825} { 0.041} { 0.039} {} {} {} 
    INST {U632} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.050} { 0.047} {} {1} {(28.30,36.16) (28.63,36.29)} 
    NET {} {} {} {} {} {n619} {} { 0.000} { 0.000} {0.005} {1.811} { 0.050} { 0.047} {} {} {} 
    INST {U633} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.055} { 0.052} {} {1} {(27.30,36.16) (27.13,36.53)} 
    NET {} {} {} {} {} {n207} {} { 0.000} { 0.000} {0.003} {0.915} { 0.055} { 0.052} {} {} {} 
    INST {FE_PHC77_n207} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.073} { 0.070} {} {1} {(26.47,36.16) (26.85,36.53)} 
    NET {} {} {} {} {} {FE_PHN77_n207} {} { 0.000} { 0.000} {0.005} {1.244} { 0.073} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.017} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 209
PATH 210
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]1} {CK}
  ENDPT {weight_reg_reg[6]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[6]} {R} {} {} {preload_data[6]} {} {} {} {0.002} {11.484} { 0.041} { 0.038} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[6]} {} { 0.000} { 0.000} {0.002} {11.484} { 0.041} { 0.038} {} {} {} 
    INST {U638} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.047} {} {1} {(26.80,33.36) (26.47,33.49)} 
    NET {} {} {} {} {} {n622} {} { 0.000} { 0.000} {0.005} {1.745} { 0.049} { 0.047} {} {} {} 
    INST {U639} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.055} { 0.052} {} {1} {(25.59,33.36) (25.42,33.73)} 
    NET {} {} {} {} {} {n205} {} { 0.000} { 0.000} {0.003} {0.955} { 0.055} { 0.052} {} {} {} 
    INST {FE_PHC78_n205} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.073} { 0.070} {} {1} {(26.09,34.41) (26.47,34.03)} 
    NET {} {} {} {} {} {FE_PHN78_n205} {} { 0.000} { 0.000} {0.005} {1.334} { 0.073} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.017} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 210
PATH 211
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]} {CK}
  ENDPT {x_reg_out_reg[3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[3]} {R} {} {} {x_vector_flat[3]} {} {} {} {0.002} {0.969} { 0.041} { 0.038} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[3]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.038} {} {} {} 
    INST {U797} {A} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.064} { 0.061} {} {1} {(35.78,16.55) (36.71,16.89)} 
    NET {} {} {} {} {} {n312} {} { 0.000} { 0.000} {0.005} {1.444} { 0.064} { 0.061} {} {} {} 
    INST {FE_PHC97_n312} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(38.06,14.80) (38.42,14.47)} 
    NET {} {} {} {} {} {FE_PHN97_n312} {} { 0.000} { 0.000} {0.004} {1.334} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.017} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 211
PATH 212
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]2} {CK}
  ENDPT {acc_reg_out_reg[7]2} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.023} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.010} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} {-0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]2} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.044} { 0.000} {0.009} {} { 0.046} { 0.043} {} {2} {(59.09,28.87) (57.61,28.46)} 
    NET {} {} {} {} {} {acc_out[1><0><7]} {} { 0.000} { 0.000} {0.009} {3.425} { 0.046} { 0.043} {} {} {} 
    INST {FE_PHC86_acc_out_1__0__7} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.065} { 0.062} {} {1} {(59.15,27.75) (59.53,28.13)} 
    NET {} {} {} {} {} {FE_PHN86_acc_out_1__0__7} {} { 0.000} { 0.000} {0.005} {1.708} { 0.065} { 0.062} {} {} {} 
    INST {U1023} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.007} {} { 0.080} { 0.077} {} {1} {(59.91,27.75) (60.10,28.13)} 
    NET {} {} {} {} {} {n1368} {} { 0.000} { 0.000} {0.007} {1.356} { 0.080} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.017} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 212
PATH 213
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]} {CK}
  ENDPT {weight_reg_reg[5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {11.285} { 0.041} { 0.038} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.000} { 0.000} {0.002} {11.285} { 0.041} { 0.038} {} {} {} 
    INST {U688} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.046} {} {1} {(28.70,28.80) (28.37,28.67)} 
    NET {} {} {} {} {} {n647} {} { 0.000} { 0.000} {0.005} {1.755} { 0.049} { 0.046} {} {} {} 
    INST {U689} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.056} { 0.053} {} {1} {(28.25,27.75) (28.08,28.13)} 
    NET {} {} {} {} {} {n214} {} { 0.000} { 0.000} {0.004} {1.646} { 0.056} { 0.053} {} {} {} 
    INST {FE_PHC68_n214} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.074} { 0.071} {} {1} {(31.22,24.96) (31.60,25.33)} 
    NET {} {} {} {} {} {FE_PHN68_n214} {} { 0.000} { 0.000} {0.005} {1.518} { 0.074} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.017} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.010} {106.213} {-0.002} { 0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 213
PATH 214
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[2]1} {CK}
  ENDPT {weight_reg_reg[2]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[2]} {R} {} {} {preload_data[2]} {} {} {} {0.002} {9.977} { 0.041} { 0.038} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[2]} {} { 0.000} { 0.000} {0.002} {9.977} { 0.041} { 0.038} {} {} {} 
    INST {U634} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.006} {} { 0.050} { 0.047} {} {1} {(33.44,34.41) (33.76,34.27)} 
    NET {} {} {} {} {} {n620} {} { 0.000} { 0.000} {0.006} {1.929} { 0.050} { 0.047} {} {} {} 
    INST {U635} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.056} { 0.053} {} {1} {(33.38,36.16) (33.21,36.53)} 
    NET {} {} {} {} {} {n209} {} { 0.000} { 0.000} {0.003} {1.116} { 0.056} { 0.053} {} {} {} 
    INST {FE_PHC74_n209} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.073} { 0.070} {} {1} {(33.12,38.95) (33.50,39.33)} 
    NET {} {} {} {} {} {FE_PHN74_n209} {} { 0.000} { 0.000} {0.005} {1.464} { 0.073} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.017} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} { 0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 214
PATH 215
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]1} {CK}
  ENDPT {x_reg_out_reg[2]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[10]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[10]} {R} {} {} {x_vector_flat[10]} {} {} {} {0.002} {0.969} { 0.041} { 0.038} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[10]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.038} {} {} {} 
    INST {U925} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.064} { 0.061} {} {1} {(35.02,48.41) (35.95,48.07)} 
    NET {} {} {} {} {} {n289} {} { 0.000} { 0.000} {0.005} {1.582} { 0.064} { 0.061} {} {} {} 
    INST {FE_PHC98_n289} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(40.15,48.41) (40.51,48.07)} 
    NET {} {} {} {} {} {FE_PHN98_n289} {} { 0.000} { 0.000} {0.004} {1.332} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.017} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.017} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.004} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.013} {111.968} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 215
PATH 216
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]} {CK}
  ENDPT {weight_reg_reg[6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[6]} {R} {} {} {preload_data[6]} {} {} {} {0.002} {11.484} { 0.041} { 0.038} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[6]} {} { 0.000} { 0.000} {0.002} {11.484} { 0.041} { 0.038} {} {} {} 
    INST {U668} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.050} { 0.046} {} {1} {(25.46,28.80) (25.14,28.67)} 
    NET {} {} {} {} {} {n637} {} { 0.000} { 0.000} {0.005} {1.821} { 0.050} { 0.046} {} {} {} 
    INST {U669} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.055} { 0.052} {} {1} {(23.88,28.80) (23.71,28.43)} 
    NET {} {} {} {} {} {n213} {} { 0.000} { 0.000} {0.003} {1.006} { 0.055} { 0.052} {} {} {} 
    INST {FE_PHC79_n213} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.073} { 0.070} {} {1} {(24.76,27.75) (25.14,28.13)} 
    NET {} {} {} {} {} {FE_PHN79_n213} {} { 0.000} { 0.000} {0.005} {1.429} { 0.073} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.017} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 216
PATH 217
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]} {CK}
  ENDPT {x_reg_out_reg[2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[2]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[2]} {R} {} {} {x_vector_flat[2]} {} {} {} {0.002} {0.969} { 0.041} { 0.038} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[2]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.038} {} {} {} 
    INST {U796} {A} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.064} { 0.061} {} {1} {(35.59,19.36) (36.52,19.69)} 
    NET {} {} {} {} {} {n313} {} { 0.000} { 0.000} {0.005} {1.520} { 0.064} { 0.061} {} {} {} 
    INST {FE_PHC101_n313} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(38.44,17.61) (38.80,17.27)} 
    NET {} {} {} {} {} {FE_PHN101_n313} {} { 0.000} { 0.000} {0.004} {1.334} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.017} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 217
PATH 218
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]2} {CK}
  ENDPT {acc_reg_out_reg[12]2} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.006}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.023} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.023} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.010} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} {-0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]2} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.044} { 0.000} {0.009} {} { 0.046} { 0.043} {} {2} {(62.90,26.07) (61.41,25.66)} 
    NET {} {} {} {} {} {acc_out[1><0><12]} {} { 0.000} { 0.000} {0.009} {3.271} { 0.046} { 0.043} {} {} {} 
    INST {FE_PHC85_acc_out_1__0__12} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.019} { 0.000} {0.006} {} { 0.065} { 0.062} {} {1} {(64.47,24.96) (64.85,25.33)} 
    NET {} {} {} {} {} {FE_PHN85_acc_out_1__0__12} {} { 0.000} { 0.000} {0.006} {1.809} { 0.065} { 0.062} {} {} {} 
    INST {U1076} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.015} { 0.000} {0.007} {} { 0.081} { 0.078} {} {1} {(63.59,24.96) (63.40,25.33)} 
    NET {} {} {} {} {} {n1373} {} { 0.000} { 0.000} {0.007} {1.420} { 0.081} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.017} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 218
PATH 219
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]1} {CK}
  ENDPT {weight_reg_reg[3]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {10.715} { 0.041} { 0.038} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.000} { 0.000} {0.002} {10.715} { 0.041} { 0.038} {} {} {} 
    INST {U654} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.046} {} {1} {(30.98,34.41) (30.65,34.27)} 
    NET {} {} {} {} {} {n630} {} { 0.000} { 0.000} {0.005} {1.757} { 0.049} { 0.046} {} {} {} 
    INST {U655} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.056} { 0.052} {} {1} {(29.77,34.41) (29.60,34.03)} 
    NET {} {} {} {} {} {n208} {} { 0.000} { 0.000} {0.004} {1.335} { 0.056} { 0.052} {} {} {} 
    INST {FE_PHC80_n208} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.073} { 0.070} {} {1} {(27.61,36.16) (27.99,36.53)} 
    NET {} {} {} {} {} {FE_PHN80_n208} {} { 0.000} { 0.000} {0.005} {1.435} { 0.073} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.016} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.003} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} { 0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 219
PATH 220
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]1} {CK}
  ENDPT {x_reg_out_reg[3]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[11]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[11]} {R} {} {} {x_vector_flat[11]} {} {} {} {0.002} {0.969} { 0.041} { 0.038} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[11]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.038} {} {} {} 
    INST {U926} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.064} { 0.060} {} {1} {(34.71,47.36) (33.78,47.69)} 
    NET {} {} {} {} {} {n288} {} { 0.000} { 0.000} {0.006} {1.718} { 0.064} { 0.060} {} {} {} 
    INST {FE_PHC104_n288} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.077} { 0.074} {} {1} {(39.01,47.36) (39.37,47.69)} 
    NET {} {} {} {} {} {FE_PHN104_n288} {} { 0.000} { 0.000} {0.004} {1.332} { 0.077} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.016} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.003} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} { 0.000} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 220
PATH 221
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]1} {CK}
  ENDPT {weight_reg_reg[7]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {11.419} { 0.041} { 0.037} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.000} { 0.000} {0.002} {11.419} { 0.041} { 0.037} {} {} {} 
    INST {U646} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.006} {} { 0.050} { 0.046} {} {1} {(27.37,34.41) (27.04,34.27)} 
    NET {} {} {} {} {} {n626} {} { 0.000} { 0.000} {0.006} {1.982} { 0.050} { 0.046} {} {} {} 
    INST {U647} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.056} { 0.052} {} {1} {(26.16,36.16) (25.99,36.53)} 
    NET {} {} {} {} {} {n204} {} { 0.000} { 0.000} {0.004} {1.350} { 0.056} { 0.052} {} {} {} 
    INST {FE_PHC84_n204} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.074} { 0.070} {} {1} {(24.76,33.36) (25.14,33.73)} 
    NET {} {} {} {} {} {FE_PHN84_n204} {} { 0.000} { 0.000} {0.005} {1.470} { 0.074} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.016} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.016} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.003} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} { 0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 221
PATH 222
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]1} {CK}
  ENDPT {x_reg_out_reg[7]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[15]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.072}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[15]} {R} {} {} {x_vector_flat[15]} {} {} {} {0.002} {0.969} { 0.041} { 0.037} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[15]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.037} {} {} {} 
    INST {U930} {A} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.063} { 0.059} {} {1} {(36.16,40.01) (37.09,39.67)} 
    NET {} {} {} {} {} {n284} {} { 0.000} { 0.000} {0.005} {1.265} { 0.063} { 0.059} {} {} {} 
    INST {FE_PHC113_n284} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.076} { 0.072} {} {1} {(38.44,38.95) (38.80,39.29)} 
    NET {} {} {} {} {} {FE_PHN113_n284} {} { 0.000} { 0.000} {0.004} {1.339} { 0.076} { 0.072} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.016} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.012} {111.968} {-0.001} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 222
PATH 223
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]1} {CK}
  ENDPT {weight_reg_reg[5]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {11.285} { 0.041} { 0.037} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.000} { 0.000} {0.002} {11.285} { 0.041} { 0.037} {} {} {} 
    INST {U644} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.009} { 0.000} {0.006} {} { 0.050} { 0.046} {} {1} {(28.89,34.41) (28.56,34.27)} 
    NET {} {} {} {} {} {n625} {} { 0.000} { 0.000} {0.006} {2.446} { 0.050} { 0.046} {} {} {} 
    INST {U645} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.057} { 0.052} {} {1} {(26.16,37.20) (25.99,36.83)} 
    NET {} {} {} {} {} {n206} {} { 0.000} { 0.000} {0.004} {1.205} { 0.057} { 0.052} {} {} {} 
    INST {FE_PHC88_n206} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.074} { 0.070} {} {1} {(25.90,40.01) (26.28,39.63)} 
    NET {} {} {} {} {} {FE_PHN88_n206} {} { 0.000} { 0.000} {0.005} {1.317} { 0.074} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.016} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.002} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} { 0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 223
PATH 224
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]} {CK}
  ENDPT {acc_reg_out_reg[3]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.025} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.012} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.054} { 0.049} {} {2} {(33.65,31.50) (30.16,31.27)} 
    NET {} {} {} {} {} {acc_out[0><0><3]} {} { 0.000} { 0.000} {0.006} {2.915} { 0.054} { 0.049} {} {} {} 
    INST {U772} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.070} { 0.066} {} {1} {(30.08,30.55) (30.27,30.93)} 
    NET {} {} {} {} {} {n704} {} { 0.000} { 0.000} {0.008} {1.910} { 0.070} { 0.066} {} {} {} 
    INST {U773} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.075} { 0.071} {} {1} {(31.22,30.55) (31.39,30.93)} 
    NET {} {} {} {} {} {n304} {} { 0.000} { 0.000} {0.004} {1.450} { 0.075} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.015} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.002} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 224
PATH 225
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]2} {CK}
  ENDPT {acc_reg_out_reg[1]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.025} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.012} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.055} { 0.050} {} {2} {(45.40,31.50) (48.88,31.27)} 
    NET {} {} {} {} {} {acc_out[1><0><1]} {} { 0.000} { 0.000} {0.006} {3.210} { 0.055} { 0.050} {} {} {} 
    INST {U698} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.071} { 0.067} {} {1} {(46.80,30.55) (46.99,30.93)} 
    NET {} {} {} {} {} {n656} {} { 0.000} { 0.000} {0.008} {1.885} { 0.071} { 0.067} {} {} {} 
    INST {U699} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.003} {} { 0.076} { 0.071} {} {1} {(46.30,30.55) (46.13,30.93)} 
    NET {} {} {} {} {} {n258} {} { 0.000} { 0.000} {0.003} {1.239} { 0.076} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.015} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.002} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 225
PATH 226
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {cycle_reg[1]} {CK}
  ENDPT {cycle_reg[1]} {D} {DFFS_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[1]} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.076}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.025} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.024} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.012} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.002} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[1]} {CK} {R} {QN} {R} {} {DFFS_X1} { 0.052} { 0.000} {0.012} {} { 0.054} { 0.050} {} {6} {(42.95,54.07) (41.45,53.66)} 
    NET {} {} {} {} {} {cycle[1]} {} { 0.000} { 0.000} {0.012} {5.934} { 0.054} { 0.050} {} {} {} 
    INST {U793} {B2} {R} {ZN} {F} {} {OAI22_X1} { 0.012} { 0.000} {0.005} {} { 0.066} { 0.062} {} {1} {(42.43,55.76) (42.81,55.89)} 
    NET {} {} {} {} {} {n1352} {} { 0.000} { 0.000} {0.005} {1.442} { 0.066} { 0.062} {} {} {} 
    INST {FE_PHC103_n1352} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.081} { 0.076} {} {1} {(44.71,54.01) (45.07,53.67)} 
    NET {} {} {} {} {} {FE_PHN103_n1352} {} { 0.000} { 0.000} {0.004} {1.286} { 0.081} { 0.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.015} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.002} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 226
PATH 227
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {global_state_reg[0]} {CK}
  ENDPT {global_state_reg[0]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {start} {} {F} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {start} {F} {} {} {start} {} {} {} {0.002} {5.111} { 0.041} { 0.037} {} {3} {(0.00,0.00) } 
    NET {} {} {} {} {} {start} {} { 0.000} { 0.000} {0.002} {5.111} { 0.041} { 0.037} {} {} {} 
    INST {U786} {B1} {F} {ZN} {R} {} {AOI21_X1} { 0.013} { 0.000} {0.009} {} { 0.054} { 0.049} {} {1} {(38.78,56.80) (38.65,56.63)} 
    NET {} {} {} {} {} {n711} {} { 0.000} { 0.000} {0.009} {1.785} { 0.054} { 0.049} {} {} {} 
    INST {U787} {B2} {R} {ZN} {F} {} {OAI22_X1} { 0.011} { 0.000} {0.005} {} { 0.065} { 0.061} {} {1} {(37.75,56.80) (37.37,56.67)} 
    NET {} {} {} {} {} {n319} {} { 0.000} { 0.000} {0.005} {1.452} { 0.065} { 0.061} {} {} {} 
    INST {FE_PHC102_n319} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.080} { 0.075} {} {1} {(34.07,55.76) (34.43,56.09)} 
    NET {} {} {} {} {} {FE_PHN102_n319} {} { 0.000} { 0.000} {0.004} {1.223} { 0.080} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.015} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.013} {111.968} { 0.001} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 227
PATH 228
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]1} {CK}
  ENDPT {acc_reg_out_reg[0]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.025} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.012} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.053} { 0.048} {} {2} {(33.62,64.26) (37.10,64.50)} 
    NET {} {} {} {} {} {acc_out[0><1><0]} {} { 0.000} { 0.000} {0.006} {3.005} { 0.053} { 0.048} {} {} {} 
    INST {U405} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.063} { 0.058} {} {1} {(36.42,62.41) (36.23,62.23)} 
    NET {} {} {} {} {} {n597} {} { 0.000} { 0.000} {0.006} {1.811} { 0.063} { 0.058} {} {} {} 
    INST {U605} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.075} { 0.070} {} {1} {(34.83,62.41) (34.81,62.68)} 
    NET {} {} {} {} {} {n283} {} { 0.000} { 0.000} {0.007} {1.364} { 0.075} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.015} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.015} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 228
PATH 229
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]} {CK}
  ENDPT {acc_reg_out_reg[2]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.025} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.012} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.054} { 0.049} {} {2} {(31.14,33.46) (34.63,33.70)} 
    NET {} {} {} {} {} {acc_out[0><0><2]} {} { 0.000} { 0.000} {0.006} {3.373} { 0.054} { 0.049} {} {} {} 
    INST {U719} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.071} { 0.066} {} {1} {(33.12,30.55) (33.31,30.93)} 
    NET {} {} {} {} {} {n672} {} { 0.000} { 0.000} {0.008} {1.857} { 0.071} { 0.066} {} {} {} 
    INST {U720} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.076} { 0.071} {} {1} {(32.81,30.55) (32.64,30.93)} 
    NET {} {} {} {} {} {n305} {} { 0.000} { 0.000} {0.004} {1.551} { 0.076} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.015} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.002} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 229
PATH 230
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><0]} {CK}
  ENDPT {result_reg_reg[0><0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.025} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.012} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]1} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.008} {} { 0.059} { 0.053} {} {2} {(33.62,64.26) (37.10,64.50)} 
    NET {} {} {} {} {} {acc_out[0><1><0]} {} { 0.000} { 0.000} {0.008} {3.176} { 0.059} { 0.053} {} {} {} 
    INST {U1295} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.082} { 0.077} {} {1} {(37.11,65.20) (37.47,64.87)} 
    NET {} {} {} {} {} {n203} {} { 0.000} { 0.000} {0.006} {1.647} { 0.082} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.015} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 230
PATH 231
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]1} {CK}
  ENDPT {acc_reg_out_reg[3]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.026} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.012} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.054} { 0.048} {} {2} {(27.91,65.10) (31.40,64.86)} 
    NET {} {} {} {} {} {acc_out[0><1><3]} {} { 0.000} { 0.000} {0.006} {3.259} { 0.054} { 0.048} {} {} {} 
    INST {U403} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.063} { 0.058} {} {1} {(29.77,62.41) (29.58,62.23)} 
    NET {} {} {} {} {} {n610} {} { 0.000} { 0.000} {0.006} {1.788} { 0.063} { 0.058} {} {} {} 
    INST {U612} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.076} { 0.070} {} {1} {(28.37,62.41) (28.36,62.68)} 
    NET {} {} {} {} {} {n280} {} { 0.000} { 0.000} {0.007} {1.398} { 0.076} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.015} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.001} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 231
PATH 232
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]2} {CK}
  ENDPT {acc_reg_out_reg[3]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.076}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.026} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.012} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.060} { 0.055} {} {2} {(58.34,33.46) (54.86,33.70)} 
    NET {} {} {} {} {} {acc_out[1><0><3]} {} { 0.000} { 0.000} {0.006} {3.003} { 0.060} { 0.055} {} {} {} 
    INST {U759} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.077} { 0.071} {} {1} {(55.04,31.61) (54.85,31.23)} 
    NET {} {} {} {} {} {n695} {} { 0.000} { 0.000} {0.008} {1.962} { 0.077} { 0.071} {} {} {} 
    INST {U760} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.082} { 0.076} {} {1} {(56.11,31.61) (56.28,31.23)} 
    NET {} {} {} {} {} {n256} {} { 0.000} { 0.000} {0.004} {1.562} { 0.082} { 0.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.015} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.001} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.003} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 232
PATH 233
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]1} {CK}
  ENDPT {acc_reg_out_reg[1]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.026} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.012} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.054} { 0.048} {} {2} {(32.09,65.10) (35.58,64.86)} 
    NET {} {} {} {} {} {acc_out[0><1><1]} {} { 0.000} { 0.000} {0.006} {3.259} { 0.054} { 0.048} {} {} {} 
    INST {U404} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.063} { 0.058} {} {1} {(33.88,62.41) (34.07,62.23)} 
    NET {} {} {} {} {} {n603} {} { 0.000} { 0.000} {0.006} {1.845} { 0.063} { 0.058} {} {} {} 
    INST {U608} {A2} {R} {ZN} {F} {} {NAND3_X1} { 0.013} { 0.000} {0.007} {} { 0.076} { 0.070} {} {1} {(32.93,62.41) (32.91,62.68)} 
    NET {} {} {} {} {} {n282} {} { 0.000} { 0.000} {0.007} {1.450} { 0.076} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.015} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.001} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 233
PATH 234
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]2} {CK}
  ENDPT {acc_reg_out_reg[2]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.076}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.026} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.013} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.060} { 0.054} {} {2} {(52.65,31.50) (49.16,31.27)} 
    NET {} {} {} {} {} {acc_out[1><0><2]} {} { 0.000} { 0.000} {0.006} {3.104} { 0.060} { 0.054} {} {} {} 
    INST {U710} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.077} { 0.071} {} {1} {(48.32,30.55) (48.51,30.93)} 
    NET {} {} {} {} {} {n665} {} { 0.000} { 0.000} {0.009} {2.151} { 0.077} { 0.071} {} {} {} 
    INST {U711} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.082} { 0.076} {} {1} {(51.17,30.55) (51.34,30.93)} 
    NET {} {} {} {} {} {n257} {} { 0.000} { 0.000} {0.004} {1.357} { 0.082} { 0.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.014} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.001} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 234
PATH 235
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><1]} {CK}
  ENDPT {result_reg_reg[0><1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.026} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.013} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]1} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.008} {} { 0.059} { 0.053} {} {2} {(32.09,65.10) (35.58,64.86)} 
    NET {} {} {} {} {} {acc_out[0><1><1]} {} { 0.000} { 0.000} {0.008} {3.430} { 0.059} { 0.053} {} {} {} 
    INST {U1296} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.083} { 0.077} {} {1} {(33.69,66.95) (34.05,67.29)} 
    NET {} {} {} {} {} {n202} {} { 0.000} { 0.000} {0.006} {1.601} { 0.083} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.014} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.001} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} { 0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 235
PATH 236
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]} {CK}
  ENDPT {acc_reg_out_reg[1]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.026} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.013} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.054} { 0.048} {} {2} {(33.99,31.50) (37.48,31.27)} 
    NET {} {} {} {} {} {acc_out[0><0><1]} {} { 0.000} { 0.000} {0.006} {3.373} { 0.054} { 0.048} {} {} {} 
    INST {U620} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.071} { 0.065} {} {1} {(35.85,30.55) (35.66,30.93)} 
    NET {} {} {} {} {} {n616} {} { 0.000} { 0.000} {0.008} {2.036} { 0.071} { 0.065} {} {} {} 
    INST {U621} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.077} { 0.071} {} {1} {(35.47,28.80) (35.30,28.43)} 
    NET {} {} {} {} {} {n306} {} { 0.000} { 0.000} {0.004} {1.633} { 0.077} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.014} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.001} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 236
PATH 237
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]} {CK}
  ENDPT {acc_reg_out_reg[0]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.026} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.013} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(41.24,31.50) (37.76,31.27)} 
    NET {} {} {} {} {} {acc_out[0><0><0]} {} { 0.000} { 0.000} {0.006} {3.497} { 0.055} { 0.049} {} {} {} 
    INST {U614} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.072} { 0.066} {} {1} {(38.82,30.55) (39.01,30.93)} 
    NET {} {} {} {} {} {n613} {} { 0.000} { 0.000} {0.008} {2.010} { 0.072} { 0.066} {} {} {} 
    INST {U615} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.078} { 0.071} {} {1} {(39.01,28.80) (39.18,28.43)} 
    NET {} {} {} {} {} {n307} {} { 0.000} { 0.000} {0.004} {1.738} { 0.078} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.014} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.001} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 237
PATH 238
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]2} {CK}
  ENDPT {acc_reg_out_reg[0]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.026} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.026} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.013} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.055} { 0.049} {} {2} {(41.59,31.50) (45.08,31.27)} 
    NET {} {} {} {} {} {acc_out[1><0><0]} {} { 0.000} { 0.000} {0.006} {3.324} { 0.055} { 0.049} {} {} {} 
    INST {U701} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.072} { 0.066} {} {1} {(43.07,30.55) (42.88,30.93)} 
    NET {} {} {} {} {} {n658} {} { 0.000} { 0.000} {0.009} {2.263} { 0.072} { 0.066} {} {} {} 
    INST {U702} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.078} { 0.071} {} {1} {(42.05,28.80) (42.22,28.43)} 
    NET {} {} {} {} {} {n259} {} { 0.000} { 0.000} {0.004} {1.554} { 0.078} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.014} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.001} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 238
PATH 239
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]1} {CK}
  ENDPT {x_reg_out_reg[5]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[13]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[13]} {R} {} {} {x_vector_flat[13]} {} {} {} {0.002} {0.969} { 0.041} { 0.034} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[13]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.034} {} {} {} 
    INST {U928} {A} {R} {Z} {R} {} {MUX2_X1} { 0.022} { 0.000} {0.005} {} { 0.063} { 0.056} {} {1} {(27.99,41.76) (28.92,42.09)} 
    NET {} {} {} {} {} {n286} {} { 0.000} { 0.000} {0.005} {1.253} { 0.063} { 0.056} {} {} {} 
    INST {FE_PHC124_n286} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.077} { 0.070} {} {1} {(27.23,41.76) (27.59,42.09)} 
    NET {} {} {} {} {} {FE_PHN124_n286} {} { 0.000} { 0.000} {0.004} {1.489} { 0.077} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.013} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.000} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 239
PATH 240
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]1} {CK}
  ENDPT {acc_reg_out_reg[13]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.027} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.014} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.005} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.052} { 0.045} {} {2} {(13.88,51.10) (10.40,50.87)} 
    NET {} {} {} {} {} {acc_out[0><1><13]} {} { 0.000} { 0.000} {0.006} {3.070} { 0.052} { 0.045} {} {} {} 
    INST {U963} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.068} { 0.061} {} {1} {(12.03,52.95) (12.22,53.33)} 
    NET {} {} {} {} {} {n926} {} { 0.000} { 0.000} {0.007} {1.705} { 0.068} { 0.061} {} {} {} 
    INST {U964} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.076} { 0.069} {} {1} {(12.92,52.95) (13.05,53.12)} 
    NET {} {} {} {} {} {n270} {} { 0.000} { 0.000} {0.005} {1.347} { 0.076} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.013} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.000} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.005} { 0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 240
PATH 241
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]3} {CK}
  ENDPT {weight_reg_reg[1]3} {D} {DFFS_X2} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {9.466} { 0.041} { 0.034} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.000} { 0.000} {0.002} {9.466} { 0.041} { 0.034} {} {} {} 
    INST {U1311} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.007} { 0.000} {0.004} {} { 0.049} { 0.041} {} {1} {(42.37,36.16) (42.69,36.29)} 
    NET {} {} {} {} {} {n1380} {} { 0.000} { 0.000} {0.004} {1.092} { 0.049} { 0.041} {} {} {} 
    INST {FE_PHC129_n1380} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.062} { 0.055} {} {1} {(41.48,36.16) (41.84,36.49)} 
    NET {} {} {} {} {} {FE_PHN129_n1380} {} { 0.000} { 0.000} {0.003} {1.064} { 0.062} { 0.055} {} {} {} 
    INST {FE_PHC119_n1380} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.078} { 0.071} {} {1} {(40.15,37.20) (40.53,36.83)} 
    NET {} {} {} {} {} {FE_PHN119_n1380} {} { 0.000} { 0.000} {0.005} {1.245} { 0.078} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.013} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.013} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.000} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.002} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 241
PATH 242
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]1} {CK}
  ENDPT {x_reg_out_reg[0]1} {D} {DFFS_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[8]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.083}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[8]} {R} {} {} {x_vector_flat[8]} {} {} {} {0.002} {0.969} { 0.041} { 0.034} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[8]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.034} {} {} {} 
    INST {U452} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.065} { 0.057} {} {1} {(37.30,54.01) (38.23,53.67)} 
    NET {} {} {} {} {} {n429} {} { 0.000} { 0.000} {0.006} {1.850} { 0.065} { 0.057} {} {} {} 
    INST {U449} {A} {R} {ZN} {F} {} {INV_X1} { 0.004} { 0.000} {0.003} {} { 0.069} { 0.062} {} {1} {(38.82,54.01) (38.99,53.63)} 
    NET {} {} {} {} {} {n1337} {} { 0.000} { 0.000} {0.003} {1.067} { 0.069} { 0.062} {} {} {} 
    INST {FE_PHC123_n1337} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.004} {} { 0.083} { 0.075} {} {1} {(38.44,52.95) (38.80,53.29)} 
    NET {} {} {} {} {} {FE_PHN123_n1337} {} { 0.000} { 0.000} {0.004} {1.274} { 0.083} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.013} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.001} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.013} {111.968} { 0.001} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 242
PATH 243
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]1} {CK}
  ENDPT {acc_reg_out_reg[12]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.028} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.027} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.014} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.005} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.052} { 0.045} {} {2} {(13.70,53.90) (10.21,53.66)} 
    NET {} {} {} {} {} {acc_out[0><1><12]} {} { 0.000} { 0.000} {0.006} {3.179} { 0.052} { 0.045} {} {} {} 
    INST {U960} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.068} { 0.061} {} {1} {(14.12,54.01) (14.31,53.63)} 
    NET {} {} {} {} {} {n920} {} { 0.000} { 0.000} {0.008} {1.741} { 0.068} { 0.061} {} {} {} 
    INST {U961} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.076} { 0.069} {} {1} {(14.45,52.95) (14.31,53.12)} 
    NET {} {} {} {} {} {n271} {} { 0.000} { 0.000} {0.005} {1.348} { 0.076} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.013} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.001} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.005} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 243
PATH 244
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]1} {CK}
  ENDPT {weight_reg_reg[1]1} {D} {DFFS_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {9.466} { 0.041} { 0.034} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.000} { 0.000} {0.002} {9.466} { 0.041} { 0.034} {} {} {} 
    INST {U1294} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.041} {} {1} {(35.16,36.16) (34.83,36.29)} 
    NET {} {} {} {} {} {n1379} {} { 0.000} { 0.000} {0.005} {1.398} { 0.049} { 0.041} {} {} {} 
    INST {FE_PHC130_n1379} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.063} { 0.055} {} {1} {(38.25,36.16) (38.61,36.49)} 
    NET {} {} {} {} {} {FE_PHN130_n1379} {} { 0.000} { 0.000} {0.003} {0.833} { 0.063} { 0.055} {} {} {} 
    INST {FE_PHC117_n1379} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.079} { 0.071} {} {1} {(38.63,37.20) (39.01,36.83)} 
    NET {} {} {} {} {} {FE_PHN117_n1379} {} { 0.000} { 0.000} {0.005} {1.419} { 0.079} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.012} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.001} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 244
PATH 245
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]1} {CK}
  ENDPT {acc_reg_out_reg[4]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.028} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.015} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.054} { 0.046} {} {2} {(28.89,64.26) (25.41,64.50)} 
    NET {} {} {} {} {} {acc_out[0><1><4]} {} { 0.000} { 0.000} {0.006} {3.253} { 0.054} { 0.046} {} {} {} 
    INST {U935} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.070} { 0.062} {} {1} {(26.47,61.36) (26.66,61.73)} 
    NET {} {} {} {} {} {n879} {} { 0.000} { 0.000} {0.008} {1.751} { 0.070} { 0.062} {} {} {} 
    INST {U936} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.078} { 0.070} {} {1} {(26.98,62.41) (27.11,62.23)} 
    NET {} {} {} {} {} {n279} {} { 0.000} { 0.000} {0.005} {1.476} { 0.078} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.012} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.001} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 245
PATH 246
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]1} {CK}
  ENDPT {acc_reg_out_reg[9]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.028} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.015} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.053} { 0.045} {} {2} {(17.30,64.26) (13.82,64.50)} 
    NET {} {} {} {} {} {acc_out[0><1><9]} {} { 0.000} { 0.000} {0.006} {3.313} { 0.053} { 0.045} {} {} {} 
    INST {U951} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.069} { 0.061} {} {1} {(16.02,61.36) (16.21,61.73)} 
    NET {} {} {} {} {} {n905} {} { 0.000} { 0.000} {0.008} {1.776} { 0.069} { 0.061} {} {} {} 
    INST {U952} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.077} { 0.069} {} {1} {(17.11,61.36) (16.97,61.52)} 
    NET {} {} {} {} {} {n274} {} { 0.000} { 0.000} {0.005} {1.452} { 0.077} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.012} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.001} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 246
PATH 247
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]1} {CK}
  ENDPT {acc_reg_out_reg[14]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.028} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.015} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.052} { 0.044} {} {2} {(16.73,58.66) (13.25,58.90)} 
    NET {} {} {} {} {} {acc_out[0><1><14]} {} { 0.000} { 0.000} {0.006} {3.068} { 0.052} { 0.044} {} {} {} 
    INST {U966} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.069} { 0.061} {} {1} {(13.93,55.76) (14.12,56.13)} 
    NET {} {} {} {} {} {n931} {} { 0.000} { 0.000} {0.008} {1.964} { 0.069} { 0.061} {} {} {} 
    INST {U967} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.077} { 0.069} {} {1} {(16.16,56.80) (16.02,56.63)} 
    NET {} {} {} {} {} {n269} {} { 0.000} { 0.000} {0.005} {1.363} { 0.077} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.012} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.001} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 247
PATH 248
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]1} {CK}
  ENDPT {acc_reg_out_reg[2]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.028} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.015} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.054} { 0.046} {} {2} {(29.62,64.26) (33.11,64.50)} 
    NET {} {} {} {} {} {acc_out[0><1><2]} {} { 0.000} { 0.000} {0.006} {3.412} { 0.054} { 0.046} {} {} {} 
    INST {U932} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.070} { 0.062} {} {1} {(31.60,61.36) (31.79,61.73)} 
    NET {} {} {} {} {} {n873} {} { 0.000} { 0.000} {0.007} {1.729} { 0.070} { 0.062} {} {} {} 
    INST {U933} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.078} { 0.070} {} {1} {(31.55,62.41) (31.41,62.23)} 
    NET {} {} {} {} {} {n281} {} { 0.000} { 0.000} {0.005} {1.492} { 0.078} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.012} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.012} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.001} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 248
PATH 249
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]1} {CK}
  ENDPT {acc_reg_out_reg[6]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.028} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.015} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.003} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.054} { 0.045} {} {2} {(25.09,64.26) (21.61,64.50)} 
    NET {} {} {} {} {} {acc_out[0><1><6]} {} { 0.000} { 0.000} {0.006} {3.619} { 0.054} { 0.045} {} {} {} 
    INST {U942} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.070} { 0.062} {} {1} {(23.81,61.36) (24.00,61.73)} 
    NET {} {} {} {} {} {n890} {} { 0.000} { 0.000} {0.008} {1.724} { 0.070} { 0.062} {} {} {} 
    INST {U943} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.078} { 0.070} {} {1} {(23.75,62.41) (23.62,62.23)} 
    NET {} {} {} {} {} {n277} {} { 0.000} { 0.000} {0.005} {1.453} { 0.078} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.012} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.001} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.003} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 249
PATH 250
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]1} {CK}
  ENDPT {acc_reg_out_reg[5]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.015} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.053} { 0.045} {} {2} {(21.30,61.46) (17.81,61.70)} 
    NET {} {} {} {} {} {acc_out[0><1><5]} {} { 0.000} { 0.000} {0.006} {3.271} { 0.053} { 0.045} {} {} {} 
    INST {U939} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.070} { 0.062} {} {1} {(21.15,59.61) (21.34,59.23)} 
    NET {} {} {} {} {} {n884} {} { 0.000} { 0.000} {0.008} {2.107} { 0.070} { 0.062} {} {} {} 
    INST {U940} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.078} { 0.070} {} {1} {(20.89,62.41) (21.03,62.23)} 
    NET {} {} {} {} {} {n278} {} { 0.000} { 0.000} {0.005} {1.239} { 0.078} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.012} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 250
PATH 251
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]1} {CK}
  ENDPT {acc_reg_out_reg[8]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.015} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.053} { 0.044} {} {2} {(15.38,62.30) (18.86,62.07)} 
    NET {} {} {} {} {} {acc_out[0><1><8]} {} { 0.000} { 0.000} {0.006} {3.431} { 0.053} { 0.044} {} {} {} 
    INST {U948} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.069} { 0.061} {} {1} {(17.54,59.61) (17.73,59.23)} 
    NET {} {} {} {} {} {n900} {} { 0.000} { 0.000} {0.008} {1.843} { 0.069} { 0.061} {} {} {} 
    INST {U949} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.078} { 0.069} {} {1} {(16.16,59.61) (16.02,59.44)} 
    NET {} {} {} {} {} {n275} {} { 0.000} { 0.000} {0.005} {1.506} { 0.078} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.012} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 251
PATH 252
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]1} {CK}
  ENDPT {acc_reg_out_reg[10]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.015} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.004} {-0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.052} { 0.044} {} {2} {(13.70,61.46) (10.21,61.70)} 
    NET {} {} {} {} {} {acc_out[0><1><10]} {} { 0.000} { 0.000} {0.006} {3.286} { 0.052} { 0.044} {} {} {} 
    INST {U954} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.069} { 0.061} {} {1} {(14.69,61.36) (14.88,61.73)} 
    NET {} {} {} {} {} {n910} {} { 0.000} { 0.000} {0.008} {2.000} { 0.069} { 0.061} {} {} {} 
    INST {U955} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.077} { 0.069} {} {1} {(14.26,59.61) (14.12,59.44)} 
    NET {} {} {} {} {} {n273} {} { 0.000} { 0.000} {0.005} {1.382} { 0.077} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.012} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.004} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 252
PATH 253
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]3} {CK}
  ENDPT {x_reg_out_reg[0]3} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]1} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.007}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.015} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.013} {111.968} { 0.001} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]1} {CK} {R} {QN} {F} {} {DFFS_X1} { 0.065} { 0.000} {0.022} {} { 0.066} { 0.057} {} {17} {(36.68,52.89) (35.19,53.30)} 
    NET {} {} {} {} {} {x_out[0><1><0]} {} { 0.000} { 0.000} {0.022} {19.180} { 0.066} { 0.058} {} {} {} 
    INST {U1091} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.011} {} { 0.086} { 0.078} {} {1} {(40.09,52.95) (40.41,53.09)} 
    NET {} {} {} {} {} {n1377} {} { 0.000} { 0.000} {0.011} {1.441} { 0.086} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.012} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.002} { 0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 253
PATH 254
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[1]3} {CK}
  ENDPT {acc_reg_out_reg[1]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[1]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.015} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[1]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.062} { 0.054} {} {2} {(48.84,64.26) (45.36,64.50)} 
    NET {} {} {} {} {} {acc_out[1><1><1]} {} { 0.000} { 0.000} {0.006} {3.346} { 0.062} { 0.054} {} {} {} 
    INST {U1251} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.078} { 0.070} {} {1} {(47.75,61.36) (47.94,61.73)} 
    NET {} {} {} {} {} {n1257} {} { 0.000} { 0.000} {0.008} {1.724} { 0.078} { 0.070} {} {} {} 
    INST {U1252} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.087} { 0.078} {} {1} {(47.88,62.41) (48.01,62.23)} 
    NET {} {} {} {} {} {n234} {} { 0.000} { 0.000} {0.005} {1.385} { 0.087} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.012} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 254
PATH 255
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]3} {CK}
  ENDPT {weight_reg_reg[3]3} {D} {DFFS_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.071}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {10.715} { 0.041} { 0.033} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.000} { 0.000} {0.002} {10.715} { 0.041} { 0.033} {} {} {} 
    INST {U1312} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.041} {} {1} {(46.73,36.16) (47.06,36.29)} 
    NET {} {} {} {} {} {n1381} {} { 0.000} { 0.000} {0.005} {1.623} { 0.049} { 0.041} {} {} {} 
    INST {FE_PHC128_n1381} {A} {F} {Z} {F} {} {BUF_X1} { 0.015} { 0.000} {0.004} {} { 0.064} { 0.055} {} {1} {(44.71,33.36) (45.07,33.69)} 
    NET {} {} {} {} {} {FE_PHN128_n1381} {} { 0.000} { 0.000} {0.004} {1.271} { 0.064} { 0.055} {} {} {} 
    INST {FE_PHC121_n1381} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.080} { 0.071} {} {1} {(43.57,36.16) (43.95,36.53)} 
    NET {} {} {} {} {} {FE_PHN121_n1381} {} { 0.000} { 0.000} {0.005} {1.391} { 0.080} { 0.071} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.012} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.002} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.005} { 0.000} {0.009} {106.213} {-0.002} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 255
PATH 256
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[12]3} {CK}
  ENDPT {acc_reg_out_reg[12]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[12]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.015} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.003} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[12]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.064} { 0.055} {} {2} {(65.34,61.46) (68.83,61.70)} 
    NET {} {} {} {} {} {acc_out[1><1><12]} {} { 0.000} { 0.000} {0.006} {3.254} { 0.064} { 0.055} {} {} {} 
    INST {U1285} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.080} { 0.071} {} {1} {(65.80,59.61) (65.99,59.23)} 
    NET {} {} {} {} {} {n1314} {} { 0.000} { 0.000} {0.007} {1.785} { 0.080} { 0.071} {} {} {} 
    INST {U1286} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.088} { 0.079} {} {1} {(67.08,59.61) (66.94,59.44)} 
    NET {} {} {} {} {} {n223} {} { 0.000} { 0.000} {0.005} {1.455} { 0.088} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 256
PATH 257
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]3} {CK}
  ENDPT {acc_reg_out_reg[7]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.028} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.015} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.063} { 0.055} {} {2} {(57.37,62.30) (60.85,62.07)} 
    NET {} {} {} {} {} {acc_out[1><1><7]} {} { 0.000} { 0.000} {0.006} {3.416} { 0.063} { 0.055} {} {} {} 
    INST {U1270} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.080} { 0.071} {} {1} {(59.34,61.36) (59.53,61.73)} 
    NET {} {} {} {} {} {n1289} {} { 0.000} { 0.000} {0.008} {1.764} { 0.080} { 0.071} {} {} {} 
    INST {U1271} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.088} { 0.079} {} {1} {(58.52,61.36) (58.39,61.52)} 
    NET {} {} {} {} {} {n228} {} { 0.000} { 0.000} {0.005} {1.270} { 0.088} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 257
PATH 258
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[0]3} {CK}
  ENDPT {acc_reg_out_reg[0]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[0]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.016} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.003} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[0]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.061} { 0.052} {} {2} {(42.55,62.30) (46.03,62.07)} 
    NET {} {} {} {} {} {acc_out[1><1><0]} {} { 0.000} { 0.000} {0.006} {3.142} { 0.061} { 0.052} {} {} {} 
    INST {U1247} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.077} { 0.068} {} {1} {(46.04,61.36) (46.23,61.73)} 
    NET {} {} {} {} {} {n1252} {} { 0.000} { 0.000} {0.008} {1.823} { 0.077} { 0.068} {} {} {} 
    INST {U1249} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.086} { 0.077} {} {1} {(46.73,62.41) (46.87,62.23)} 
    NET {} {} {} {} {} {n235} {} { 0.000} { 0.000} {0.005} {1.592} { 0.086} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.003} { 0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 258
PATH 259
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[6]3} {CK}
  ENDPT {acc_reg_out_reg[6]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[6]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.016} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[6]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.064} { 0.055} {} {2} {(57.75,59.50) (61.23,59.27)} 
    NET {} {} {} {} {} {acc_out[1><1><6]} {} { 0.000} { 0.000} {0.006} {3.479} { 0.064} { 0.055} {} {} {} 
    INST {U1267} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.080} { 0.071} {} {1} {(59.34,58.55) (59.53,58.93)} 
    NET {} {} {} {} {} {n1284} {} { 0.000} { 0.000} {0.008} {1.843} { 0.080} { 0.071} {} {} {} 
    INST {U1268} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.088} { 0.079} {} {1} {(58.34,58.55) (58.20,58.73)} 
    NET {} {} {} {} {} {n229} {} { 0.000} { 0.000} {0.005} {1.207} { 0.088} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 259
PATH 260
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[2]3} {CK}
  ENDPT {acc_reg_out_reg[2]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[2]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.016} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[2]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.062} { 0.054} {} {2} {(52.65,64.26) (49.16,64.50)} 
    NET {} {} {} {} {} {acc_out[1><1><2]} {} { 0.000} { 0.000} {0.006} {3.100} { 0.062} { 0.054} {} {} {} 
    INST {U1254} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.078} { 0.070} {} {1} {(49.27,61.36) (49.46,61.73)} 
    NET {} {} {} {} {} {n1262} {} { 0.000} { 0.000} {0.007} {1.724} { 0.078} { 0.070} {} {} {} 
    INST {U1255} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.087} { 0.078} {} {1} {(49.77,62.41) (49.91,62.23)} 
    NET {} {} {} {} {} {n233} {} { 0.000} { 0.000} {0.005} {1.712} { 0.087} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} { 0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 260
PATH 261
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[9]3} {CK}
  ENDPT {acc_reg_out_reg[9]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[9]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.016} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[9]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.064} { 0.055} {} {2} {(65.00,62.30) (61.51,62.07)} 
    NET {} {} {} {} {} {acc_out[1><1><9]} {} { 0.000} { 0.000} {0.006} {3.390} { 0.064} { 0.055} {} {} {} 
    INST {U1276} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.007} {} { 0.080} { 0.071} {} {1} {(62.76,58.55) (62.95,58.93)} 
    NET {} {} {} {} {} {n1299} {} { 0.000} { 0.000} {0.007} {1.694} { 0.080} { 0.071} {} {} {} 
    INST {U1277} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.088} { 0.079} {} {1} {(63.08,59.61) (63.21,59.44)} 
    NET {} {} {} {} {} {n226} {} { 0.000} { 0.000} {0.005} {1.621} { 0.088} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 261
PATH 262
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[10]3} {CK}
  ENDPT {acc_reg_out_reg[10]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[10]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.016} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[10]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.063} { 0.054} {} {2} {(60.22,55.86) (63.70,56.09)} 
    NET {} {} {} {} {} {acc_out[1><1><10]} {} { 0.000} { 0.000} {0.006} {3.305} { 0.063} { 0.054} {} {} {} 
    INST {U1279} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.080} { 0.071} {} {1} {(62.57,54.01) (62.76,53.63)} 
    NET {} {} {} {} {} {n1304} {} { 0.000} { 0.000} {0.008} {1.861} { 0.080} { 0.071} {} {} {} 
    INST {U1280} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.088} { 0.079} {} {1} {(61.55,54.01) (61.69,53.84)} 
    NET {} {} {} {} {} {n225} {} { 0.000} { 0.000} {0.005} {1.492} { 0.088} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 262
PATH 263
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[7]1} {CK}
  ENDPT {acc_reg_out_reg[7]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[7]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.016} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[7]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.057} { 0.000} {0.006} {} { 0.053} { 0.044} {} {2} {(17.84,64.26) (21.33,64.50)} 
    NET {} {} {} {} {} {acc_out[0><1><7]} {} { 0.000} { 0.000} {0.006} {3.563} { 0.053} { 0.044} {} {} {} 
    INST {U945} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.070} { 0.061} {} {1} {(22.55,61.36) (22.36,61.73)} 
    NET {} {} {} {} {} {n895} {} { 0.000} { 0.000} {0.008} {2.051} { 0.070} { 0.061} {} {} {} 
    INST {U946} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.078} { 0.069} {} {1} {(19.96,62.41) (19.82,62.23)} 
    NET {} {} {} {} {} {n276} {} { 0.000} { 0.000} {0.005} {1.520} { 0.078} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 263
PATH 264
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]1} {CK}
  ENDPT {acc_reg_out_reg[11]1} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.029} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.016} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.053} { 0.044} {} {2} {(14.08,62.30) (10.59,62.07)} 
    NET {} {} {} {} {} {acc_out[0><1><11]} {} { 0.000} { 0.000} {0.006} {3.850} { 0.053} { 0.044} {} {} {} 
    INST {U957} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.070} { 0.061} {} {1} {(14.69,59.61) (14.88,59.23)} 
    NET {} {} {} {} {} {n915} {} { 0.000} { 0.000} {0.008} {2.102} { 0.070} { 0.061} {} {} {} 
    INST {U958} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.008} { 0.000} {0.005} {} { 0.078} { 0.069} {} {1} {(14.26,61.36) (14.12,61.52)} 
    NET {} {} {} {} {} {n272} {} { 0.000} { 0.000} {0.005} {1.248} { 0.078} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.002} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 264
PATH 265
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]1} {CK}
  ENDPT {x_reg_out_reg[6]1} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {x_vector_flat[14]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {x_vector_flat[14]} {R} {} {} {x_vector_flat[14]} {} {} {} {0.002} {0.969} { 0.041} { 0.032} {} {1} {(0.00,0.00) } 
    NET {} {} {} {} {} {x_vector_flat[14]} {} { 0.000} { 0.000} {0.002} {0.969} { 0.041} { 0.032} {} {} {} 
    INST {U929} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.065} { 0.055} {} {1} {(30.15,41.76) (29.22,42.09)} 
    NET {} {} {} {} {} {n285} {} { 0.000} { 0.000} {0.006} {2.038} { 0.065} { 0.055} {} {} {} 
    INST {FE_PHC122_n285} {A} {R} {Z} {R} {} {BUF_X1} { 0.014} { 0.000} {0.005} {} { 0.079} { 0.070} {} {1} {(34.07,38.95) (34.43,39.29)} 
    NET {} {} {} {} {} {FE_PHN122_n285} {} { 0.000} { 0.000} {0.005} {1.883} { 0.079} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.002} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} { 0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 265
PATH 266
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[14]3} {CK}
  ENDPT {acc_reg_out_reg[14]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[14]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.030} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.016} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[14]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.064} { 0.055} {} {2} {(68.80,51.10) (65.31,50.87)} 
    NET {} {} {} {} {} {acc_out[1><1><14]} {} { 0.000} { 0.000} {0.006} {3.519} { 0.064} { 0.055} {} {} {} 
    INST {U1291} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.080} { 0.071} {} {1} {(65.80,52.95) (65.99,53.33)} 
    NET {} {} {} {} {} {n1328} {} { 0.000} { 0.000} {0.008} {1.808} { 0.080} { 0.071} {} {} {} 
    INST {U1292} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.089} { 0.080} {} {1} {(67.08,52.95) (66.94,53.12)} 
    NET {} {} {} {} {} {n221} {} { 0.000} { 0.000} {0.005} {1.557} { 0.089} { 0.080} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.003} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 266
PATH 267
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]2} {CK}
  ENDPT {weight_reg_reg[7]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {11.419} { 0.041} { 0.032} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.000} { 0.000} {0.002} {11.419} { 0.041} { 0.032} {} {} {} 
    INST {U676} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.050} { 0.040} {} {1} {(52.81,28.80) (53.14,28.67)} 
    NET {} {} {} {} {} {n641} {} { 0.000} { 0.000} {0.005} {1.838} { 0.050} { 0.040} {} {} {} 
    INST {U677} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.056} { 0.046} {} {1} {(54.59,28.80) (54.76,28.43)} 
    NET {} {} {} {} {} {n180} {} { 0.000} { 0.000} {0.003} {1.220} { 0.056} { 0.046} {} {} {} 
    INST {FE_PHC131_n180} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.068} { 0.058} {} {1} {(56.11,28.80) (56.47,28.47)} 
    NET {} {} {} {} {} {FE_PHN131_n180} {} { 0.000} { 0.000} {0.003} {0.947} { 0.068} { 0.058} {} {} {} 
    INST {FE_PHC115_n180} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.085} { 0.075} {} {1} {(55.54,28.80) (55.92,28.43)} 
    NET {} {} {} {} {} {FE_PHN115_n180} {} { 0.000} { 0.000} {0.005} {1.304} { 0.085} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.003} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 267
PATH 268
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[4]3} {CK}
  ENDPT {acc_reg_out_reg[4]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[4]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.030} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.016} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[4]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.063} { 0.053} {} {2} {(53.56,64.26) (57.05,64.50)} 
    NET {} {} {} {} {} {acc_out[1><1><4]} {} { 0.000} { 0.000} {0.006} {3.367} { 0.063} { 0.053} {} {} {} 
    INST {U1260} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.079} { 0.070} {} {1} {(55.61,62.41) (55.42,62.03)} 
    NET {} {} {} {} {} {n1273} {} { 0.000} { 0.000} {0.008} {1.999} { 0.079} { 0.070} {} {} {} 
    INST {U1261} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.088} { 0.079} {} {1} {(52.45,62.41) (52.31,62.23)} 
    NET {} {} {} {} {} {n231} {} { 0.000} { 0.000} {0.005} {1.557} { 0.088} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.011} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.003} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} { 0.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 268
PATH 269
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[8]3} {CK}
  ENDPT {acc_reg_out_reg[8]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[8]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.030} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.016} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[8]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.064} { 0.055} {} {2} {(64.05,61.46) (60.56,61.70)} 
    NET {} {} {} {} {} {acc_out[1><1><8]} {} { 0.000} { 0.000} {0.006} {3.661} { 0.064} { 0.055} {} {} {} 
    INST {U1273} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.016} { 0.000} {0.008} {} { 0.080} { 0.071} {} {1} {(61.43,58.55) (61.62,58.93)} 
    NET {} {} {} {} {} {n1294} {} { 0.000} { 0.000} {0.008} {1.810} { 0.080} { 0.071} {} {} {} 
    INST {U1274} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.089} { 0.079} {} {1} {(61.94,59.61) (62.07,59.44)} 
    NET {} {} {} {} {} {n227} {} { 0.000} { 0.000} {0.005} {1.543} { 0.089} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.010} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.003} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 269
PATH 270
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[5]3} {CK}
  ENDPT {acc_reg_out_reg[5]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[5]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.030} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.029} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.017} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[5]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.064} { 0.054} {} {2} {(57.20,59.50) (53.72,59.27)} 
    NET {} {} {} {} {} {acc_out[1><1><5]} {} { 0.000} { 0.000} {0.006} {3.626} { 0.064} { 0.054} {} {} {} 
    INST {U1263} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.080} { 0.071} {} {1} {(57.32,58.55) (57.13,58.93)} 
    NET {} {} {} {} {} {n1278} {} { 0.000} { 0.000} {0.008} {1.894} { 0.080} { 0.071} {} {} {} 
    INST {U1264} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.089} { 0.079} {} {1} {(57.38,56.80) (57.51,56.63)} 
    NET {} {} {} {} {} {n230} {} { 0.000} { 0.000} {0.005} {1.538} { 0.089} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.010} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.003} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 270
PATH 271
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[13]3} {CK}
  ENDPT {acc_reg_out_reg[13]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[13]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.030} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.030} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.017} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[13]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.064} { 0.054} {} {2} {(68.98,53.90) (65.50,53.66)} 
    NET {} {} {} {} {} {acc_out[1><1><13]} {} { 0.000} { 0.000} {0.006} {3.330} { 0.064} { 0.054} {} {} {} 
    INST {U1288} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.081} { 0.071} {} {1} {(65.80,55.76) (65.99,56.13)} 
    NET {} {} {} {} {} {n1320} {} { 0.000} { 0.000} {0.008} {2.068} { 0.081} { 0.071} {} {} {} 
    INST {U1289} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.089} { 0.080} {} {1} {(64.80,54.01) (64.66,53.84)} 
    NET {} {} {} {} {} {n222} {} { 0.000} { 0.000} {0.005} {1.602} { 0.089} { 0.080} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.010} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.010} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.003} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 271
PATH 272
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[3]3} {CK}
  ENDPT {acc_reg_out_reg[3]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[3]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.030} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.030} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.017} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[3]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.063} { 0.053} {} {2} {(50.72,65.10) (54.20,64.86)} 
    NET {} {} {} {} {} {acc_out[1><1><3]} {} { 0.000} { 0.000} {0.006} {3.661} { 0.063} { 0.053} {} {} {} 
    INST {U1257} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.008} {} { 0.079} { 0.069} {} {1} {(52.00,61.36) (51.81,61.73)} 
    NET {} {} {} {} {} {n1267} {} { 0.000} { 0.000} {0.008} {1.907} { 0.079} { 0.069} {} {} {} 
    INST {U1258} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.006} {} { 0.089} { 0.078} {} {1} {(51.68,59.61) (51.81,59.44)} 
    NET {} {} {} {} {} {n232} {} { 0.000} { 0.000} {0.006} {1.903} { 0.089} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.010} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.004} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} { 0.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 272
PATH 273
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]2} {CK}
  ENDPT {weight_reg_reg[6]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.076}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[6]} {R} {} {} {preload_data[6]} {} {} {} {0.002} {11.484} { 0.041} { 0.031} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[6]} {} { 0.000} { 0.000} {0.002} {11.484} { 0.041} { 0.031} {} {} {} 
    INST {U662} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.039} {} {1} {(52.25,30.55) (52.57,30.69)} 
    NET {} {} {} {} {} {n634} {} { 0.000} { 0.000} {0.005} {1.795} { 0.049} { 0.039} {} {} {} 
    INST {U663} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.056} { 0.045} {} {1} {(53.64,30.55) (53.81,30.93)} 
    NET {} {} {} {} {} {n181} {} { 0.000} { 0.000} {0.003} {1.288} { 0.056} { 0.045} {} {} {} 
    INST {FE_PHC134_n181} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.004} {} { 0.068} { 0.058} {} {1} {(55.35,31.61) (55.71,31.27)} 
    NET {} {} {} {} {} {FE_PHN134_n181} {} { 0.000} { 0.000} {0.004} {1.212} { 0.068} { 0.058} {} {} {} 
    INST {FE_PHC107_n181} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.086} { 0.076} {} {1} {(54.97,28.80) (55.35,28.43)} 
    NET {} {} {} {} {} {FE_PHN107_n181} {} { 0.000} { 0.000} {0.005} {1.508} { 0.086} { 0.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.010} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} { 0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 273
PATH 274
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[11]3} {CK}
  ENDPT {acc_reg_out_reg[11]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[11]3} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.031} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.030} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.018} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[11]3} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.064} { 0.053} {} {2} {(62.69,67.06) (66.17,67.30)} 
    NET {} {} {} {} {} {acc_out[1><1><11]} {} { 0.000} { 0.000} {0.006} {3.740} { 0.064} { 0.053} {} {} {} 
    INST {U1282} {B1} {F} {ZN} {R} {} {AOI22_X1} { 0.017} { 0.000} {0.009} {} { 0.081} { 0.071} {} {1} {(64.73,59.61) (64.54,59.23)} 
    NET {} {} {} {} {} {n1309} {} { 0.000} { 0.000} {0.009} {2.195} { 0.081} { 0.071} {} {} {} 
    INST {U1283} {A1} {R} {ZN} {F} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.090} { 0.079} {} {1} {(64.59,64.16) (64.73,64.33)} 
    NET {} {} {} {} {} {n224} {} { 0.000} { 0.000} {0.005} {1.588} { 0.090} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.004} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 274
PATH 275
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[7]3} {CK}
  ENDPT {weight_reg_reg[7]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[7]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[7]} {R} {} {} {preload_data[7]} {} {} {} {0.002} {11.419} { 0.041} { 0.030} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[7]} {} { 0.000} { 0.000} {0.002} {11.419} { 0.041} { 0.030} {} {} {} 
    INST {U652} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.039} {} {1} {(48.83,34.41) (49.15,34.27)} 
    NET {} {} {} {} {} {n629} {} { 0.000} { 0.000} {0.005} {1.796} { 0.049} { 0.039} {} {} {} 
    INST {U653} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.056} { 0.045} {} {1} {(49.84,34.41) (50.01,34.03)} 
    NET {} {} {} {} {} {n172} {} { 0.000} { 0.000} {0.004} {1.601} { 0.056} { 0.045} {} {} {} 
    INST {FE_PHC133_n172} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.004} {} { 0.068} { 0.058} {} {1} {(46.23,33.36) (46.59,33.69)} 
    NET {} {} {} {} {} {FE_PHN133_n172} {} { 0.000} { 0.000} {0.004} {1.122} { 0.068} { 0.058} {} {} {} 
    INST {FE_PHC109_n172} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.086} { 0.075} {} {1} {(48.70,33.36) (49.08,33.73)} 
    NET {} {} {} {} {} {FE_PHN109_n172} {} { 0.000} { 0.000} {0.005} {1.477} { 0.086} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} { 0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 275
PATH 276
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[6]3} {CK}
  ENDPT {weight_reg_reg[6]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[6]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[6]} {R} {} {} {preload_data[6]} {} {} {} {0.002} {11.484} { 0.041} { 0.030} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[6]} {} { 0.000} { 0.000} {0.002} {11.484} { 0.041} { 0.030} {} {} {} 
    INST {U636} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.038} {} {1} {(49.40,33.36) (49.72,33.49)} 
    NET {} {} {} {} {} {n621} {} { 0.000} { 0.000} {0.005} {1.758} { 0.049} { 0.038} {} {} {} 
    INST {U637} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.056} { 0.045} {} {1} {(50.60,33.36) (50.77,33.73)} 
    NET {} {} {} {} {} {n173} {} { 0.000} { 0.000} {0.004} {1.639} { 0.056} { 0.045} {} {} {} 
    INST {FE_PHC137_n173} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.068} { 0.057} {} {1} {(53.45,31.61) (53.81,31.27)} 
    NET {} {} {} {} {} {FE_PHN137_n173} {} { 0.000} { 0.000} {0.003} {0.957} { 0.068} { 0.057} {} {} {} 
    INST {FE_PHC105_n173} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.086} { 0.075} {} {1} {(52.88,31.61) (53.26,31.23)} 
    NET {} {} {} {} {} {FE_PHN105_n173} {} { 0.000} { 0.000} {0.005} {1.668} { 0.086} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} { 0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 276
PATH 277
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]2} {CK}
  ENDPT {weight_reg_reg[5]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {11.285} { 0.041} { 0.030} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.000} { 0.000} {0.002} {11.285} { 0.041} { 0.030} {} {} {} 
    INST {U690} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.050} { 0.039} {} {1} {(50.91,28.80) (51.24,28.67)} 
    NET {} {} {} {} {} {n650} {} { 0.000} { 0.000} {0.005} {1.860} { 0.050} { 0.039} {} {} {} 
    INST {U691} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.004} {} { 0.056} { 0.045} {} {1} {(52.12,28.80) (52.29,28.43)} 
    NET {} {} {} {} {} {n182} {} { 0.000} { 0.000} {0.004} {1.373} { 0.056} { 0.045} {} {} {} 
    INST {FE_PHC136_n182} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.004} {} { 0.068} { 0.057} {} {1} {(53.07,30.55) (53.43,30.89)} 
    NET {} {} {} {} {} {FE_PHN136_n182} {} { 0.000} { 0.000} {0.004} {1.090} { 0.068} { 0.057} {} {} {} 
    INST {FE_PHC110_n182} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.086} { 0.075} {} {1} {(51.55,30.55) (51.93,30.93)} 
    NET {} {} {} {} {} {FE_PHN110_n182} {} { 0.000} { 0.000} {0.005} {1.607} { 0.086} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} { 0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 277
PATH 278
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><12]} {CK}
  ENDPT {result_reg_reg[0><12]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.068}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.031} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.018} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.004} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><12]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.056} { 0.045} {} {2} {(13.88,56.70) (10.40,56.47)} 
    NET {} {} {} {} {} {result_flat[12]} {} { 0.000} { 0.000} {0.007} {2.608} { 0.056} { 0.045} {} {} {} 
    INST {U1307} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.080} { 0.068} {} {1} {(10.89,55.76) (11.82,56.09)} 
    NET {} {} {} {} {} {n191} {} { 0.000} { 0.000} {0.005} {1.386} { 0.080} { 0.068} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.004} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.004} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 278
PATH 279
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><10]} {CK}
  ENDPT {result_reg_reg[0><10]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.031} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.018} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><10]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.057} { 0.046} {} {2} {(13.88,65.10) (10.40,64.86)} 
    NET {} {} {} {} {} {result_flat[10]} {} { 0.000} { 0.000} {0.007} {2.677} { 0.057} { 0.046} {} {} {} 
    INST {U1305} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.080} { 0.069} {} {1} {(11.65,64.16) (12.58,64.49)} 
    NET {} {} {} {} {} {n193} {} { 0.000} { 0.000} {0.005} {1.307} { 0.080} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.004} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 279
PATH 280
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><14]} {CK}
  ENDPT {result_reg_reg[0><14]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.068}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.031} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.018} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.004} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><14]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.057} { 0.045} {} {2} {(13.70,59.50) (10.21,59.27)} 
    NET {} {} {} {} {} {result_flat[14]} {} { 0.000} { 0.000} {0.007} {2.677} { 0.057} { 0.045} {} {} {} 
    INST {U1309} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.080} { 0.068} {} {1} {(11.46,58.55) (12.39,58.89)} 
    NET {} {} {} {} {} {n189} {} { 0.000} { 0.000} {0.005} {1.321} { 0.080} { 0.068} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.004} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.004} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 280
PATH 281
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><11]} {CK}
  ENDPT {result_reg_reg[0><11]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.031} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.018} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><11]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.057} { 0.046} {} {2} {(13.70,67.90) (10.21,67.67)} 
    NET {} {} {} {} {} {result_flat[11]} {} { 0.000} { 0.000} {0.007} {2.707} { 0.057} { 0.046} {} {} {} 
    INST {U1306} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.080} { 0.069} {} {1} {(11.84,66.95) (12.77,67.29)} 
    NET {} {} {} {} {} {n192} {} { 0.000} { 0.000} {0.005} {1.272} { 0.080} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.004} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 281
PATH 282
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[1]} {CK}
  ENDPT {weight_reg_reg[1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[1]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[1]} {R} {} {} {preload_data[1]} {} {} {} {0.002} {9.466} { 0.041} { 0.030} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[1]} {} { 0.000} { 0.000} {0.002} {9.466} { 0.041} { 0.030} {} {} {} 
    INST {U686} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.050} { 0.038} {} {1} {(35.16,27.75) (34.83,27.89)} 
    NET {} {} {} {} {} {n646} {} { 0.000} { 0.000} {0.005} {1.896} { 0.050} { 0.038} {} {} {} 
    INST {U687} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.056} { 0.044} {} {1} {(35.02,26.00) (35.19,25.63)} 
    NET {} {} {} {} {} {n218} {} { 0.000} { 0.000} {0.003} {1.188} { 0.056} { 0.044} {} {} {} 
    INST {FE_PHC138_n218} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.003} {} { 0.068} { 0.056} {} {1} {(36.35,26.00) (36.71,25.67)} 
    NET {} {} {} {} {} {FE_PHN138_n218} {} { 0.000} { 0.000} {0.003} {0.951} { 0.068} { 0.056} {} {} {} 
    INST {FE_PHC116_n218} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.085} { 0.074} {} {1} {(35.78,26.00) (36.16,25.63)} 
    NET {} {} {} {} {} {FE_PHN116_n218} {} { 0.000} { 0.000} {0.005} {1.282} { 0.085} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.004} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 282
PATH 283
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><2]} {CK}
  ENDPT {result_reg_reg[0><2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.031} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.018} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><2]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.058} { 0.047} {} {2} {(33.27,67.90) (29.78,67.67)} 
    NET {} {} {} {} {} {result_flat[2]} {} { 0.000} { 0.000} {0.007} {2.724} { 0.058} { 0.047} {} {} {} 
    INST {U1297} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.081} { 0.070} {} {1} {(31.03,66.95) (31.96,67.29)} 
    NET {} {} {} {} {} {n201} {} { 0.000} { 0.000} {0.005} {1.339} { 0.081} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 283
PATH 284
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><7]} {CK}
  ENDPT {result_reg_reg[0><7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.018} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><7]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.057} { 0.046} {} {2} {(21.30,67.90) (17.81,67.67)} 
    NET {} {} {} {} {} {result_flat[7]} {} { 0.000} { 0.000} {0.007} {2.794} { 0.057} { 0.046} {} {} {} 
    INST {U1302} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.080} { 0.069} {} {1} {(19.63,66.95) (20.56,67.29)} 
    NET {} {} {} {} {} {n196} {} { 0.000} { 0.000} {0.005} {1.282} { 0.080} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 284
PATH 285
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]3} {CK}
  ENDPT {x_reg_out_reg[3]3} {D} {DFFS_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.076}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.018} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} { 0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.013} {} { 0.068} { 0.057} {} {11} {(38.77,47.46) (35.29,47.70)} 
    NET {} {} {} {} {} {x_out[0><1><3]} {} { 0.000} { 0.000} {0.013} {12.347} { 0.069} { 0.057} {} {} {} 
    INST {U1092} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.010} {} { 0.087} { 0.076} {} {1} {(39.70,45.61) (40.03,45.47)} 
    NET {} {} {} {} {} {n1378} {} { 0.000} { 0.000} {0.010} {1.786} { 0.087} { 0.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} { 0.000} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 285
PATH 286
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><6]} {CK}
  ENDPT {result_reg_reg[0><6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.018} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><6]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.057} { 0.046} {} {2} {(21.84,67.90) (25.32,67.67)} 
    NET {} {} {} {} {} {result_flat[6]} {} { 0.000} { 0.000} {0.007} {2.823} { 0.057} { 0.046} {} {} {} 
    INST {U1301} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.080} { 0.069} {} {1} {(23.31,66.95) (22.38,67.29)} 
    NET {} {} {} {} {} {n197} {} { 0.000} { 0.000} {0.005} {1.259} { 0.080} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 286
PATH 287
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[0]2} {CK}
  ENDPT {weight_reg_reg[0]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[0]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[0]} {R} {} {} {preload_data[0]} {} {} {} {0.002} {9.766} { 0.041} { 0.030} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[0]} {} { 0.000} { 0.000} {0.002} {9.766} { 0.041} { 0.030} {} {} {} 
    INST {U678} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.050} { 0.038} {} {1} {(43.70,28.80) (44.02,28.67)} 
    NET {} {} {} {} {} {n642} {} { 0.000} { 0.000} {0.005} {1.892} { 0.050} { 0.038} {} {} {} 
    INST {U679} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.056} { 0.044} {} {1} {(44.14,30.55) (44.31,30.93)} 
    NET {} {} {} {} {} {n187} {} { 0.000} { 0.000} {0.003} {1.195} { 0.056} { 0.044} {} {} {} 
    INST {FE_PHC141_n187} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.004} {} { 0.068} { 0.057} {} {1} {(45.47,30.55) (45.83,30.89)} 
    NET {} {} {} {} {} {FE_PHN141_n187} {} { 0.000} { 0.000} {0.004} {1.282} { 0.068} { 0.057} {} {} {} 
    INST {FE_PHC114_n187} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.086} { 0.075} {} {1} {(49.08,30.55) (49.46,30.93)} 
    NET {} {} {} {} {} {FE_PHN114_n187} {} { 0.000} { 0.000} {0.005} {1.650} { 0.086} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} { 0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 287
PATH 288
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><5]} {CK}
  ENDPT {result_reg_reg[0><5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.018} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><5]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.057} { 0.046} {} {2} {(20.73,58.66) (17.24,58.90)} 
    NET {} {} {} {} {} {result_flat[5]} {} { 0.000} { 0.000} {0.007} {2.892} { 0.057} { 0.046} {} {} {} 
    INST {U1300} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.080} { 0.069} {} {1} {(19.25,59.61) (20.18,59.27)} 
    NET {} {} {} {} {} {n198} {} { 0.000} { 0.000} {0.005} {1.259} { 0.080} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 288
PATH 289
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[5]3} {CK}
  ENDPT {weight_reg_reg[5]3} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[5]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[5]} {R} {} {} {preload_data[5]} {} {} {} {0.002} {11.285} { 0.041} { 0.030} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[5]} {} { 0.000} { 0.000} {0.002} {11.285} { 0.041} { 0.030} {} {} {} 
    INST {U650} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.049} { 0.038} {} {1} {(50.93,36.16) (50.60,36.29)} 
    NET {} {} {} {} {} {n628} {} { 0.000} { 0.000} {0.005} {1.779} { 0.049} { 0.038} {} {} {} 
    INST {U651} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.056} { 0.045} {} {1} {(51.36,36.16) (51.53,36.53)} 
    NET {} {} {} {} {} {n174} {} { 0.000} { 0.000} {0.004} {1.719} { 0.056} { 0.045} {} {} {} 
    INST {FE_PHC132_n174} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.004} {} { 0.069} { 0.057} {} {1} {(54.78,34.41) (55.14,34.07)} 
    NET {} {} {} {} {} {FE_PHN132_n174} {} { 0.000} { 0.000} {0.004} {1.295} { 0.069} { 0.057} {} {} {} 
    INST {FE_PHC108_n174} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.087} { 0.075} {} {1} {(53.45,36.16) (53.83,36.53)} 
    NET {} {} {} {} {} {FE_PHN108_n174} {} { 0.000} { 0.000} {0.005} {1.494} { 0.087} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.009} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.009} { 0.000} {0.011} {106.213} { 0.002} { 0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 289
PATH 290
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><3]} {CK}
  ENDPT {result_reg_reg[0><3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.018} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><3]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.058} { 0.047} {} {2} {(29.46,67.90) (25.98,67.67)} 
    NET {} {} {} {} {} {result_flat[3]} {} { 0.000} { 0.000} {0.007} {2.926} { 0.058} { 0.047} {} {} {} 
    INST {U1298} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.081} { 0.070} {} {1} {(28.94,66.95) (29.87,67.29)} 
    NET {} {} {} {} {} {n200} {} { 0.000} { 0.000} {0.005} {1.362} { 0.081} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 290
PATH 291
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[3]2} {CK}
  ENDPT {weight_reg_reg[3]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[3]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[3]} {R} {} {} {preload_data[3]} {} {} {} {0.002} {10.715} { 0.041} { 0.030} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[3]} {} { 0.000} { 0.000} {0.002} {10.715} { 0.041} { 0.030} {} {} {} 
    INST {U682} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.050} { 0.038} {} {1} {(45.02,27.75) (45.35,27.89)} 
    NET {} {} {} {} {} {n644} {} { 0.000} { 0.000} {0.005} {1.810} { 0.050} { 0.038} {} {} {} 
    INST {U683} {A} {F} {ZN} {R} {} {INV_X1} { 0.006} { 0.000} {0.003} {} { 0.056} { 0.044} {} {1} {(44.40,27.75) (44.23,28.13)} 
    NET {} {} {} {} {} {n184} {} { 0.000} { 0.000} {0.003} {1.185} { 0.056} { 0.044} {} {} {} 
    INST {FE_PHC142_n184} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.004} {} { 0.068} { 0.056} {} {1} {(43.19,27.75) (43.55,28.09)} 
    NET {} {} {} {} {} {FE_PHN142_n184} {} { 0.000} { 0.000} {0.004} {1.267} { 0.068} { 0.056} {} {} {} 
    INST {FE_PHC111_n184} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.086} { 0.074} {} {1} {(42.24,26.00) (42.62,25.63)} 
    NET {} {} {} {} {} {FE_PHN111_n184} {} { 0.000} { 0.000} {0.005} {1.312} { 0.086} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} { 0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 291
PATH 292
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><8]} {CK}
  ENDPT {result_reg_reg[1><8]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><8]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.007} {} { 0.068} { 0.056} {} {2} {(64.81,67.90) (61.32,67.67)} 
    NET {} {} {} {} {} {result_flat[24]} {} { 0.000} { 0.000} {0.007} {2.609} { 0.068} { 0.056} {} {} {} 
    INST {U1321} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.091} { 0.079} {} {1} {(61.62,66.95) (61.98,67.29)} 
    NET {} {} {} {} {} {n163} {} { 0.000} { 0.000} {0.005} {1.508} { 0.091} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 292
PATH 293
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><14]} {CK}
  ENDPT {result_reg_reg[1><14]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><14]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.068} { 0.056} {} {2} {(68.80,56.70) (65.31,56.47)} 
    NET {} {} {} {} {} {result_flat[30]} {} { 0.000} { 0.000} {0.007} {2.822} { 0.068} { 0.056} {} {} {} 
    INST {U1327} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.091} { 0.079} {} {1} {(67.32,55.76) (67.68,56.09)} 
    NET {} {} {} {} {} {n157} {} { 0.000} { 0.000} {0.005} {1.319} { 0.091} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 293
PATH 294
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><4]} {CK}
  ENDPT {result_reg_reg[1><4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><4]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.067} { 0.055} {} {2} {(53.56,67.90) (57.05,67.67)} 
    NET {} {} {} {} {} {result_flat[20]} {} { 0.000} { 0.000} {0.007} {2.757} { 0.067} { 0.055} {} {} {} 
    INST {U1317} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.090} { 0.078} {} {1} {(55.61,66.95) (55.25,67.29)} 
    NET {} {} {} {} {} {n167} {} { 0.000} { 0.000} {0.005} {1.398} { 0.090} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 294
PATH 295
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><9]} {CK}
  ENDPT {result_reg_reg[1><9]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><9]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.068} { 0.056} {} {2} {(64.61,65.10) (61.13,64.86)} 
    NET {} {} {} {} {} {result_flat[25]} {} { 0.000} { 0.000} {0.007} {2.800} { 0.068} { 0.056} {} {} {} 
    INST {U1322} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.091} { 0.079} {} {1} {(62.95,64.16) (63.31,64.49)} 
    NET {} {} {} {} {} {n162} {} { 0.000} { 0.000} {0.005} {1.340} { 0.091} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 295
PATH 296
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><13]} {CK}
  ENDPT {result_reg_reg[0><13]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.005}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.068}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.007} {111.968} {-0.005} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><13]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.056} { 0.045} {} {2} {(13.70,48.30) (10.21,48.06)} 
    NET {} {} {} {} {} {result_flat[13]} {} { 0.000} { 0.000} {0.007} {2.775} { 0.056} { 0.045} {} {} {} 
    INST {U1308} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.080} { 0.068} {} {1} {(10.89,50.16) (11.82,50.49)} 
    NET {} {} {} {} {} {n190} {} { 0.000} { 0.000} {0.005} {1.519} { 0.080} { 0.068} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.007} {111.968} {-0.005} { 0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 296
PATH 297
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><5]} {CK}
  ENDPT {result_reg_reg[1><5]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><5]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.007} {} { 0.067} { 0.056} {} {2} {(57.59,61.46) (54.10,61.70)} 
    NET {} {} {} {} {} {result_flat[21]} {} { 0.000} { 0.000} {0.007} {2.618} { 0.067} { 0.056} {} {} {} 
    INST {U1318} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.091} { 0.079} {} {1} {(53.45,61.36) (53.81,61.69)} 
    NET {} {} {} {} {} {n166} {} { 0.000} { 0.000} {0.005} {1.580} { 0.091} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 297
PATH 298
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><6]} {CK}
  ENDPT {result_reg_reg[1><6]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><6]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.068} { 0.056} {} {2} {(60.44,65.10) (56.95,64.86)} 
    NET {} {} {} {} {} {result_flat[22]} {} { 0.000} { 0.000} {0.007} {2.756} { 0.068} { 0.056} {} {} {} 
    INST {U1319} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.091} { 0.079} {} {1} {(58.65,64.16) (58.29,64.49)} 
    NET {} {} {} {} {} {n165} {} { 0.000} { 0.000} {0.005} {1.445} { 0.091} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 298
PATH 299
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {acc_reg_out_reg[15]2} {CK}
  ENDPT {acc_reg_out_reg[15]2} {D} {DFFS_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {acc_reg_out_reg[15]2} {CK} {DFFS_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.019} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.011} {106.213} { 0.003} {-0.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {acc_reg_out_reg[15]2} {CK} {R} {QN} {R} {} {DFFS_X1} { 0.043} { 0.000} {0.005} {} { 0.046} { 0.034} {} {3} {(66.11,33.29) (67.61,33.70)} 
    NET {} {} {} {} {} {acc_out[1><0><15]} {} { 0.000} { 0.000} {0.005} {1.156} { 0.046} { 0.034} {} {} {} 
    INST {FE_PHC135_acc_out_1__0__15} {A} {R} {Z} {R} {} {BUF_X1} { 0.013} { 0.000} {0.003} {} { 0.059} { 0.047} {} {1} {(68.27,34.41) (68.63,34.07)} 
    NET {} {} {} {} {} {FE_PHN135_acc_out_1__0__15} {} { 0.000} { 0.000} {0.003} {0.936} { 0.059} { 0.047} {} {} {} 
    INST {FE_PHC120_acc_out_1__0__15} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.019} { 0.000} {0.005} {} { 0.078} { 0.066} {} {1} {(67.70,34.41) (68.08,34.03)} 
    NET {} {} {} {} {} {FE_PHN120_acc_out_1__0__15} {} { 0.000} { 0.000} {0.005} {2.009} { 0.078} { 0.066} {} {} {} 
    INST {U1090} {B1} {R} {ZN} {F} {} {AOI22_X1} { 0.011} { 0.000} {0.005} {} { 0.089} { 0.077} {} {1} {(64.92,34.41) (64.73,34.03)} 
    NET {} {} {} {} {} {n1376} {} { 0.000} { 0.000} {0.005} {1.233} { 0.089} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.010} { 0.000} {0.011} {106.213} { 0.003} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 299
PATH 300
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><11]} {CK}
  ENDPT {result_reg_reg[1><11]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><11]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.068} { 0.056} {} {2} {(65.34,67.90) (68.83,67.67)} 
    NET {} {} {} {} {} {result_flat[27]} {} { 0.000} { 0.000} {0.007} {2.714} { 0.068} { 0.056} {} {} {} 
    INST {U1324} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.091} { 0.079} {} {1} {(67.51,66.95) (67.87,67.29)} 
    NET {} {} {} {} {} {n160} {} { 0.000} { 0.000} {0.005} {1.487} { 0.091} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 300
PATH 301
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><7]} {CK}
  ENDPT {result_reg_reg[1><7]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><7]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.068} { 0.056} {} {2} {(60.81,67.90) (57.33,67.67)} 
    NET {} {} {} {} {} {result_flat[23]} {} { 0.000} { 0.000} {0.007} {2.789} { 0.068} { 0.056} {} {} {} 
    INST {U1320} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.091} { 0.079} {} {1} {(59.03,66.95) (58.67,67.29)} 
    NET {} {} {} {} {} {n164} {} { 0.000} { 0.000} {0.005} {1.445} { 0.091} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 301
PATH 302
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {weight_reg_reg[4]2} {CK}
  ENDPT {weight_reg_reg[4]2} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {preload_data[4]} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {preload_data[4]} {R} {} {} {preload_data[4]} {} {} {} {0.002} {11.825} { 0.041} { 0.030} {} {4} {(0.00,0.00) } 
    NET {} {} {} {} {} {preload_data[4]} {} { 0.000} { 0.000} {0.002} {11.825} { 0.041} { 0.030} {} {} {} 
    INST {U660} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.008} { 0.000} {0.005} {} { 0.050} { 0.038} {} {1} {(49.59,28.80) (49.91,28.67)} 
    NET {} {} {} {} {} {n633} {} { 0.000} { 0.000} {0.005} {1.860} { 0.050} { 0.038} {} {} {} 
    INST {U661} {A} {F} {ZN} {R} {} {INV_X1} { 0.007} { 0.000} {0.004} {} { 0.056} { 0.044} {} {1} {(48.96,28.80) (48.79,28.43)} 
    NET {} {} {} {} {} {n183} {} { 0.000} { 0.000} {0.004} {1.491} { 0.056} { 0.044} {} {} {} 
    INST {FE_PHC139_n183} {A} {R} {Z} {R} {} {BUF_X1} { 0.012} { 0.000} {0.004} {} { 0.069} { 0.057} {} {1} {(50.41,30.55) (50.77,30.89)} 
    NET {} {} {} {} {} {FE_PHN139_n183} {} { 0.000} { 0.000} {0.004} {1.276} { 0.069} { 0.057} {} {} {} 
    INST {FE_PHC106_n183} {A} {R} {Z} {R} {} {CLKBUF_X1} { 0.018} { 0.000} {0.005} {} { 0.087} { 0.075} {} {1} {(47.56,30.55) (47.94,30.93)} 
    NET {} {} {} {} {} {FE_PHN106_n183} {} { 0.000} { 0.000} {0.005} {1.580} { 0.087} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.005} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} { 0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 302
PATH 303
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><13]} {CK}
  ENDPT {result_reg_reg[1><13]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><13]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.007} {} { 0.068} { 0.056} {} {2} {(68.80,58.66) (65.31,58.90)} 
    NET {} {} {} {} {} {result_flat[29]} {} { 0.000} { 0.000} {0.007} {2.623} { 0.068} { 0.056} {} {} {} 
    INST {U1326} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.091} { 0.079} {} {1} {(64.35,58.55) (63.99,58.89)} 
    NET {} {} {} {} {} {n158} {} { 0.000} { 0.000} {0.006} {1.690} { 0.091} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 303
PATH 304
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><3]} {CK}
  ENDPT {result_reg_reg[1><3]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><3]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.067} { 0.055} {} {2} {(53.22,67.90) (49.73,67.67)} 
    NET {} {} {} {} {} {result_flat[19]} {} { 0.000} { 0.000} {0.007} {2.875} { 0.067} { 0.055} {} {} {} 
    INST {U1316} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.090} { 0.078} {} {1} {(52.19,66.95) (51.83,67.29)} 
    NET {} {} {} {} {} {n168} {} { 0.000} { 0.000} {0.005} {1.376} { 0.090} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 304
PATH 305
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><8]} {CK}
  ENDPT {result_reg_reg[0><8]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><8]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.007} {} { 0.057} { 0.045} {} {2} {(19.02,67.06) (15.53,67.30)} 
    NET {} {} {} {} {} {result_flat[8]} {} { 0.000} { 0.000} {0.007} {2.969} { 0.057} { 0.045} {} {} {} 
    INST {U1303} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.081} { 0.069} {} {1} {(17.35,65.20) (18.28,64.87)} 
    NET {} {} {} {} {} {n195} {} { 0.000} { 0.000} {0.005} {1.459} { 0.081} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 305
PATH 306
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><4]} {CK}
  ENDPT {result_reg_reg[0><4]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.082}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><4]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.062} { 0.000} {0.007} {} { 0.058} { 0.046} {} {2} {(28.14,67.06) (24.65,67.30)} 
    NET {} {} {} {} {} {result_flat[4]} {} { 0.000} { 0.000} {0.007} {3.015} { 0.058} { 0.046} {} {} {} 
    INST {U1299} {A} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.082} { 0.070} {} {1} {(25.90,65.20) (26.83,64.87)} 
    NET {} {} {} {} {} {n199} {} { 0.000} { 0.000} {0.005} {1.514} { 0.082} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} { 0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 306
PATH 307
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><12]} {CK}
  ENDPT {result_reg_reg[1><12]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><12]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.068} { 0.056} {} {2} {(68.80,64.26) (65.31,64.50)} 
    NET {} {} {} {} {} {result_flat[28]} {} { 0.000} { 0.000} {0.007} {2.963} { 0.068} { 0.056} {} {} {} 
    INST {U1325} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.091} { 0.079} {} {1} {(67.32,62.41) (67.68,62.07)} 
    NET {} {} {} {} {} {n159} {} { 0.000} { 0.000} {0.005} {1.467} { 0.091} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 307
PATH 308
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><9]} {CK}
  ENDPT {result_reg_reg[0><9]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.004}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.069}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><9]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.061} { 0.000} {0.007} {} { 0.057} { 0.045} {} {2} {(17.50,67.90) (14.01,67.67)} 
    NET {} {} {} {} {} {result_flat[9]} {} { 0.000} { 0.000} {0.007} {2.962} { 0.057} { 0.045} {} {} {} 
    INST {U1304} {A} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.081} { 0.069} {} {1} {(15.26,65.20) (16.19,64.87)} 
    NET {} {} {} {} {} {n194} {} { 0.000} { 0.000} {0.006} {1.657} { 0.081} { 0.069} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 308
PATH 309
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><2]} {CK}
  ENDPT {result_reg_reg[1><2]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.078}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.032} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><2]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.067} { 0.055} {} {2} {(50.75,67.06) (47.26,67.30)} 
    NET {} {} {} {} {} {result_flat[18]} {} { 0.000} { 0.000} {0.007} {3.020} { 0.067} { 0.055} {} {} {} 
    INST {U1315} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.090} { 0.078} {} {1} {(49.46,65.20) (49.82,64.87)} 
    NET {} {} {} {} {} {n169} {} { 0.000} { 0.000} {0.005} {1.468} { 0.090} { 0.078} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.007} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.005} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 309
PATH 310
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><10]} {CK}
  ENDPT {result_reg_reg[1><10]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.079}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.033} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><10]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.008} {} { 0.068} { 0.056} {} {2} {(63.09,56.70) (59.61,56.47)} 
    NET {} {} {} {} {} {result_flat[26]} {} { 0.000} { 0.000} {0.008} {3.165} { 0.068} { 0.056} {} {} {} 
    INST {U1323} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.005} {} { 0.091} { 0.079} {} {1} {(64.35,55.76) (63.99,56.09)} 
    NET {} {} {} {} {} {n161} {} { 0.000} { 0.000} {0.005} {1.403} { 0.091} { 0.079} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.007} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.006} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 310
PATH 311
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><0]} {CK}
  ENDPT {result_reg_reg[1><0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.033} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><0]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.066} { 0.053} {} {2} {(46.19,67.06) (42.70,67.30)} 
    NET {} {} {} {} {} {result_flat[16]} {} { 0.000} { 0.000} {0.007} {3.031} { 0.066} { 0.053} {} {} {} 
    INST {U1313} {B} {R} {Z} {R} {} {MUX2_X1} { 0.023} { 0.000} {0.006} {} { 0.089} { 0.077} {} {1} {(44.78,65.20) (44.42,64.87)} 
    NET {} {} {} {} {} {n171} {} { 0.000} { 0.000} {0.006} {1.653} { 0.089} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.007} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.006} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 311
PATH 312
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[1><1]} {CK}
  ENDPT {result_reg_reg[1><1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.033} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.019} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.010} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><1]} {CK} {R} {Q} {R} {} {DFFR_X1} { 0.063} { 0.000} {0.007} {} { 0.066} { 0.053} {} {2} {(49.23,67.90) (45.74,67.67)} 
    NET {} {} {} {} {} {result_flat[17]} {} { 0.000} { 0.000} {0.007} {2.998} { 0.066} { 0.053} {} {} {} 
    INST {U1314} {B} {R} {Z} {R} {} {MUX2_X1} { 0.024} { 0.000} {0.006} {} { 0.089} { 0.077} {} {1} {(47.37,65.20) (47.73,64.87)} 
    NET {} {} {} {} {} {n170} {} { 0.000} { 0.000} {0.006} {1.693} { 0.089} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.007} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.006} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 312
PATH 313
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {cycle_reg[2]} {CK}
  ENDPT {cycle_reg[2]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.033} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.020} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.002} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[2]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.049} { 0.000} {0.009} {} { 0.051} { 0.038} {} {4} {(45.62,59.50) (42.51,59.48)} 
    NET {} {} {} {} {} {n1347} {} { 0.000} { 0.000} {0.009} {3.614} { 0.051} { 0.038} {} {} {} 
    INST {U780} {A2} {R} {ZN} {F} {} {OAI22_X1} { 0.009} { 0.000} {0.004} {} { 0.060} { 0.047} {} {1} {(43.88,58.55) (44.21,58.69)} 
    NET {} {} {} {} {} {n320} {} { 0.000} { 0.000} {0.004} {1.282} { 0.060} { 0.047} {} {} {} 
    INST {FE_PHC144_n320} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.074} { 0.061} {} {1} {(46.42,59.61) (46.78,59.27)} 
    NET {} {} {} {} {} {FE_PHN144_n320} {} { 0.000} { 0.000} {0.003} {0.887} { 0.074} { 0.061} {} {} {} 
    INST {FE_PHC127_n320} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.016} { 0.000} {0.005} {} { 0.090} { 0.077} {} {1} {(45.85,59.61) (46.23,59.23)} 
    NET {} {} {} {} {} {FE_PHN127_n320} {} { 0.000} { 0.000} {0.005} {1.262} { 0.090} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.007} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.007} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.006} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.002} { 0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 313
PATH 314
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {cycle_reg[0]} {CK}
  ENDPT {cycle_reg[0]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {} {start} {} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.041}
    {=} {Beginpoint Arrival Time} {0.041}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {start} {R} {} {} {start} {} {} {} {0.002} {5.522} { 0.041} { 0.028} {} {3} {(0.00,0.00) } 
    NET {} {} {} {} {} {start} {} { 0.000} { 0.000} {0.002} {5.522} { 0.041} { 0.028} {} {} {} 
    INST {U791} {A3} {R} {ZN} {F} {} {NOR3_X1} { 0.005} { 0.000} {0.004} {} { 0.047} { 0.034} {} {1} {(41.10,56.80) (41.27,56.43)} 
    NET {} {} {} {} {} {n716} {} { 0.000} { 0.000} {0.004} {1.037} { 0.047} { 0.034} {} {} {} 
    INST {FE_PHC140_n716} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.061} { 0.048} {} {1} {(40.53,56.80) (40.89,56.47)} 
    NET {} {} {} {} {} {FE_PHN140_n716} {} { 0.000} { 0.000} {0.003} {1.136} { 0.061} { 0.048} {} {} {} 
    INST {FE_PHC112_n716} {A} {F} {Z} {F} {} {CLKBUF_X1} { 0.017} { 0.000} {0.005} {} { 0.078} { 0.065} {} {1} {(42.05,58.55) (42.43,58.93)} 
    NET {} {} {} {} {} {FE_PHN112_n716} {} { 0.000} { 0.000} {0.005} {1.721} { 0.078} { 0.065} {} {} {} 
    INST {U792} {A1} {F} {ZN} {R} {} {NOR2_X1} { 0.013} { 0.000} {0.009} {} { 0.090} { 0.077} {} {1} {(42.37,56.80) (42.50,56.43)} 
    NET {} {} {} {} {} {n317} {} { 0.000} { 0.000} {0.009} {1.825} { 0.090} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.007} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.007} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.006} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.003} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 314
PATH 315
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {result_reg_reg[0><15]} {CK}
  ENDPT {result_reg_reg[0><15]} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.034} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.033} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.020} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><15]} {CK} {R} {QN} {R} {} {DFFR_X1} { 0.046} { 0.000} {0.007} {} { 0.049} { 0.035} {} {2} {(41.24,67.90) (38.13,67.88)} 
    NET {} {} {} {} {} {n1344} {} { 0.000} { 0.000} {0.007} {2.051} { 0.049} { 0.035} {} {} {} 
    INST {U1310} {B1} {R} {ZN} {F} {} {AOI22_X1} { 0.012} { 0.000} {0.006} {} { 0.061} { 0.047} {} {1} {(38.89,65.20) (38.70,64.83)} 
    NET {} {} {} {} {} {n188} {} { 0.000} { 0.000} {0.006} {1.806} { 0.061} { 0.047} {} {} {} 
    INST {FE_PHC126_n188} {A} {F} {Z} {F} {} {CLKBUF_X3} { 0.016} { 0.000} {0.004} {} { 0.077} { 0.063} {} {1} {(40.72,66.95) (41.09,67.30)} 
    NET {} {} {} {} {} {FE_PHN126_n188} {} { 0.000} { 0.000} {0.004} {1.056} { 0.077} { 0.063} {} {} {} 
    INST {FE_PHC143_n188} {A} {F} {Z} {F} {} {BUF_X1} { 0.014} { 0.000} {0.003} {} { 0.091} { 0.077} {} {1} {(40.15,66.95) (40.51,67.29)} 
    NET {} {} {} {} {} {FE_PHN143_n188} {} { 0.000} { 0.000} {0.003} {1.211} { 0.091} { 0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.006} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.006} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.007} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} { 0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 315
PATH 316
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]3} {CK}
  ENDPT {x_reg_out_reg[5]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.036} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.023} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.014} {} { 0.065} { 0.049} {} {11} {(26.59,39.90) (30.07,39.66)} 
    NET {} {} {} {} {} {x_out[0><1><5]} {} { 0.000} { 0.000} {0.014} {13.395} { 0.065} { 0.049} {} {} {} 
    INST {U741} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.085} { 0.069} {} {1} {(38.95,42.80) (39.27,42.67)} 
    NET {} {} {} {} {} {n683} {} { 0.000} { 0.000} {0.012} {2.008} { 0.085} { 0.069} {} {} {} 
    INST {U742} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.090} { 0.074} {} {1} {(41.10,42.80) (41.27,42.43)} 
    NET {} {} {} {} {} {n238} {} { 0.000} { 0.000} {0.004} {1.313} { 0.090} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.004} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.004} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.009} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} {-0.000} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 316
PATH 317
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]3} {CK}
  ENDPT {x_reg_out_reg[7]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.036} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.023} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.005} { 0.000} {0.012} {111.968} {-0.001} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.067} { 0.000} {0.012} {} { 0.065} { 0.049} {} {10} {(38.20,39.06) (34.72,39.30)} 
    NET {} {} {} {} {} {x_out[0><1><7]} {} { 0.000} { 0.000} {0.012} {11.170} { 0.066} { 0.050} {} {} {} 
    INST {U745} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.012} {} { 0.085} { 0.069} {} {1} {(38.95,40.01) (39.27,39.87)} 
    NET {} {} {} {} {} {n685} {} { 0.000} { 0.000} {0.012} {2.077} { 0.085} { 0.069} {} {} {} 
    INST {U746} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.090} { 0.074} {} {1} {(39.77,41.76) (39.94,42.13)} 
    NET {} {} {} {} {} {n236} {} { 0.000} { 0.000} {0.004} {1.315} { 0.090} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.004} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.004} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.009} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} {-0.000} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 317
PATH 318
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[7]2} {CK}
  ENDPT {x_reg_out_reg[7]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[7]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.037} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.036} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.024} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[7]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.010} {} { 0.065} { 0.049} {} {9} {(45.20,11.90) (48.69,11.67)} 
    NET {} {} {} {} {} {x_out[1><0><7]} {} { 0.000} { 0.000} {0.010} {9.279} { 0.065} { 0.049} {} {} {} 
    INST {U747} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.011} {} { 0.086} { 0.070} {} {1} {(43.07,12.01) (42.88,11.87)} 
    NET {} {} {} {} {} {n686} {} { 0.000} { 0.000} {0.011} {1.934} { 0.086} { 0.070} {} {} {} 
    INST {U748} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.091} { 0.075} {} {1} {(44.33,12.01) (44.50,11.63)} 
    NET {} {} {} {} {} {n260} {} { 0.000} { 0.000} {0.004} {1.275} { 0.091} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.003} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.003} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.010} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 318
PATH 319
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]3} {CK}
  ENDPT {x_reg_out_reg[6]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.073}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.037} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.024} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.004} { 0.000} {0.009} {106.213} {-0.003} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.014} {} { 0.066} { 0.049} {} {11} {(29.05,39.06) (32.54,39.30)} 
    NET {} {} {} {} {} {x_out[0><1><6]} {} { 0.000} { 0.000} {0.014} {14.029} { 0.066} { 0.049} {} {} {} 
    INST {U737} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.085} { 0.068} {} {1} {(40.09,38.95) (40.41,39.09)} 
    NET {} {} {} {} {} {n681} {} { 0.000} { 0.000} {0.012} {1.906} { 0.085} { 0.068} {} {} {} 
    INST {U738} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.090} { 0.073} {} {1} {(41.29,38.95) (41.46,39.33)} 
    NET {} {} {} {} {} {n237} {} { 0.000} { 0.000} {0.004} {1.266} { 0.090} { 0.073} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.003} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.003} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.010} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.006} { 0.000} {0.012} {111.968} {-0.001} { 0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 319
PATH 320
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[5]2} {CK}
  ENDPT {x_reg_out_reg[5]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[5]2} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.038} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.037} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.024} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} {-0.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[5]2} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.064} { 0.000} {0.010} {} { 0.065} { 0.048} {} {9} {(42.93,13.86) (46.41,14.10)} 
    NET {} {} {} {} {} {x_out[1><0><5]} {} { 0.000} { 0.000} {0.010} {9.262} { 0.065} { 0.048} {} {} {} 
    INST {U731} {B1} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.087} { 0.069} {} {1} {(40.60,12.01) (40.41,11.87)} 
    NET {} {} {} {} {} {n678} {} { 0.000} { 0.000} {0.012} {2.083} { 0.087} { 0.069} {} {} {} 
    INST {U732} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.092} { 0.075} {} {1} {(39.20,13.76) (39.37,14.13)} 
    NET {} {} {} {} {} {n262} {} { 0.000} { 0.000} {0.004} {1.556} { 0.092} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.003} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.002} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.011} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 320
PATH 321
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]3} {CK}
  ENDPT {x_reg_out_reg[1]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.039} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.025} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.013} {111.968} { 0.001} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.014} {} { 0.070} { 0.051} {} {11} {(38.40,50.26) (34.91,50.50)} 
    NET {} {} {} {} {} {x_out[0><1><1]} {} { 0.000} { 0.000} {0.014} {12.747} { 0.070} { 0.051} {} {} {} 
    INST {U723} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.089} { 0.070} {} {1} {(40.47,51.20) (40.79,51.07)} 
    NET {} {} {} {} {} {n674} {} { 0.000} { 0.000} {0.011} {1.874} { 0.089} { 0.070} {} {} {} 
    INST {U724} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.075} {} {1} {(40.98,50.16) (40.81,50.53)} 
    NET {} {} {} {} {} {n242} {} { 0.000} { 0.000} {0.004} {1.336} { 0.094} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.002} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.001} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.012} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.008} { 0.000} {0.013} {111.968} { 0.001} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 321
PATH 322
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]3} {CK}
  ENDPT {x_reg_out_reg[2]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.039} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.026} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.013} {111.968} { 0.000} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.014} {} { 0.069} { 0.050} {} {11} {(39.91,48.30) (36.43,48.06)} 
    NET {} {} {} {} {} {x_out[0><1><2]} {} { 0.000} { 0.000} {0.014} {12.638} { 0.069} { 0.050} {} {} {} 
    INST {U721} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.088} { 0.070} {} {1} {(40.47,47.36) (40.79,47.49)} 
    NET {} {} {} {} {} {n673} {} { 0.000} { 0.000} {0.011} {1.925} { 0.088} { 0.070} {} {} {} 
    INST {U722} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.075} {} {1} {(41.10,48.41) (41.27,48.03)} 
    NET {} {} {} {} {} {n241} {} { 0.000} { 0.000} {0.004} {1.286} { 0.093} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.001} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.001} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.012} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.013} {111.968} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 322
PATH 323
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]3} {CK}
  ENDPT {x_reg_out_reg[4]3} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]1} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.039} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.026} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]1} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.014} {} { 0.069} { 0.050} {} {11} {(38.20,45.50) (34.72,45.27)} 
    NET {} {} {} {} {} {x_out[0><1><4]} {} { 0.000} { 0.000} {0.014} {12.693} { 0.069} { 0.050} {} {} {} 
    INST {U739} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.088} { 0.069} {} {1} {(39.13,44.55) (39.46,44.69)} 
    NET {} {} {} {} {} {n682} {} { 0.000} { 0.000} {0.012} {2.033} { 0.088} { 0.069} {} {} {} 
    INST {U740} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.093} { 0.074} {} {1} {(41.48,44.55) (41.65,44.93)} 
    NET {} {} {} {} {} {n239} {} { 0.000} { 0.000} {0.004} {1.248} { 0.093} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.001} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.001} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.012} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.007} { 0.000} {0.012} {111.968} { 0.000} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 323
PATH 324
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[3]2} {CK}
  ENDPT {x_reg_out_reg[3]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.039} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.026} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.014} {} { 0.069} { 0.050} {} {11} {(37.83,14.70) (34.34,14.46)} 
    NET {} {} {} {} {} {x_out[0><0><3]} {} { 0.000} { 0.000} {0.014} {12.901} { 0.069} { 0.050} {} {} {} 
    INST {U727} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.089} { 0.069} {} {1} {(39.90,16.55) (40.22,16.69)} 
    NET {} {} {} {} {} {n676} {} { 0.000} { 0.000} {0.011} {1.924} { 0.089} { 0.069} {} {} {} 
    INST {U728} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(41.48,16.55) (41.65,16.93)} 
    NET {} {} {} {} {} {n264} {} { 0.000} { 0.000} {0.004} {1.295} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.001} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.000} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.012} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 324
PATH 325
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[1]2} {CK}
  ENDPT {x_reg_out_reg[1]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.039} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.026} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.068} { 0.000} {0.014} {} { 0.069} { 0.050} {} {11} {(39.73,20.30) (36.24,20.07)} 
    NET {} {} {} {} {} {x_out[0><0><1]} {} { 0.000} { 0.000} {0.014} {13.093} { 0.069} { 0.050} {} {} {} 
    INST {U735} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.089} { 0.069} {} {1} {(39.52,19.36) (39.84,19.49)} 
    NET {} {} {} {} {} {n680} {} { 0.000} { 0.000} {0.011} {1.928} { 0.089} { 0.069} {} {} {} 
    INST {U736} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(40.34,20.41) (40.51,20.03)} 
    NET {} {} {} {} {} {n266} {} { 0.000} { 0.000} {0.004} {1.285} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.001} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.000} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.012} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 325
PATH 326
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[4]2} {CK}
  ENDPT {x_reg_out_reg[4]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.040} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.026} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.014} {} { 0.070} { 0.050} {} {11} {(38.20,13.86) (34.72,14.10)} 
    NET {} {} {} {} {} {x_out[0><0><4]} {} { 0.000} { 0.000} {0.014} {13.475} { 0.070} { 0.050} {} {} {} 
    INST {U729} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.089} { 0.069} {} {1} {(40.27,13.76) (40.60,13.89)} 
    NET {} {} {} {} {} {n677} {} { 0.000} { 0.000} {0.011} {1.848} { 0.089} { 0.069} {} {} {} 
    INST {U730} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.075} {} {1} {(40.60,14.80) (40.43,14.43)} 
    NET {} {} {} {} {} {n263} {} { 0.000} { 0.000} {0.004} {1.389} { 0.094} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.001} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.000} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.013} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 326
PATH 327
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[2]2} {CK}
  ENDPT {x_reg_out_reg[2]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.040} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.026} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.014} {} { 0.069} { 0.050} {} {11} {(38.20,17.50) (34.72,17.27)} 
    NET {} {} {} {} {} {x_out[0><0><2]} {} { 0.000} { 0.000} {0.014} {13.201} { 0.069} { 0.050} {} {} {} 
    INST {U725} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.019} { 0.000} {0.011} {} { 0.089} { 0.069} {} {1} {(40.27,17.61) (40.60,17.47)} 
    NET {} {} {} {} {} {n675} {} { 0.000} { 0.000} {0.011} {1.884} { 0.089} { 0.069} {} {} {} 
    INST {U726} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.074} {} {1} {(41.48,17.61) (41.65,17.23)} 
    NET {} {} {} {} {} {n265} {} { 0.000} { 0.000} {0.004} {1.411} { 0.094} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.001} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.000} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.013} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.001} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 327
PATH 328
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[6]2} {CK}
  ENDPT {x_reg_out_reg[6]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.075}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.040} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.039} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.026} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.069} { 0.000} {0.014} {} { 0.070} { 0.050} {} {11} {(30.96,11.06) (34.44,11.29)} 
    NET {} {} {} {} {} {x_out[0><0><6]} {} { 0.000} { 0.000} {0.014} {13.398} { 0.070} { 0.050} {} {} {} 
    INST {U733} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.020} { 0.000} {0.012} {} { 0.089} { 0.070} {} {1} {(42.55,10.96) (42.88,11.09)} 
    NET {} {} {} {} {} {n679} {} { 0.000} { 0.000} {0.012} {1.976} { 0.089} { 0.070} {} {} {} 
    INST {U734} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.094} { 0.075} {} {1} {(44.90,10.96) (45.07,11.33)} 
    NET {} {} {} {} {} {n261} {} { 0.000} { 0.000} {0.004} {1.255} { 0.094} { 0.075} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.000} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.000} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.013} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.008} { 0.000} {0.011} {106.213} { 0.001} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 328
PATH 329
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {global_state_reg[1]} {CK}
  ENDPT {global_state_reg[1]} {D} {DFFR_X1} {R} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {cycle_reg[2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.004}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.070}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.095}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.045} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.045} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.032} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.009} { 0.000} {0.013} {111.968} { 0.002} {-0.023} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {cycle_reg[2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.059} { 0.000} {0.006} {} { 0.061} { 0.036} {} {4} {(45.62,59.50) (42.13,59.27)} 
    NET {} {} {} {} {} {cycle[2]} {} { 0.000} { 0.000} {0.006} {3.572} { 0.061} { 0.036} {} {} {} 
    INST {U784} {A} {F} {ZN} {R} {} {OAI211_X1} { 0.014} { 0.000} {0.010} {} { 0.075} { 0.050} {} {2} {(40.86,59.61) (40.53,59.37)} 
    NET {} {} {} {} {} {n712} {} { 0.000} { 0.000} {0.010} {3.692} { 0.075} { 0.050} {} {} {} 
    INST {U789} {A} {R} {ZN} {F} {} {OAI21_X1} { 0.010} { 0.000} {0.005} {} { 0.086} { 0.061} {} {1} {(39.52,59.61) (39.20,59.37)} 
    NET {} {} {} {} {} {n714} {} { 0.000} { 0.000} {0.005} {1.875} { 0.086} { 0.061} {} {} {} 
    INST {U790} {A2} {F} {ZN} {R} {} {NAND2_X1} { 0.009} { 0.000} {0.005} {} { 0.095} { 0.070} {} {1} {(38.63,61.36) (38.82,61.52)} 
    NET {} {} {} {} {} {n318} {} { 0.000} { 0.000} {0.005} {1.611} { 0.095} { 0.070} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} { 0.005} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} { 0.005} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} { 0.018} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} { 0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 329
PATH 330
  VIEW  nangate_view_hold
  CHECK_TYPE {Hold Check}
  REF {x_reg_out_reg[0]2} {CK}
  ENDPT {x_reg_out_reg[0]2} {D} {DFFR_X1} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {x_reg_out_reg[0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.048} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.048} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} {-0.035} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {x_reg_out_reg[0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.076} { 0.000} {0.020} {} { 0.076} { 0.048} {} {17} {(36.84,22.26) (40.33,22.50)} 
    NET {} {} {} {} {} {x_out[0><0><0]} {} { 0.000} { 0.000} {0.020} {19.382} { 0.076} { 0.048} {} {} {} 
    INST {U743} {A2} {F} {ZN} {R} {} {OAI22_X1} { 0.021} { 0.000} {0.012} {} { 0.097} { 0.069} {} {1} {(41.80,22.16) (41.48,22.29)} 
    NET {} {} {} {} {} {n684} {} { 0.000} { 0.000} {0.012} {1.891} { 0.097} { 0.069} {} {} {} 
    INST {U744} {A} {R} {ZN} {F} {} {INV_X1} { 0.005} { 0.000} {0.004} {} { 0.102} { 0.074} {} {1} {(42.43,22.16) (42.60,22.53)} 
    NET {} {} {} {} {} {n267} {} { 0.000} { 0.000} {0.004} {1.305} { 0.102} { 0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} { 0.008} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} { 0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00062} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.007} {} {-0.007} { 0.021} {} {81} {(13.59,23.21) (16.79,22.83)} 
    NET {} {} {} {} {} {CTS_3} {} { 0.007} { 0.000} {0.011} {106.213} { 0.000} { 0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 330
PATH 331
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[13]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.051}
    {} {Slack Time} {0.037}
  END_SLK_CLC
  SLK 0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.058} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.057} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.044} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.007} {111.968} {-0.005} {-0.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.005} {} { 0.051} { 0.014} {} {2} {(13.70,48.30) (10.21,48.06)} 
    NET {} {} {} {} {} {result_flat[13]} {} { 0.000} { 0.000} {0.005} {2.743} { 0.051} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 331
PATH 332
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[12]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.058} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.058} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.045} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.004} {-0.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.005} {} { 0.052} { 0.014} {} {2} {(13.88,56.70) (10.40,56.47)} 
    NET {} {} {} {} {} {result_flat[12]} {} { 0.000} { 0.000} {0.005} {2.576} { 0.052} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 332
PATH 333
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[14]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.058} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.058} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.045} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.008} {111.968} {-0.004} {-0.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.005} {} { 0.052} { 0.014} {} {2} {(13.70,59.50) (10.21,59.27)} 
    NET {} {} {} {} {} {result_flat[14]} {} { 0.000} { 0.000} {0.005} {2.645} { 0.052} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 333
PATH 334
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[10]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.058} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.058} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.045} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.005} {} { 0.052} { 0.014} {} {2} {(13.88,65.10) (10.40,64.86)} 
    NET {} {} {} {} {} {result_flat[10]} {} { 0.000} { 0.000} {0.005} {2.645} { 0.052} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 334
PATH 335
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[11]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.058} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.058} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.045} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.005} {} { 0.052} { 0.014} {} {2} {(13.70,67.90) (10.21,67.67)} 
    NET {} {} {} {} {} {result_flat[11]} {} { 0.000} { 0.000} {0.005} {2.675} { 0.052} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 335
PATH 336
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[7]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.058} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.058} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.045} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.005} {} { 0.052} { 0.014} {} {2} {(21.30,67.90) (17.81,67.67)} 
    NET {} {} {} {} {} {result_flat[7]} {} { 0.000} { 0.000} {0.005} {2.762} { 0.052} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 336
PATH 337
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[6]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.058} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.058} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.045} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.043} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.005} {} { 0.052} { 0.014} {} {2} {(21.84,67.90) (25.32,67.67)} 
    NET {} {} {} {} {} {result_flat[6]} {} { 0.000} { 0.000} {0.005} {2.791} { 0.052} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 337
PATH 338
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[8]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.059} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.058} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.045} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.043} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.052} { 0.014} {} {2} {(19.02,67.06) (15.53,67.30)} 
    NET {} {} {} {} {} {result_flat[8]} {} { 0.000} { 0.000} {0.006} {2.937} { 0.052} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 338
PATH 339
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[9]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.059} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.058} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.045} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.043} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.052} { 0.014} {} {2} {(17.50,67.90) (14.01,67.67)} 
    NET {} {} {} {} {} {result_flat[9]} {} { 0.000} { 0.000} {0.006} {2.930} { 0.052} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 339
PATH 340
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[5]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.039}
  END_SLK_CLC
  SLK 0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.059} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.058} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.046} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.008} {111.968} {-0.004} {-0.043} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.052} { 0.014} {} {2} {(20.73,58.66) (17.24,58.90)} 
    NET {} {} {} {} {} {result_flat[5]} {} { 0.000} { 0.000} {0.006} {2.860} { 0.052} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 340
PATH 341
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[2]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.053}
    {} {Slack Time} {0.039}
  END_SLK_CLC
  SLK 0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.059} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.059} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.046} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.005} {} { 0.053} { 0.014} {} {2} {(33.27,67.90) (29.78,67.67)} 
    NET {} {} {} {} {} {result_flat[2]} {} { 0.000} { 0.000} {0.005} {2.691} { 0.053} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 341
PATH 342
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[3]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.053}
    {} {Slack Time} {0.039}
  END_SLK_CLC
  SLK 0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.060} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.059} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.046} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.043} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.053} { 0.014} {} {2} {(29.46,67.90) (25.98,67.67)} 
    NET {} {} {} {} {} {result_flat[3]} {} { 0.000} { 0.000} {0.006} {2.894} { 0.053} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 342
PATH 343
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[4]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.053}
    {} {Slack Time} {0.039}
  END_SLK_CLC
  SLK 0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.060} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.059} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.046} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.004} { 0.000} {0.008} {111.968} {-0.003} {-0.043} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.006} {} { 0.053} { 0.014} {} {2} {(28.14,67.06) (24.65,67.30)} 
    NET {} {} {} {} {} {result_flat[4]} {} { 0.000} { 0.000} {0.006} {2.983} { 0.053} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 343
PATH 344
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[15]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.059}
    {} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.065} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.065} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.052} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><15]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.005} {} { 0.059} { 0.014} {} {2} {(41.24,67.90) (37.76,67.67)} 
    NET {} {} {} {} {} {result_flat[15]} {} { 0.000} { 0.000} {0.005} {1.500} { 0.059} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 344
PATH 345
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[31]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><15]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.059}
    {} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.065} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.065} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.052} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><15]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.056} { 0.000} {0.005} {} { 0.059} { 0.014} {} {2} {(45.23,67.90) (41.75,67.67)} 
    NET {} {} {} {} {} {result_flat[31]} {} { 0.000} { 0.000} {0.005} {1.500} { 0.059} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 345
PATH 346
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[1]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.060}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.067} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.066} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.054} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.060} { 0.014} {} {2} {(37.26,67.90) (33.77,67.67)} 
    NET {} {} {} {} {} {result_flat[1]} {} { 0.000} { 0.000} {0.005} {2.602} { 0.060} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 346
PATH 347
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[0]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[0><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.061}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.067} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.067} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.054} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[0><0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.061} { 0.014} {} {2} {(38.59,67.06) (35.10,67.30)} 
    NET {} {} {} {} {} {result_flat[0]} {} { 0.000} { 0.000} {0.006} {2.876} { 0.061} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 347
PATH 348
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[16]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><0]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.061}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.067} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.067} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.054} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><0]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.061} { 0.014} {} {2} {(46.19,67.06) (42.70,67.30)} 
    NET {} {} {} {} {} {result_flat[16]} {} { 0.000} { 0.000} {0.006} {2.993} { 0.061} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 348
PATH 349
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[17]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><1]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.061}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.067} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.067} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.054} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.010} { 0.000} {0.013} {111.968} { 0.003} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><1]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.061} { 0.014} {} {2} {(49.23,67.90) (45.74,67.67)} 
    NET {} {} {} {} {} {result_flat[17]} {} { 0.000} { 0.000} {0.006} {2.960} { 0.061} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 349
PATH 350
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[20]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><4]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.062}
    {} {Slack Time} {0.048}
  END_SLK_CLC
  SLK 0.048
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.068} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.068} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.055} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><4]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.062} { 0.014} {} {2} {(53.56,67.90) (57.05,67.67)} 
    NET {} {} {} {} {} {result_flat[20]} {} { 0.000} { 0.000} {0.005} {2.719} { 0.062} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 350
PATH 351
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[19]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><3]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.062}
    {} {Slack Time} {0.048}
  END_SLK_CLC
  SLK 0.048
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.068} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.068} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.055} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><3]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.062} { 0.014} {} {2} {(53.22,67.90) (49.73,67.67)} 
    NET {} {} {} {} {} {result_flat[19]} {} { 0.000} { 0.000} {0.006} {2.837} { 0.062} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 351
PATH 352
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[18]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><2]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.062}
    {} {Slack Time} {0.048}
  END_SLK_CLC
  SLK 0.048
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.069} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.068} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.055} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.011} { 0.000} {0.014} {111.968} { 0.004} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><2]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.062} { 0.014} {} {2} {(50.75,67.06) (47.26,67.30)} 
    NET {} {} {} {} {} {result_flat[18]} {} { 0.000} { 0.000} {0.006} {2.983} { 0.062} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 352
PATH 353
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[21]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><5]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.069} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.068} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.056} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><5]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.063} { 0.014} {} {2} {(57.59,61.46) (54.10,61.70)} 
    NET {} {} {} {} {} {result_flat[21]} {} { 0.000} { 0.000} {0.005} {2.580} { 0.063} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 353
PATH 354
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[24]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><8]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.069} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.069} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.056} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><8]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.063} { 0.014} {} {2} {(64.81,67.90) (61.32,67.67)} 
    NET {} {} {} {} {} {result_flat[24]} {} { 0.000} { 0.000} {0.005} {2.572} { 0.063} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 354
PATH 355
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[27]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><11]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.069} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.069} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.056} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><11]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.063} { 0.014} {} {2} {(65.34,67.90) (68.83,67.67)} 
    NET {} {} {} {} {} {result_flat[27]} {} { 0.000} { 0.000} {0.005} {2.677} { 0.063} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 355
PATH 356
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[22]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><6]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.069} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.069} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.056} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><6]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.063} { 0.014} {} {2} {(60.44,65.10) (56.95,64.86)} 
    NET {} {} {} {} {} {result_flat[22]} {} { 0.000} { 0.000} {0.005} {2.719} { 0.063} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 356
PATH 357
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[25]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><9]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.069} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.069} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.056} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><9]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.063} { 0.014} {} {2} {(64.61,65.10) (61.13,64.86)} 
    NET {} {} {} {} {} {result_flat[25]} {} { 0.000} { 0.000} {0.005} {2.762} { 0.063} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 357
PATH 358
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[23]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><7]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.069} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.069} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.056} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><7]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.063} { 0.014} {} {2} {(60.81,67.90) (57.33,67.67)} 
    NET {} {} {} {} {} {result_flat[23]} {} { 0.000} { 0.000} {0.005} {2.752} { 0.063} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 358
PATH 359
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[29]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><13]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.069} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.069} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.056} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><13]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.063} { 0.014} {} {2} {(68.80,58.66) (65.31,58.90)} 
    NET {} {} {} {} {} {result_flat[29]} {} { 0.000} { 0.000} {0.005} {2.585} { 0.063} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 359
PATH 360
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[26]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><10]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.070} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.069} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.056} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.045} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><10]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.063} { 0.014} {} {2} {(63.09,56.70) (59.61,56.47)} 
    NET {} {} {} {} {} {result_flat[26]} {} { 0.000} { 0.000} {0.006} {3.127} { 0.063} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 360
PATH 361
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[28]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><12]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.070} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.069} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.056} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><12]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.006} {} { 0.063} { 0.014} {} {2} {(68.80,64.26) (65.31,64.50)} 
    NET {} {} {} {} {} {result_flat[28]} {} { 0.000} { 0.000} {0.006} {2.926} { 0.063} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 361
PATH 362
  VIEW  nangate_view_hold
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {result_flat[30]} {} {F} {leading} {clk} {clk(C)(P)(nangate_view_hold)*}
  BEGINPT {result_reg_reg[1><14]} {CK} {DFFR_X1} {R} {leading} {clk} {clk(D)(P)(nangate_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.055}
    {+} {Uncertainty} {0.069}
    {=} {Required Time} {0.014}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.063}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.020}
    {=} {Beginpoint Arrival Time} {-0.020}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.002} {55.775} {-0.020} {-0.070} {} {2} {(0.00,0.00) } 
    NET {} {} {} {} {} {clk} {} { 0.000} { 0.000} {0.002} {55.775} {-0.020} {-0.069} {} {} {} 
    INST {CTS_ccl_a_buf_00061} {A} {R} {Z} {R} {} {BUF_X32} { 0.013} { 0.000} {0.006} {} {-0.007} {-0.056} {} {84} {(13.97,40.01) (17.17,39.63)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.012} { 0.000} {0.014} {111.968} { 0.005} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {result_reg_reg[1><14]} {CK} {R} {Q} {F} {} {DFFR_X1} { 0.058} { 0.000} {0.005} {} { 0.063} { 0.014} {} {2} {(68.80,56.70) (65.31,56.47)} 
    NET {} {} {} {} {} {result_flat[30]} {} { 0.000} { 0.000} {0.005} {2.784} { 0.063} { 0.014} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 362

