Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Feb 13 15:49:27 2019
| Host         : ispc2016 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 12592 |     0 |    242400 |  5.19 |
|   LUT as Logic             | 12563 |     0 |    242400 |  5.18 |
|   LUT as Memory            |    29 |     0 |    112800 |  0.03 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |    29 |     0 |           |       |
| CLB Registers              |  3590 |     0 |    484800 |  0.74 |
|   Register as Flip Flop    |  3590 |     0 |    484800 |  0.74 |
|   Register as Latch        |     0 |     0 |    484800 |  0.00 |
| CARRY8                     |    80 |     0 |     30300 |  0.26 |
| F7 Muxes                   |  2705 |     0 |    121200 |  2.23 |
| F8 Muxes                   |  1247 |     0 |     60600 |  2.06 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 19    |          Yes |         Set |            - |
| 3571  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  3670 |     0 |     30300 | 12.11 |
|   CLBL                                    |  2423 |     0 |           |       |
|   CLBM                                    |  1247 |     0 |           |       |
| LUT as Logic                              | 12563 |     0 |    242400 |  5.18 |
|   using O5 output only                    |    34 |       |           |       |
|   using O6 output only                    | 11800 |       |           |       |
|   using O5 and O6                         |   729 |       |           |       |
| LUT as Memory                             |    29 |     0 |    112800 |  0.03 |
|   LUT as Distributed RAM                  |     0 |     0 |           |       |
|   LUT as Shift Register                   |    29 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |    29 |       |           |       |
|     using O5 and O6                       |     0 |       |           |       |
| LUT Flip Flop Pairs                       |   808 |     0 |    242400 |  0.33 |
|   fully used LUT-FF pairs                 |   101 |       |           |       |
|   LUT-FF pairs with one unused LUT output |   682 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |   644 |       |           |       |
| Unique Control Sets                       |   113 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  599 |     0 |       600 | 99.83 |
|   RAMB36/FIFO*    |  598 |     0 |       600 | 99.67 |
|     RAMB36E2 only |  598 |       |           |       |
|   RAMB18          |    2 |     0 |      1200 |  0.17 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   10 |     0 |      1920 |  0.52 |
|   DSP48E2 only |   10 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    5 |     5 |       520 |  0.96 |
| HPIOB            |    2 |     2 |       416 |  0.48 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    3 |     3 |       104 |  2.88 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       480 |  0.83 |
|   BUFGCE             |    4 |     0 |       240 |  1.67 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| LUT6       | 8893 |                 CLB |
| FDRE       | 3571 |            Register |
| MUXF7      | 2705 |                 CLB |
| LUT4       | 1799 |                 CLB |
| LUT5       | 1567 |                 CLB |
| MUXF8      | 1247 |                 CLB |
| LUT3       |  652 |                 CLB |
| RAMB36E2   |  598 |           Block Ram |
| LUT2       |  304 |                 CLB |
| CARRY8     |   80 |                 CLB |
| LUT1       |   77 |                 CLB |
| SRL16E     |   29 |                 CLB |
| FDSE       |   19 |            Register |
| DSP48E2    |   10 |          Arithmetic |
| BUFGCE     |    4 |               Clock |
| IBUFCTRL   |    3 |              Others |
| RAMB18E2   |    2 |           Block Ram |
| INBUF      |    2 |                 I/O |
| OBUF       |    1 |                 I/O |
| MMCME3_ADV |    1 |               Clock |
| DIFFINBUF  |    1 |                 I/O |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| design_1_rst_clk_wiz_0_100M_0 |    1 |
| design_1_nino_core_0_0        |    1 |
| design_1_clk_wiz_0_0          |    1 |
| design_1_blk_mem_gen_0_0      |    1 |
| design_1_axi_uartlite_0_0     |    1 |
+-------------------------------+------+


