P "CDS_LMAN_SYM_OUTLINE" "-300,1050,300,-700" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
M 300 1050 300 -700 -1 0
M -300 1050 300 1050 -1 0
M -300 -700 300 -700 -1 0
M -300 1050 -300 -700 -1 0
M 0 900 0 -700 -1 0
M 300 900 -300 900 -1 0
L 300 325 275 300 -1 74
L 275 300 300 275 -1 74
L 300 -375 275 -400 -1 74
L 275 -400 300 -425 -1 74
L 300 800 -300 800 -1 74
L 0 700 300 700 -1 74
L 0 -500 300 -500 -1 74
L 0 200 300 200 -1 74
L 0 100 300 100 -1 74
L 0 0 300 0 -1 74
L -300 500 0 500 -1 74
L -300 600 0 600 -1 74
L -300 -600 0 -600 -1 74
L -300 -450 0 -450 -1 74
L -300 300 0 300 -1 74
L -300 -50 0 -50 -1 74
L -300 50 0 50 -1 74
L -300 175 -275 150 -1 74
L -275 150 -300 125 -1 74
L -300 -525 -275 -550 -1 74
L -275 -550 -300 -575 -1 74
T 0 1000 0 0 32 0 0 1 0 3 0
DPU
T 0 950 0 0 32 0 0 1 0 8 74
XC2V2000
P "$LOCATION" "?" 0 0 0 0 23 0 0 0 0 0 0 0 0
P "SPLIT_INST" "TRUE" 0 0 0 0 23 0 0 0 0 0 0 0 0
P "LOCATION" "?" 0 1100 0 0 32 0 0 1 0 0 1 0 0
P "PART_NAME" "DPU" 25 225 0 0 23 0 0 0 0 0 0 0 0
P "NEEDS_NO_SIZE" "TRUE" 25 175 0 0 23 0 0 0 0 0 0 0 0
P "PATH" "?" 25 125 0 0 23 0 0 1 0 0 0 0 0
P "CDS_LMAN_SPLIT_NUMBER" "2 of 4" 0 0 0 0 28 0 0 0 0 0 0 0 0
L 350 350 300 350 -1 0
C 350 350 "RAM0_CLKO" 373 350 0 1 23 0 L
X "PIN_TEXT" "RAM0_CLKO" 275 350 0 0 23 0 0 2 0 0 1 0 0
A 325 400 25 0 360 0
C 350 400 "RAM0_CKE*" 373 400 0 1 23 0 L
X "PIN_TEXT" "RAM0_CKE*" 275 400 0 0 23 0 0 2 0 0 1 0 0
M -350 550 -300 550 -1 0
C -350 550 "2IQD<8..0>" -373 550 0 1 23 0 R
X "PIN_TEXT" "2IQD<8-0>" -275 550 0 0 23 0 0 0 0 0 1 0 0
A 325 -100 25 0 360 0
C 350 -100 "RAM1_CS*" 373 -100 0 1 23 0 L
X "PIN_TEXT" "RAM1_CS*" 275 -100 0 0 23 0 0 2 0 0 1 0 0
A 325 -150 25 0 360 0
C 350 -150 "RAM1_BE<3..0>*" 373 -150 0 1 23 0 L
X "PIN_TEXT" "RAM1_BE*<3-0>" 300 -150 0 0 22 0 0 2 0 0 1 0 0
A 325 -200 25 0 360 0
C 350 -200 "RAM1_WE*" 373 -200 0 1 23 0 L
X "PIN_TEXT" "RAM1_WE*" 275 -200 0 0 23 0 0 2 0 0 1 0 0
A 325 500 25 0 360 0
C 350 500 "RAM0_WE*" 373 500 0 1 23 0 L
X "PIN_TEXT" "RAM0_WE*" 275 500 0 0 23 0 0 2 0 0 1 0 0
M 350 150 300 150 -1 0
C 350 150 "RAM1_D<35..0>" 373 150 0 1 23 0 L
X "PIN_TEXT" "RAM1_D<35-0>" 300 150 0 0 23 0 0 2 0 0 1 0 74
L 350 -450 300 -450 -1 0
C 350 -450 "RAM1_ZZ" 373 -450 0 1 23 0 L
X "PIN_TEXT" "RAM1_ZZ" 275 -450 0 0 23 0 0 2 0 0 1 0 0
A 325 -250 25 0 360 0
C 350 -250 "RAM1_OE*" 373 -250 0 1 23 0 L
X "PIN_TEXT" "RAM1_OE*" 275 -250 0 0 23 0 0 2 0 0 1 0 0
A 325 -300 25 0 360 0
C 350 -300 "RAM1_CKE*" 373 -300 0 1 23 0 L
X "PIN_TEXT" "RAM1_CKE*" 275 -300 0 0 23 0 0 2 0 0 1 0 0
L 350 -400 300 -400 -1 0
C 350 -400 "RAM1_CLKI" 373 -400 0 1 23 0 L
X "PIN_TEXT" "RAM1_CLKI" 275 -400 0 0 23 0 0 2 0 0 1 0 0
A -325 -350 25 0 360 0
C -350 -350 "M_INT_CFG*" -373 -350 0 1 23 0 R
X "PIN_TEXT" "M_INT_CFG*" -275 -350 0 0 23 0 0 0 0 0 1 0 0
L -350 200 -300 200 -1 0
C -350 200 "2DIR" -373 200 0 1 23 0 R
X "PIN_TEXT" "2DIR" -275 200 0 0 23 0 0 0 0 0 1 0 0
M 350 750 300 750 -1 0
C 350 750 "RAM0_A<18..0>" 373 750 0 1 23 0 L
X "PIN_TEXT" "RAM0_A<18-0>" 300 750 0 0 23 0 0 2 0 0 1 0 0
A 325 550 25 0 360 0
C 350 550 "RAM0_BE<3..0>*" 373 550 0 1 23 0 L
X "PIN_TEXT" "RAM0_BE*<3-0>" 300 550 0 0 22 0 0 2 0 0 1 0 0
M -350 350 -300 350 -1 0
C -350 350 "2STS<1..0>" -373 350 0 1 23 0 R
X "PIN_TEXT" "2STS<1-0>" -275 350 0 0 23 0 0 0 0 0 1 0 0
A -325 400 25 0 360 0
C -350 400 "2SUSP*" -373 400 0 1 23 0 R
X "PIN_TEXT" "2SUSP*" -275 402 0 0 23 0 0 0 0 0 1 0 0
A -325 450 25 0 360 0
C -350 450 "2DVLD*" -373 450 0 1 23 0 R
X "PIN_TEXT" "2DVLD*" -275 450 0 0 23 0 0 0 0 0 1 0 0
L 350 650 300 650 -1 0
C 350 650 "RAM0_ADV" 373 650 0 1 23 0 L
X "PIN_TEXT" "RAM0_ADV" 275 650 0 0 23 0 0 2 0 0 1 0 0
L 350 -50 300 -50 -1 0
C 350 -50 "RAM1_ADV" 373 -50 0 1 23 0 L
X "PIN_TEXT" "RAM1_ADV" 275 -50 0 0 23 0 0 2 0 0 1 0 0
M 350 50 300 50 -1 0
C 350 50 "RAM1_A<18..0>" 373 50 0 1 23 0 L
X "PIN_TEXT" "RAM1_A<18-0>" 300 50 0 0 23 0 0 2 0 0 1 0 0
L 350 -350 300 -350 -1 0
C 350 -350 "RAM1_CLKO" 373 -350 0 1 23 0 L
X "PIN_TEXT" "RAM1_CLKO" 275 -350 0 0 23 0 0 2 0 0 1 0 0
L -350 -300 -300 -300 -1 0
C -350 -300 "M_RDY_CFG" -373 -300 0 1 23 0 R
X "PIN_TEXT" "M_RDY_CFG" -275 -300 0 0 23 0 0 0 0 0 1 0 0
L -350 -550 -300 -550 -1 0
C -350 -550 "SYS_CLK" -373 -550 0 1 23 0 R
X "PIN_TEXT" "SYS_CLK" -250 -550 0 0 23 0 0 0 0 0 1 0 0
A -325 -650 25 0 360 0
C -350 -650 "SYS_RST*" -373 -650 0 1 23 0 R
X "PIN_TEXT" "SYS_RST*" -275 -650 0 0 23 0 0 0 0 0 1 0 0
A 325 -600 25 0 360 0
C 350 -600 "STS_VLD*" 373 -600 0 1 23 0 L
X "PIN_TEXT" "STS_VLD*" 275 -600 0 0 23 0 0 2 0 0 1 0 0
L 350 -550 300 -550 -1 0
C 350 -550 "STS_D" 373 -550 0 1 23 0 L
X "PIN_TEXT" "STS_D" 275 -550 0 0 23 0 0 2 0 0 1 0 0
A -325 -200 25 0 360 0
C -350 -200 "M_OE*" -373 -200 0 1 23 0 R
X "PIN_TEXT" "M_OE*" -275 -200 0 0 23 0 0 0 0 0 1 0 0
A -325 -150 25 0 360 0
C -350 -150 "M_WR_CFG*" -373 -150 0 1 23 0 R
X "PIN_TEXT" "M_WR_CFG*" -275 -150 0 0 23 0 0 0 0 0 1 0 0
L -350 -250 -300 -250 -1 0
C -350 -250 "M_ALE" -373 -250 0 1 23 0 R
X "PIN_TEXT" "M_ALE" -275 -250 0 0 23 0 0 0 0 0 1 0 0
A -325 -100 25 0 360 0
C -350 -100 "M_CS_CFG*" -373 -100 0 1 23 0 R
X "PIN_TEXT" "M_CS_CFG*" -275 -100 0 0 23 0 0 0 0 0 1 0 0
M -350 0 -300 0 -1 0
C -350 0 "M_AD<7..0>" -373 0 0 1 23 0 R
X "PIN_TEXT" "M_AD<7-0>" -275 0 0 0 23 0 0 0 0 0 1 0 0
L -350 100 -300 100 -1 0
C -350 100 "IQCLKO" -373 100 0 1 23 0 R
X "PIN_TEXT" "IQCLKO" -275 100 0 0 23 0 0 0 0 0 1 0 0
L -350 150 -300 150 -1 0
C -350 150 "IQCLKI" -373 150 0 1 23 0 R
X "PIN_TEXT" "IQCLKI" -250 150 0 0 23 0 0 0 0 0 1 0 0
L -350 250 -300 250 -1 0
C -350 250 "1DIR" -373 250 0 1 23 0 R
X "PIN_TEXT" "1DIR" -275 250 0 0 23 0 0 0 0 0 1 0 0
A -325 750 25 0 360 0
C -350 750 "1DVLD*" -373 750 0 1 23 0 R
X "PIN_TEXT" "1DVLD*" -275 750 0 0 23 0 0 0 0 0 1 0 0
L 350 -650 300 -650 -1 0
C 350 -650 "STS_CLK" 373 -650 0 1 23 0 L
X "PIN_TEXT" "STS_CLK" 275 -650 0 0 23 0 0 2 0 0 1 0 0
A 325 600 25 0 360 0
C 350 600 "RAM0_CS*" 373 600 0 1 23 0 L
X "PIN_TEXT" "RAM0_CS*" 275 600 0 0 23 0 0 2 0 0 1 0 0
L 350 300 300 300 -1 0
C 350 300 "RAM0_CLKI" 373 300 0 1 23 0 L
X "PIN_TEXT" "RAM0_CLKI" 275 300 0 0 23 0 0 2 0 0 1 0 0
L 350 250 300 250 -1 0
C 350 250 "RAM0_ZZ" 373 250 0 1 23 0 L
X "PIN_TEXT" "RAM0_ZZ" 275 250 0 0 23 0 0 2 0 0 1 0 0
M -350 650 -300 650 -1 0
C -350 650 "1STS<1..0>" -373 650 0 1 23 0 R
X "PIN_TEXT" "1STS<1-0>" -275 650 0 0 23 0 0 0 0 0 1 0 0
A -325 700 25 0 360 0
C -350 700 "1SUSP*" -373 700 0 1 23 0 R
X "PIN_TEXT" "1SUSP*" -275 700 0 0 23 0 0 0 0 0 1 0 0
A 325 450 25 0 360 0
C 350 450 "RAM0_OE*" 373 450 0 1 23 0 L
X "PIN_TEXT" "RAM0_OE*" 275 450 0 0 23 0 0 2 0 0 1 0 0
M -350 850 -300 850 -1 0
C -350 850 "1IQD<8..0>" -373 850 0 1 23 0 R
X "PIN_TEXT" "1IQD<8-0>" -275 850 0 0 23 0 0 0 0 0 1 0 0
M 350 850 300 850 -1 0
C 350 850 "RAM0_D<35..0>" 373 850 0 1 23 0 L
X "PIN_TEXT" "RAM0_D<35-0>" 300 850 0 0 23 0 0 2 0 0 1 0 0


