[
    {
        "ArchStdEvent": "CPU_CYCLES"
    },
    {
        "ArchStdEvent": "BUS_ACCESS"
    },
    {
        "ArchStdEvent": "BUS_CYCLES"
    },
    {
        "ArchStdEvent": "BUS_ACCESS_SHARED"
    },
    {
        "ArchStdEvent": "BUS_ACCESS_ANALT_SHARED"
    },
    {
        "ArchStdEvent": "BUS_ACCESS_ANALRMAL"
    },
    {
        "ArchStdEvent": "BUS_ACCESS_PERIPH"
    }
]
