1<h1 align="center">âœ¨ RTL2GDS_JOURNEY âœ¨</h1>

<p align="center">
  <b>My 20-Week Journey in the RISC-V Reference SoC Tapeout Program</b><br>
  <i>Organized by VSD Ã— IIT Gandhinagar</i>
</p>

---

<p align="center">
  <img src="https://img.shields.io/badge/Progress-In%20Progress-yellow?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Weeks-20-blueviolet?style=for-the-badge" />
  <img src="https://img.shields.io/badge/RTLâ†’GDS-Flow-success?style=for-the-badge" />
</p>

---

## ğŸŒŸ About This Repo
This repository documents my learning and hands-on work during the **20-week RISC-V Reference SoC Tapeout Program**.  
The program takes us from **RTL â†’ GDSII** using only **open-source tools**.  
My goal is to document everything in a clean, interactive way so anyone can follow along.

---

## ğŸ§­ Objectives
- ğŸš€ Learn the complete **ASIC flow** (RTL â†’ GDSII)  
- ğŸ”§ Master open-source tools like **Yosys, OpenLane, Magic, Netgen**  
- ğŸ“‘ Maintain detailed notes, errors & fixes  
- ğŸŒ Share my progress with the VLSI community  

---
