{
  "experience": [
    {
      "position": "Graduate Research Assistant",
      "company": "SLAM Lab - University of Texas at Austin",
      "location": "Austin, TX",
      "period": "January 2023 - May 2024",
      "description": "Research focused on workload-based power-energy optimization using FD-SOI technology.",
      "responsibilities": [
        "Developed workload-based design-time strategies for heterogeneous platforms on GlobalFoundries 22nm-FDSOI Technology",
        "Implemented reactive and proactive run-time power management algorithms",
        "Conducted performance and power analysis for various computing workloads"
      ],
      "technologies": ["SystemVerilog", "Python", "PTPX", "Fusion-Compiler", "Design-Compiler"]
    },
    {
      "position": "RTL Design Engineer - Intern",
      "company": "Silicon Labs",
      "location": "Austin, TX",
      "period": "May 2023 - August 2023",
      "description": "Worked on the architecture and micro-architecture of low-power machine learning inference accelerator.",
      "responsibilities": [
        "Developed an approximately timed model of a Low Power Machine Learning Inference Accelerator",
        "Profiled architectural variations and third-party IPs across TensorFlow Lite-Micro based ML workloads",
        "Architected novel features and algorithms for edge cases in Convolutional layers",
        "Contributed to micro-architecture definition",
        "Developed RTL for the Convolution engine, optimized for power and area",
        "Verified with System Verilog Testbench and performed initial synthesis"
      ],
      "technologies": ["SystemVerilog", "Architectural Modeling-C++,Python", "TensorFlow Lite-Micro", "ML Accelerators", "Low Power Design"]
    },
    {
      "position": "Teaching Assistant",
      "company": "The University of Texas at Austin",
      "location": "Austin, TX",
      "period": "September 2022 - December 2022",
      "description": "Course: ECE 306 Introduction to Computing",
      "responsibilities": [
        "Led problem-solving sessions, developed grading scripts, graded labs and assignments."
      ],
      "technologies": []
    },
    {
      "position": "Open-Source Developer",
      "company": "Google Summer of Code",
      "location": "Remote",
      "period": "May 2022 - August 2022",
      "description": "Developed \"1st CLaaS for PYNQ FPGAs\" and \"Makerchip Flows\".",
      "responsibilities": [
        "Developed \"1st CLaaS for PYNQ FPGAs,\" an automated hardware accelerator integration framework with remote FPGA capabilities",
        "Integrated the framework into Makerchip.com",
        "Developed \"Makerchip Flows,\" an Edalize-Fusesoc based framework for TL-Verilog-centric ASIC/FPGA/Verification flows"
      ],
      "technologies": ["TL-Verilog", "SystemVerilog","Xilinx Zynq FPGA(PYNQ-Z2)", "Vivado", "Python"]
    },
    {
      "position": "Design Verification Engineer - Intern",
      "company": "Silicon Labs",
      "location": "India",
      "period": "January 2022 - July 2022",
      "description": "Worked on UVM-based and Formal Verification of IPs and developedgolden reference models for security subsystems.",
      "responsibilities": [
        "Developed frameworks for migration and integration of legacy projects in Silicon Labs Design Environment",
        "Developed and integrated Golden Reference Models for QSPI AES modules in Security Sub-Systems, and identified critical design bugs",
        "Worked on internal VCs for ARM Low Power Interface, Silicon Labs Peripheral Reflex System, AXI, SPI",
        "Contributed to formal verification bring-up",
        "Automated GPIO De-mux testbench generation for rapid testing across varied configurations, saving manual development and debuging time"
      ],
      "technologies": ["SystemVerilog", "UVM","Formal Verification","Python","AXI", "SPI", "ARM Low Power Interface", "AES"]
    },
    {
      "position": "RTL Design Engineer - Intern",
      "company": "InCore Semiconductors",
      "location": "India",
      "period": "July 2021 - January 2022",
      "description": "Built RISC-V co-processor interconnect fabric from scratch and worked on SoC generation frameworks.",
      "responsibilities": [
        "Architected and developed custom Co-processor interconnects for RISC-V Processors",
        "Updated SoC generation frameworks with interconnect generation support"
      ],
      "technologies": ["RISC-V", "BlueSpec SystemVerilog", "Architecture", "Interconnects"]
    },
    {
      "position": "Teaching Assistant",
      "company": "VLSI System Design",
      "location": "India",
      "period": "November 2021, June 2022",
      "description": "Assisted in FPGA design and architecture courses.",
      "responsibilities": [
        "Developed Remote FPGA Lab Infrastructure",
        "Assisted in the course \"FPGA - Fabric, Design and Architecture\"",
        "Developed custom FPGA fabrics using VTR",
        "Prototyped RISC-V Cores on Xilinx FPGAs and custom FPGA fabrics"
      ],
      "technologies": ["FPGA", "RISC-V", "SystemVerilog", "VTR", "Remote Lab Infrastructure"]
    },
    {
      "position": "Founder",
      "company": "Technowiz",
      "location": "India",
      "period": "September 2018 - December 2023",
      "description": "Founded an educational initiative focused on technology education.",
      "responsibilities": [
        "Collaborated with high schools to offer workshops on Robotics, DIY Electronics, and Programming"
      ],
      "technologies": ["Robotics", "DIY Electronics", "Programming", "Education"]
    }
  ]
}
