// Seed: 243947666
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    input uwire id_4,
    input supply0 id_5,
    input wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    output wor id_9,
    input supply0 id_10,
    input tri id_11
);
  assign id_9 = id_7;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wor id_7,
    input wor id_8
);
  id_10(
      .id_0(1), .id_1(1'h0), .id_2(id_2), .id_3(1)
  ); module_0(
      id_0, id_5, id_0, id_0, id_4, id_5, id_6, id_1, id_0, id_2, id_1, id_4
  );
  wire id_11;
endmodule
