yosys -p 'synth_ice40 -top top -blif project.blif' project.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7+167 (git sha1 b72a7e11, gcc 6.3.1 -march=x86-64 -mtune=generic -O2 -fstack-protector-strong -fPIC -Os)


-- Parsing `project.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `project.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (sram_ctrl.v:58)
Generating RTLIL representation for module `\vga_clock'.
Generating RTLIL representation for module `\vga_sync'.
Generating RTLIL representation for module `\vga_test_pattern'.
Generating RTLIL representation for module `\reset_generator'.
Generating RTLIL representation for module `\sram_ctrl'.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -blif project.blif' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \sram_ctrl
Used module:     \vga_test_pattern
Used module:     \vga_sync
Used module:     \reset_generator
Used module:     \vga_clock

2.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \sram_ctrl
Used module:     \vga_test_pattern
Used module:     \vga_sync
Used module:     \reset_generator
Used module:     \vga_clock
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\reset_generator.$proc$reset_generator.v:17$37'.
  Set init value: \timer_t = 8'00000000
Found init rule in `\reset_generator.$proc$reset_generator.v:16$36'.
  Set init value: \reset = 1'1

2.3.4. Executing PROC_ARST pass (detect async resets in processes).

2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\sram_ctrl.$proc$sram_ctrl.v:87$45'.
     1/2: $1\ramctl_data_out_r[15:0]
     2/2: $0\ramctl_data_out_r[15:0]
Creating decoders for process `\sram_ctrl.$proc$sram_ctrl.v:63$42'.
     1/7: $2\data_buffer_r[15:0]
     2/7: $1\data_buffer_r[15:0]
     3/7: $0\data_buffer_r[15:0]
     4/7: $0\sram_addr_r[17:0]
     5/7: $0\sram_we_r[0:0]
     6/7: $0\sram_oe_r[0:0]
     7/7: $0\sram_cs_r[0:0]
Creating decoders for process `\reset_generator.$proc$reset_generator.v:17$37'.
     1/1: $1\timer_t[7:0]
Creating decoders for process `\reset_generator.$proc$reset_generator.v:16$36'.
     1/1: $1\reset[0:0]
Creating decoders for process `\reset_generator.$proc$reset_generator.v:23$33'.
     1/2: $0\timer_t[7:0]
     2/2: $0\reset[0:0]
Creating decoders for process `\vga_test_pattern.$proc$vga_test_pattern.v:42$20'.
     1/4: $0\ram_addr_r[17:0]
     2/4: $0\vga_b_r[2:0]
     3/4: $0\vga_g_r[2:0]
     4/4: $0\vga_r_r[2:0]
Creating decoders for process `\vga_sync.$proc$vga_sync.v:54$3'.
     1/7: $0\c_col[9:0]
     2/7: $0\c_row[9:0]
     3/7: $0\c_ver[9:0]
     4/7: $0\c_hor[9:0]
     5/7: $0\disp_en[0:0]
     6/7: $0\vga_vs_r[0:0]
     7/7: $0\vga_hs_r[0:0]
Creating decoders for process `\vga_clock.$proc$vga_clock.v:22$1'.
     1/1: $0\clk_div[1:0]

2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).

2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\sram_ctrl.\ramctl_data_out_r' using process `\sram_ctrl.$proc$sram_ctrl.v:87$45'.
  created $dff cell `$procdff$145' with negative edge clock.
Creating register for signal `\sram_ctrl.\sram_cs_r' using process `\sram_ctrl.$proc$sram_ctrl.v:63$42'.
  created $dff cell `$procdff$146' with positive edge clock.
Creating register for signal `\sram_ctrl.\sram_oe_r' using process `\sram_ctrl.$proc$sram_ctrl.v:63$42'.
  created $dff cell `$procdff$147' with positive edge clock.
Creating register for signal `\sram_ctrl.\sram_we_r' using process `\sram_ctrl.$proc$sram_ctrl.v:63$42'.
  created $dff cell `$procdff$148' with positive edge clock.
Creating register for signal `\sram_ctrl.\sram_addr_r' using process `\sram_ctrl.$proc$sram_ctrl.v:63$42'.
  created $dff cell `$procdff$149' with positive edge clock.
Creating register for signal `\sram_ctrl.\data_buffer_r' using process `\sram_ctrl.$proc$sram_ctrl.v:63$42'.
  created $dff cell `$procdff$150' with positive edge clock.
Creating register for signal `\reset_generator.\reset' using process `\reset_generator.$proc$reset_generator.v:23$33'.
  created $dff cell `$procdff$151' with positive edge clock.
Creating register for signal `\reset_generator.\timer_t' using process `\reset_generator.$proc$reset_generator.v:23$33'.
  created $dff cell `$procdff$152' with positive edge clock.
Creating register for signal `\vga_test_pattern.\vga_r_r' using process `\vga_test_pattern.$proc$vga_test_pattern.v:42$20'.
  created $dff cell `$procdff$153' with positive edge clock.
Creating register for signal `\vga_test_pattern.\vga_g_r' using process `\vga_test_pattern.$proc$vga_test_pattern.v:42$20'.
  created $dff cell `$procdff$154' with positive edge clock.
Creating register for signal `\vga_test_pattern.\vga_b_r' using process `\vga_test_pattern.$proc$vga_test_pattern.v:42$20'.
  created $dff cell `$procdff$155' with positive edge clock.
Creating register for signal `\vga_test_pattern.\ram_addr_r' using process `\vga_test_pattern.$proc$vga_test_pattern.v:42$20'.
  created $dff cell `$procdff$156' with positive edge clock.
Creating register for signal `\vga_sync.\vga_hs_r' using process `\vga_sync.$proc$vga_sync.v:54$3'.
  created $dff cell `$procdff$157' with positive edge clock.
Creating register for signal `\vga_sync.\vga_vs_r' using process `\vga_sync.$proc$vga_sync.v:54$3'.
  created $dff cell `$procdff$158' with positive edge clock.
Creating register for signal `\vga_sync.\disp_en' using process `\vga_sync.$proc$vga_sync.v:54$3'.
  created $dff cell `$procdff$159' with positive edge clock.
Creating register for signal `\vga_sync.\c_hor' using process `\vga_sync.$proc$vga_sync.v:54$3'.
  created $dff cell `$procdff$160' with positive edge clock.
Creating register for signal `\vga_sync.\c_ver' using process `\vga_sync.$proc$vga_sync.v:54$3'.
  created $dff cell `$procdff$161' with positive edge clock.
Creating register for signal `\vga_sync.\c_row' using process `\vga_sync.$proc$vga_sync.v:54$3'.
  created $dff cell `$procdff$162' with positive edge clock.
Creating register for signal `\vga_sync.\c_col' using process `\vga_sync.$proc$vga_sync.v:54$3'.
  created $dff cell `$procdff$163' with positive edge clock.
Creating register for signal `\vga_clock.\clk_div' using process `\vga_clock.$proc$vga_clock.v:22$1'.
  created $dff cell `$procdff$164' with positive edge clock.

2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\sram_ctrl.$proc$sram_ctrl.v:87$45'.
Removing empty process `sram_ctrl.$proc$sram_ctrl.v:87$45'.
Found and cleaned up 2 empty switches in `\sram_ctrl.$proc$sram_ctrl.v:63$42'.
Removing empty process `sram_ctrl.$proc$sram_ctrl.v:63$42'.
Removing empty process `reset_generator.$proc$reset_generator.v:17$37'.
Removing empty process `reset_generator.$proc$reset_generator.v:16$36'.
Found and cleaned up 1 empty switch in `\reset_generator.$proc$reset_generator.v:23$33'.
Removing empty process `reset_generator.$proc$reset_generator.v:23$33'.
Found and cleaned up 2 empty switches in `\vga_test_pattern.$proc$vga_test_pattern.v:42$20'.
Removing empty process `vga_test_pattern.$proc$vga_test_pattern.v:42$20'.
Found and cleaned up 8 empty switches in `\vga_sync.$proc$vga_sync.v:54$3'.
Removing empty process `vga_sync.$proc$vga_sync.v:54$3'.
Removing empty process `vga_clock.$proc$vga_clock.v:22$1'.
Cleaned up 14 empty switches.

2.4. Executing FLATTEN pass (flatten design).
Mapping top.U_vga_clock using vga_clock.
Mapping top.U_reset_generator using reset_generator.
Mapping top.U_vga_sync using vga_sync.
Mapping top.U_sram_ctrl using sram_ctrl.
Mapping top.U_vga_test_pattern using vga_test_pattern.
No more expansions possible.
Deleting now unused module sram_ctrl.
Deleting now unused module reset_generator.
Deleting now unused module vga_test_pattern.
Deleting now unused module vga_sync.
Deleting now unused module vga_clock.

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).
Demoting inout port top.sram_data to output.

2.7. Executing SYNTH pass.

2.7.1. Executing PROC pass (convert processes to netlists).

2.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.7.1.3. Executing PROC_INIT pass (extract init attributes).

2.7.1.4. Executing PROC_ARST pass (detect async resets in processes).

2.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).

2.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).

2.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.7.2. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$techmap\U_vga_sync.$eq$vga_sync.v:56$4' (1) in module `\top' with constant driver `$techmap\U_vga_sync.$eq$vga_sync.v:56$4_Y = \U_vga_sync.sys_reset'.
Replacing $eq cell `$techmap\U_sram_ctrl.$eq$sram_ctrl.v:64$43' (1) in module `\top' with constant driver `$techmap\U_sram_ctrl.$eq$sram_ctrl.v:64$43_Y = \U_sram_ctrl.sys_reset'.
Replacing $eq cell `$techmap\U_sram_ctrl.$eq$sram_ctrl.v:71$44' (1) in module `\top' with constant driver `$techmap\U_sram_ctrl.$eq$sram_ctrl.v:71$44_Y = \U_sram_ctrl.ramctl_write'.
Replacing $mux cell `$techmap\U_sram_ctrl.$procmux$51' (?) in module `\top' with constant driver `$techmap\U_sram_ctrl.$procmux$51_Y = 16'0000000000000000'.
Replacing $eq cell `$techmap\U_sram_ctrl.$eq$sram_ctrl.v:88$46' in module `top' with inverter.
Replacing $eq cell `$techmap\U_sram_ctrl.$eq$sram_ctrl.v:58$38' in module `top' with inverter.
Replacing $eq cell `$techmap\U_sram_ctrl.$eq$sram_ctrl.v:59$40' in module `top' with inverter.
Replacing $eq cell `$techmap\U_vga_test_pattern.$eq$vga_test_pattern.v:45$27' in module `top' with $logic_not.
Replacing $eq cell `$techmap\U_vga_test_pattern.$eq$vga_test_pattern.v:45$26' in module `top' with $logic_not.
Replacing $eq cell `$techmap\U_vga_test_pattern.$eq$vga_test_pattern.v:44$24' in module `top' with inverter.
Replacing $eq cell `$techmap\U_vga_test_pattern.$eq$vga_test_pattern.v:44$23' (1) in module `\top' with constant driver `$techmap\U_vga_test_pattern.$eq$vga_test_pattern.v:44$23_Y = \U_vga_test_pattern.vga_disp_en'.
Optimizing away select inverter for $mux cell `$techmap\U_sram_ctrl.$procmux$48' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\U_sram_ctrl.$ternary$sram_ctrl.v:59$41' in module `top'.

2.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$mux' cell `$techmap\U_vga_sync.$procmux$140'.
  removing unused `$mux' cell `$techmap\U_vga_sync.$procmux$134'.
  removing unused `$mux' cell `$techmap\U_vga_sync.$procmux$128'.
  removing unused `$not' cell `$techmap\U_sram_ctrl.$eq$sram_ctrl.v:88$46'.
  removing unused `$not' cell `$techmap\U_sram_ctrl.$eq$sram_ctrl.v:59$40'.
  removing unused non-port wire \U_sram_ctrl.ramctl_write_address.
  removing unused non-port wire \U_sram_ctrl.ramctl_data_in.
  removing unused non-port wire \ramctl_data_in.
  removing unused non-port wire \ramctl_write_address.
  removed 4 unused temporary wires.

2.7.4. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

2.7.5. Executing OPT pass (performing simple optimizations).

2.7.5.1. Executing OPT_EXPR pass (perform const folding).

2.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$techmap\U_vga_sync.$lt$vga_sync.v:93$18' is identical to cell `$techmap\U_vga_sync.$lt$vga_sync.v:87$15'.
    Redirecting output \Y: $techmap\U_vga_sync.$lt$vga_sync.v:93$18_Y = $techmap\U_vga_sync.$lt$vga_sync.v:87$15_Y
    Removing $lt cell `$techmap\U_vga_sync.$lt$vga_sync.v:93$18' from module `\top'.
  Cell `$techmap\U_vga_sync.$lt$vga_sync.v:97$19' is identical to cell `$techmap\U_vga_sync.$lt$vga_sync.v:87$16'.
    Redirecting output \Y: $techmap\U_vga_sync.$lt$vga_sync.v:97$19_Y = $techmap\U_vga_sync.$lt$vga_sync.v:87$16_Y
    Removing $lt cell `$techmap\U_vga_sync.$lt$vga_sync.v:97$19' from module `\top'.
Removed a total of 2 cells.

2.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\U_reset_generator.$procmux$83 (pure)
    Root of a mux tree: $techmap\U_reset_generator.$procmux$86 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$48 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$57 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$63 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$69 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$75 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$80 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$ternary$sram_ctrl.v:59$41 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$107 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$110 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$119 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$125 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$131 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$137 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$143 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$104 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$92 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$98 (pure)
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\U_sram_ctrl.$procmux$54.
Removed 1 multiplexer ports.

2.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $mux cell $techmap\U_sram_ctrl.$procmux$57: { }
  Optimizing cells in module \top.
Performed a total of 1 changes.

2.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\U_sram_ctrl.$procdff$150 ($dff) from module top.
Replaced 1 DFF cells.

2.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused non-port wire \U_sram_ctrl.data_buffer_r.
  removed 1 unused temporary wires.

2.7.5.8. Executing OPT_EXPR pass (perform const folding).

2.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\U_reset_generator.$procmux$83 (pure)
    Root of a mux tree: $techmap\U_reset_generator.$procmux$86 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$48 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$63 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$69 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$75 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$80 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$ternary$sram_ctrl.v:59$41 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$107 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$110 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$119 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$125 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$131 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$137 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$143 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$104 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$92 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$98 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.5.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.5.15. Executing OPT_EXPR pass (perform const folding).

2.7.5.16. Finished OPT passes. (There is nothing left to do.)

2.7.6. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell top.$techmap\U_vga_clock.$add$vga_clock.v:23$2 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\U_reset_generator.$add$reset_generator.v:28$35 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$techmap\U_reset_generator.$add$reset_generator.v:28$35 ($add).
Removed top 24 bits (of 32) from port B of cell top.$techmap\U_reset_generator.$gt$reset_generator.v:24$34 ($gt).
Removed top 23 bits (of 32) from port B of cell top.$techmap\U_vga_sync.$lt$vga_sync.v:87$16 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$techmap\U_vga_sync.$lt$vga_sync.v:87$15 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$techmap\U_vga_sync.$gt$vga_sync.v:81$13 ($gt).
Removed top 23 bits (of 32) from port B of cell top.$techmap\U_vga_sync.$lt$vga_sync.v:81$12 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$techmap\U_vga_sync.$gt$vga_sync.v:75$10 ($gt).
Removed top 22 bits (of 32) from port B of cell top.$techmap\U_vga_sync.$lt$vga_sync.v:75$9 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$techmap\U_vga_sync.$add$vga_sync.v:68$8 ($add).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\U_vga_sync.$add$vga_sync.v:68$8 ($add).
Removed top 22 bits (of 32) from port B of cell top.$techmap\U_vga_sync.$lt$vga_sync.v:67$7 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$techmap\U_vga_sync.$add$vga_sync.v:64$6 ($add).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\U_vga_sync.$add$vga_sync.v:64$6 ($add).
Removed top 22 bits (of 32) from port B of cell top.$techmap\U_vga_sync.$lt$vga_sync.v:63$5 ($lt).
Removed top 31 bits (of 32) from mux cell top.$techmap\U_sram_ctrl.$ternary$sram_ctrl.v:59$41 ($mux).
Removed top 1 bits (of 10) from port B of cell top.$techmap\U_vga_test_pattern.$eq$vga_test_pattern.v:45$31 ($eq).
Removed top 14 bits (of 32) from port Y of cell top.$techmap\U_vga_test_pattern.$add$vga_test_pattern.v:43$22 ($add).
Removed top 14 bits (of 32) from port B of cell top.$techmap\U_vga_test_pattern.$add$vga_test_pattern.v:43$22 ($add).
Removed top 22 bits (of 32) from port B of cell top.$techmap\U_vga_test_pattern.$mul$vga_test_pattern.v:43$21 ($mul).
Removed top 14 bits (of 32) from port Y of cell top.$techmap\U_vga_test_pattern.$mul$vga_test_pattern.v:43$21 ($mul).
Removed top 24 bits (of 32) from wire top.$techmap\U_reset_generator.$add$reset_generator.v:28$35_Y.
Removed top 22 bits (of 32) from wire top.$techmap\U_vga_sync.$add$vga_sync.v:64$6_Y.
Removed top 22 bits (of 32) from wire top.$techmap\U_vga_sync.$add$vga_sync.v:68$8_Y.
Removed top 14 bits (of 32) from wire top.$techmap\U_vga_test_pattern.$mul$vga_test_pattern.v:43$21_Y.
Removed top 7 bits (of 16) from wire top.U_sram_ctrl.sram_data.

2.7.7. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $techmap\U_reset_generator.$add$reset_generator.v:28$35 ($add).
  creating $macc model for $techmap\U_vga_clock.$add$vga_clock.v:23$2 ($add).
  creating $macc model for $techmap\U_vga_sync.$add$vga_sync.v:64$6 ($add).
  creating $macc model for $techmap\U_vga_sync.$add$vga_sync.v:68$8 ($add).
  creating $macc model for $techmap\U_vga_test_pattern.$add$vga_test_pattern.v:43$22 ($add).
  creating $macc model for $techmap\U_vga_test_pattern.$mul$vga_test_pattern.v:43$21 ($mul).
  merging $macc model for $techmap\U_vga_test_pattern.$mul$vga_test_pattern.v:43$21 into $techmap\U_vga_test_pattern.$add$vga_test_pattern.v:43$22.
  creating $alu model for $macc $techmap\U_vga_sync.$add$vga_sync.v:68$8.
  creating $alu model for $macc $techmap\U_vga_sync.$add$vga_sync.v:64$6.
  creating $alu model for $macc $techmap\U_vga_clock.$add$vga_clock.v:23$2.
  creating $alu model for $macc $techmap\U_reset_generator.$add$reset_generator.v:28$35.
  creating $macc cell for $techmap\U_vga_test_pattern.$add$vga_test_pattern.v:43$22: $auto$alumacc.cc:354:replace_macc$170
  creating $alu model for $techmap\U_reset_generator.$gt$reset_generator.v:24$34 ($gt): new $alu
  creating $alu model for $techmap\U_vga_sync.$gt$vga_sync.v:75$10 ($gt): new $alu
  creating $alu model for $techmap\U_vga_sync.$gt$vga_sync.v:81$13 ($gt): new $alu
  creating $alu model for $techmap\U_vga_sync.$lt$vga_sync.v:63$5 ($lt): new $alu
  creating $alu model for $techmap\U_vga_sync.$lt$vga_sync.v:67$7 ($lt): new $alu
  creating $alu model for $techmap\U_vga_sync.$lt$vga_sync.v:75$9 ($lt): new $alu
  creating $alu model for $techmap\U_vga_sync.$lt$vga_sync.v:81$12 ($lt): new $alu
  creating $alu model for $techmap\U_vga_sync.$lt$vga_sync.v:87$15 ($lt): new $alu
  creating $alu model for $techmap\U_vga_sync.$lt$vga_sync.v:87$16 ($lt): new $alu
  creating $alu cell for $techmap\U_vga_sync.$lt$vga_sync.v:87$16: $auto$alumacc.cc:470:replace_alu$180
  creating $alu cell for $techmap\U_vga_sync.$lt$vga_sync.v:87$15: $auto$alumacc.cc:470:replace_alu$191
  creating $alu cell for $techmap\U_vga_sync.$lt$vga_sync.v:81$12: $auto$alumacc.cc:470:replace_alu$196
  creating $alu cell for $techmap\U_vga_sync.$lt$vga_sync.v:75$9: $auto$alumacc.cc:470:replace_alu$207
  creating $alu cell for $techmap\U_vga_sync.$lt$vga_sync.v:67$7: $auto$alumacc.cc:470:replace_alu$212
  creating $alu cell for $techmap\U_vga_sync.$lt$vga_sync.v:63$5: $auto$alumacc.cc:470:replace_alu$217
  creating $alu cell for $techmap\U_vga_sync.$gt$vga_sync.v:81$13: $auto$alumacc.cc:470:replace_alu$228
  creating $alu cell for $techmap\U_vga_sync.$gt$vga_sync.v:75$10: $auto$alumacc.cc:470:replace_alu$233
  creating $alu cell for $techmap\U_reset_generator.$gt$reset_generator.v:24$34: $auto$alumacc.cc:470:replace_alu$244
  creating $alu cell for $techmap\U_reset_generator.$add$reset_generator.v:28$35: $auto$alumacc.cc:470:replace_alu$255
  creating $alu cell for $techmap\U_vga_clock.$add$vga_clock.v:23$2: $auto$alumacc.cc:470:replace_alu$258
  creating $alu cell for $techmap\U_vga_sync.$add$vga_sync.v:64$6: $auto$alumacc.cc:470:replace_alu$261
  creating $alu cell for $techmap\U_vga_sync.$add$vga_sync.v:68$8: $auto$alumacc.cc:470:replace_alu$264
  created 13 $alu and 1 $macc cells.

2.7.8. Executing SHARE pass (SAT-based resource sharing).

2.7.9. Executing OPT pass (performing simple optimizations).

2.7.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $mux cell `$techmap\U_reset_generator.$procmux$86' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\U_reset_generator.$procmux$83' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\U_vga_sync.$procmux$122' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\U_vga_sync.$procmux$113' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\U_vga_sync.$procmux$116' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\U_vga_sync.$procmux$110' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\U_vga_sync.$procmux$107' in module `top'.

2.7.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\U_reset_generator.$procmux$83 (pure)
    Root of a mux tree: $techmap\U_reset_generator.$procmux$86 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$48 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$63 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$69 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$75 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$80 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$ternary$sram_ctrl.v:59$41 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$107 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$110 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$119 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$125 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$131 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$137 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$143 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$104 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$92 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$98 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$183: { $auto$alumacc.cc:483:replace_alu$181 [0] $auto$alumacc.cc:483:replace_alu$181 [1] $auto$alumacc.cc:483:replace_alu$181 [2] $auto$alumacc.cc:483:replace_alu$181 [3] $auto$alumacc.cc:483:replace_alu$181 [4] $auto$alumacc.cc:483:replace_alu$181 [5] $auto$alumacc.cc:483:replace_alu$181 [6] $auto$alumacc.cc:483:replace_alu$181 [7] $auto$alumacc.cc:483:replace_alu$181 [8] $auto$alumacc.cc:483:replace_alu$181 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$199: { $auto$alumacc.cc:483:replace_alu$197 [0] $auto$alumacc.cc:483:replace_alu$197 [1] $auto$alumacc.cc:483:replace_alu$197 [2] $auto$alumacc.cc:483:replace_alu$197 [3] $auto$alumacc.cc:483:replace_alu$197 [4] $auto$alumacc.cc:483:replace_alu$197 [5] $auto$alumacc.cc:483:replace_alu$197 [6] $auto$alumacc.cc:483:replace_alu$197 [7] $auto$alumacc.cc:483:replace_alu$197 [8] $auto$alumacc.cc:483:replace_alu$197 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$220: { $auto$alumacc.cc:483:replace_alu$218 [0] $auto$alumacc.cc:483:replace_alu$218 [1] $auto$alumacc.cc:483:replace_alu$218 [2] $auto$alumacc.cc:483:replace_alu$218 [3] $auto$alumacc.cc:483:replace_alu$218 [4] $auto$alumacc.cc:483:replace_alu$218 [5] $auto$alumacc.cc:483:replace_alu$218 [6] $auto$alumacc.cc:483:replace_alu$218 [7] $auto$alumacc.cc:483:replace_alu$218 [8] $auto$alumacc.cc:483:replace_alu$218 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$236: { $auto$alumacc.cc:483:replace_alu$234 [0] $auto$alumacc.cc:483:replace_alu$234 [1] $auto$alumacc.cc:483:replace_alu$234 [2] $auto$alumacc.cc:483:replace_alu$234 [3] $auto$alumacc.cc:483:replace_alu$234 [4] $auto$alumacc.cc:483:replace_alu$234 [5] $auto$alumacc.cc:483:replace_alu$234 [6] $auto$alumacc.cc:483:replace_alu$234 [7] $auto$alumacc.cc:483:replace_alu$234 [8] $auto$alumacc.cc:483:replace_alu$234 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$247: { $auto$alumacc.cc:483:replace_alu$245 [0] $auto$alumacc.cc:483:replace_alu$245 [1] $auto$alumacc.cc:483:replace_alu$245 [2] $auto$alumacc.cc:483:replace_alu$245 [3] $auto$alumacc.cc:483:replace_alu$245 [4] $auto$alumacc.cc:483:replace_alu$245 [5] $auto$alumacc.cc:483:replace_alu$245 [6] $auto$alumacc.cc:483:replace_alu$245 [7] }
  Optimizing cells in module \top.
Performed a total of 5 changes.

2.7.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$253'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$226'.
  removing unused `$not' cell `$auto$alumacc.cc:78:get_cf$215'.
  removing unused `$mul' cell `$techmap\U_vga_test_pattern.$mul$vga_test_pattern.v:43$21'.

2.7.9.8. Executing OPT_EXPR pass (perform const folding).

2.7.9.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\U_reset_generator.$procmux$83 (pure)
    Root of a mux tree: $techmap\U_reset_generator.$procmux$86 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$48 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$63 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$69 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$75 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$80 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$ternary$sram_ctrl.v:59$41 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$107 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$110 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$119 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$125 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$131 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$137 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$143 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$104 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$92 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$98 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.7.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.9.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.9.15. Executing OPT_EXPR pass (perform const folding).

2.7.9.16. Finished OPT passes. (There is nothing left to do.)

2.7.10. Executing FSM pass (extract and optimize FSM).

2.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).

2.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.7.11. Executing OPT pass (performing simple optimizations).

2.7.11.1. Executing OPT_EXPR pass (perform const folding).

2.7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.11.5. Finished fast OPT passes.

2.7.12. Executing MEMORY pass.

2.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

2.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).

2.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

2.9. Executing TECHMAP pass (map to technology primitives).

2.9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.
No more expansions possible.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $mux cell `$techmap\U_reset_generator.$procmux$86' (mux_sel01) in module `\top' with constant driver `$techmap\U_reset_generator.$0\reset[0:0] = $auto$rtlil.cc:1632:Or$252'.
Replacing $mux cell `$techmap\U_vga_sync.$procmux$143' (mux_sel01) in module `\top' with constant driver `$techmap\U_vga_sync.$0\vga_hs_r[0:0] = $techmap\U_vga_sync.$logic_or$vga_sync.v:75$11_Y'.
Replacing $mux cell `$techmap\U_vga_sync.$procmux$131' (mux_sel01) in module `\top' with constant driver `$techmap\U_vga_sync.$0\disp_en[0:0] = $techmap\U_vga_sync.$logic_and$vga_sync.v:87$17_Y'.
Replacing $mux cell `$techmap\U_sram_ctrl.$procmux$80' (mux_sel01) in module `\top' with constant driver `$techmap\U_sram_ctrl.$0\sram_cs_r[0:0] = \U_reset_generator.reset'.
Replacing $mux cell `$techmap\U_sram_ctrl.$procmux$72' (mux_sel01) in module `\top' with constant driver `$techmap\U_sram_ctrl.$procmux$72_Y = \btn [0]'.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.10.5. Finished fast OPT passes.

2.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\U_reset_generator.$procmux$83 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$48 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$63 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$69 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$procmux$75 (pure)
    Root of a mux tree: $techmap\U_sram_ctrl.$ternary$sram_ctrl.v:59$41 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$107 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$110 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$119 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$125 (pure)
    Root of a mux tree: $techmap\U_vga_sync.$procmux$137 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$104 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$92 (pure)
    Root of a mux tree: $techmap\U_vga_test_pattern.$procmux$98 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.12.8. Executing OPT_EXPR pass (perform const folding).

2.12.9. Finished OPT passes. (There is nothing left to do.)

2.13. Executing TECHMAP pass (map to technology primitives).

2.13.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.13.2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.13.3. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10'.

2.13.4. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$264 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10.

2.13.5. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8'.

2.13.6. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$255 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8.
Mapping top.$auto$alumacc.cc:58:get_gt$240 ($or) with simplemap.
Mapping top.$auto$alumacc.cc:58:get_gt$242 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$261 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10.

2.13.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 2
Parameter \Y_WIDTH = 2
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2'.
Not using module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2' from techmap as it contains a _TECHMAP_FAIL_ marker wire with non-zero value 1'1.

2.13.8. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 2
Parameter \Y_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2'.

2.13.9. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$258 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2.
Mapping top.$techmap\U_vga_clock.$procdff$164 ($dff) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$238 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:64:get_eq$236 ($reduce_and) with simplemap.
Mapping top.$techmap\U_reset_generator.$procdff$151 ($dff) with simplemap.
Mapping top.$techmap\U_reset_generator.$procdff$152 ($dff) with simplemap.
Mapping top.$techmap\U_reset_generator.$procmux$83 ($mux) with simplemap.

2.13.10. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 10
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10'.

2.13.11. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$233 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:78:get_cf$231 ($not) with simplemap.

2.13.12. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 9
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=10\Y_WIDTH=10'.

2.13.13. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$228 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:58:get_gt$224 ($or) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$222 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:64:get_eq$220 ($reduce_and) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$217 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:470:replace_alu$212 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:354:replace_macc$170 ($macc) with maccmap.
  add \U_vga_sync.c_col (10 bits, unsigned)
  add \U_vga_sync.c_row * 10'1010000000 (10x10 bits, unsigned)
Mapping top.$auto$alumacc.cc:78:get_cf$210 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$207 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$techmap\U_vga_sync.$procdff$162 ($dff) with simplemap.
Mapping top.$techmap\U_vga_sync.$procdff$163 ($dff) with simplemap.
Mapping top.$techmap\U_vga_sync.$procdff$161 ($dff) with simplemap.
Mapping top.$techmap\U_vga_sync.$procdff$160 ($dff) with simplemap.
Mapping top.$techmap\U_vga_sync.$procdff$159 ($dff) with simplemap.
Mapping top.$techmap\U_vga_sync.$procdff$158 ($dff) with simplemap.
Mapping top.$techmap\U_vga_sync.$procdff$157 ($dff) with simplemap.
Mapping top.$auto$alumacc.cc:64:get_eq$247 ($reduce_and) with simplemap.
Mapping top.$techmap\U_vga_sync.$procmux$137 ($mux) with simplemap.
Mapping top.$techmap\U_vga_sync.$procmux$125 ($mux) with simplemap.
Mapping top.$techmap\U_vga_sync.$procmux$122 ($mux) with simplemap.
Mapping top.$techmap\U_vga_sync.$procmux$119 ($mux) with simplemap.
Mapping top.$techmap\U_vga_sync.$procmux$116 ($mux) with simplemap.
Mapping top.$techmap\U_vga_sync.$procmux$113 ($mux) with simplemap.
Mapping top.$techmap\U_vga_sync.$procmux$110 ($mux) with simplemap.
Mapping top.$techmap\U_vga_sync.$procmux$107 ($mux) with simplemap.
Mapping top.$techmap\U_vga_sync.$logic_and$vga_sync.v:87$17 ($logic_and) with simplemap.
Mapping top.$techmap\U_vga_sync.$logic_or$vga_sync.v:81$14 ($logic_or) with simplemap.
Mapping top.$techmap\U_vga_sync.$logic_or$vga_sync.v:75$11 ($logic_or) with simplemap.
Mapping top.$auto$alumacc.cc:58:get_gt$205 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:58:get_gt$203 ($or) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$201 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:64:get_eq$199 ($reduce_and) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$196 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:78:get_cf$194 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$191 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:58:get_gt$189 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:58:get_gt$187 ($or) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$185 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:64:get_eq$183 ($reduce_and) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$180 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$techmap\U_sram_ctrl.$procdff$149 ($dff) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$procdff$148 ($dff) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$procdff$147 ($dff) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$procdff$146 ($dff) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$procdff$145 ($dff) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$procmux$75 ($mux) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$procmux$69 ($mux) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$procmux$66 ($mux) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$procmux$63 ($mux) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$procmux$60 ($mux) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$249 ($not) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$procmux$48 ($mux) with simplemap.

2.13.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 8
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8'.

2.13.15. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$244 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8.
Mapping top.$auto$alumacc.cc:58:get_gt$251 ($or) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$ternary$sram_ctrl.v:59$41 ($mux) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$ternary$sram_ctrl.v:58$39 ($tribuf) with simplemap.
Mapping top.$techmap\U_sram_ctrl.$eq$sram_ctrl.v:58$38 ($not) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$procdff$155 ($dff) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$procdff$156 ($dff) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$procdff$154 ($dff) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$procdff$153 ($dff) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$procmux$104 ($mux) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$procmux$102 ($mux) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$procmux$98 ($mux) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$procmux$96 ($mux) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$procmux$92 ($mux) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$procmux$90 ($mux) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$logic_or$vga_test_pattern.v:45$32 ($logic_or) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$eq$vga_test_pattern.v:45$31 ($eq) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$logic_or$vga_test_pattern.v:45$30 ($logic_or) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$eq$vga_test_pattern.v:45$29 ($eq) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$logic_or$vga_test_pattern.v:45$28 ($logic_or) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$eq$vga_test_pattern.v:45$27 ($logic_not) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$eq$vga_test_pattern.v:45$26 ($logic_not) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$logic_and$vga_test_pattern.v:44$25 ($logic_and) with simplemap.
Mapping top.$techmap\U_vga_test_pattern.$eq$vga_test_pattern.v:44$24 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$264.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$255.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$255.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$255.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$320 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$255.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$321 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$255.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$322 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$264.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$264.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$264.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$261.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$261.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$261.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$261.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$261.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$258.$xor$/usr/bin/../share/yosys/techmap.v:263$332 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$258.$xor$/usr/bin/../share/yosys/techmap.v:262$331 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$258.$and$/usr/bin/../share/yosys/techmap.v:260$330 ($and) with simplemap.

2.13.16. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=2'.

2.13.17. Executing PROC pass (convert processes to netlists).

2.13.17.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.13.17.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.13.17.3. Executing PROC_INIT pass (extract init attributes).

2.13.17.4. Executing PROC_ARST pass (detect async resets in processes).

2.13.17.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=2.$proc$/usr/bin/../share/yosys/techmap.v:207$945'.
     1/4: $0\p[1:0] [1]
     2/4: $0\g[1:0] [1]
     3/4: $0\g[1:0] [0]
     4/4: $0\p[1:0] [0]

2.13.17.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=2.\g' from process `$paramod\_90_lcu\WIDTH=2.$proc$/usr/bin/../share/yosys/techmap.v:207$945'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=2.\p' from process `$paramod\_90_lcu\WIDTH=2.$proc$/usr/bin/../share/yosys/techmap.v:207$945'.

2.13.17.7. Executing PROC_DFF pass (convert process syncs to FFs).

2.13.17.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=2.$proc$/usr/bin/../share/yosys/techmap.v:207$945'.
Cleaned up 0 empty switches.

2.13.18. Executing OPT pass (performing simple optimizations).

2.13.18.1. Executing OPT_EXPR pass (perform const folding).

2.13.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=2'.
Removed a total of 0 cells.

2.13.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.13.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=2..
  removing unused `$and' cell `$and$/usr/bin/../share/yosys/techmap.v:222$950'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

2.13.18.5. Finished fast OPT passes.

2.13.19. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:470:replace_alu$258.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$258.$ternary$/usr/bin/../share/yosys/techmap.v:258$329 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$258.$not$/usr/bin/../share/yosys/techmap.v:258$328 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$258.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$258.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$233.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$233.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$233.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$233.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$228.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$228.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$228.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$228.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$217.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$217.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$217.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$217.A_conv ($pos) with simplemap.
Mapping top.$auto$maccmap.cc:82:add$388 ($and) with simplemap.
Mapping top.$auto$maccmap.cc:82:add$390 ($and) with simplemap.
Mapping top.$auto$maccmap.cc:82:add$392 ($and) with simplemap.
Mapping top.$auto$maccmap.cc:82:add$394 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$212.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$212.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$212.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$212.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$212.A_conv ($pos) with simplemap.
Mapping top.$auto$maccmap.cc:82:add$396 ($and) with simplemap.
Mapping top.$auto$maccmap.cc:82:add$398 ($and) with simplemap.
Mapping top.$auto$maccmap.cc:82:add$400 ($and) with simplemap.
Mapping top.$auto$maccmap.cc:82:add$402 ($and) with simplemap.
Mapping top.$auto$maccmap.cc:82:add$404 ($and) with simplemap.
Mapping top.$auto$maccmap.cc:82:add$406 ($and) with simplemap.

2.13.20. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_fa'.
Parameter \WIDTH = 18
Generating RTLIL representation for module `$paramod\_90_fa\WIDTH=18'.

2.13.21. Continuing TECHMAP pass.
Mapping top.$auto$maccmap.cc:114:fulladd$410 using $paramod\_90_fa\WIDTH=18.
Mapping top.$auto$maccmap.cc:114:fulladd$413 using $paramod\_90_fa\WIDTH=18.
Mapping top.$auto$maccmap.cc:114:fulladd$416 using $paramod\_90_fa\WIDTH=18.
Mapping top.$auto$maccmap.cc:114:fulladd$419 using $paramod\_90_fa\WIDTH=18.
Mapping top.$auto$maccmap.cc:114:fulladd$422 using $paramod\_90_fa\WIDTH=18.
Mapping top.$auto$maccmap.cc:114:fulladd$425 using $paramod\_90_fa\WIDTH=18.
Mapping top.$auto$maccmap.cc:114:fulladd$428 using $paramod\_90_fa\WIDTH=18.
Mapping top.$auto$maccmap.cc:114:fulladd$431 using $paramod\_90_fa\WIDTH=18.
Mapping top.$auto$maccmap.cc:114:fulladd$434 using $paramod\_90_fa\WIDTH=18.

2.13.22. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 18
Parameter \B_WIDTH = 18
Parameter \Y_WIDTH = 18
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=18\B_WIDTH=18\Y_WIDTH=18'.

2.13.23. Continuing TECHMAP pass.
Mapping top.$auto$maccmap.cc:240:synth$435 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=18\B_WIDTH=18\Y_WIDTH=18.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$207.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$207.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$207.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$207.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$207.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$196.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$196.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$196.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$196.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$191.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$191.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$191.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$191.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$191.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$180.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$180.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$180.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$180.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$244.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$695 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$244.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$694 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$244.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$693 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$244.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:470:replace_alu$244.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$258.lcu.$or$/usr/bin/../share/yosys/techmap.v:221$949 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$258.lcu.$or$/usr/bin/../share/yosys/techmap.v:212$947 ($or) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$258.lcu.$and$/usr/bin/../share/yosys/techmap.v:221$948 ($and) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:470:replace_alu$258.lcu.$and$/usr/bin/../share/yosys/techmap.v:212$946 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259 ($or) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259 ($or) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259 ($or) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259 ($or) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259 ($or) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259 ($or) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259 ($or) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259 ($or) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:190$1258 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259 ($or) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256 ($and) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:240:synth$435.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$1262 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261 ($mux) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:240:synth$435.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$1260 ($not) with simplemap.
Mapping top.$auto$maccmap.cc:240:synth$435.B_conv ($pos) with simplemap.
Mapping top.$auto$maccmap.cc:240:synth$435.A_conv ($pos) with simplemap.
No more expansions possible.

2.14. Executing ICE40_OPT pass (performing simple optimizations).

2.14.1. Running ICE40 specific optimizations.

2.14.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1049' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1048' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$979' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$969' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$959' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [4] = \U_vga_sync.c_hor [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1047' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1046' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$978' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$968' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$977' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$967' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$976' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$966' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$975' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$965' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1045' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$984' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$974' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$964' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [9] = \U_vga_sync.c_hor [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$983' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$973' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$982' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$972' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$962' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [7] = \U_vga_sync.c_hor [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$981' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$971' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$961' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [6] = \U_vga_sync.c_hor [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$980' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$970' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$960' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [5] = \U_vga_sync.c_hor [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$801' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$791 [8] = \U_vga_sync.c_col [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$800' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$791 [7] = \U_vga_sync.c_col [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$772' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$761 [9] = \U_vga_sync.c_row [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$768' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$761 [5] = \U_vga_sync.c_row [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1034' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1033' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1032' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1031' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1030' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1029' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1028' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1027' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1026' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1025' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1022' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1021' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1020' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$217.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1004' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1003' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1002' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1001' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1000' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$999' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$998' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$997' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$996' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$995' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$994' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$989' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$986' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$985' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$228.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$951' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$258.$ternary$/usr/bin/../share/yosys/techmap.v:258$329_Y [0] = \U_vga_clock.clk_div [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$952' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$258.$ternary$/usr/bin/../share/yosys/techmap.v:258$329_Y [1] = \U_vga_clock.clk_div [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1405' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$693_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1397' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$694_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1389' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$695_Y [6] = \U_reset_generator.timer_t [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1406' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$693_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1398' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$694_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1390' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$695_Y [7] = \U_reset_generator.timer_t [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1403' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$693_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1395' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$694_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1387' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$695_Y [4] = \U_reset_generator.timer_t [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1404' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$693_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1396' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$694_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1388' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$695_Y [5] = \U_reset_generator.timer_t [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1401' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$693_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1393' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$694_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1402' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$693_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1394' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$694_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1386' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$695_Y [3] = \U_reset_generator.timer_t [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1399' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$693_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1391' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$694_Y [0] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1400' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$693_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1392' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$694_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1384' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$244.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$695_Y [1] = \U_reset_generator.timer_t [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1303' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1293' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1304' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1311' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1312' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1302' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1309' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1310' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1307' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1297' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1308' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1305' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1295' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1306' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$196.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1363' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1353' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1364' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1354' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1371' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1372' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1362' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1369' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1370' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1367' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1357' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1368' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1365' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1355' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1366' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$371_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1356' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$180.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$859' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$321_Y [0] = \U_reset_generator.timer_t [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$860' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$321_Y [1] = \U_reset_generator.timer_t [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$861' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$321_Y [2] = \U_reset_generator.timer_t [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$862' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$321_Y [3] = \U_reset_generator.timer_t [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$863' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$321_Y [4] = \U_reset_generator.timer_t [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$864' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$321_Y [5] = \U_reset_generator.timer_t [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$865' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$321_Y [6] = \U_reset_generator.timer_t [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$866' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$321_Y [7] = \U_reset_generator.timer_t [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$868' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$322_Y [1] = \U_reset_generator.timer_t [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$869' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$322_Y [2] = \U_reset_generator.timer_t [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$870' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$322_Y [3] = \U_reset_generator.timer_t [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$871' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$322_Y [4] = \U_reset_generator.timer_t [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$872' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$322_Y [5] = \U_reset_generator.timer_t [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$873' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$322_Y [6] = \U_reset_generator.timer_t [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$874' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$255.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$322_Y [7] = \U_reset_generator.timer_t [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$885' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [0] = \U_vga_sync.c_ver [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$886' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [1] = \U_vga_sync.c_ver [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$887' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [2] = \U_vga_sync.c_ver [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$888' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [3] = \U_vga_sync.c_ver [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$889' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [4] = \U_vga_sync.c_ver [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$890' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [5] = \U_vga_sync.c_ver [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$891' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [6] = \U_vga_sync.c_ver [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$892' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [7] = \U_vga_sync.c_ver [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$893' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [8] = \U_vga_sync.c_ver [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$894' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [9] = \U_vga_sync.c_ver [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$896' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [1] = \U_vga_sync.c_ver [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$897' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [2] = \U_vga_sync.c_ver [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$898' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [3] = \U_vga_sync.c_ver [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$899' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [4] = \U_vga_sync.c_ver [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$900' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [5] = \U_vga_sync.c_ver [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$901' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [6] = \U_vga_sync.c_ver [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$902' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [7] = \U_vga_sync.c_ver [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$903' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [8] = \U_vga_sync.c_ver [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$904' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$264.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [9] = \U_vga_sync.c_ver [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$915' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [0] = \U_vga_sync.c_hor [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$916' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [1] = \U_vga_sync.c_hor [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$906' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [1] = \U_vga_sync.c_hor [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$917' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [2] = \U_vga_sync.c_hor [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$907' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [2] = \U_vga_sync.c_hor [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$918' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [3] = \U_vga_sync.c_hor [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$908' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [3] = \U_vga_sync.c_hor [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$919' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [4] = \U_vga_sync.c_hor [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$909' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [4] = \U_vga_sync.c_hor [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$920' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [5] = \U_vga_sync.c_hor [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$910' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [5] = \U_vga_sync.c_hor [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$921' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [6] = \U_vga_sync.c_hor [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$911' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [6] = \U_vga_sync.c_hor [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$922' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [7] = \U_vga_sync.c_hor [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$912' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [7] = \U_vga_sync.c_hor [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$923' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [8] = \U_vga_sync.c_hor [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$913' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [8] = \U_vga_sync.c_hor [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$924' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$318_Y [9] = \U_vga_sync.c_hor [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$914' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$261.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [9] = \U_vga_sync.c_hor [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$935' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$258.$xor$/usr/bin/../share/yosys/techmap.v:263$332_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$258.$xor$/usr/bin/../share/yosys/techmap.v:262$331_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$939' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$258.$xor$/usr/bin/../share/yosys/techmap.v:262$331_Y [1] = \U_vga_clock.clk_div [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$940' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$258.$and$/usr/bin/../share/yosys/techmap.v:260$330_Y [0] = \U_vga_clock.clk_div [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1410' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$258.lcu.$and$/usr/bin/../share/yosys/techmap.v:212$946_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1408' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:484:replace_alu$260 [0] = \U_vga_clock.clk_div [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$941' (const_and) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$258.$and$/usr/bin/../share/yosys/techmap.v:260$330_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1407' (and_or_buffer) in module `\top' with constant driver `$auto$alumacc.cc:484:replace_alu$260 [1] = $techmap$auto$alumacc.cc:470:replace_alu$258.lcu.$and$/usr/bin/../share/yosys/techmap.v:221$948_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$937' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$258.$xor$/usr/bin/../share/yosys/techmap.v:263$332_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$258.lcu.$and$/usr/bin/../share/yosys/techmap.v:221$948_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1050' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1051' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1052' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1053' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1054' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1055' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1056' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1057' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1058' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1059' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1060' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1061' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1062' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$389 [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1063' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1064' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1065' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1066' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1067' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1068' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1069' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1070' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1071' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1072' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1073' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1074' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1075' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1076' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1077' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1078' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1079' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1080' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$391 [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1081' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1082' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1083' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1084' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1085' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1086' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1087' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1088' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1089' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1090' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1091' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1092' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1093' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1094' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1095' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1096' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1097' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1098' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$393 [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1099' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1100' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1101' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1102' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1103' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1104' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1105' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1106' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1107' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1108' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1109' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1110' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1111' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1112' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1113' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1114' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1115' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1116' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$395 [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1137' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1127' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [0] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1138' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1128' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1139' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1129' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1119' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [2] = \U_vga_sync.c_ver [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1140' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1130' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1120' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [3] = \U_vga_sync.c_ver [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1141' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1131' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1142' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1132' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1143' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1133' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1144' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1134' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1145' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1135' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1146' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1136' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1126' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$212.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [9] = \U_vga_sync.c_ver [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1147' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1148' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1149' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1150' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1151' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1152' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1153' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1154' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1155' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1156' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1157' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1158' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1159' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1160' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1161' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1162' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1163' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1164' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$397 [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1165' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1166' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1167' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1168' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1169' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1170' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1171' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1172' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1173' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1174' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1175' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1176' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1177' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1178' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1179' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1180' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1181' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1182' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$399 [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1183' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1184' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1185' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1186' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1187' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1188' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1189' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1190' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1191' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1192' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1193' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1194' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1195' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1196' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1197' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1198' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1199' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1200' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$401 [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1201' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1202' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1203' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1204' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1205' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1206' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1207' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1208' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [7] = \U_vga_sync.c_row [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1209' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [8] = \U_vga_sync.c_row [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1210' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [9] = \U_vga_sync.c_row [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1211' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [10] = \U_vga_sync.c_row [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1212' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [11] = \U_vga_sync.c_row [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1213' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [12] = \U_vga_sync.c_row [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1214' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [13] = \U_vga_sync.c_row [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1215' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [14] = \U_vga_sync.c_row [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1216' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [15] = \U_vga_sync.c_row [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1217' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [16] = \U_vga_sync.c_row [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1218' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$403 [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1219' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1220' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1221' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1222' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1223' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1224' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1225' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1226' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1227' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1228' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1229' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1230' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1231' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1232' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1233' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1234' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1235' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1236' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$405 [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1237' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1238' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1239' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1240' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1241' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1242' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1243' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1244' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1245' (const_and) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1246' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [9] = \U_vga_sync.c_row [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1247' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [10] = \U_vga_sync.c_row [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1248' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [11] = \U_vga_sync.c_row [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1249' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [12] = \U_vga_sync.c_row [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1250' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [13] = \U_vga_sync.c_row [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1251' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [14] = \U_vga_sync.c_row [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1252' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [15] = \U_vga_sync.c_row [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1253' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [16] = \U_vga_sync.c_row [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1254' (and_or_buffer) in module `\top' with constant driver `$auto$rtlil.cc:1631:And$407 [17] = \U_vga_sync.c_row [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1283' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1273' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1263' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [0] = \U_vga_sync.c_hor [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1284' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1274' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1285' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1275' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1286' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1276' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1287' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1277' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1267' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [4] = \U_vga_sync.c_hor [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1288' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1278' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1289' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1279' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1290' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1280' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1270' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [7] = \U_vga_sync.c_hor [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1291' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1281' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1292' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1282' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1272' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$207.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [9] = \U_vga_sync.c_hor [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1343' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1333' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [0] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1344' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1334' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1345' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1335' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1346' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1336' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1347' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1337' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1348' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1338' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1349' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1339' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1350' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1340' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1330' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [7] = \U_vga_sync.c_hor [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1351' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1341' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1352' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1342' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$367_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1332' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$191.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [9] = \U_vga_sync.c_hor [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1483' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [0] = \U_vga_sync.c_col [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1447' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1465' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1411' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1484' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [1] = \U_vga_sync.c_col [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1448' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1466' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1412' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1485' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [2] = \U_vga_sync.c_col [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1449' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1467' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1413' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1486' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [3] = \U_vga_sync.c_col [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1450' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1468' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1414' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1487' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [4] = \U_vga_sync.c_col [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1451' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1469' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1415' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1488' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [5] = \U_vga_sync.c_col [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1452' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1470' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1416' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1489' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [6] = \U_vga_sync.c_col [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1453' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1471' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1417' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1490' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [7] = \U_vga_sync.c_col [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1454' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1472' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1418' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1491' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [8] = \U_vga_sync.c_col [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1455' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1473' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1419' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1492' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [9] = \U_vga_sync.c_col [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1456' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1474' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1420' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1493' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1457' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1475' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1421' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1494' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1458' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1476' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1422' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1495' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1459' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1477' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1423' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1496' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1460' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1478' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1424' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1497' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1461' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1479' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1425' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1498' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1462' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1480' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1426' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1499' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1463' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1481' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1427' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1500' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1464' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1482' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1428' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1429' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [0] = \U_vga_sync.c_col [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1430' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [1] = \U_vga_sync.c_col [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1431' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [2] = \U_vga_sync.c_col [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1432' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [3] = \U_vga_sync.c_col [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1433' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [4] = \U_vga_sync.c_col [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1434' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [5] = \U_vga_sync.c_col [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1435' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [6] = \U_vga_sync.c_col [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1436' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7] = \U_vga_sync.c_col [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1437' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [8] = \U_vga_sync.c_col [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1438' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [9] = \U_vga_sync.c_col [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1439' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1440' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1441' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1442' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1443' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1444' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1445' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1446' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$410.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1573' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1537' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1555' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1501' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1574' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1538' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1556' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1502' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1575' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1539' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1557' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1503' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1576' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1540' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1558' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1504' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1577' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1541' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1559' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1505' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1578' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1542' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1560' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1506' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1579' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1543' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1561' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1507' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1580' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1544' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1562' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1508' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1581' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1545' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1563' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1509' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1582' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1546' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1564' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1510' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1583' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1547' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1565' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1511' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1584' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1548' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1566' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1512' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1585' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1549' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1567' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1513' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1586' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1550' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1568' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1514' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1587' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1551' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1569' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1515' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1588' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1552' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1570' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1516' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1589' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1553' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1571' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1517' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1590' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1554' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1572' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1518' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1519' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1520' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1521' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1522' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1523' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1524' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1525' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1526' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1527' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1528' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1529' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1530' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1531' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1532' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1533' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1534' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1535' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1536' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$413.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1663' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1627' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1645' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1591' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1664' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1628' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1646' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1592' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1665' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1629' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1647' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1593' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1666' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1630' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1648' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1594' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1667' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1631' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1649' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1595' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1668' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1632' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1650' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1596' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1669' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1633' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1651' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1597' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1670' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1634' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1652' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1598' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1671' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1635' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1653' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1599' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1672' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1636' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1654' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1600' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1673' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [10] = \U_vga_sync.c_row [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1637' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1655' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1601' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1674' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [11] = \U_vga_sync.c_row [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1638' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1656' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1602' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1675' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [12] = \U_vga_sync.c_row [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1639' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1657' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1603' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1676' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [13] = \U_vga_sync.c_row [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1640' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1658' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1604' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1677' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [14] = \U_vga_sync.c_row [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1641' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1659' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1605' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1678' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [15] = \U_vga_sync.c_row [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1642' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1660' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1606' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1679' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [16] = \U_vga_sync.c_row [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1643' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1661' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1607' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1680' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1644' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1662' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1608' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1609' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1610' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1611' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1612' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1613' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1614' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1615' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1616' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7] = \U_vga_sync.c_row [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1617' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [8] = \U_vga_sync.c_row [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1618' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [9] = \U_vga_sync.c_row [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1619' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [10] = \U_vga_sync.c_row [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1620' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [11] = \U_vga_sync.c_row [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1621' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [12] = \U_vga_sync.c_row [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1622' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [13] = \U_vga_sync.c_row [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1623' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [14] = \U_vga_sync.c_row [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1624' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [15] = \U_vga_sync.c_row [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1625' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [16] = \U_vga_sync.c_row [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1626' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$416.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1753' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [0] = \U_vga_sync.c_col [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1717' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1735' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1681' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1754' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [1] = \U_vga_sync.c_col [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1718' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1736' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1682' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1755' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [2] = \U_vga_sync.c_col [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1719' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1737' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1683' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1756' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [3] = \U_vga_sync.c_col [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1720' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1738' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1684' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1757' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [4] = \U_vga_sync.c_col [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1721' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1739' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1685' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1758' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [5] = \U_vga_sync.c_col [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1722' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1740' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1686' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1759' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [6] = \U_vga_sync.c_col [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1723' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1741' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1687' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1760' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [7] = \U_vga_sync.c_col [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1724' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1742' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1688' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1761' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [8] = \U_vga_sync.c_col [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1725' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1743' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1689' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1762' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [9] = \U_vga_sync.c_col [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1726' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1744' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1690' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1763' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1727' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1745' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1691' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1764' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1728' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1746' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1692' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1765' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1729' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1747' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1693' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1766' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1730' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1748' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1694' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1767' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1731' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1749' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1695' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1768' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1732' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1750' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1696' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1769' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1733' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1751' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1697' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1770' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1734' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1752' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1698' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1699' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [0] = \U_vga_sync.c_col [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1700' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [1] = \U_vga_sync.c_col [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1701' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [2] = \U_vga_sync.c_col [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1702' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [3] = \U_vga_sync.c_col [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1703' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [4] = \U_vga_sync.c_col [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1704' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [5] = \U_vga_sync.c_col [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1705' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [6] = \U_vga_sync.c_col [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1706' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7] = \U_vga_sync.c_col [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1707' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [8] = \U_vga_sync.c_col [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1708' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [9] = \U_vga_sync.c_col [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1709' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1710' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1711' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1712' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1713' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1714' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1715' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1716' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$419.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1843' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1807' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1825' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1771' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1844' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1808' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1826' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1772' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1845' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1809' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1827' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1773' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1846' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1810' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1828' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1774' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1847' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1811' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1829' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1775' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1848' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1812' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1830' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1776' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1849' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1813' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1831' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1777' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1850' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [7] = \U_vga_sync.c_row [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1814' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1832' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1778' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1851' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [8] = \U_vga_sync.c_row [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1815' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1833' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1779' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1852' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [9] = \U_vga_sync.c_row [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1816' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1834' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1780' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1853' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [10] = \U_vga_sync.c_row [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1817' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1835' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1781' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1854' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [11] = \U_vga_sync.c_row [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1818' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1836' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1782' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1855' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [12] = \U_vga_sync.c_row [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1819' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1837' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1783' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1856' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [13] = \U_vga_sync.c_row [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1820' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1838' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1784' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1857' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [14] = \U_vga_sync.c_row [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1821' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1839' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1785' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1858' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [15] = \U_vga_sync.c_row [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1822' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1840' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1786' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1859' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [16] = \U_vga_sync.c_row [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1823' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1841' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1787' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1860' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1824' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1842' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1788' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1789' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1790' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1791' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1792' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1793' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1794' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1795' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1796' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7] = \U_vga_sync.c_row [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1797' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [8] = \U_vga_sync.c_row [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1798' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [9] = \U_vga_sync.c_row [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1799' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [10] = \U_vga_sync.c_row [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1800' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [11] = \U_vga_sync.c_row [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1801' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [12] = \U_vga_sync.c_row [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1802' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [13] = \U_vga_sync.c_row [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1803' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [14] = \U_vga_sync.c_row [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1804' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [15] = \U_vga_sync.c_row [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1805' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [16] = \U_vga_sync.c_row [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1806' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$422.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1933' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [0] = \U_vga_sync.c_col [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1897' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1915' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1861' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1934' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [1] = \U_vga_sync.c_col [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1898' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1916' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1862' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1935' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [2] = \U_vga_sync.c_col [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1899' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1917' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1863' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1936' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [3] = \U_vga_sync.c_col [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1900' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1918' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1864' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1937' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [4] = \U_vga_sync.c_col [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1901' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1919' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1865' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1938' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [5] = \U_vga_sync.c_col [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1902' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1920' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1866' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1939' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [6] = \U_vga_sync.c_col [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1903' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1921' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1867' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1940' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [7] = \U_vga_sync.c_col [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1922' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1868' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1941' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [8] = \U_vga_sync.c_col [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1923' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1869' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1942' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [9] = \U_vga_sync.c_col [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1924' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1870' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [9] = $techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1943' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1907' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1925' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1871' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1944' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1908' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1926' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1872' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1945' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1909' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1927' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1873' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1946' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1910' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1928' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1874' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1947' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1911' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1929' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1875' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1948' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1912' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1930' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1876' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1949' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1913' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1931' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1877' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1950' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1914' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1932' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1878' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1879' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [0] = \U_vga_sync.c_col [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1880' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [1] = \U_vga_sync.c_col [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1881' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [2] = \U_vga_sync.c_col [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1882' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [3] = \U_vga_sync.c_col [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1883' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [4] = \U_vga_sync.c_col [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1884' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [5] = \U_vga_sync.c_col [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1885' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [6] = \U_vga_sync.c_col [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1889' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [10] = \U_vga_sync.c_row [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1890' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [11] = \U_vga_sync.c_row [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1891' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [12] = \U_vga_sync.c_row [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1892' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [13] = \U_vga_sync.c_row [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1893' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [14] = \U_vga_sync.c_row [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1894' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [15] = \U_vga_sync.c_row [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1895' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [16] = \U_vga_sync.c_row [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1896' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2023' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1987' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2005' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1951' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2024' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1988' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2006' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1952' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2025' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1989' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2007' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1953' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2026' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1990' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2008' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1954' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2027' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1991' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2009' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1955' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2028' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1992' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2010' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1956' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2029' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1993' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2011' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1957' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2030' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1994' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2012' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1958' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2031' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1995' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2013' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1959' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2032' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1996' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2014' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1960' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2033' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [10] = \U_vga_sync.c_row [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1997' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2015' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1961' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2034' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [11] = \U_vga_sync.c_row [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1998' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2016' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1962' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2035' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [12] = \U_vga_sync.c_row [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1999' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2017' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1963' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2036' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [13] = \U_vga_sync.c_row [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2000' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2018' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1964' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2037' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [14] = \U_vga_sync.c_row [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2001' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2019' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1965' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2038' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [15] = \U_vga_sync.c_row [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2002' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2020' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1966' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2039' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [16] = \U_vga_sync.c_row [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2003' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2021' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1967' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2040' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [17] = \U_vga_sync.c_row [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2004' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2022' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1968' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1969' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1970' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1971' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1972' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1973' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1974' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1975' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1976' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1977' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1978' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [9] = \U_vga_sync.c_row [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1979' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [10] = \U_vga_sync.c_row [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1980' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [11] = \U_vga_sync.c_row [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1981' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [12] = \U_vga_sync.c_row [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1982' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [13] = \U_vga_sync.c_row [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1983' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [14] = \U_vga_sync.c_row [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1984' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [15] = \U_vga_sync.c_row [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1985' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [16] = \U_vga_sync.c_row [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1986' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$428.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [17] = \U_vga_sync.c_row [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2113' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [0] = \U_vga_sync.c_col [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2077' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2095' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2041' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2114' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [1] = \U_vga_sync.c_col [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2078' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2096' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2042' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2115' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [2] = \U_vga_sync.c_col [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2079' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2097' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2043' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2116' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [3] = \U_vga_sync.c_col [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2080' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2098' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2044' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2117' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [4] = \U_vga_sync.c_col [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2081' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2099' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2045' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2118' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [5] = \U_vga_sync.c_col [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2082' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2100' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2046' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2119' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [6] = \U_vga_sync.c_col [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2083' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2101' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2047' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2120' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2084' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2102' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2048' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2085' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2049' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2124' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [11] = \U_vga_sync.c_row [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2106' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2052' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2125' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [12] = \U_vga_sync.c_row [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2107' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2053' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [12] = $techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2126' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [13] = \U_vga_sync.c_row [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2108' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2054' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2127' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [14] = \U_vga_sync.c_row [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2109' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2055' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [14] = $techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2128' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [15] = \U_vga_sync.c_row [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2110' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2056' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [15] = $techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2129' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [16] = \U_vga_sync.c_row [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2111' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2057' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [16] = $techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2130' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2094' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2112' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2058' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2059' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [0] = \U_vga_sync.c_col [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2060' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [1] = \U_vga_sync.c_col [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2061' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [2] = \U_vga_sync.c_col [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2062' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [3] = \U_vga_sync.c_col [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2063' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [4] = \U_vga_sync.c_col [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2064' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [5] = \U_vga_sync.c_col [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2065' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [6] = \U_vga_sync.c_col [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2066' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2067' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2076' (0?) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [17] = \U_vga_sync.c_row [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2203' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [0] = \U_vga_sync.c_col [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2167' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2185' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2131' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2204' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [1] = \U_vga_sync.c_col [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2168' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2186' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2132' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2205' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [2] = \U_vga_sync.c_col [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2169' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2187' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2133' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2206' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [3] = \U_vga_sync.c_col [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2170' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2188' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2134' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2207' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [4] = \U_vga_sync.c_col [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2171' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2189' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2135' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2208' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [5] = \U_vga_sync.c_col [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2172' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2190' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2136' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2209' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [6] = \U_vga_sync.c_col [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2173' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2191' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2137' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2210' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2174' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2192' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2138' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2211' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2175' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2193' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2139' (00) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2176' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2140' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [9] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2177' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2141' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2178' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2142' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2179' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2143' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [12] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2180' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2144' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2181' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2145' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [14] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2182' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2146' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [15] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2183' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2147' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [16] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [16]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2184' (const_and) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1257_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2148' (and_or_buffer) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$or$/usr/bin/../share/yosys/techmap.v:190$1259_Y [17] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2149' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [0] = \U_vga_sync.c_col [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2150' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [1] = \U_vga_sync.c_col [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2151' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [2] = \U_vga_sync.c_col [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2152' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [3] = \U_vga_sync.c_col [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2153' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [4] = \U_vga_sync.c_col [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2154' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [5] = \U_vga_sync.c_col [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2155' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [6] = \U_vga_sync.c_col [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2156' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2157' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2158' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [9] = $techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2159' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2160' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2161' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [12] = $techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2162' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2163' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [14] = $techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2164' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [15] = $techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2165' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [16] = $techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2166' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [17] = $techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [17]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2257' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$1260_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2239' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2221' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$1262_Y [0] = \U_vga_sync.c_col [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2258' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$1260_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2240' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2222' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$1262_Y [1] = \U_vga_sync.c_col [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2259' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$1260_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2241' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2223' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$1262_Y [2] = \U_vga_sync.c_col [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2260' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$1260_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2242' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2224' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$1262_Y [3] = \U_vga_sync.c_col [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2261' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$1260_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2243' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2225' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$1262_Y [4] = \U_vga_sync.c_col [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2262' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$1260_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2244' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2226' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$1262_Y [5] = \U_vga_sync.c_col [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2263' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$1260_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2245' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2227' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$1262_Y [6] = \U_vga_sync.c_col [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2264' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$1260_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2246' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2228' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$1262_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$425.$xor$/usr/bin/../share/yosys/techmap.v:190$1258_Y [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2265' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$1260_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2247' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2229' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$1262_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$431.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2266' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$1260_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2248' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2230' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$1262_Y [9] = $techmap$auto$maccmap.cc:114:fulladd$434.$xor$/usr/bin/../share/yosys/techmap.v:189$1255_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2249' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2250' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2251' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [12] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2252' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2253' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [14] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2254' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [15] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2255' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [16] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2256' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$435.$ternary$/usr/bin/../share/yosys/ice40/arith_map.v:42$1261_Y [17] = $techmap$auto$maccmap.cc:114:fulladd$434.$and$/usr/bin/../share/yosys/techmap.v:189$1256_Y [16]'.

2.14.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1010' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1318'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1010' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$958' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1266'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$207.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$958' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$955' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1323'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$191.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$955' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$931' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1041'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$261.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$931' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$929' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1039'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$261.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$929' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$928' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1038'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$261.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$928' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$926' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1036'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$261.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$926' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$925' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1035'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$261.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$925' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1264' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$956'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$207.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1264' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1375' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1007'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1375' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1377' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1009'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1377' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1325' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$957'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$191.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1325' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1316' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1008'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1316' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1315' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1007'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1315' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$905' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1323'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$261.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$191.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$905' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$895' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1117'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$264.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$319_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$212.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$895' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1326' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1266'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$191.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$207.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1326' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$881' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1011'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$881' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$880' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1318'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$880' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$879' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1009'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$879' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$878' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1008'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$878' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$877' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1007'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$877' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$876' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1006'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$876' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$875' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1005'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$875' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1378' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1318'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1378' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$867' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1383'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$255.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$322_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$244.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$695_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$867' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1373' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1005'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1373' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1313' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1005'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1313' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$711' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [13] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$711' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$710' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [12] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$710' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$709' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [11] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$709' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$708' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [10] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$708' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$707' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [9] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$707' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$706' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [8] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$706' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$705' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [7] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$705' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$704' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [6] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$704' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$703' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [5] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$703' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$702' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [4] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$702' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$701' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [3] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$701' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$700' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [2] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$700' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$699' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [1] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$699' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$698' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [0] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$698' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1329' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1269'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$191.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$207.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1329' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1381' is identical to cell `$auto$simplemap.cc:37:simplemap_not$883'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1381' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1376' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1008'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1376' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1271' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$963'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$207.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1271' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1328' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1268'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$191.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$207.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1328' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1321' is identical to cell `$auto$simplemap.cc:37:simplemap_not$883'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1321' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1322' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1382'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1322' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1296' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$988'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$228.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1296' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1374' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1006'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1374' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1317' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1009'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1317' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1265' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$957'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$207.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1265' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1331' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$963'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$191.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1331' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1319' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1011'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1319' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1379' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1011'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1379' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1013' is identical to cell `$auto$simplemap.cc:37:simplemap_not$883'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1013' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1014' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1382'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1014' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1040' is identical to cell `$auto$simplemap.cc:37:simplemap_not$930'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$261.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1040' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1037' is identical to cell `$auto$simplemap.cc:37:simplemap_not$927'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$261.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1037' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$933' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1043'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$261.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$933' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$934' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1044'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$261.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$934' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1298' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$990'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$228.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1298' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1314' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1006'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1314' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$884' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1382'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [9] = $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$884' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1324' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$956'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$191.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$233.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$368_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1324' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1380' is identical to cell `$auto$simplemap.cc:37:simplemap_not$882'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$180.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1380' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1320' is identical to cell `$auto$simplemap.cc:37:simplemap_not$882'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1320' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1012' is identical to cell `$auto$simplemap.cc:37:simplemap_not$882'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$228.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$370_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$264.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1012' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$932' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1042'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$261.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$317_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$217.$not$/usr/bin/../share/yosys/ice40/arith_map.v:42$366_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$932' from module `\top'.
  Cell `$auto$simplemap.cc:293:simplemap_tribuf$713' is identical to cell `$auto$simplemap.cc:293:simplemap_tribuf$712'.
    Redirecting output \Y: \sram_data [15] = \sram_data [14]
    Removing $_TBUF_ cell `$auto$simplemap.cc:293:simplemap_tribuf$713' from module `\top'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$697' is identical to cell `$auto$simplemap.cc:37:simplemap_not$714'.
    Redirecting output \Y: \U_sram_ctrl.debug = $techmap\U_sram_ctrl.$eq$sram_ctrl.v:58$38_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$697' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1359' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1299'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$180.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$196.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1359' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$992' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1360'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$228.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$180.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$992' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$991' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1299'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$228.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$196.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$991' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1358' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$990'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$180.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$228.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1358' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1301' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$993'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$228.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1301' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$573' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$590'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$570 [2] = $auto$simplemap.cc:127:simplemap_reduce$587 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$573' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1300' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1360'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$196.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$180.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1300' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1361' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$993'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$180.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$228.$xor$/usr/bin/../share/yosys/ice40/arith_map.v:68$372_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1361' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$572' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$589'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$570 [1] = $auto$simplemap.cc:127:simplemap_reduce$587 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$572' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$571' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$588'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$570 [0] = $auto$simplemap.cc:127:simplemap_reduce$587 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$571' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$577' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$594'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$576 [0] = $auto$simplemap.cc:127:simplemap_reduce$593 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$577' from module `\top'.
Removed a total of 83 cells.

2.14.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$264.slice[9].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$261.slice[9].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:470:replace_alu$255.slice[7].carry'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$987'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$953'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$233.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$233.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$233.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$233.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$233.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$233.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$233.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$233.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$233.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$233.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$228.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$228.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$228.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$228.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$228.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$228.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$228.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$228.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$228.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$228.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$217.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$217.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$217.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$217.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$217.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$217.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$217.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$217.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$217.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$217.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$212.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$212.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$212.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$212.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$212.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$212.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$212.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$212.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$212.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$212.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$207.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$207.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$207.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$207.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$207.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$207.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$207.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$207.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$207.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$207.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$196.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$196.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$196.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$196.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$196.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$196.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$196.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$196.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$196.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$196.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$191.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$191.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$191.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$191.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$191.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$191.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$191.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$191.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$191.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$191.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$180.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$180.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$180.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$180.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$180.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$180.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$180.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$180.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$180.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$180.slice[0].adder'.
  removing unused `$_DFF_N_' cell `$auto$simplemap.cc:420:simplemap_dff$630'.
  removing unused `$_DFF_N_' cell `$auto$simplemap.cc:420:simplemap_dff$631'.
  removing unused `$_DFF_N_' cell `$auto$simplemap.cc:420:simplemap_dff$632'.
  removing unused `$_DFF_N_' cell `$auto$simplemap.cc:420:simplemap_dff$633'.
  removing unused `$_DFF_N_' cell `$auto$simplemap.cc:420:simplemap_dff$634'.
  removing unused `$_DFF_N_' cell `$auto$simplemap.cc:420:simplemap_dff$635'.
  removing unused `$_DFF_N_' cell `$auto$simplemap.cc:420:simplemap_dff$636'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$686'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$687'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$688'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$689'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$690'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$691'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$692'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$244.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$244.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$244.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$244.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$244.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$244.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$244.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:470:replace_alu$244.slice[0].adder'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$851'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$852'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$853'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$854'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$855'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$856'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$857'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$858'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$954'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1117'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1118'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1121'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1122'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1123'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1124'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1125'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1268'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1269'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$435.slice[17].carry'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1327'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$1409'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2202'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2231'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2232'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2233'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2234'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2235'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2236'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2237'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2238'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2267'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2268'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2269'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2270'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2271'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2272'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2273'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2274'.

2.14.6. Rerunning OPT passes. (Removed registers in this run.)

2.14.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$180.slice[0].carry: CO=$auto$alumacc.cc:470:replace_alu$180.BB [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$191.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$196.slice[0].carry: CO=$auto$alumacc.cc:470:replace_alu$180.BB [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$207.slice[0].carry: CO=\U_vga_sync.c_hor [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$212.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$217.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$228.slice[0].carry: CO=$auto$alumacc.cc:470:replace_alu$180.BB [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$233.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$244.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$255.slice[0].carry: CO=\U_reset_generator.timer_t [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$261.slice[0].carry: CO=\U_vga_sync.c_hor [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$264.slice[0].carry: CO=\U_vga_sync.c_ver [0]
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$435.slice[0].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$255.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$261.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:470:replace_alu$264.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$435.slice[1].adder back to logic.

2.14.8. Executing OPT_EXPR pass (perform const folding).
Setting undriven signal in top to undef: \U_sram_ctrl.ramctl_data_out [9]
Setting undriven signal in top to undef: \U_sram_ctrl.ramctl_data_out [14]
Setting undriven signal in top to undef: \U_sram_ctrl.ramctl_data_out [12]
Setting undriven signal in top to undef: \U_sram_ctrl.ramctl_data_out [13]
Setting undriven signal in top to undef: \U_sram_ctrl.ramctl_data_out [10]
Setting undriven signal in top to undef: \U_sram_ctrl.ramctl_data_out [11]
Setting undriven signal in top to undef: \U_sram_ctrl.ramctl_data_out [15]
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2283' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2275 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2282' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2275 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2288' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2284 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2281' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2275 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2280' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2275 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2287' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2284 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2279' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2275 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2278' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2275 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2286' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2284 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2277' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2275 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2276' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2275 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2285' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2284 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2290' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2289 [0] = \U_reset_generator.timer_t [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2302' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2301' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2307' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2303 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2300' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2299' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2306' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2303 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2298' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2297' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2305' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2303 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2296' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2295' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2294 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2304' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2303 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2309' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2308 [0] = \U_vga_sync.c_hor [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2319' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2318' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2325' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2322 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2321' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2320' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2326' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2322 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2317' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2316' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2324' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2322 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2315' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2314' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2313 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2323' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2322 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2328' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2327 [0] = \U_vga_sync.c_ver [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2340' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2339' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2345' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2341 [3] = \U_vga_sync.c_col [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2338' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2337' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2348' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2346 [1] = $auto$simplemap.cc:309:simplemap_lut$2341 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2336' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2335' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2334' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2333' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2332 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2342' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2341 [0] = \U_vga_sync.c_col [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2347' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2346 [0] = \U_vga_sync.c_col [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2350' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2349 = \U_vga_sync.c_col [1]'.

2.14.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2343' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2344'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2341 [1] = $auto$simplemap.cc:309:simplemap_lut$2341 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2343' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1006' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2329'.
    Redirecting output \Y: $auto$alumacc.cc:470:replace_alu$180.BB [1] = $auto$simplemap.cc:309:simplemap_lut$2327 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1006' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1036' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2310'.
    Redirecting output \Y: $auto$alumacc.cc:470:replace_alu$217.BB [1] = $auto$simplemap.cc:309:simplemap_lut$2308 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1036' from module `\top'.
Removed a total of 3 cells.

2.14.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$2344'.

2.14.12. Rerunning OPT passes. (Removed registers in this run.)

2.14.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$191.slice[1].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$212.slice[1].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$217.slice[1].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$233.slice[1].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$244.slice[1].carry: CO=\U_reset_generator.timer_t [1]
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$435.slice[1].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$435.slice[2].adder back to logic.

2.14.14. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2356' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2357' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2358' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2359' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2364' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2360 [3] = \U_vga_sync.c_col [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2367' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2365 [1] = $auto$simplemap.cc:309:simplemap_lut$2360 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2355' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2354' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2352' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2353' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2351 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2361' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2360 [0] = \U_vga_sync.c_col [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2366' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2365 [0] = \U_vga_sync.c_col [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2369' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2368 = \U_vga_sync.c_col [2]'.

2.14.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2363' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2362'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2360 [2] = $auto$simplemap.cc:309:simplemap_lut$2360 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2363' from module `\top'.
Removed a total of 1 cells.

2.14.16. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$2362'.

2.14.18. Rerunning OPT passes. (Removed registers in this run.)

2.14.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$191.slice[2].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$212.slice[2].carry: CO=\U_vga_sync.c_ver [2]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$217.slice[2].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$233.slice[2].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$435.slice[2].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$435.slice[3].adder back to logic.

2.14.20. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2371' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2372' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2380' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2379 [0] = \U_vga_sync.c_col [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2373' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2374' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2385' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2384 [0] = \U_vga_sync.c_col [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2378' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2377' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2383' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2379 [3] = \U_vga_sync.c_col [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2375' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2376' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2370 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2386' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2384 [1] = $auto$simplemap.cc:309:simplemap_lut$2379 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2388' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2387 = \U_vga_sync.c_col [3]'.

2.14.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2381' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2382'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2379 [1] = $auto$simplemap.cc:309:simplemap_lut$2379 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2381' from module `\top'.
Removed a total of 1 cells.

2.14.22. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$2382'.

2.14.24. Rerunning OPT passes. (Removed registers in this run.)

2.14.25. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$191.slice[3].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$217.slice[3].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$233.slice[3].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$435.slice[3].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$435.slice[4].adder back to logic.

2.14.26. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2392' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2396' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2397' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2402' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2398 [3] = \U_vga_sync.c_col [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2394' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2395' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2405' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2403 [1] = $auto$simplemap.cc:309:simplemap_lut$2398 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2390' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2391' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2399' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2398 [0] = \U_vga_sync.c_col [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2393' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2389 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2404' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2403 [0] = \U_vga_sync.c_col [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2407' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2406 = \U_vga_sync.c_col [4]'.

2.14.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2400' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2401'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2398 [1] = $auto$simplemap.cc:309:simplemap_lut$2398 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2400' from module `\top'.
Removed a total of 1 cells.

2.14.28. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$2401'.

2.14.30. Rerunning OPT passes. (Removed registers in this run.)

2.14.31. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$191.slice[4].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$217.slice[4].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$233.slice[4].carry: CO=\U_vga_sync.c_hor [4]
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$435.slice[4].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$435.slice[5].adder back to logic.

2.14.32. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2411' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2415' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2412' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2410' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2409' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2418' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2417 [0] = \U_vga_sync.c_col [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2423' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2422 [0] = \U_vga_sync.c_col [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2416' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2413' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2414' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2408 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2421' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2417 [3] = \U_vga_sync.c_col [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2424' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2422 [1] = $auto$simplemap.cc:309:simplemap_lut$2417 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2426' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2425 = \U_vga_sync.c_col [5]'.

2.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2420' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2419'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2417 [2] = $auto$simplemap.cc:309:simplemap_lut$2417 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2420' from module `\top'.
Removed a total of 1 cells.

2.14.34. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$2419'.

2.14.36. Rerunning OPT passes. (Removed registers in this run.)

2.14.37. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$191.slice[5].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$217.slice[5].carry: CO=$auto$alumacc.cc:470:replace_alu$217.BB [5]
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$435.slice[5].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$435.slice[6].adder back to logic.

2.14.38. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2434' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2431' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2430' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2429' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2428' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2437' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2436 [0] = \U_vga_sync.c_col [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2442' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2441 [0] = \U_vga_sync.c_col [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2435' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2440' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2436 [3] = \U_vga_sync.c_col [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2432' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2433' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2427 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2443' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2441 [1] = $auto$simplemap.cc:309:simplemap_lut$2436 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2445' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2444 = \U_vga_sync.c_col [6]'.

2.14.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2439' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2438'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2436 [2] = $auto$simplemap.cc:309:simplemap_lut$2436 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2439' from module `\top'.
Removed a total of 1 cells.

2.14.40. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$2438'.

2.14.42. Rerunning OPT passes. (Removed registers in this run.)

2.14.43. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$191.slice[6].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$435.slice[6].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$435.slice[7].adder back to logic.

2.14.44. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2453' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2454' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2459' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2455 [3] = $auto$maccmap.cc:111:fulladd$423 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2447' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2449' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2448' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2451' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2452' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2462' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2460 [1] = $auto$simplemap.cc:309:simplemap_lut$2455 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2450' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2446 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2456' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2455 [0] = $auto$maccmap.cc:111:fulladd$423 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2461' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2460 [0] = $auto$maccmap.cc:111:fulladd$423 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2464' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2463 = $auto$maccmap.cc:111:fulladd$423 [7]'.

2.14.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2457' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2458'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2455 [1] = $auto$simplemap.cc:309:simplemap_lut$2455 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2457' from module `\top'.
Removed a total of 1 cells.

2.14.46. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$2458'.

2.14.48. Rerunning OPT passes. (Removed registers in this run.)

2.14.49. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:470:replace_alu$191.slice[7].carry: CO=\U_vga_sync.c_hor [7]
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$435.slice[7].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$435.slice[8].adder back to logic.

2.14.50. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2466' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2472' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2473' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2478' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2474 [3] = $auto$maccmap.cc:111:fulladd$429 [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2470' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2471' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2481' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2479 [1] = $auto$simplemap.cc:309:simplemap_lut$2474 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2469' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2468' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2467' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2465 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2475' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2474 [0] = $auto$maccmap.cc:111:fulladd$429 [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2480' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2479 [0] = $auto$maccmap.cc:111:fulladd$429 [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2483' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2482 = $auto$maccmap.cc:111:fulladd$429 [8]'.

2.14.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2476' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2477'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2474 [1] = $auto$simplemap.cc:309:simplemap_lut$2474 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2476' from module `\top'.
Removed a total of 1 cells.

2.14.52. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$2477'.

2.14.54. Rerunning OPT passes. (Removed registers in this run.)

2.14.55. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$435.slice[8].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$435.slice[9].adder back to logic.

2.14.56. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2492' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2491' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2497' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2493 [3] = $auto$maccmap.cc:111:fulladd$432 [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2485' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2486' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2494' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2493 [0] = $auto$maccmap.cc:111:fulladd$432 [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2487' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2488' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2499' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2498 [0] = $auto$maccmap.cc:111:fulladd$432 [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2489' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2490' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2484 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2500' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2498 [1] = $auto$simplemap.cc:309:simplemap_lut$2493 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2502' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2501 = $auto$maccmap.cc:111:fulladd$432 [9]'.

2.14.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2495' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2496'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2493 [1] = $auto$simplemap.cc:309:simplemap_lut$2493 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2495' from module `\top'.
Removed a total of 1 cells.

2.14.58. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:311:simplemap_lut$2496'.

2.14.60. Rerunning OPT passes. (Removed registers in this run.)

2.14.61. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$435.slice[9].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$435.slice[10].adder back to logic.

2.14.62. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2508' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2509' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2511' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2510' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2516' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2512 [3] = $auto$maccmap.cc:111:fulladd$432 [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2506' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2507' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2504' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2505' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2503 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2513' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2512 [0] = $auto$maccmap.cc:111:fulladd$432 [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2521' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2520 = $auto$simplemap.cc:309:simplemap_lut$2517 [0]'.

2.14.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2514' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2515'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2512 [1] = $auto$simplemap.cc:309:simplemap_lut$2512 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2514' from module `\top'.
Removed a total of 1 cells.

2.14.64. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_MUX_' cell `$auto$simplemap.cc:311:simplemap_lut$2519'.

2.14.66. Rerunning OPT passes. (Removed registers in this run.)

2.14.67. Running ICE40 specific optimizations.

2.14.68. Executing OPT_EXPR pass (perform const folding).

2.14.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.14.70. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.14.72. Finished OPT passes. (There is nothing left to do.)

2.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

2.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$350 to $_DFFE_PP_ for $techmap\U_reset_generator.$0\timer_t[7:0] [0] -> \U_reset_generator.timer_t [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$351 to $_DFFE_PP_ for $techmap\U_reset_generator.$0\timer_t[7:0] [1] -> \U_reset_generator.timer_t [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$352 to $_DFFE_PP_ for $techmap\U_reset_generator.$0\timer_t[7:0] [2] -> \U_reset_generator.timer_t [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$353 to $_DFFE_PP_ for $techmap\U_reset_generator.$0\timer_t[7:0] [3] -> \U_reset_generator.timer_t [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$354 to $_DFFE_PP_ for $techmap\U_reset_generator.$0\timer_t[7:0] [4] -> \U_reset_generator.timer_t [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$355 to $_DFFE_PP_ for $techmap\U_reset_generator.$0\timer_t[7:0] [5] -> \U_reset_generator.timer_t [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$356 to $_DFFE_PP_ for $techmap\U_reset_generator.$0\timer_t[7:0] [6] -> \U_reset_generator.timer_t [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$357 to $_DFFE_PP_ for $techmap\U_reset_generator.$0\timer_t[7:0] [7] -> \U_reset_generator.timer_t [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$440 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_row[9:0] [0] -> \U_vga_sync.c_row [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$441 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_row[9:0] [1] -> \U_vga_sync.c_row [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$442 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_row[9:0] [2] -> \U_vga_sync.c_row [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$443 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_row[9:0] [3] -> \U_vga_sync.c_row [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$444 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_row[9:0] [4] -> \U_vga_sync.c_row [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$445 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_row[9:0] [5] -> \U_vga_sync.c_row [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$446 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_row[9:0] [6] -> \U_vga_sync.c_row [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$447 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_row[9:0] [7] -> \U_vga_sync.c_row [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$448 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_row[9:0] [8] -> \U_vga_sync.c_row [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$449 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_row[9:0] [9] -> \U_vga_sync.c_row [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$450 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_col[9:0] [0] -> \U_vga_sync.c_col [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$451 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_col[9:0] [1] -> \U_vga_sync.c_col [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$452 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_col[9:0] [2] -> \U_vga_sync.c_col [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$453 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_col[9:0] [3] -> \U_vga_sync.c_col [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$454 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_col[9:0] [4] -> \U_vga_sync.c_col [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$455 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_col[9:0] [5] -> \U_vga_sync.c_col [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$456 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_col[9:0] [6] -> \U_vga_sync.c_col [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$457 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_col[9:0] [7] -> \U_vga_sync.c_col [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$458 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_col[9:0] [8] -> \U_vga_sync.c_col [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$459 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_col[9:0] [9] -> \U_vga_sync.c_col [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$460 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_ver[9:0] [0] -> \U_vga_sync.c_ver [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$461 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_ver[9:0] [1] -> \U_vga_sync.c_ver [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$462 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_ver[9:0] [2] -> \U_vga_sync.c_ver [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$463 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_ver[9:0] [3] -> \U_vga_sync.c_ver [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$464 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_ver[9:0] [4] -> \U_vga_sync.c_ver [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$465 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_ver[9:0] [5] -> \U_vga_sync.c_ver [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$466 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_ver[9:0] [6] -> \U_vga_sync.c_ver [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$467 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_ver[9:0] [7] -> \U_vga_sync.c_ver [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$468 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_ver[9:0] [8] -> \U_vga_sync.c_ver [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$469 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_ver[9:0] [9] -> \U_vga_sync.c_ver [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$471 to $_DFFE_PP_ for $techmap\U_vga_sync.$0\c_hor[9:0] [1] -> \U_vga_sync.c_hor [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$621 to $_DFFE_NP_ for $techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [0] -> \U_sram_ctrl.ramctl_data_out_r [0].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$622 to $_DFFE_NP_ for $techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [1] -> \U_sram_ctrl.ramctl_data_out_r [1].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$623 to $_DFFE_NP_ for $techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [2] -> \U_sram_ctrl.ramctl_data_out_r [2].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$624 to $_DFFE_NP_ for $techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [3] -> \U_sram_ctrl.ramctl_data_out_r [3].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$625 to $_DFFE_NP_ for $techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [4] -> \U_sram_ctrl.ramctl_data_out_r [4].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$626 to $_DFFE_NP_ for $techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [5] -> \U_sram_ctrl.ramctl_data_out_r [5].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$627 to $_DFFE_NP_ for $techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [6] -> \U_sram_ctrl.ramctl_data_out_r [6].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$628 to $_DFFE_NP_ for $techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [7] -> \U_sram_ctrl.ramctl_data_out_r [7].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$629 to $_DFFE_NP_ for $techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [8] -> \U_sram_ctrl.ramctl_data_out_r [8].

2.17. Executing TECHMAP pass (map to technology primitives).

2.17.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$333 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$334 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$349 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$350 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$351 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$352 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$353 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$354 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$355 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$356 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$357 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$440 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$441 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$442 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$443 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$444 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$445 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$446 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$447 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$448 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$449 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$450 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$451 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$452 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$453 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$454 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$455 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$456 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$457 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$458 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$459 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$460 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$461 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$462 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$463 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$464 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$465 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$466 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$467 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$468 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$469 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$470 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$471 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$472 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$473 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$474 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$475 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$476 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$477 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$478 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$479 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$480 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$481 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$482 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$600 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$601 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$602 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$603 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$604 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$605 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$606 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$607 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$608 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$609 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$610 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$611 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$612 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$613 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$614 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$615 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$616 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$617 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$618 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$619 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$620 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$621 using \$_DFFE_NP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$622 using \$_DFFE_NP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$623 using \$_DFFE_NP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$624 using \$_DFFE_NP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$625 using \$_DFFE_NP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$626 using \$_DFFE_NP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$627 using \$_DFFE_NP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$628 using \$_DFFE_NP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$629 using \$_DFFE_NP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$715 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$716 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$717 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$718 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$719 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$720 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$721 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$722 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$723 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$724 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$725 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$726 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$727 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$728 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$729 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$730 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$731 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$732 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$733 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$734 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$735 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$736 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$737 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$738 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$739 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$740 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$741 using \$_DFF_P_.
No more expansions possible.

2.18. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2716' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2714 [0] = \U_reset_generator.reset'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2717' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2714 [1] = $auto$rtlil.cc:1632:Or$225'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2797' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2795 [0] = \U_reset_generator.reset'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2798' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2795 [1] = $auto$rtlil.cc:1632:Or$225'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2806' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2804 [0] = \U_reset_generator.reset'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$358' (x??) in module `\top' with constant driver `$techmap\U_reset_generator.$0\timer_t[7:0] [0] = $auto$wreduce.cc:347:run$165 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2293' (x??) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2292 = $auto$simplemap.cc:309:simplemap_lut$2289 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$359' (x??) in module `\top' with constant driver `$techmap\U_reset_generator.$0\timer_t[7:0] [1] = $auto$simplemap.cc:309:simplemap_lut$2289 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$360' (x??) in module `\top' with constant driver `$techmap\U_reset_generator.$0\timer_t[7:0] [2] = $auto$wreduce.cc:347:run$165 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$361' (x??) in module `\top' with constant driver `$techmap\U_reset_generator.$0\timer_t[7:0] [3] = $auto$wreduce.cc:347:run$165 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$362' (x??) in module `\top' with constant driver `$techmap\U_reset_generator.$0\timer_t[7:0] [4] = $auto$wreduce.cc:347:run$165 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$363' (x??) in module `\top' with constant driver `$techmap\U_reset_generator.$0\timer_t[7:0] [5] = $auto$wreduce.cc:347:run$165 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$364' (x??) in module `\top' with constant driver `$techmap\U_reset_generator.$0\timer_t[7:0] [6] = $auto$wreduce.cc:347:run$165 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$365' (x??) in module `\top' with constant driver `$techmap\U_reset_generator.$0\timer_t[7:0] [7] = $auto$wreduce.cc:347:run$165 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2563' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2561 = $auto$rtlil.cc:1632:Or$252'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2532' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2530 [0] = \U_reset_generator.timer_t [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2312' (x??) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2311 = $auto$alumacc.cc:470:replace_alu$217.BB [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$524' (x??) in module `\top' with constant driver `$techmap\U_vga_sync.$procmux$116_Y [0] = $techmap\U_vga_sync.$procmux$113_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2331' (x??) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2330 = $auto$alumacc.cc:470:replace_alu$180.BB [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$525' (x??) in module `\top' with constant driver `$techmap\U_vga_sync.$procmux$116_Y [1] = $techmap\U_vga_sync.$procmux$113_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$526' (x??) in module `\top' with constant driver `$techmap\U_vga_sync.$procmux$116_Y [2] = $techmap\U_vga_sync.$procmux$113_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$527' (x??) in module `\top' with constant driver `$techmap\U_vga_sync.$procmux$116_Y [3] = $techmap\U_vga_sync.$procmux$113_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$528' (x??) in module `\top' with constant driver `$techmap\U_vga_sync.$procmux$116_Y [4] = $techmap\U_vga_sync.$procmux$113_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$529' (x??) in module `\top' with constant driver `$techmap\U_vga_sync.$procmux$116_Y [5] = $techmap\U_vga_sync.$procmux$113_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$530' (x??) in module `\top' with constant driver `$techmap\U_vga_sync.$procmux$116_Y [6] = $techmap\U_vga_sync.$procmux$113_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$531' (x??) in module `\top' with constant driver `$techmap\U_vga_sync.$procmux$116_Y [7] = $techmap\U_vga_sync.$procmux$113_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$532' (x??) in module `\top' with constant driver `$techmap\U_vga_sync.$procmux$116_Y [8] = $techmap\U_vga_sync.$procmux$113_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$533' (x??) in module `\top' with constant driver `$techmap\U_vga_sync.$procmux$116_Y [9] = $techmap\U_vga_sync.$procmux$113_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$544' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_row[9:0] [0] = \U_vga_sync.c_ver [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$545' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_row[9:0] [1] = \U_vga_sync.c_ver [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$546' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_row[9:0] [2] = \U_vga_sync.c_ver [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$547' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_row[9:0] [3] = \U_vga_sync.c_ver [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$548' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_row[9:0] [4] = \U_vga_sync.c_ver [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$549' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_row[9:0] [5] = \U_vga_sync.c_ver [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$550' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_row[9:0] [6] = \U_vga_sync.c_ver [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$551' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_row[9:0] [7] = \U_vga_sync.c_ver [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$552' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_row[9:0] [8] = \U_vga_sync.c_ver [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$553' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_row[9:0] [9] = \U_vga_sync.c_ver [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$554' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_col[9:0] [0] = \U_vga_sync.c_hor [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$555' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_col[9:0] [1] = \U_vga_sync.c_hor [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$556' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_col[9:0] [2] = \U_vga_sync.c_hor [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$557' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_col[9:0] [3] = \U_vga_sync.c_hor [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$558' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_col[9:0] [4] = \U_vga_sync.c_hor [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$559' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_col[9:0] [5] = \U_vga_sync.c_hor [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$560' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_col[9:0] [6] = \U_vga_sync.c_hor [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$561' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_col[9:0] [7] = \U_vga_sync.c_hor [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$562' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_col[9:0] [8] = \U_vga_sync.c_hor [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$563' (?x?) in module `\top' with constant driver `$techmap\U_vga_sync.$0\c_col[9:0] [9] = \U_vga_sync.c_hor [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$677' (?x?) in module `\top' with constant driver `$techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [0] = \sram_data [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$678' (?x?) in module `\top' with constant driver `$techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [1] = \sram_data [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$679' (?x?) in module `\top' with constant driver `$techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [2] = \sram_data [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$680' (?x?) in module `\top' with constant driver `$techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [3] = \sram_data [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$681' (?x?) in module `\top' with constant driver `$techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [4] = \sram_data [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$682' (?x?) in module `\top' with constant driver `$techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [5] = \sram_data [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$683' (?x?) in module `\top' with constant driver `$techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [6] = \sram_data [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$684' (?x?) in module `\top' with constant driver `$techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [7] = \sram_data [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$685' (?x?) in module `\top' with constant driver `$techmap\U_sram_ctrl.$0\ramctl_data_out_r[15:0] [8] = \sram_data [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2816' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2813 [1] = $auto$rtlil.cc:1632:Or$225'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2815' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2813 [0] = \U_reset_generator.reset'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2817' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2813 [2] = \U_vga_sync.c_hor [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2807' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2804 [1] = $auto$rtlil.cc:1632:Or$225'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2789' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2786 [1] = $auto$rtlil.cc:1632:Or$225'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2788' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2786 [0] = \U_reset_generator.reset'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2779' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2777 [0] = \U_reset_generator.reset'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2780' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2777 [1] = $auto$rtlil.cc:1632:Or$225'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2771' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2768 [1] = $auto$rtlil.cc:1632:Or$225'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2770' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2768 [0] = \U_reset_generator.reset'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2762' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2759 [1] = $auto$rtlil.cc:1632:Or$225'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2761' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2759 [0] = \U_reset_generator.reset'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2753' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2750 [1] = $auto$rtlil.cc:1632:Or$225'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2752' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2750 [0] = \U_reset_generator.reset'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2744' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2741 [1] = $auto$rtlil.cc:1632:Or$225'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2743' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2741 [0] = \U_reset_generator.reset'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2728' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2723 [3] = \U_vga_sync.c_ver [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2727' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2723 [2] = $auto$alumacc.cc:484:replace_alu$214 [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2725' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2723 [0] = \U_reset_generator.reset'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2581' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2579 = $auto$rtlil.cc:1632:Or$252'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2557' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2555 = $auto$rtlil.cc:1632:Or$252'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2575' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2573 = $auto$rtlil.cc:1632:Or$252'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2551' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2549 = $auto$rtlil.cc:1632:Or$252'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2707' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2705 [0] = \U_reset_generator.reset'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2708' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2705 [1] = $auto$rtlil.cc:1632:Or$225'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2541' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2539 = $auto$rtlil.cc:1632:Or$252'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2526' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2524 = $auto$rtlil.cc:1632:Or$252'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2569' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2567 = $auto$rtlil.cc:1632:Or$252'.

2.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.20. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$349 (SB_DFF): \U_reset_generator.reset = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$350 (SB_DFFE): \U_reset_generator.timer_t [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$351 (SB_DFFE): \U_reset_generator.timer_t [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$352 (SB_DFFE): \U_reset_generator.timer_t [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$353 (SB_DFFE): \U_reset_generator.timer_t [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$354 (SB_DFFE): \U_reset_generator.timer_t [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$355 (SB_DFFE): \U_reset_generator.timer_t [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$356 (SB_DFFE): \U_reset_generator.timer_t [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$357 (SB_DFFE): \U_reset_generator.timer_t [7] = 0

2.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$744 (A=1'0, B=$techmap\U_vga_test_pattern.$procmux$102_Y [2], S=$techmap\U_vga_test_pattern.$logic_and$vga_test_pattern.v:44$25_Y) into $auto$simplemap.cc:420:simplemap_dff$741 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$514 (A=$techmap\U_vga_sync.$procmux$113_Y [0], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$515 (A=$techmap\U_vga_sync.$procmux$113_Y [1], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$516 (A=$techmap\U_vga_sync.$procmux$113_Y [2], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$462 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$517 (A=$techmap\U_vga_sync.$procmux$113_Y [3], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$518 (A=$techmap\U_vga_sync.$procmux$113_Y [4], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$519 (A=$techmap\U_vga_sync.$procmux$113_Y [5], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$465 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$520 (A=$techmap\U_vga_sync.$procmux$113_Y [6], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$466 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$521 (A=$techmap\U_vga_sync.$procmux$113_Y [7], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$467 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$522 (A=$techmap\U_vga_sync.$procmux$113_Y [8], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$523 (A=$techmap\U_vga_sync.$procmux$113_Y [9], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$494 (A=$techmap\U_vga_sync.$procmux$122_Y [0], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$470 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$495 (A=$techmap\U_vga_sync.$procmux$122_Y [1], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$496 (A=$techmap\U_vga_sync.$procmux$122_Y [2], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$472 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$497 (A=$techmap\U_vga_sync.$procmux$122_Y [3], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$473 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$498 (A=$techmap\U_vga_sync.$procmux$122_Y [4], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$474 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$499 (A=$techmap\U_vga_sync.$procmux$122_Y [5], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$475 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$500 (A=$techmap\U_vga_sync.$procmux$122_Y [6], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$476 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$501 (A=$techmap\U_vga_sync.$procmux$122_Y [7], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$477 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$502 (A=$techmap\U_vga_sync.$procmux$122_Y [8], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$478 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$503 (A=$techmap\U_vga_sync.$procmux$122_Y [9], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$479 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$640 (A=$techmap\U_sram_ctrl.$procmux$60_Y [0], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$600 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$641 (A=$techmap\U_sram_ctrl.$procmux$60_Y [1], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$601 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$642 (A=$techmap\U_sram_ctrl.$procmux$60_Y [2], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$602 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$643 (A=$techmap\U_sram_ctrl.$procmux$60_Y [3], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$603 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$644 (A=$techmap\U_sram_ctrl.$procmux$60_Y [4], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$604 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$645 (A=$techmap\U_sram_ctrl.$procmux$60_Y [5], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$605 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$646 (A=$techmap\U_sram_ctrl.$procmux$60_Y [6], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$606 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$647 (A=$techmap\U_sram_ctrl.$procmux$60_Y [7], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$607 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$648 (A=$techmap\U_sram_ctrl.$procmux$60_Y [8], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$608 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$649 (A=$techmap\U_sram_ctrl.$procmux$60_Y [9], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$609 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$650 (A=$techmap\U_sram_ctrl.$procmux$60_Y [10], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$610 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$651 (A=$techmap\U_sram_ctrl.$procmux$60_Y [11], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$611 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$652 (A=$techmap\U_sram_ctrl.$procmux$60_Y [12], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$612 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$653 (A=$techmap\U_sram_ctrl.$procmux$60_Y [13], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$613 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$654 (A=$techmap\U_sram_ctrl.$procmux$60_Y [14], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$614 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$655 (A=$techmap\U_sram_ctrl.$procmux$60_Y [15], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$615 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$656 (A=$techmap\U_sram_ctrl.$procmux$60_Y [16], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$616 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$657 (A=$techmap\U_sram_ctrl.$procmux$60_Y [17], B=1'0, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$617 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$638 (A=$techmap\U_sram_ctrl.$procmux$66_Y, B=1'1, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$618 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$637 (A=\btn [0], B=1'1, S=\U_reset_generator.reset) into $auto$simplemap.cc:420:simplemap_dff$619 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$754 (A=1'0, B=$techmap\U_vga_test_pattern.$procmux$90_Y [0], S=$techmap\U_vga_test_pattern.$logic_and$vga_test_pattern.v:44$25_Y) into $auto$simplemap.cc:420:simplemap_dff$715 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$755 (A=1'0, B=$techmap\U_vga_test_pattern.$procmux$90_Y [1], S=$techmap\U_vga_test_pattern.$logic_and$vga_test_pattern.v:44$25_Y) into $auto$simplemap.cc:420:simplemap_dff$716 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$756 (A=1'0, B=$techmap\U_vga_test_pattern.$procmux$90_Y [2], S=$techmap\U_vga_test_pattern.$logic_and$vga_test_pattern.v:44$25_Y) into $auto$simplemap.cc:420:simplemap_dff$717 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$748 (A=1'0, B=$techmap\U_vga_test_pattern.$procmux$96_Y [0], S=$techmap\U_vga_test_pattern.$logic_and$vga_test_pattern.v:44$25_Y) into $auto$simplemap.cc:420:simplemap_dff$736 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$749 (A=1'0, B=$techmap\U_vga_test_pattern.$procmux$96_Y [1], S=$techmap\U_vga_test_pattern.$logic_and$vga_test_pattern.v:44$25_Y) into $auto$simplemap.cc:420:simplemap_dff$737 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$750 (A=1'0, B=$techmap\U_vga_test_pattern.$procmux$96_Y [2], S=$techmap\U_vga_test_pattern.$logic_and$vga_test_pattern.v:44$25_Y) into $auto$simplemap.cc:420:simplemap_dff$738 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$742 (A=1'0, B=$techmap\U_vga_test_pattern.$procmux$102_Y [0], S=$techmap\U_vga_test_pattern.$logic_and$vga_test_pattern.v:44$25_Y) into $auto$simplemap.cc:420:simplemap_dff$739 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$743 (A=1'0, B=$techmap\U_vga_test_pattern.$procmux$102_Y [1], S=$techmap\U_vga_test_pattern.$logic_and$vga_test_pattern.v:44$25_Y) into $auto$simplemap.cc:420:simplemap_dff$740 (SB_DFF).

2.22. Executing ICE40_OPT pass (performing simple optimizations).

2.22.1. Running ICE40 specific optimizations.

2.22.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$850' (double_invert) in module `\top' with constant driver `$techmap\U_vga_test_pattern.$eq$vga_test_pattern.v:44$24_Y = $auto$ice40_ffinit.cc:141:execute$2999'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$494' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$495' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$496' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$497' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$498' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$499' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$500' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$501' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$502' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$503' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$514' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$515' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$516' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$517' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$518' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$519' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$520' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$521' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$522' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$523' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$637' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$638' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$640' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$641' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$642' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$643' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$644' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$645' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$646' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$647' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$648' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$649' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$650' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$651' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$652' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$653' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$654' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$655' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$656' in module `top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$657' in module `top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$745' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$742' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$494' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$495' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$496' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$497' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$498' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$499' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$500' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$501' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$502' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$503' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$514' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$515' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$516' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$517' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$518' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$519' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$520' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$521' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$522' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$523' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$640' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$641' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$642' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$643' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$644' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$645' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$646' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$647' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$648' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$649' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$650' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$651' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$652' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$653' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$654' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$655' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$656' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$657' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$746' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$743' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$747' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$744' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$748' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$749' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$750' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$754' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$755' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$756' in module `top' with and-gate.

2.22.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3014' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3016'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$3015 = $auto$rtlil.cc:1733:NotGate$3017
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3014' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3012' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3016'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$3013 = $auto$rtlil.cc:1733:NotGate$3017
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3012' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3010' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3016'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$3011 = $auto$rtlil.cc:1733:NotGate$3017
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3010' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3008' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3016'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$3009 = $auto$rtlil.cc:1733:NotGate$3017
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3008' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3006' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3016'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$3007 = $auto$rtlil.cc:1733:NotGate$3017
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3006' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3004' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3016'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$3005 = $auto$rtlil.cc:1733:NotGate$3017
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3004' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3002' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3016'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$3003 = $auto$rtlil.cc:1733:NotGate$3017
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3002' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2833' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2831 = $auto$simplemap.cc:250:simplemap_eqne$2843
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2833' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2827' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2825 = $auto$simplemap.cc:250:simplemap_eqne$2843
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2827' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2665' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2671'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2663 = $auto$simplemap.cc:250:simplemap_eqne$2669
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2665' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2659' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2671'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2657 = $auto$simplemap.cc:250:simplemap_eqne$2669
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2659' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2863' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2861 = $auto$simplemap.cc:250:simplemap_eqne$2843
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2863' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2801' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2793 = $auto$simplemap.cc:127:simplemap_reduce$2819
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2801' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2647' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2671'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2645 = $auto$simplemap.cc:250:simplemap_eqne$2669
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2647' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2792' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2784 = $auto$simplemap.cc:127:simplemap_reduce$2819
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2792' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2635' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2641'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2633 = $auto$simplemap.cc:250:simplemap_eqne$2639
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2635' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2629' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2641'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2627 = $auto$simplemap.cc:250:simplemap_eqne$2639
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2629' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2783' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2775 = $auto$simplemap.cc:127:simplemap_reduce$2819
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2783' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2617' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2641'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2615 = $auto$simplemap.cc:250:simplemap_eqne$2639
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2617' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2623' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2641'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2621 = $auto$simplemap.cc:250:simplemap_eqne$2639
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2623' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2774' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2766 = $auto$simplemap.cc:127:simplemap_reduce$2819
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2774' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2605' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2641'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2603 = $auto$simplemap.cc:250:simplemap_eqne$2639
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2605' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2611' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2641'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2609 = $auto$simplemap.cc:250:simplemap_eqne$2639
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2611' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2765' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2757 = $auto$simplemap.cc:127:simplemap_reduce$2819
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2765' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2593' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2641'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2591 = $auto$simplemap.cc:250:simplemap_eqne$2639
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2593' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2599' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2641'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2597 = $auto$simplemap.cc:250:simplemap_eqne$2639
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2599' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2756' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2748 = $auto$simplemap.cc:127:simplemap_reduce$2819
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2756' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2587' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2641'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2585 = $auto$simplemap.cc:250:simplemap_eqne$2639
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2587' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2747' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2739 = $auto$simplemap.cc:127:simplemap_reduce$2819
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2747' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2851' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2849 = $auto$simplemap.cc:250:simplemap_eqne$2843
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2851' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2869' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2867 = $auto$simplemap.cc:250:simplemap_eqne$2843
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2869' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2720' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2712 = $auto$simplemap.cc:127:simplemap_reduce$2819
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2720' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2653' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2671'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2651 = $auto$simplemap.cc:250:simplemap_eqne$2669
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2653' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2711' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2703 = $auto$simplemap.cc:127:simplemap_reduce$2819
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2711' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2701' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2671'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2699 = $auto$simplemap.cc:250:simplemap_eqne$2669
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2701' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2695' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2671'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2693 = $auto$simplemap.cc:250:simplemap_eqne$2669
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2695' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2689' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2671'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2687 = $auto$simplemap.cc:250:simplemap_eqne$2669
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2689' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2683' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2671'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2681 = $auto$simplemap.cc:250:simplemap_eqne$2669
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2683' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2677' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2671'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2675 = $auto$simplemap.cc:250:simplemap_eqne$2669
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2677' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2839' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2837 = $auto$simplemap.cc:250:simplemap_eqne$2843
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2839' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2810' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2820'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2802 = $auto$simplemap.cc:127:simplemap_reduce$2819
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2810' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2857' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2855 = $auto$simplemap.cc:250:simplemap_eqne$2843
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2857' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3018' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3016'.
    Redirecting output \Y: $auto$rtlil.cc:1733:NotGate$3019 = $auto$rtlil.cc:1733:NotGate$3017
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3018' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2875' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2873 = $auto$simplemap.cc:250:simplemap_eqne$2843
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2875' from module `\top'.
Removed a total of 44 cells.

2.22.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$742'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$494'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$495'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$496'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$497'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$498'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$499'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$500'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$501'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$502'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$503'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$514'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$515'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$516'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$517'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$518'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$519'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$520'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$521'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$522'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$523'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$637'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$638'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$640'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$641'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$642'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$643'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$644'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$645'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$646'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$647'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$648'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$649'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$650'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$651'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$652'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$653'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$654'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$655'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$656'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$657'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$743'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$744'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$748'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$749'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$750'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$754'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$755'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$756'.

2.22.6. Rerunning OPT passes. (Removed registers in this run.)

2.22.7. Running ICE40 specific optimizations.

2.22.8. Executing OPT_EXPR pass (perform const folding).

2.22.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.22.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.22.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.22.12. Finished OPT passes. (There is nothing left to do.)

2.23. Executing TECHMAP pass (map to technology primitives).

2.23.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.
No more expansions possible.

2.24. Executing ABC pass (technology mapping using ABC).

2.24.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 276 gates and 386 wires to a netlist network with 108 inputs and 101 outputs.

2.24.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.24.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      260
ABC RESULTS:        internal signals:      177
ABC RESULTS:           input signals:      108
ABC RESULTS:          output signals:      101
Removing temp directory.
Removed 0 unused cells and 200 unused wires.

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0100'.

2.25.3. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3072 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3074 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3080 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000000000000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000000000000001'.

2.25.5. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3152 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000001.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3151 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000001.

2.25.6. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0110111111111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0110111111111111'.

2.25.7. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3153 using $paramod\$lut\WIDTH=4\LUT=16'0110111111111111.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3147 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000001.

2.25.8. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0001'.

2.25.9. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3087 using $paramod\$lut\WIDTH=2\LUT=4'0001.

2.25.10. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1001000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1001000000000000'.

2.25.11. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3148 using $paramod\$lut\WIDTH=4\LUT=16'1001000000000000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3149 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000001.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3088 using $paramod\$lut\WIDTH=2\LUT=4'0001.

2.25.12. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000101110111011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000101110111011'.

2.25.13. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3150 using $paramod\$lut\WIDTH=4\LUT=16'0000101110111011.

2.25.14. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 1
Parameter \LUT = 2'01
Generating RTLIL representation for module `$paramod\$lut\WIDTH=1\LUT=2'01'.

2.25.15. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3144 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3145 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3146 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3140 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3141 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3142 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3139 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3143 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3135 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3136 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3128 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3137 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3138 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3129 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3133 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3130 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3132 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3131 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3134 using $paramod\$lut\WIDTH=1\LUT=2'01.

2.25.16. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000000000000'.

2.25.17. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3025 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3026 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.

2.25.18. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01110000'.

2.25.19. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3024 using $paramod\$lut\WIDTH=3\LUT=8'01110000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3124 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3125 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3126 using $paramod\$lut\WIDTH=1\LUT=2'01.

2.25.20. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0110'.

2.25.21. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3123 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3127 using $paramod\$lut\WIDTH=1\LUT=2'01.

2.25.22. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000011101111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000011101111000'.

2.25.23. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3120 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3117 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3121 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.

2.25.24. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01111000'.

2.25.25. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3122 using $paramod\$lut\WIDTH=3\LUT=8'01111000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3119 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3118 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.

2.25.26. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1000'.

2.25.27. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3101 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.28. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00010111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00010111'.

2.25.29. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3109 using $paramod\$lut\WIDTH=3\LUT=8'00010111.

2.25.30. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01101001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01101001'.

2.25.31. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3116 using $paramod\$lut\WIDTH=3\LUT=8'01101001.

2.25.32. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0110000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0110000000000000'.

2.25.33. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3112 using $paramod\$lut\WIDTH=4\LUT=16'0110000000000000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3113 using $paramod\$lut\WIDTH=4\LUT=16'0110000000000000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3114 using $paramod\$lut\WIDTH=4\LUT=16'0110000000000000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3099 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3100 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3103 using $paramod\$lut\WIDTH=4\LUT=16'0110000000000000.

2.25.34. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110101100010100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110101100010100'.

2.25.35. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3115 using $paramod\$lut\WIDTH=4\LUT=16'1110101100010100.

2.25.36. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00010100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00010100'.

2.25.37. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3108 using $paramod\$lut\WIDTH=3\LUT=8'00010100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3098 using $paramod\$lut\WIDTH=3\LUT=8'00010111.

2.25.38. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000100010100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000100010100'.

2.25.39. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3107 using $paramod\$lut\WIDTH=4\LUT=16'0100000100010100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3110 using $paramod\$lut\WIDTH=4\LUT=16'0110000000000000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3111 using $paramod\$lut\WIDTH=4\LUT=16'0110000000000000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3102 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.40. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1001011001101001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1001011001101001'.

2.25.41. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3097 using $paramod\$lut\WIDTH=4\LUT=16'1001011001101001.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3104 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3105 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3106 using $paramod\$lut\WIDTH=4\LUT=16'1000011101111000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3096 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3095 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3093 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3094 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3091 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3092 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.42. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1011'.

2.25.43. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3089 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3090 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3085 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3083 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3086 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3084 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3081 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3082 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3079 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3078 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3077 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3076 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3075 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3071 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3069 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3073 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3068 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3065 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3066 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3063 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3070 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3067 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3062 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3059 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3060 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.44. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000000000000000'.

2.25.45. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3032 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

2.25.46. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000100000000'.

2.25.47. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3033 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3031 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3030 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3057 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3064 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3056 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3053 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3058 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3054 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3061 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3050 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.48. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0111'.

2.25.49. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3027 using $paramod\$lut\WIDTH=2\LUT=4'0111.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3029 using $paramod\$lut\WIDTH=2\LUT=4'0111.

2.25.50. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000111011111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000111011111111'.

2.25.51. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3034 using $paramod\$lut\WIDTH=4\LUT=16'0000111011111111.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3028 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.52. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10111111'.

2.25.53. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3035 using $paramod\$lut\WIDTH=3\LUT=8'10111111.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3039 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.

2.25.54. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000000001'.

2.25.55. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3040 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3038 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3037 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3036 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3044 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3043 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3042 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

2.25.56. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01001111'.

2.25.57. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3041 using $paramod\$lut\WIDTH=3\LUT=8'01001111.

2.25.58. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001000000000000'.

2.25.59. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3047 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3049 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3052 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3048 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3046 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.

2.25.60. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11010000'.

2.25.61. Continuing TECHMAP pass.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3045 using $paramod\$lut\WIDTH=3\LUT=8'11010000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3051 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping top.$abc$3023$auto$blifparse.cc:435:parse_blif$3055 using $paramod\$lut\WIDTH=2\LUT=4'1000.
No more expansions possible.
Removed 0 unused cells and 260 unused wires.

2.26. Executing HIERARCHY pass (managing design hierarchy).

2.26.1. Analyzing design hierarchy..
Top module:  \top

2.26.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.27. Printing statistics.

=== top ===

   Number of wires:                245
   Number of wire bits:            734
   Number of public wires:          74
   Number of public wire bits:     394
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $_TBUF_                         1
     SB_CARRY                       89
     SB_DFF                         25
     SB_DFFE                        28
     SB_DFFESR                      11
     SB_DFFNE                        9
     SB_DFFSR                       36
     SB_DFFSS                        2
     SB_LUT4                       163

2.28. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

2.29. Executing BLIF backend.

End of script. Logfile hash: c0da9e01ea
CPU: user 1.19s system 0.02s, MEM: 42.75 MB total, 15.95 MB resident
Yosys 0.7+167 (git sha1 b72a7e11, gcc 6.3.1 -march=x86-64 -mtune=generic -O2 -fstack-protector-strong -fPIC -Os)
Time spent: 20% 25x opt_merge (0 sec), 20% 27x opt_expr (0 sec), ...
arachne-pnr -d 1k -o project.asc -p pinmap.pcf project.blif -P vq100
rm project.blif
